#ifndef __MrcMcRegisterIcl4xxx_h__
#define __MrcMcRegisterIcl4xxx_h__
/** @file
  This file was automatically generated. Modify at your own risk.
  Note that no error checking is done in these functions so ensure that the correct values are passed.

@copyright
  Copyright (c) 2010 - 2017 Intel Corporation. All rights reserved
  This software and associated documentation (if any) is furnished
  under a license and may only be used or copied in accordance
  with the terms of the license. Except as permitted by the
  license, no part of this software or documentation may be
  reproduced, stored in a retrieval system, or transmitted in any
  form or by any means without the express written consent of
  Intel Corporation.
  This file contains an 'Intel Peripheral Driver' and is uniquely
  identified as "Intel Reference Module" and is licensed for Intel
  CPUs and chipsets under the terms of your license agreement with
  Intel or your vendor. This file may be modified by the user, subject
  to additional terms of the license agreement.

@par Specification Reference:
**/

#pragma pack(push, 1)


#define CH0_CR_TC_PRE_REG                                              (0x00004000)

  #define CH0_CR_TC_PRE_tRP_OFF                                        ( 0)
  #define CH0_CR_TC_PRE_tRP_WID                                        ( 6)
  #define CH0_CR_TC_PRE_tRP_MSK                                        (0x0000003F)
  #define CH0_CR_TC_PRE_tRP_MIN                                        (0)
  #define CH0_CR_TC_PRE_tRP_MAX                                        (63) // 0x0000003F
  #define CH0_CR_TC_PRE_tRP_DEF                                        (0x00000008)
  #define CH0_CR_TC_PRE_tRP_HSH                                        (0x06004000)

  #define CH0_CR_TC_PRE_tRPab_ext_OFF                                  ( 6)
  #define CH0_CR_TC_PRE_tRPab_ext_WID                                  ( 3)
  #define CH0_CR_TC_PRE_tRPab_ext_MSK                                  (0x000001C0)
  #define CH0_CR_TC_PRE_tRPab_ext_MIN                                  (0)
  #define CH0_CR_TC_PRE_tRPab_ext_MAX                                  (7) // 0x00000007
  #define CH0_CR_TC_PRE_tRPab_ext_DEF                                  (0x00000000)
  #define CH0_CR_TC_PRE_tRPab_ext_HSH                                  (0x03064000)

  #define CH0_CR_TC_PRE_tRAS_OFF                                       ( 9)
  #define CH0_CR_TC_PRE_tRAS_WID                                       ( 7)
  #define CH0_CR_TC_PRE_tRAS_MSK                                       (0x0000FE00)
  #define CH0_CR_TC_PRE_tRAS_MIN                                       (0)
  #define CH0_CR_TC_PRE_tRAS_MAX                                       (127) // 0x0000007F
  #define CH0_CR_TC_PRE_tRAS_DEF                                       (0x0000001C)
  #define CH0_CR_TC_PRE_tRAS_HSH                                       (0x07094000)

  #define CH0_CR_TC_PRE_tRDPRE_OFF                                     (16)
  #define CH0_CR_TC_PRE_tRDPRE_WID                                     ( 5)
  #define CH0_CR_TC_PRE_tRDPRE_MSK                                     (0x001F0000)
  #define CH0_CR_TC_PRE_tRDPRE_MIN                                     (0)
  #define CH0_CR_TC_PRE_tRDPRE_MAX                                     (31) // 0x0000001F
  #define CH0_CR_TC_PRE_tRDPRE_DEF                                     (0x00000006)
  #define CH0_CR_TC_PRE_tRDPRE_HSH                                     (0x05104000)

  #define CH0_CR_TC_PRE_tPPD_OFF                                       (21)
  #define CH0_CR_TC_PRE_tPPD_WID                                       ( 3)
  #define CH0_CR_TC_PRE_tPPD_MSK                                       (0x00E00000)
  #define CH0_CR_TC_PRE_tPPD_MIN                                       (0)
  #define CH0_CR_TC_PRE_tPPD_MAX                                       (7) // 0x00000007
  #define CH0_CR_TC_PRE_tPPD_DEF                                       (0x00000004)
  #define CH0_CR_TC_PRE_tPPD_HSH                                       (0x03154000)

  #define CH0_CR_TC_PRE_tWRPRE_OFF                                     (24)
  #define CH0_CR_TC_PRE_tWRPRE_WID                                     ( 8)
  #define CH0_CR_TC_PRE_tWRPRE_MSK                                     (0xFF000000)
  #define CH0_CR_TC_PRE_tWRPRE_MIN                                     (0)
  #define CH0_CR_TC_PRE_tWRPRE_MAX                                     (255) // 0x000000FF
  #define CH0_CR_TC_PRE_tWRPRE_DEF                                     (0x00000018)
  #define CH0_CR_TC_PRE_tWRPRE_HSH                                     (0x08184000)

#define CH0_CR_TC_ACT_REG                                              (0x00004004)

  #define CH0_CR_TC_ACT_tFAW_OFF                                       ( 0)
  #define CH0_CR_TC_ACT_tFAW_WID                                       ( 7)
  #define CH0_CR_TC_ACT_tFAW_MSK                                       (0x0000007F)
  #define CH0_CR_TC_ACT_tFAW_MIN                                       (0)
  #define CH0_CR_TC_ACT_tFAW_MAX                                       (127) // 0x0000007F
  #define CH0_CR_TC_ACT_tFAW_DEF                                       (0x00000010)
  #define CH0_CR_TC_ACT_tFAW_HSH                                       (0x07004004)

  #define CH0_CR_TC_ACT_tRRD_sg_OFF                                    ( 8)
  #define CH0_CR_TC_ACT_tRRD_sg_WID                                    ( 5)
  #define CH0_CR_TC_ACT_tRRD_sg_MSK                                    (0x00001F00)
  #define CH0_CR_TC_ACT_tRRD_sg_MIN                                    (0)
  #define CH0_CR_TC_ACT_tRRD_sg_MAX                                    (31) // 0x0000001F
  #define CH0_CR_TC_ACT_tRRD_sg_DEF                                    (0x00000004)
  #define CH0_CR_TC_ACT_tRRD_sg_HSH                                    (0x05084004)

  #define CH0_CR_TC_ACT_tRRD_dg_OFF                                    (13)
  #define CH0_CR_TC_ACT_tRRD_dg_WID                                    ( 5)
  #define CH0_CR_TC_ACT_tRRD_dg_MSK                                    (0x0003E000)
  #define CH0_CR_TC_ACT_tRRD_dg_MIN                                    (0)
  #define CH0_CR_TC_ACT_tRRD_dg_MAX                                    (31) // 0x0000001F
  #define CH0_CR_TC_ACT_tRRD_dg_DEF                                    (0x00000004)
  #define CH0_CR_TC_ACT_tRRD_dg_HSH                                    (0x050D4004)

  #define CH0_CR_TC_ACT_derating_ext_OFF                               (18)
  #define CH0_CR_TC_ACT_derating_ext_WID                               ( 3)
  #define CH0_CR_TC_ACT_derating_ext_MSK                               (0x001C0000)
  #define CH0_CR_TC_ACT_derating_ext_MIN                               (0)
  #define CH0_CR_TC_ACT_derating_ext_MAX                               (7) // 0x00000007
  #define CH0_CR_TC_ACT_derating_ext_DEF                               (0x00000002)
  #define CH0_CR_TC_ACT_derating_ext_HSH                               (0x03124004)

  #define CH0_CR_TC_ACT_tRCD_wr_OFF                                    (21)
  #define CH0_CR_TC_ACT_tRCD_wr_WID                                    ( 6)
  #define CH0_CR_TC_ACT_tRCD_wr_MSK                                    (0x07E00000)
  #define CH0_CR_TC_ACT_tRCD_wr_MIN                                    (0)
  #define CH0_CR_TC_ACT_tRCD_wr_MAX                                    (63) // 0x0000003F
  #define CH0_CR_TC_ACT_tRCD_wr_DEF                                    (0x00000008)
  #define CH0_CR_TC_ACT_tRCD_wr_HSH                                    (0x06154004)

#define CH0_CR_TC_RDRD_REG                                             (0x0000400C)

  #define CH0_CR_TC_RDRD_tRDRD_sg_OFF                                  ( 0)
  #define CH0_CR_TC_RDRD_tRDRD_sg_WID                                  ( 6)
  #define CH0_CR_TC_RDRD_tRDRD_sg_MSK                                  (0x0000003F)
  #define CH0_CR_TC_RDRD_tRDRD_sg_MIN                                  (0)
  #define CH0_CR_TC_RDRD_tRDRD_sg_MAX                                  (63) // 0x0000003F
  #define CH0_CR_TC_RDRD_tRDRD_sg_DEF                                  (0x00000004)
  #define CH0_CR_TC_RDRD_tRDRD_sg_HSH                                  (0x0600400C)

  #define CH0_CR_TC_RDRD_tRDRD_dg_OFF                                  ( 8)
  #define CH0_CR_TC_RDRD_tRDRD_dg_WID                                  ( 6)
  #define CH0_CR_TC_RDRD_tRDRD_dg_MSK                                  (0x00003F00)
  #define CH0_CR_TC_RDRD_tRDRD_dg_MIN                                  (0)
  #define CH0_CR_TC_RDRD_tRDRD_dg_MAX                                  (63) // 0x0000003F
  #define CH0_CR_TC_RDRD_tRDRD_dg_DEF                                  (0x00000004)
  #define CH0_CR_TC_RDRD_tRDRD_dg_HSH                                  (0x0608400C)

  #define CH0_CR_TC_RDRD_tRDRD_dr_OFF                                  (16)
  #define CH0_CR_TC_RDRD_tRDRD_dr_WID                                  ( 6)
  #define CH0_CR_TC_RDRD_tRDRD_dr_MSK                                  (0x003F0000)
  #define CH0_CR_TC_RDRD_tRDRD_dr_MIN                                  (0)
  #define CH0_CR_TC_RDRD_tRDRD_dr_MAX                                  (63) // 0x0000003F
  #define CH0_CR_TC_RDRD_tRDRD_dr_DEF                                  (0x00000004)
  #define CH0_CR_TC_RDRD_tRDRD_dr_HSH                                  (0x0610400C)

  #define CH0_CR_TC_RDRD_tRDRD_dd_OFF                                  (24)
  #define CH0_CR_TC_RDRD_tRDRD_dd_WID                                  ( 6)
  #define CH0_CR_TC_RDRD_tRDRD_dd_MSK                                  (0x3F000000)
  #define CH0_CR_TC_RDRD_tRDRD_dd_MIN                                  (0)
  #define CH0_CR_TC_RDRD_tRDRD_dd_MAX                                  (63) // 0x0000003F
  #define CH0_CR_TC_RDRD_tRDRD_dd_DEF                                  (0x00000004)
  #define CH0_CR_TC_RDRD_tRDRD_dd_HSH                                  (0x0618400C)

#define CH0_CR_TC_RDWR_REG                                             (0x00004010)

  #define CH0_CR_TC_RDWR_tRDWR_sg_OFF                                  ( 0)
  #define CH0_CR_TC_RDWR_tRDWR_sg_WID                                  ( 6)
  #define CH0_CR_TC_RDWR_tRDWR_sg_MSK                                  (0x0000003F)
  #define CH0_CR_TC_RDWR_tRDWR_sg_MIN                                  (0)
  #define CH0_CR_TC_RDWR_tRDWR_sg_MAX                                  (63) // 0x0000003F
  #define CH0_CR_TC_RDWR_tRDWR_sg_DEF                                  (0x00000004)
  #define CH0_CR_TC_RDWR_tRDWR_sg_HSH                                  (0x06004010)

  #define CH0_CR_TC_RDWR_tRDWR_dg_OFF                                  ( 8)
  #define CH0_CR_TC_RDWR_tRDWR_dg_WID                                  ( 6)
  #define CH0_CR_TC_RDWR_tRDWR_dg_MSK                                  (0x00003F00)
  #define CH0_CR_TC_RDWR_tRDWR_dg_MIN                                  (0)
  #define CH0_CR_TC_RDWR_tRDWR_dg_MAX                                  (63) // 0x0000003F
  #define CH0_CR_TC_RDWR_tRDWR_dg_DEF                                  (0x00000004)
  #define CH0_CR_TC_RDWR_tRDWR_dg_HSH                                  (0x06084010)

  #define CH0_CR_TC_RDWR_tRDWR_dr_OFF                                  (16)
  #define CH0_CR_TC_RDWR_tRDWR_dr_WID                                  ( 6)
  #define CH0_CR_TC_RDWR_tRDWR_dr_MSK                                  (0x003F0000)
  #define CH0_CR_TC_RDWR_tRDWR_dr_MIN                                  (0)
  #define CH0_CR_TC_RDWR_tRDWR_dr_MAX                                  (63) // 0x0000003F
  #define CH0_CR_TC_RDWR_tRDWR_dr_DEF                                  (0x00000004)
  #define CH0_CR_TC_RDWR_tRDWR_dr_HSH                                  (0x06104010)

  #define CH0_CR_TC_RDWR_tRDWR_dd_OFF                                  (24)
  #define CH0_CR_TC_RDWR_tRDWR_dd_WID                                  ( 6)
  #define CH0_CR_TC_RDWR_tRDWR_dd_MSK                                  (0x3F000000)
  #define CH0_CR_TC_RDWR_tRDWR_dd_MIN                                  (0)
  #define CH0_CR_TC_RDWR_tRDWR_dd_MAX                                  (63) // 0x0000003F
  #define CH0_CR_TC_RDWR_tRDWR_dd_DEF                                  (0x00000004)
  #define CH0_CR_TC_RDWR_tRDWR_dd_HSH                                  (0x06184010)

#define CH0_CR_TC_WRRD_REG                                             (0x00004014)

  #define CH0_CR_TC_WRRD_tWRRD_sg_OFF                                  ( 0)
  #define CH0_CR_TC_WRRD_tWRRD_sg_WID                                  ( 8)
  #define CH0_CR_TC_WRRD_tWRRD_sg_MSK                                  (0x000000FF)
  #define CH0_CR_TC_WRRD_tWRRD_sg_MIN                                  (0)
  #define CH0_CR_TC_WRRD_tWRRD_sg_MAX                                  (255) // 0x000000FF
  #define CH0_CR_TC_WRRD_tWRRD_sg_DEF                                  (0x00000004)
  #define CH0_CR_TC_WRRD_tWRRD_sg_HSH                                  (0x08004014)

  #define CH0_CR_TC_WRRD_tWRRD_dg_OFF                                  ( 8)
  #define CH0_CR_TC_WRRD_tWRRD_dg_WID                                  ( 7)
  #define CH0_CR_TC_WRRD_tWRRD_dg_MSK                                  (0x00007F00)
  #define CH0_CR_TC_WRRD_tWRRD_dg_MIN                                  (0)
  #define CH0_CR_TC_WRRD_tWRRD_dg_MAX                                  (127) // 0x0000007F
  #define CH0_CR_TC_WRRD_tWRRD_dg_DEF                                  (0x00000004)
  #define CH0_CR_TC_WRRD_tWRRD_dg_HSH                                  (0x07084014)

  #define CH0_CR_TC_WRRD_tWRRD_dr_OFF                                  (16)
  #define CH0_CR_TC_WRRD_tWRRD_dr_WID                                  ( 6)
  #define CH0_CR_TC_WRRD_tWRRD_dr_MSK                                  (0x003F0000)
  #define CH0_CR_TC_WRRD_tWRRD_dr_MIN                                  (0)
  #define CH0_CR_TC_WRRD_tWRRD_dr_MAX                                  (63) // 0x0000003F
  #define CH0_CR_TC_WRRD_tWRRD_dr_DEF                                  (0x00000004)
  #define CH0_CR_TC_WRRD_tWRRD_dr_HSH                                  (0x06104014)

  #define CH0_CR_TC_WRRD_tWRRD_dd_OFF                                  (24)
  #define CH0_CR_TC_WRRD_tWRRD_dd_WID                                  ( 6)
  #define CH0_CR_TC_WRRD_tWRRD_dd_MSK                                  (0x3F000000)
  #define CH0_CR_TC_WRRD_tWRRD_dd_MIN                                  (0)
  #define CH0_CR_TC_WRRD_tWRRD_dd_MAX                                  (63) // 0x0000003F
  #define CH0_CR_TC_WRRD_tWRRD_dd_DEF                                  (0x00000004)
  #define CH0_CR_TC_WRRD_tWRRD_dd_HSH                                  (0x06184014)

#define CH0_CR_TC_WRWR_REG                                             (0x00004018)

  #define CH0_CR_TC_WRWR_tWRWR_sg_OFF                                  ( 0)
  #define CH0_CR_TC_WRWR_tWRWR_sg_WID                                  ( 6)
  #define CH0_CR_TC_WRWR_tWRWR_sg_MSK                                  (0x0000003F)
  #define CH0_CR_TC_WRWR_tWRWR_sg_MIN                                  (0)
  #define CH0_CR_TC_WRWR_tWRWR_sg_MAX                                  (63) // 0x0000003F
  #define CH0_CR_TC_WRWR_tWRWR_sg_DEF                                  (0x00000004)
  #define CH0_CR_TC_WRWR_tWRWR_sg_HSH                                  (0x06004018)

  #define CH0_CR_TC_WRWR_tWRWR_dg_OFF                                  ( 8)
  #define CH0_CR_TC_WRWR_tWRWR_dg_WID                                  ( 6)
  #define CH0_CR_TC_WRWR_tWRWR_dg_MSK                                  (0x00003F00)
  #define CH0_CR_TC_WRWR_tWRWR_dg_MIN                                  (0)
  #define CH0_CR_TC_WRWR_tWRWR_dg_MAX                                  (63) // 0x0000003F
  #define CH0_CR_TC_WRWR_tWRWR_dg_DEF                                  (0x00000004)
  #define CH0_CR_TC_WRWR_tWRWR_dg_HSH                                  (0x06084018)

  #define CH0_CR_TC_WRWR_tWRWR_dr_OFF                                  (16)
  #define CH0_CR_TC_WRWR_tWRWR_dr_WID                                  ( 6)
  #define CH0_CR_TC_WRWR_tWRWR_dr_MSK                                  (0x003F0000)
  #define CH0_CR_TC_WRWR_tWRWR_dr_MIN                                  (0)
  #define CH0_CR_TC_WRWR_tWRWR_dr_MAX                                  (63) // 0x0000003F
  #define CH0_CR_TC_WRWR_tWRWR_dr_DEF                                  (0x00000004)
  #define CH0_CR_TC_WRWR_tWRWR_dr_HSH                                  (0x06104018)

  #define CH0_CR_TC_WRWR_tWRWR_dd_OFF                                  (24)
  #define CH0_CR_TC_WRWR_tWRWR_dd_WID                                  ( 6)
  #define CH0_CR_TC_WRWR_tWRWR_dd_MSK                                  (0x3F000000)
  #define CH0_CR_TC_WRWR_tWRWR_dd_MIN                                  (0)
  #define CH0_CR_TC_WRWR_tWRWR_dd_MAX                                  (63) // 0x0000003F
  #define CH0_CR_TC_WRWR_tWRWR_dd_DEF                                  (0x00000004)
  #define CH0_CR_TC_WRWR_tWRWR_dd_HSH                                  (0x06184018)

#define CH0_CR_SC_ROUNDTRIP_LATENCY_REG                                (0x00004020)

  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_OFF               ( 0)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_WID               ( 7)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MSK               (0x0000007F)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MIN               (0)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MAX               (127) // 0x0000007F
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_DEF               (0x00000019)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_HSH               (0x47004020)

  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_OFF               ( 8)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_WID               ( 7)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MSK               (0x00007F00)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MIN               (0)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MAX               (127) // 0x0000007F
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_DEF               (0x00000019)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_HSH               (0x47084020)

  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_OFF               (16)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_WID               ( 7)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MSK               (0x007F0000)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MIN               (0)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MAX               (127) // 0x0000007F
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_DEF               (0x00000019)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_HSH               (0x47104020)

  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_OFF               (24)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_WID               ( 7)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MSK               (0x7F000000)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MIN               (0)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MAX               (127) // 0x0000007F
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_DEF               (0x00000019)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_HSH               (0x47184020)

  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_OFF               (32)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_WID               ( 7)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_MSK               (0x0000007F00000000ULL)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_MIN               (0)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_MAX               (127) // 0x0000007F
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_DEF               (0x00000019)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_HSH               (0x47204020)

  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_OFF               (40)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_WID               ( 7)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_MSK               (0x00007F0000000000ULL)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_MIN               (0)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_MAX               (127) // 0x0000007F
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_DEF               (0x00000019)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_HSH               (0x47284020)

  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_OFF               (48)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_WID               ( 7)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_MSK               (0x007F000000000000ULL)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_MIN               (0)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_MAX               (127) // 0x0000007F
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_DEF               (0x00000019)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_HSH               (0x47304020)

  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_OFF               (56)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_WID               ( 7)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_MSK               (0x7F00000000000000ULL)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_MIN               (0)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_MAX               (127) // 0x0000007F
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_DEF               (0x00000019)
  #define CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_HSH               (0x47384020)

#define CH0_CR_SCHED_CBIT_REG                                          (0x00004028)

  #define CH0_CR_SCHED_CBIT_dis_opp_cas_OFF                            ( 0)
  #define CH0_CR_SCHED_CBIT_dis_opp_cas_WID                            ( 1)
  #define CH0_CR_SCHED_CBIT_dis_opp_cas_MSK                            (0x00000001)
  #define CH0_CR_SCHED_CBIT_dis_opp_cas_MIN                            (0)
  #define CH0_CR_SCHED_CBIT_dis_opp_cas_MAX                            (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_opp_cas_DEF                            (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_opp_cas_HSH                            (0x01004028)

  #define CH0_CR_SCHED_CBIT_dis_opp_is_cas_OFF                         ( 1)
  #define CH0_CR_SCHED_CBIT_dis_opp_is_cas_WID                         ( 1)
  #define CH0_CR_SCHED_CBIT_dis_opp_is_cas_MSK                         (0x00000002)
  #define CH0_CR_SCHED_CBIT_dis_opp_is_cas_MIN                         (0)
  #define CH0_CR_SCHED_CBIT_dis_opp_is_cas_MAX                         (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_opp_is_cas_DEF                         (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_opp_is_cas_HSH                         (0x01014028)

  #define CH0_CR_SCHED_CBIT_dis_opp_ras_OFF                            ( 2)
  #define CH0_CR_SCHED_CBIT_dis_opp_ras_WID                            ( 1)
  #define CH0_CR_SCHED_CBIT_dis_opp_ras_MSK                            (0x00000004)
  #define CH0_CR_SCHED_CBIT_dis_opp_ras_MIN                            (0)
  #define CH0_CR_SCHED_CBIT_dis_opp_ras_MAX                            (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_opp_ras_DEF                            (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_opp_ras_HSH                            (0x01024028)

  #define CH0_CR_SCHED_CBIT_dis_opp_is_ras_OFF                         ( 3)
  #define CH0_CR_SCHED_CBIT_dis_opp_is_ras_WID                         ( 1)
  #define CH0_CR_SCHED_CBIT_dis_opp_is_ras_MSK                         (0x00000008)
  #define CH0_CR_SCHED_CBIT_dis_opp_is_ras_MIN                         (0)
  #define CH0_CR_SCHED_CBIT_dis_opp_is_ras_MAX                         (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_opp_is_ras_DEF                         (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_opp_is_ras_HSH                         (0x01034028)

  #define CH0_CR_SCHED_CBIT_dis_2c_byp_OFF                             ( 4)
  #define CH0_CR_SCHED_CBIT_dis_2c_byp_WID                             ( 1)
  #define CH0_CR_SCHED_CBIT_dis_2c_byp_MSK                             (0x00000010)
  #define CH0_CR_SCHED_CBIT_dis_2c_byp_MIN                             (0)
  #define CH0_CR_SCHED_CBIT_dis_2c_byp_MAX                             (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_2c_byp_DEF                             (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_2c_byp_HSH                             (0x01044028)

  #define CH0_CR_SCHED_CBIT_dis_deprd_opt_OFF                          ( 5)
  #define CH0_CR_SCHED_CBIT_dis_deprd_opt_WID                          ( 1)
  #define CH0_CR_SCHED_CBIT_dis_deprd_opt_MSK                          (0x00000020)
  #define CH0_CR_SCHED_CBIT_dis_deprd_opt_MIN                          (0)
  #define CH0_CR_SCHED_CBIT_dis_deprd_opt_MAX                          (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_deprd_opt_DEF                          (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_deprd_opt_HSH                          (0x01054028)

  #define CH0_CR_SCHED_CBIT_dis_pt_it_OFF                              ( 6)
  #define CH0_CR_SCHED_CBIT_dis_pt_it_WID                              ( 1)
  #define CH0_CR_SCHED_CBIT_dis_pt_it_MSK                              (0x00000040)
  #define CH0_CR_SCHED_CBIT_dis_pt_it_MIN                              (0)
  #define CH0_CR_SCHED_CBIT_dis_pt_it_MAX                              (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_pt_it_DEF                              (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_pt_it_HSH                              (0x01064028)

  #define CH0_CR_SCHED_CBIT_dis_prcnt_ring_OFF                         ( 7)
  #define CH0_CR_SCHED_CBIT_dis_prcnt_ring_WID                         ( 1)
  #define CH0_CR_SCHED_CBIT_dis_prcnt_ring_MSK                         (0x00000080)
  #define CH0_CR_SCHED_CBIT_dis_prcnt_ring_MIN                         (0)
  #define CH0_CR_SCHED_CBIT_dis_prcnt_ring_MAX                         (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_prcnt_ring_DEF                         (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_prcnt_ring_HSH                         (0x01074028)

  #define CH0_CR_SCHED_CBIT_dis_prcnt_sa_OFF                           ( 8)
  #define CH0_CR_SCHED_CBIT_dis_prcnt_sa_WID                           ( 1)
  #define CH0_CR_SCHED_CBIT_dis_prcnt_sa_MSK                           (0x00000100)
  #define CH0_CR_SCHED_CBIT_dis_prcnt_sa_MIN                           (0)
  #define CH0_CR_SCHED_CBIT_dis_prcnt_sa_MAX                           (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_prcnt_sa_DEF                           (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_prcnt_sa_HSH                           (0x01084028)

  #define CH0_CR_SCHED_CBIT_dis_blkr_ph_OFF                            ( 9)
  #define CH0_CR_SCHED_CBIT_dis_blkr_ph_WID                            ( 1)
  #define CH0_CR_SCHED_CBIT_dis_blkr_ph_MSK                            (0x00000200)
  #define CH0_CR_SCHED_CBIT_dis_blkr_ph_MIN                            (0)
  #define CH0_CR_SCHED_CBIT_dis_blkr_ph_MAX                            (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_blkr_ph_DEF                            (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_blkr_ph_HSH                            (0x01094028)

  #define CH0_CR_SCHED_CBIT_dis_blkr_pe_OFF                            (10)
  #define CH0_CR_SCHED_CBIT_dis_blkr_pe_WID                            ( 1)
  #define CH0_CR_SCHED_CBIT_dis_blkr_pe_MSK                            (0x00000400)
  #define CH0_CR_SCHED_CBIT_dis_blkr_pe_MIN                            (0)
  #define CH0_CR_SCHED_CBIT_dis_blkr_pe_MAX                            (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_blkr_pe_DEF                            (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_blkr_pe_HSH                            (0x010A4028)

  #define CH0_CR_SCHED_CBIT_dis_blkr_pm_OFF                            (11)
  #define CH0_CR_SCHED_CBIT_dis_blkr_pm_WID                            ( 1)
  #define CH0_CR_SCHED_CBIT_dis_blkr_pm_MSK                            (0x00000800)
  #define CH0_CR_SCHED_CBIT_dis_blkr_pm_MIN                            (0)
  #define CH0_CR_SCHED_CBIT_dis_blkr_pm_MAX                            (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_blkr_pm_DEF                            (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_blkr_pm_HSH                            (0x010B4028)

  #define CH0_CR_SCHED_CBIT_dis_odt_OFF                                (12)
  #define CH0_CR_SCHED_CBIT_dis_odt_WID                                ( 1)
  #define CH0_CR_SCHED_CBIT_dis_odt_MSK                                (0x00001000)
  #define CH0_CR_SCHED_CBIT_dis_odt_MIN                                (0)
  #define CH0_CR_SCHED_CBIT_dis_odt_MAX                                (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_odt_DEF                                (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_odt_HSH                                (0x010C4028)

  #define CH0_CR_SCHED_CBIT_OE_alw_off_OFF                             (13)
  #define CH0_CR_SCHED_CBIT_OE_alw_off_WID                             ( 1)
  #define CH0_CR_SCHED_CBIT_OE_alw_off_MSK                             (0x00002000)
  #define CH0_CR_SCHED_CBIT_OE_alw_off_MIN                             (0)
  #define CH0_CR_SCHED_CBIT_OE_alw_off_MAX                             (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_OE_alw_off_DEF                             (0x00000000)
  #define CH0_CR_SCHED_CBIT_OE_alw_off_HSH                             (0x010D4028)

  #define CH0_CR_SCHED_CBIT_block_rpq_OFF                              (14)
  #define CH0_CR_SCHED_CBIT_block_rpq_WID                              ( 1)
  #define CH0_CR_SCHED_CBIT_block_rpq_MSK                              (0x00004000)
  #define CH0_CR_SCHED_CBIT_block_rpq_MIN                              (0)
  #define CH0_CR_SCHED_CBIT_block_rpq_MAX                              (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_block_rpq_DEF                              (0x00000000)
  #define CH0_CR_SCHED_CBIT_block_rpq_HSH                              (0x010E4028)

  #define CH0_CR_SCHED_CBIT_block_ipq_OFF                              (15)
  #define CH0_CR_SCHED_CBIT_block_ipq_WID                              ( 1)
  #define CH0_CR_SCHED_CBIT_block_ipq_MSK                              (0x00008000)
  #define CH0_CR_SCHED_CBIT_block_ipq_MIN                              (0)
  #define CH0_CR_SCHED_CBIT_block_ipq_MAX                              (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_block_ipq_DEF                              (0x00000000)
  #define CH0_CR_SCHED_CBIT_block_ipq_HSH                              (0x010F4028)

  #define CH0_CR_SCHED_CBIT_block_wpq_OFF                              (16)
  #define CH0_CR_SCHED_CBIT_block_wpq_WID                              ( 1)
  #define CH0_CR_SCHED_CBIT_block_wpq_MSK                              (0x00010000)
  #define CH0_CR_SCHED_CBIT_block_wpq_MIN                              (0)
  #define CH0_CR_SCHED_CBIT_block_wpq_MAX                              (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_block_wpq_DEF                              (0x00000000)
  #define CH0_CR_SCHED_CBIT_block_wpq_HSH                              (0x01104028)

  #define CH0_CR_SCHED_CBIT_dis_zq_OFF                                 (17)
  #define CH0_CR_SCHED_CBIT_dis_zq_WID                                 ( 1)
  #define CH0_CR_SCHED_CBIT_dis_zq_MSK                                 (0x00020000)
  #define CH0_CR_SCHED_CBIT_dis_zq_MIN                                 (0)
  #define CH0_CR_SCHED_CBIT_dis_zq_MAX                                 (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_zq_DEF                                 (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_zq_HSH                                 (0x01114028)

  #define CH0_CR_SCHED_CBIT_dis_tt_OFF                                 (18)
  #define CH0_CR_SCHED_CBIT_dis_tt_WID                                 ( 1)
  #define CH0_CR_SCHED_CBIT_dis_tt_MSK                                 (0x00040000)
  #define CH0_CR_SCHED_CBIT_dis_tt_MIN                                 (0)
  #define CH0_CR_SCHED_CBIT_dis_tt_MAX                                 (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_tt_DEF                                 (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_tt_HSH                                 (0x01124028)

  #define CH0_CR_SCHED_CBIT_dis_opp_ref_OFF                            (19)
  #define CH0_CR_SCHED_CBIT_dis_opp_ref_WID                            ( 1)
  #define CH0_CR_SCHED_CBIT_dis_opp_ref_MSK                            (0x00080000)
  #define CH0_CR_SCHED_CBIT_dis_opp_ref_MIN                            (0)
  #define CH0_CR_SCHED_CBIT_dis_opp_ref_MAX                            (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_opp_ref_DEF                            (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_opp_ref_HSH                            (0x01134028)

  #define CH0_CR_SCHED_CBIT_long_zq_OFF                                (20)
  #define CH0_CR_SCHED_CBIT_long_zq_WID                                ( 1)
  #define CH0_CR_SCHED_CBIT_long_zq_MSK                                (0x00100000)
  #define CH0_CR_SCHED_CBIT_long_zq_MIN                                (0)
  #define CH0_CR_SCHED_CBIT_long_zq_MAX                                (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_long_zq_DEF                                (0x00000000)
  #define CH0_CR_SCHED_CBIT_long_zq_HSH                                (0x01144028)

  #define CH0_CR_SCHED_CBIT_dis_srx_zq_OFF                             (21)
  #define CH0_CR_SCHED_CBIT_dis_srx_zq_WID                             ( 1)
  #define CH0_CR_SCHED_CBIT_dis_srx_zq_MSK                             (0x00200000)
  #define CH0_CR_SCHED_CBIT_dis_srx_zq_MIN                             (0)
  #define CH0_CR_SCHED_CBIT_dis_srx_zq_MAX                             (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_srx_zq_DEF                             (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_srx_zq_HSH                             (0x01154028)

  #define CH0_CR_SCHED_CBIT_serialize_zq_OFF                           (22)
  #define CH0_CR_SCHED_CBIT_serialize_zq_WID                           ( 1)
  #define CH0_CR_SCHED_CBIT_serialize_zq_MSK                           (0x00400000)
  #define CH0_CR_SCHED_CBIT_serialize_zq_MIN                           (0)
  #define CH0_CR_SCHED_CBIT_serialize_zq_MAX                           (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_serialize_zq_DEF                           (0x00000000)
  #define CH0_CR_SCHED_CBIT_serialize_zq_HSH                           (0x01164028)

  #define CH0_CR_SCHED_CBIT_zq_fast_exec_OFF                           (23)
  #define CH0_CR_SCHED_CBIT_zq_fast_exec_WID                           ( 1)
  #define CH0_CR_SCHED_CBIT_zq_fast_exec_MSK                           (0x00800000)
  #define CH0_CR_SCHED_CBIT_zq_fast_exec_MIN                           (0)
  #define CH0_CR_SCHED_CBIT_zq_fast_exec_MAX                           (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_zq_fast_exec_DEF                           (0x00000000)
  #define CH0_CR_SCHED_CBIT_zq_fast_exec_HSH                           (0x01174028)

  #define CH0_CR_SCHED_CBIT_dis_starved_read_rank_block_OFF            (24)
  #define CH0_CR_SCHED_CBIT_dis_starved_read_rank_block_WID            ( 1)
  #define CH0_CR_SCHED_CBIT_dis_starved_read_rank_block_MSK            (0x01000000)
  #define CH0_CR_SCHED_CBIT_dis_starved_read_rank_block_MIN            (0)
  #define CH0_CR_SCHED_CBIT_dis_starved_read_rank_block_MAX            (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_starved_read_rank_block_DEF            (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_starved_read_rank_block_HSH            (0x01184028)

  #define CH0_CR_SCHED_CBIT_dis_idle_preempt_OFF                       (25)
  #define CH0_CR_SCHED_CBIT_dis_idle_preempt_WID                       ( 1)
  #define CH0_CR_SCHED_CBIT_dis_idle_preempt_MSK                       (0x02000000)
  #define CH0_CR_SCHED_CBIT_dis_idle_preempt_MIN                       (0)
  #define CH0_CR_SCHED_CBIT_dis_idle_preempt_MAX                       (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_idle_preempt_DEF                       (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_idle_preempt_HSH                       (0x01194028)

  #define CH0_CR_SCHED_CBIT_find_first_allocation_OFF                  (26)
  #define CH0_CR_SCHED_CBIT_find_first_allocation_WID                  ( 1)
  #define CH0_CR_SCHED_CBIT_find_first_allocation_MSK                  (0x04000000)
  #define CH0_CR_SCHED_CBIT_find_first_allocation_MIN                  (0)
  #define CH0_CR_SCHED_CBIT_find_first_allocation_MAX                  (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_find_first_allocation_DEF                  (0x00000000)
  #define CH0_CR_SCHED_CBIT_find_first_allocation_HSH                  (0x011A4028)

  #define CH0_CR_SCHED_CBIT_duplicate_spid_rank_OFF                    (27)
  #define CH0_CR_SCHED_CBIT_duplicate_spid_rank_WID                    ( 1)
  #define CH0_CR_SCHED_CBIT_duplicate_spid_rank_MSK                    (0x08000000)
  #define CH0_CR_SCHED_CBIT_duplicate_spid_rank_MIN                    (0)
  #define CH0_CR_SCHED_CBIT_duplicate_spid_rank_MAX                    (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_duplicate_spid_rank_DEF                    (0x00000000)
  #define CH0_CR_SCHED_CBIT_duplicate_spid_rank_HSH                    (0x011B4028)

  #define CH0_CR_SCHED_CBIT_wio_merge_lpmode_2_3_OFF                   (28)
  #define CH0_CR_SCHED_CBIT_wio_merge_lpmode_2_3_WID                   ( 1)
  #define CH0_CR_SCHED_CBIT_wio_merge_lpmode_2_3_MSK                   (0x10000000)
  #define CH0_CR_SCHED_CBIT_wio_merge_lpmode_2_3_MIN                   (0)
  #define CH0_CR_SCHED_CBIT_wio_merge_lpmode_2_3_MAX                   (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_wio_merge_lpmode_2_3_DEF                   (0x00000000)
  #define CH0_CR_SCHED_CBIT_wio_merge_lpmode_2_3_HSH                   (0x011C4028)

  #define CH0_CR_SCHED_CBIT_dis_5cyc_write_gap_OFF                     (29)
  #define CH0_CR_SCHED_CBIT_dis_5cyc_write_gap_WID                     ( 1)
  #define CH0_CR_SCHED_CBIT_dis_5cyc_write_gap_MSK                     (0x20000000)
  #define CH0_CR_SCHED_CBIT_dis_5cyc_write_gap_MIN                     (0)
  #define CH0_CR_SCHED_CBIT_dis_5cyc_write_gap_MAX                     (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_5cyc_write_gap_DEF                     (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_5cyc_write_gap_HSH                     (0x011D4028)

  #define CH0_CR_SCHED_CBIT_dis_5cyc_read_gap_OFF                      (30)
  #define CH0_CR_SCHED_CBIT_dis_5cyc_read_gap_WID                      ( 1)
  #define CH0_CR_SCHED_CBIT_dis_5cyc_read_gap_MSK                      (0x40000000)
  #define CH0_CR_SCHED_CBIT_dis_5cyc_read_gap_MIN                      (0)
  #define CH0_CR_SCHED_CBIT_dis_5cyc_read_gap_MAX                      (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_5cyc_read_gap_DEF                      (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_5cyc_read_gap_HSH                      (0x011E4028)

  #define CH0_CR_SCHED_CBIT_dis_clk_gate_OFF                           (31)
  #define CH0_CR_SCHED_CBIT_dis_clk_gate_WID                           ( 1)
  #define CH0_CR_SCHED_CBIT_dis_clk_gate_MSK                           (0x80000000)
  #define CH0_CR_SCHED_CBIT_dis_clk_gate_MIN                           (0)
  #define CH0_CR_SCHED_CBIT_dis_clk_gate_MAX                           (1) // 0x00000001
  #define CH0_CR_SCHED_CBIT_dis_clk_gate_DEF                           (0x00000000)
  #define CH0_CR_SCHED_CBIT_dis_clk_gate_HSH                           (0x011F4028)

#define CH0_CR_SCHED_SECOND_CBIT_REG                                   (0x0000402C)

  #define CH0_CR_SCHED_SECOND_CBIT_dis_srx_mr4_OFF                     ( 0)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_srx_mr4_WID                     ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MSK                     (0x00000001)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MIN                     (0)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MAX                     (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_dis_srx_mr4_DEF                     (0x00000000)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_srx_mr4_HSH                     (0x0100402C)

  #define CH0_CR_SCHED_SECOND_CBIT_dis_ck_tristate_OFF                 ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_ck_tristate_WID                 ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MSK                 (0x00000002)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MIN                 (0)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MAX                 (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_dis_ck_tristate_DEF                 (0x00000000)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_ck_tristate_HSH                 (0x0101402C)

  #define CH0_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_OFF             ( 2)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_WID             ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MSK             (0x00000004)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MIN             (0)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MAX             (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_DEF             (0x00000001)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_HSH             (0x0102402C)

  #define CH0_CR_SCHED_SECOND_CBIT_dis_bus_retain_OFF                  ( 3)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_bus_retain_WID                  ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_bus_retain_MSK                  (0x00000008)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_bus_retain_MIN                  (0)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_bus_retain_MAX                  (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_dis_bus_retain_DEF                  (0x00000000)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_bus_retain_HSH                  (0x0103402C)

  #define CH0_CR_SCHED_SECOND_CBIT_dis_async_odt_OFF                   ( 4)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_async_odt_WID                   ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_async_odt_MSK                   (0x00000010)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_async_odt_MIN                   (0)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_async_odt_MAX                   (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_dis_async_odt_DEF                   (0x00000000)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_async_odt_HSH                   (0x0104402C)

  #define CH0_CR_SCHED_SECOND_CBIT_dis_SRX_reset_OFF                   ( 5)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_SRX_reset_WID                   ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MSK                   (0x00000020)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MIN                   (0)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MAX                   (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_dis_SRX_reset_DEF                   (0x00000000)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_SRX_reset_HSH                   (0x0105402C)

  #define CH0_CR_SCHED_SECOND_CBIT_SPARE_CBIT_OFF                      ( 6)
  #define CH0_CR_SCHED_SECOND_CBIT_SPARE_CBIT_WID                      ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_SPARE_CBIT_MSK                      (0x00000040)
  #define CH0_CR_SCHED_SECOND_CBIT_SPARE_CBIT_MIN                      (0)
  #define CH0_CR_SCHED_SECOND_CBIT_SPARE_CBIT_MAX                      (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_SPARE_CBIT_DEF                      (0x00000000)
  #define CH0_CR_SCHED_SECOND_CBIT_SPARE_CBIT_HSH                      (0x0106402C)

  #define CH0_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_OFF                 ( 7)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_WID                 ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MSK                 (0x00000080)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MIN                 (0)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MAX                 (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_DEF                 (0x00000000)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_HSH                 (0x0107402C)

  #define CH0_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_OFF          ( 8)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_WID          ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MSK          (0x00000100)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MIN          (0)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MAX          (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_DEF          (0x00000000)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_HSH          (0x0108402C)

  #define CH0_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_OFF            ( 9)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_WID            ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MSK            (0x00000200)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MIN            (0)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MAX            (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_DEF            (0x00000000)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_HSH            (0x0109402C)

  #define CH0_CR_SCHED_SECOND_CBIT_echo_mask_OFF                       (10)
  #define CH0_CR_SCHED_SECOND_CBIT_echo_mask_WID                       ( 9)
  #define CH0_CR_SCHED_SECOND_CBIT_echo_mask_MSK                       (0x0007FC00)
  #define CH0_CR_SCHED_SECOND_CBIT_echo_mask_MIN                       (0)
  #define CH0_CR_SCHED_SECOND_CBIT_echo_mask_MAX                       (511) // 0x000001FF
  #define CH0_CR_SCHED_SECOND_CBIT_echo_mask_DEF                       (0x00000000)
  #define CH0_CR_SCHED_SECOND_CBIT_echo_mask_HSH                       (0x090A402C)

  #define CH0_CR_SCHED_SECOND_CBIT_dis_early_go_OFF                    (19)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_early_go_WID                    ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_early_go_MSK                    (0x00080000)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_early_go_MIN                    (0)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_early_go_MAX                    (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_dis_early_go_DEF                    (0x00000000)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_early_go_HSH                    (0x0113402C)

  #define CH0_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_OFF              (20)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_WID              ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_MSK              (0x00100000)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_MIN              (0)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_MAX              (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_DEF              (0x00000000)
  #define CH0_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_HSH              (0x0114402C)

  #define CH0_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_OFF                  (21)
  #define CH0_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_WID                  ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_MSK                  (0x00200000)
  #define CH0_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_MIN                  (0)
  #define CH0_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_MAX                  (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_DEF                  (0x00000001)
  #define CH0_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_HSH                  (0x0115402C)

  #define CH0_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_OFF            (22)
  #define CH0_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_WID            ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_MSK            (0x00400000)
  #define CH0_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_MIN            (0)
  #define CH0_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_MAX            (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_DEF            (0x00000000)
  #define CH0_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_HSH            (0x0116402C)

  #define CH0_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_OFF (23)
  #define CH0_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_WID ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_MSK (0x00800000)
  #define CH0_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_MIN (0)
  #define CH0_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_MAX (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_DEF (0x00000000)
  #define CH0_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_HSH (0x0117402C)

  #define CH0_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_OFF       (24)
  #define CH0_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_WID       ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_MSK       (0x01000000)
  #define CH0_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_MIN       (0)
  #define CH0_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_MAX       (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_DEF       (0x00000000)
  #define CH0_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_HSH       (0x0118402C)

  #define CH0_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_OFF       (25)
  #define CH0_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_WID       ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_MSK       (0x02000000)
  #define CH0_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_MIN       (0)
  #define CH0_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_MAX       (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_DEF       (0x00000001)
  #define CH0_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_HSH       (0x0119402C)

  #define CH0_CR_SCHED_SECOND_CBIT_enable_fdata_nak_OFF                (26)
  #define CH0_CR_SCHED_SECOND_CBIT_enable_fdata_nak_WID                ( 1)
  #define CH0_CR_SCHED_SECOND_CBIT_enable_fdata_nak_MSK                (0x04000000)
  #define CH0_CR_SCHED_SECOND_CBIT_enable_fdata_nak_MIN                (0)
  #define CH0_CR_SCHED_SECOND_CBIT_enable_fdata_nak_MAX                (1) // 0x00000001
  #define CH0_CR_SCHED_SECOND_CBIT_enable_fdata_nak_DEF                (0x00000001)
  #define CH0_CR_SCHED_SECOND_CBIT_enable_fdata_nak_HSH                (0x011A402C)

  #define CH0_CR_SCHED_SECOND_CBIT_spare_OFF                           (27)
  #define CH0_CR_SCHED_SECOND_CBIT_spare_WID                           ( 5)
  #define CH0_CR_SCHED_SECOND_CBIT_spare_MSK                           (0xF8000000)
  #define CH0_CR_SCHED_SECOND_CBIT_spare_MIN                           (0)
  #define CH0_CR_SCHED_SECOND_CBIT_spare_MAX                           (31) // 0x0000001F
  #define CH0_CR_SCHED_SECOND_CBIT_spare_DEF                           (0x00000000)
  #define CH0_CR_SCHED_SECOND_CBIT_spare_HSH                           (0x051B402C)

#define CH0_CR_DFT_MISC_REG                                            (0x00004030)

  #define CH0_CR_DFT_MISC_WDAR_OFF                                     ( 0)
  #define CH0_CR_DFT_MISC_WDAR_WID                                     ( 1)
  #define CH0_CR_DFT_MISC_WDAR_MSK                                     (0x00000001)
  #define CH0_CR_DFT_MISC_WDAR_MIN                                     (0)
  #define CH0_CR_DFT_MISC_WDAR_MAX                                     (1) // 0x00000001
  #define CH0_CR_DFT_MISC_WDAR_DEF                                     (0x00000000)
  #define CH0_CR_DFT_MISC_WDAR_HSH                                     (0x01004030)

  #define CH0_CR_DFT_MISC_WDB_Block_En_OFF                             ( 1)
  #define CH0_CR_DFT_MISC_WDB_Block_En_WID                             ( 1)
  #define CH0_CR_DFT_MISC_WDB_Block_En_MSK                             (0x00000002)
  #define CH0_CR_DFT_MISC_WDB_Block_En_MIN                             (0)
  #define CH0_CR_DFT_MISC_WDB_Block_En_MAX                             (1) // 0x00000001
  #define CH0_CR_DFT_MISC_WDB_Block_En_DEF                             (0x00000000)
  #define CH0_CR_DFT_MISC_WDB_Block_En_HSH                             (0x01014030)

  #define CH0_CR_DFT_MISC_isolate_data_return_OFF                      ( 4)
  #define CH0_CR_DFT_MISC_isolate_data_return_WID                      ( 1)
  #define CH0_CR_DFT_MISC_isolate_data_return_MSK                      (0x00000010)
  #define CH0_CR_DFT_MISC_isolate_data_return_MIN                      (0)
  #define CH0_CR_DFT_MISC_isolate_data_return_MAX                      (1) // 0x00000001
  #define CH0_CR_DFT_MISC_isolate_data_return_DEF                      (0x00000000)
  #define CH0_CR_DFT_MISC_isolate_data_return_HSH                      (0x01044030)

  #define CH0_CR_DFT_MISC_dft_block_enable_OFF                         (17)
  #define CH0_CR_DFT_MISC_dft_block_enable_WID                         ( 1)
  #define CH0_CR_DFT_MISC_dft_block_enable_MSK                         (0x00020000)
  #define CH0_CR_DFT_MISC_dft_block_enable_MIN                         (0)
  #define CH0_CR_DFT_MISC_dft_block_enable_MAX                         (1) // 0x00000001
  #define CH0_CR_DFT_MISC_dft_block_enable_DEF                         (0x00000000)
  #define CH0_CR_DFT_MISC_dft_block_enable_HSH                         (0x01114030)

  #define CH0_CR_DFT_MISC_SAM_overloading_OFF                          (18)
  #define CH0_CR_DFT_MISC_SAM_overloading_WID                          ( 3)
  #define CH0_CR_DFT_MISC_SAM_overloading_MSK                          (0x001C0000)
  #define CH0_CR_DFT_MISC_SAM_overloading_MIN                          (0)
  #define CH0_CR_DFT_MISC_SAM_overloading_MAX                          (7) // 0x00000007
  #define CH0_CR_DFT_MISC_SAM_overloading_DEF                          (0x00000000)
  #define CH0_CR_DFT_MISC_SAM_overloading_HSH                          (0x03124030)

  #define CH0_CR_DFT_MISC_Stretch_mode_en_OFF                          (24)
  #define CH0_CR_DFT_MISC_Stretch_mode_en_WID                          ( 1)
  #define CH0_CR_DFT_MISC_Stretch_mode_en_MSK                          (0x01000000)
  #define CH0_CR_DFT_MISC_Stretch_mode_en_MIN                          (0)
  #define CH0_CR_DFT_MISC_Stretch_mode_en_MAX                          (1) // 0x00000001
  #define CH0_CR_DFT_MISC_Stretch_mode_en_DEF                          (0x00000000)
  #define CH0_CR_DFT_MISC_Stretch_mode_en_HSH                          (0x01184030)

  #define CH0_CR_DFT_MISC_STF_OFF                                      (25)
  #define CH0_CR_DFT_MISC_STF_WID                                      ( 5)
  #define CH0_CR_DFT_MISC_STF_MSK                                      (0x3E000000)
  #define CH0_CR_DFT_MISC_STF_MIN                                      (0)
  #define CH0_CR_DFT_MISC_STF_MAX                                      (31) // 0x0000001F
  #define CH0_CR_DFT_MISC_STF_DEF                                      (0x00000000)
  #define CH0_CR_DFT_MISC_STF_HSH                                      (0x05194030)

  #define CH0_CR_DFT_MISC_Stretch_delay_from_write_OFF                 (30)
  #define CH0_CR_DFT_MISC_Stretch_delay_from_write_WID                 ( 1)
  #define CH0_CR_DFT_MISC_Stretch_delay_from_write_MSK                 (0x40000000)
  #define CH0_CR_DFT_MISC_Stretch_delay_from_write_MIN                 (0)
  #define CH0_CR_DFT_MISC_Stretch_delay_from_write_MAX                 (1) // 0x00000001
  #define CH0_CR_DFT_MISC_Stretch_delay_from_write_DEF                 (0x00000000)
  #define CH0_CR_DFT_MISC_Stretch_delay_from_write_HSH                 (0x011E4030)

#define CH0_CR_ECC_DFT_REG                                             (0x00004034)

  #define CH0_CR_ECC_DFT_ECC_Inject_OFF                                ( 0)
  #define CH0_CR_ECC_DFT_ECC_Inject_WID                                ( 3)
  #define CH0_CR_ECC_DFT_ECC_Inject_MSK                                (0x00000007)
  #define CH0_CR_ECC_DFT_ECC_Inject_MIN                                (0)
  #define CH0_CR_ECC_DFT_ECC_Inject_MAX                                (7) // 0x00000007
  #define CH0_CR_ECC_DFT_ECC_Inject_DEF                                (0x00000000)
  #define CH0_CR_ECC_DFT_ECC_Inject_HSH                                (0x03004034)

  #define CH0_CR_ECC_DFT_ECC_correction_disable_OFF                    ( 4)
  #define CH0_CR_ECC_DFT_ECC_correction_disable_WID                    ( 1)
  #define CH0_CR_ECC_DFT_ECC_correction_disable_MSK                    (0x00000010)
  #define CH0_CR_ECC_DFT_ECC_correction_disable_MIN                    (0)
  #define CH0_CR_ECC_DFT_ECC_correction_disable_MAX                    (1) // 0x00000001
  #define CH0_CR_ECC_DFT_ECC_correction_disable_DEF                    (0x00000000)
  #define CH0_CR_ECC_DFT_ECC_correction_disable_HSH                    (0x01044034)

  #define CH0_CR_ECC_DFT_DIS_MCA_LOG_OFF                               ( 8)
  #define CH0_CR_ECC_DFT_DIS_MCA_LOG_WID                               ( 1)
  #define CH0_CR_ECC_DFT_DIS_MCA_LOG_MSK                               (0x00000100)
  #define CH0_CR_ECC_DFT_DIS_MCA_LOG_MIN                               (0)
  #define CH0_CR_ECC_DFT_DIS_MCA_LOG_MAX                               (1) // 0x00000001
  #define CH0_CR_ECC_DFT_DIS_MCA_LOG_DEF                               (0x00000000)
  #define CH0_CR_ECC_DFT_DIS_MCA_LOG_HSH                               (0x01084034)

  #define CH0_CR_ECC_DFT_DIS_PCH_EVENT_OFF                             ( 9)
  #define CH0_CR_ECC_DFT_DIS_PCH_EVENT_WID                             ( 1)
  #define CH0_CR_ECC_DFT_DIS_PCH_EVENT_MSK                             (0x00000200)
  #define CH0_CR_ECC_DFT_DIS_PCH_EVENT_MIN                             (0)
  #define CH0_CR_ECC_DFT_DIS_PCH_EVENT_MAX                             (1) // 0x00000001
  #define CH0_CR_ECC_DFT_DIS_PCH_EVENT_DEF                             (0x00000000)
  #define CH0_CR_ECC_DFT_DIS_PCH_EVENT_HSH                             (0x01094034)

  #define CH0_CR_ECC_DFT_DIS_RCH_POISON_OFF                            (10)
  #define CH0_CR_ECC_DFT_DIS_RCH_POISON_WID                            ( 1)
  #define CH0_CR_ECC_DFT_DIS_RCH_POISON_MSK                            (0x00000400)
  #define CH0_CR_ECC_DFT_DIS_RCH_POISON_MIN                            (0)
  #define CH0_CR_ECC_DFT_DIS_RCH_POISON_MAX                            (1) // 0x00000001
  #define CH0_CR_ECC_DFT_DIS_RCH_POISON_DEF                            (0x00000001)
  #define CH0_CR_ECC_DFT_DIS_RCH_POISON_HSH                            (0x010A4034)

  #define CH0_CR_ECC_DFT_DIS_RCH_ERROR_OFF                             (11)
  #define CH0_CR_ECC_DFT_DIS_RCH_ERROR_WID                             ( 1)
  #define CH0_CR_ECC_DFT_DIS_RCH_ERROR_MSK                             (0x00000800)
  #define CH0_CR_ECC_DFT_DIS_RCH_ERROR_MIN                             (0)
  #define CH0_CR_ECC_DFT_DIS_RCH_ERROR_MAX                             (1) // 0x00000001
  #define CH0_CR_ECC_DFT_DIS_RCH_ERROR_DEF                             (0x00000001)
  #define CH0_CR_ECC_DFT_DIS_RCH_ERROR_HSH                             (0x010B4034)

  #define CH0_CR_ECC_DFT_ECC_trigger_OFF                               (16)
  #define CH0_CR_ECC_DFT_ECC_trigger_WID                               ( 2)
  #define CH0_CR_ECC_DFT_ECC_trigger_MSK                               (0x00030000)
  #define CH0_CR_ECC_DFT_ECC_trigger_MIN                               (0)
  #define CH0_CR_ECC_DFT_ECC_trigger_MAX                               (3) // 0x00000003
  #define CH0_CR_ECC_DFT_ECC_trigger_DEF                               (0x00000000)
  #define CH0_CR_ECC_DFT_ECC_trigger_HSH                               (0x02104034)

#define CH0_CR_SC_PCIT_REG                                             (0x0000403C)

  #define CH0_CR_SC_PCIT_PCIT_OFF                                      ( 0)
  #define CH0_CR_SC_PCIT_PCIT_WID                                      ( 8)
  #define CH0_CR_SC_PCIT_PCIT_MSK                                      (0x000000FF)
  #define CH0_CR_SC_PCIT_PCIT_MIN                                      (0)
  #define CH0_CR_SC_PCIT_PCIT_MAX                                      (255) // 0x000000FF
  #define CH0_CR_SC_PCIT_PCIT_DEF                                      (0x00000040)
  #define CH0_CR_SC_PCIT_PCIT_HSH                                      (0x0800403C)

  #define CH0_CR_SC_PCIT_PCIT_GT_OFF                                   (16)
  #define CH0_CR_SC_PCIT_PCIT_GT_WID                                   ( 8)
  #define CH0_CR_SC_PCIT_PCIT_GT_MSK                                   (0x00FF0000)
  #define CH0_CR_SC_PCIT_PCIT_GT_MIN                                   (0)
  #define CH0_CR_SC_PCIT_PCIT_GT_MAX                                   (255) // 0x000000FF
  #define CH0_CR_SC_PCIT_PCIT_GT_DEF                                   (0x00000000)
  #define CH0_CR_SC_PCIT_PCIT_GT_HSH                                   (0x0810403C)

#define CH0_CR_PM_PDWN_CONFIG_REG                                      (0x00004040)

  #define CH0_CR_PM_PDWN_CONFIG_PDWN_idle_counter_OFF                  ( 0)
  #define CH0_CR_PM_PDWN_CONFIG_PDWN_idle_counter_WID                  (12)
  #define CH0_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MSK                  (0x00000FFF)
  #define CH0_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MIN                  (0)
  #define CH0_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MAX                  (4095) // 0x00000FFF
  #define CH0_CR_PM_PDWN_CONFIG_PDWN_idle_counter_DEF                  (0x00000000)
  #define CH0_CR_PM_PDWN_CONFIG_PDWN_idle_counter_HSH                  (0x0C004040)

  #define CH0_CR_PM_PDWN_CONFIG_APD_OFF                                (12)
  #define CH0_CR_PM_PDWN_CONFIG_APD_WID                                ( 1)
  #define CH0_CR_PM_PDWN_CONFIG_APD_MSK                                (0x00001000)
  #define CH0_CR_PM_PDWN_CONFIG_APD_MIN                                (0)
  #define CH0_CR_PM_PDWN_CONFIG_APD_MAX                                (1) // 0x00000001
  #define CH0_CR_PM_PDWN_CONFIG_APD_DEF                                (0x00000000)
  #define CH0_CR_PM_PDWN_CONFIG_APD_HSH                                (0x010C4040)

  #define CH0_CR_PM_PDWN_CONFIG_PPD_OFF                                (13)
  #define CH0_CR_PM_PDWN_CONFIG_PPD_WID                                ( 1)
  #define CH0_CR_PM_PDWN_CONFIG_PPD_MSK                                (0x00002000)
  #define CH0_CR_PM_PDWN_CONFIG_PPD_MIN                                (0)
  #define CH0_CR_PM_PDWN_CONFIG_PPD_MAX                                (1) // 0x00000001
  #define CH0_CR_PM_PDWN_CONFIG_PPD_DEF                                (0x00000000)
  #define CH0_CR_PM_PDWN_CONFIG_PPD_HSH                                (0x010D4040)

  #define CH0_CR_PM_PDWN_CONFIG_Slow_Exit_OFF                          (14)
  #define CH0_CR_PM_PDWN_CONFIG_Slow_Exit_WID                          ( 1)
  #define CH0_CR_PM_PDWN_CONFIG_Slow_Exit_MSK                          (0x00004000)
  #define CH0_CR_PM_PDWN_CONFIG_Slow_Exit_MIN                          (0)
  #define CH0_CR_PM_PDWN_CONFIG_Slow_Exit_MAX                          (1) // 0x00000001
  #define CH0_CR_PM_PDWN_CONFIG_Slow_Exit_DEF                          (0x00000000)
  #define CH0_CR_PM_PDWN_CONFIG_Slow_Exit_HSH                          (0x010E4040)

  #define CH0_CR_PM_PDWN_CONFIG_Global_PD_OFF                          (15)
  #define CH0_CR_PM_PDWN_CONFIG_Global_PD_WID                          ( 1)
  #define CH0_CR_PM_PDWN_CONFIG_Global_PD_MSK                          (0x00008000)
  #define CH0_CR_PM_PDWN_CONFIG_Global_PD_MIN                          (0)
  #define CH0_CR_PM_PDWN_CONFIG_Global_PD_MAX                          (1) // 0x00000001
  #define CH0_CR_PM_PDWN_CONFIG_Global_PD_DEF                          (0x00000000)
  #define CH0_CR_PM_PDWN_CONFIG_Global_PD_HSH                          (0x010F4040)

  #define CH0_CR_PM_PDWN_CONFIG_TT_idle_counter_OFF                    (16)
  #define CH0_CR_PM_PDWN_CONFIG_TT_idle_counter_WID                    ( 8)
  #define CH0_CR_PM_PDWN_CONFIG_TT_idle_counter_MSK                    (0x00FF0000)
  #define CH0_CR_PM_PDWN_CONFIG_TT_idle_counter_MIN                    (0)
  #define CH0_CR_PM_PDWN_CONFIG_TT_idle_counter_MAX                    (255) // 0x000000FF
  #define CH0_CR_PM_PDWN_CONFIG_TT_idle_counter_DEF                    (0x00000000)
  #define CH0_CR_PM_PDWN_CONFIG_TT_idle_counter_HSH                    (0x08104040)

  #define CH0_CR_PM_PDWN_CONFIG_dis_cke_tt_OFF                         (24)
  #define CH0_CR_PM_PDWN_CONFIG_dis_cke_tt_WID                         ( 1)
  #define CH0_CR_PM_PDWN_CONFIG_dis_cke_tt_MSK                         (0x01000000)
  #define CH0_CR_PM_PDWN_CONFIG_dis_cke_tt_MIN                         (0)
  #define CH0_CR_PM_PDWN_CONFIG_dis_cke_tt_MAX                         (1) // 0x00000001
  #define CH0_CR_PM_PDWN_CONFIG_dis_cke_tt_DEF                         (0x00000000)
  #define CH0_CR_PM_PDWN_CONFIG_dis_cke_tt_HSH                         (0x01184040)

  #define CH0_CR_PM_PDWN_CONFIG_write_threshold_OFF                    (25)
  #define CH0_CR_PM_PDWN_CONFIG_write_threshold_WID                    ( 6)
  #define CH0_CR_PM_PDWN_CONFIG_write_threshold_MSK                    (0x7E000000)
  #define CH0_CR_PM_PDWN_CONFIG_write_threshold_MIN                    (0)
  #define CH0_CR_PM_PDWN_CONFIG_write_threshold_MAX                    (63) // 0x0000003F
  #define CH0_CR_PM_PDWN_CONFIG_write_threshold_DEF                    (0x00000000)
  #define CH0_CR_PM_PDWN_CONFIG_write_threshold_HSH                    (0x06194040)

  #define CH0_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_OFF (31)
  #define CH0_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_WID ( 1)
  #define CH0_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_MSK (0x80000000)
  #define CH0_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_MIN (0)
  #define CH0_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_MAX (1) // 0x00000001
  #define CH0_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_DEF (0x00000000)
  #define CH0_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_HSH (0x011F4040)

#define CH0_CR_WMM_READ_CONFIG_REG                                     (0x00004044)

  #define CH0_CR_WMM_READ_CONFIG_Dis_Opp_rd_OFF                        ( 0)
  #define CH0_CR_WMM_READ_CONFIG_Dis_Opp_rd_WID                        ( 1)
  #define CH0_CR_WMM_READ_CONFIG_Dis_Opp_rd_MSK                        (0x00000001)
  #define CH0_CR_WMM_READ_CONFIG_Dis_Opp_rd_MIN                        (0)
  #define CH0_CR_WMM_READ_CONFIG_Dis_Opp_rd_MAX                        (1) // 0x00000001
  #define CH0_CR_WMM_READ_CONFIG_Dis_Opp_rd_DEF                        (0x00000000)
  #define CH0_CR_WMM_READ_CONFIG_Dis_Opp_rd_HSH                        (0x01004044)

  #define CH0_CR_WMM_READ_CONFIG_ACT_Enable_OFF                        ( 1)
  #define CH0_CR_WMM_READ_CONFIG_ACT_Enable_WID                        ( 1)
  #define CH0_CR_WMM_READ_CONFIG_ACT_Enable_MSK                        (0x00000002)
  #define CH0_CR_WMM_READ_CONFIG_ACT_Enable_MIN                        (0)
  #define CH0_CR_WMM_READ_CONFIG_ACT_Enable_MAX                        (1) // 0x00000001
  #define CH0_CR_WMM_READ_CONFIG_ACT_Enable_DEF                        (0x00000001)
  #define CH0_CR_WMM_READ_CONFIG_ACT_Enable_HSH                        (0x01014044)

  #define CH0_CR_WMM_READ_CONFIG_PRE_Enable_OFF                        ( 2)
  #define CH0_CR_WMM_READ_CONFIG_PRE_Enable_WID                        ( 1)
  #define CH0_CR_WMM_READ_CONFIG_PRE_Enable_MSK                        (0x00000004)
  #define CH0_CR_WMM_READ_CONFIG_PRE_Enable_MIN                        (0)
  #define CH0_CR_WMM_READ_CONFIG_PRE_Enable_MAX                        (1) // 0x00000001
  #define CH0_CR_WMM_READ_CONFIG_PRE_Enable_DEF                        (0x00000001)
  #define CH0_CR_WMM_READ_CONFIG_PRE_Enable_HSH                        (0x01024044)

  #define CH0_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_OFF                       ( 3)
  #define CH0_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_WID                       ( 4)
  #define CH0_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MSK                       (0x00000078)
  #define CH0_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MIN                       (0)
  #define CH0_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MAX                       (15) // 0x0000000F
  #define CH0_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_DEF                       (0x00000008)
  #define CH0_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_HSH                       (0x04034044)

#define CH0_CR_ECCERRLOG0_REG                                          (0x00004048)

  #define CH0_CR_ECCERRLOG0_CERRSTS_OFF                                ( 0)
  #define CH0_CR_ECCERRLOG0_CERRSTS_WID                                ( 1)
  #define CH0_CR_ECCERRLOG0_CERRSTS_MSK                                (0x00000001)
  #define CH0_CR_ECCERRLOG0_CERRSTS_MIN                                (0)
  #define CH0_CR_ECCERRLOG0_CERRSTS_MAX                                (1) // 0x00000001
  #define CH0_CR_ECCERRLOG0_CERRSTS_DEF                                (0x00000000)
  #define CH0_CR_ECCERRLOG0_CERRSTS_HSH                                (0x01004048)

  #define CH0_CR_ECCERRLOG0_MERRSTS_OFF                                ( 1)
  #define CH0_CR_ECCERRLOG0_MERRSTS_WID                                ( 1)
  #define CH0_CR_ECCERRLOG0_MERRSTS_MSK                                (0x00000002)
  #define CH0_CR_ECCERRLOG0_MERRSTS_MIN                                (0)
  #define CH0_CR_ECCERRLOG0_MERRSTS_MAX                                (1) // 0x00000001
  #define CH0_CR_ECCERRLOG0_MERRSTS_DEF                                (0x00000000)
  #define CH0_CR_ECCERRLOG0_MERRSTS_HSH                                (0x01014048)

  #define CH0_CR_ECCERRLOG0_ERRSYND_OFF                                (16)
  #define CH0_CR_ECCERRLOG0_ERRSYND_WID                                ( 8)
  #define CH0_CR_ECCERRLOG0_ERRSYND_MSK                                (0x00FF0000)
  #define CH0_CR_ECCERRLOG0_ERRSYND_MIN                                (0)
  #define CH0_CR_ECCERRLOG0_ERRSYND_MAX                                (255) // 0x000000FF
  #define CH0_CR_ECCERRLOG0_ERRSYND_DEF                                (0x00000000)
  #define CH0_CR_ECCERRLOG0_ERRSYND_HSH                                (0x08104048)

  #define CH0_CR_ECCERRLOG0_ERRCHUNK_OFF                               (24)
  #define CH0_CR_ECCERRLOG0_ERRCHUNK_WID                               ( 3)
  #define CH0_CR_ECCERRLOG0_ERRCHUNK_MSK                               (0x07000000)
  #define CH0_CR_ECCERRLOG0_ERRCHUNK_MIN                               (0)
  #define CH0_CR_ECCERRLOG0_ERRCHUNK_MAX                               (7) // 0x00000007
  #define CH0_CR_ECCERRLOG0_ERRCHUNK_DEF                               (0x00000000)
  #define CH0_CR_ECCERRLOG0_ERRCHUNK_HSH                               (0x03184048)

  #define CH0_CR_ECCERRLOG0_ERRRANK_OFF                                (27)
  #define CH0_CR_ECCERRLOG0_ERRRANK_WID                                ( 2)
  #define CH0_CR_ECCERRLOG0_ERRRANK_MSK                                (0x18000000)
  #define CH0_CR_ECCERRLOG0_ERRRANK_MIN                                (0)
  #define CH0_CR_ECCERRLOG0_ERRRANK_MAX                                (3) // 0x00000003
  #define CH0_CR_ECCERRLOG0_ERRRANK_DEF                                (0x00000000)
  #define CH0_CR_ECCERRLOG0_ERRRANK_HSH                                (0x021B4048)

  #define CH0_CR_ECCERRLOG0_ERRBANK_OFF                                (29)
  #define CH0_CR_ECCERRLOG0_ERRBANK_WID                                ( 3)
  #define CH0_CR_ECCERRLOG0_ERRBANK_MSK                                (0xE0000000)
  #define CH0_CR_ECCERRLOG0_ERRBANK_MIN                                (0)
  #define CH0_CR_ECCERRLOG0_ERRBANK_MAX                                (7) // 0x00000007
  #define CH0_CR_ECCERRLOG0_ERRBANK_DEF                                (0x00000000)
  #define CH0_CR_ECCERRLOG0_ERRBANK_HSH                                (0x031D4048)

#define CH0_CR_ECCERRLOG1_REG                                          (0x0000404C)

  #define CH0_CR_ECCERRLOG1_ERRROW_OFF                                 ( 0)
  #define CH0_CR_ECCERRLOG1_ERRROW_WID                                 (17)
  #define CH0_CR_ECCERRLOG1_ERRROW_MSK                                 (0x0001FFFF)
  #define CH0_CR_ECCERRLOG1_ERRROW_MIN                                 (0)
  #define CH0_CR_ECCERRLOG1_ERRROW_MAX                                 (131071) // 0x0001FFFF
  #define CH0_CR_ECCERRLOG1_ERRROW_DEF                                 (0x00000000)
  #define CH0_CR_ECCERRLOG1_ERRROW_HSH                                 (0x1100404C)

  #define CH0_CR_ECCERRLOG1_ERRCOL_OFF                                 (17)
  #define CH0_CR_ECCERRLOG1_ERRCOL_WID                                 (12)
  #define CH0_CR_ECCERRLOG1_ERRCOL_MSK                                 (0x1FFE0000)
  #define CH0_CR_ECCERRLOG1_ERRCOL_MIN                                 (0)
  #define CH0_CR_ECCERRLOG1_ERRCOL_MAX                                 (4095) // 0x00000FFF
  #define CH0_CR_ECCERRLOG1_ERRCOL_DEF                                 (0x00000000)
  #define CH0_CR_ECCERRLOG1_ERRCOL_HSH                                 (0x0C11404C)

  #define CH0_CR_ECCERRLOG1_ERRBANKGROUP_OFF                           (29)
  #define CH0_CR_ECCERRLOG1_ERRBANKGROUP_WID                           ( 2)
  #define CH0_CR_ECCERRLOG1_ERRBANKGROUP_MSK                           (0x60000000)
  #define CH0_CR_ECCERRLOG1_ERRBANKGROUP_MIN                           (0)
  #define CH0_CR_ECCERRLOG1_ERRBANKGROUP_MAX                           (3) // 0x00000003
  #define CH0_CR_ECCERRLOG1_ERRBANKGROUP_DEF                           (0x00000000)
  #define CH0_CR_ECCERRLOG1_ERRBANKGROUP_HSH                           (0x021D404C)

#define CH0_CR_TC_PWRDN_REG                                            (0x00004050)

  #define CH0_CR_TC_PWRDN_tCKE_OFF                                     ( 0)
  #define CH0_CR_TC_PWRDN_tCKE_WID                                     ( 5)
  #define CH0_CR_TC_PWRDN_tCKE_MSK                                     (0x0000001F)
  #define CH0_CR_TC_PWRDN_tCKE_MIN                                     (0)
  #define CH0_CR_TC_PWRDN_tCKE_MAX                                     (31) // 0x0000001F
  #define CH0_CR_TC_PWRDN_tCKE_DEF                                     (0x00000004)
  #define CH0_CR_TC_PWRDN_tCKE_HSH                                     (0x45004050)

  #define CH0_CR_TC_PWRDN_tXP_OFF                                      ( 8)
  #define CH0_CR_TC_PWRDN_tXP_WID                                      ( 5)
  #define CH0_CR_TC_PWRDN_tXP_MSK                                      (0x00001F00)
  #define CH0_CR_TC_PWRDN_tXP_MIN                                      (0)
  #define CH0_CR_TC_PWRDN_tXP_MAX                                      (31) // 0x0000001F
  #define CH0_CR_TC_PWRDN_tXP_DEF                                      (0x00000004)
  #define CH0_CR_TC_PWRDN_tXP_HSH                                      (0x45084050)

  #define CH0_CR_TC_PWRDN_tXPDLL_OFF                                   (16)
  #define CH0_CR_TC_PWRDN_tXPDLL_WID                                   ( 6)
  #define CH0_CR_TC_PWRDN_tXPDLL_MSK                                   (0x003F0000)
  #define CH0_CR_TC_PWRDN_tXPDLL_MIN                                   (0)
  #define CH0_CR_TC_PWRDN_tXPDLL_MAX                                   (63) // 0x0000003F
  #define CH0_CR_TC_PWRDN_tXPDLL_DEF                                   (0x00000004)
  #define CH0_CR_TC_PWRDN_tXPDLL_HSH                                   (0x46104050)

  #define CH0_CR_TC_PWRDN_tPRPDEN_OFF                                  (22)
  #define CH0_CR_TC_PWRDN_tPRPDEN_WID                                  ( 2)
  #define CH0_CR_TC_PWRDN_tPRPDEN_MSK                                  (0x00C00000)
  #define CH0_CR_TC_PWRDN_tPRPDEN_MIN                                  (0)
  #define CH0_CR_TC_PWRDN_tPRPDEN_MAX                                  (3) // 0x00000003
  #define CH0_CR_TC_PWRDN_tPRPDEN_DEF                                  (0x00000001)
  #define CH0_CR_TC_PWRDN_tPRPDEN_HSH                                  (0x42164050)

  #define CH0_CR_TC_PWRDN_tRDPDEN_OFF                                  (24)
  #define CH0_CR_TC_PWRDN_tRDPDEN_WID                                  ( 7)
  #define CH0_CR_TC_PWRDN_tRDPDEN_MSK                                  (0x7F000000)
  #define CH0_CR_TC_PWRDN_tRDPDEN_MIN                                  (0)
  #define CH0_CR_TC_PWRDN_tRDPDEN_MAX                                  (127) // 0x0000007F
  #define CH0_CR_TC_PWRDN_tRDPDEN_DEF                                  (0x00000004)
  #define CH0_CR_TC_PWRDN_tRDPDEN_HSH                                  (0x47184050)

  #define CH0_CR_TC_PWRDN_tWRPDEN_OFF                                  (32)
  #define CH0_CR_TC_PWRDN_tWRPDEN_WID                                  ( 8)
  #define CH0_CR_TC_PWRDN_tWRPDEN_MSK                                  (0x000000FF00000000ULL)
  #define CH0_CR_TC_PWRDN_tWRPDEN_MIN                                  (0)
  #define CH0_CR_TC_PWRDN_tWRPDEN_MAX                                  (255) // 0x000000FF
  #define CH0_CR_TC_PWRDN_tWRPDEN_DEF                                  (0x00000004)
  #define CH0_CR_TC_PWRDN_tWRPDEN_HSH                                  (0x48204050)

#define CH0_CR_QUEUE_ENTRY_DISABLE_RPQ_REG                             (0x00004058)

  #define CH0_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_OFF               ( 0)
  #define CH0_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_WID               (32)
  #define CH0_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MSK               (0xFFFFFFFF)
  #define CH0_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MIN               (0)
  #define CH0_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MAX               (4294967295) // 0xFFFFFFFF
  #define CH0_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_DEF               (0x00000000)
  #define CH0_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_HSH               (0x20004058)

#define CH0_CR_QUEUE_ENTRY_DISABLE_IPQ_REG                             (0x0000405C)

  #define CH0_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_OFF               ( 0)
  #define CH0_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_WID               (16)
  #define CH0_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MSK               (0x0000FFFF)
  #define CH0_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MIN               (0)
  #define CH0_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MAX               (65535) // 0x0000FFFF
  #define CH0_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_DEF               (0x00000000)
  #define CH0_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_HSH               (0x1000405C)

#define CH0_CR_QUEUE_ENTRY_DISABLE_WPQ_REG                             (0x00004060)

  #define CH0_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_OFF               ( 0)
  #define CH0_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_WID               (64)
  #define CH0_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MSK               (0xFFFFFFFFFFFFFFFFULL)
  #define CH0_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MIN               (0)
  #define CH0_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MAX               (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define CH0_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_DEF               (0x00000000)
  #define CH0_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_HSH               (0x40004060)

#define CH0_CR_SC_WDBWM_REG                                            (0x00004068)

  #define CH0_CR_SC_WDBWM_WMM_entry_wm_OFF                             ( 0)
  #define CH0_CR_SC_WDBWM_WMM_entry_wm_WID                             ( 7)
  #define CH0_CR_SC_WDBWM_WMM_entry_wm_MSK                             (0x0000007F)
  #define CH0_CR_SC_WDBWM_WMM_entry_wm_MIN                             (0)
  #define CH0_CR_SC_WDBWM_WMM_entry_wm_MAX                             (127) // 0x0000007F
  #define CH0_CR_SC_WDBWM_WMM_entry_wm_DEF                             (0x00000038)
  #define CH0_CR_SC_WDBWM_WMM_entry_wm_HSH                             (0x47004068)

  #define CH0_CR_SC_WDBWM_WMM_exit_wm_OFF                              ( 8)
  #define CH0_CR_SC_WDBWM_WMM_exit_wm_WID                              ( 7)
  #define CH0_CR_SC_WDBWM_WMM_exit_wm_MSK                              (0x00007F00)
  #define CH0_CR_SC_WDBWM_WMM_exit_wm_MIN                              (0)
  #define CH0_CR_SC_WDBWM_WMM_exit_wm_MAX                              (127) // 0x0000007F
  #define CH0_CR_SC_WDBWM_WMM_exit_wm_DEF                              (0x00000030)
  #define CH0_CR_SC_WDBWM_WMM_exit_wm_HSH                              (0x47084068)

  #define CH0_CR_SC_WDBWM_WIM_wm_OFF                                   (16)
  #define CH0_CR_SC_WDBWM_WIM_wm_WID                                   ( 7)
  #define CH0_CR_SC_WDBWM_WIM_wm_MSK                                   (0x007F0000)
  #define CH0_CR_SC_WDBWM_WIM_wm_MIN                                   (0)
  #define CH0_CR_SC_WDBWM_WIM_wm_MAX                                   (127) // 0x0000007F
  #define CH0_CR_SC_WDBWM_WIM_wm_DEF                                   (0x0000003C)
  #define CH0_CR_SC_WDBWM_WIM_wm_HSH                                   (0x47104068)

  #define CH0_CR_SC_WDBWM_Write_Isoc_CAS_count_OFF                     (24)
  #define CH0_CR_SC_WDBWM_Write_Isoc_CAS_count_WID                     ( 8)
  #define CH0_CR_SC_WDBWM_Write_Isoc_CAS_count_MSK                     (0xFF000000)
  #define CH0_CR_SC_WDBWM_Write_Isoc_CAS_count_MIN                     (0)
  #define CH0_CR_SC_WDBWM_Write_Isoc_CAS_count_MAX                     (255) // 0x000000FF
  #define CH0_CR_SC_WDBWM_Write_Isoc_CAS_count_DEF                     (0x00000040)
  #define CH0_CR_SC_WDBWM_Write_Isoc_CAS_count_HSH                     (0x48184068)

  #define CH0_CR_SC_WDBWM_Read_CAS_count_OFF                           (32)
  #define CH0_CR_SC_WDBWM_Read_CAS_count_WID                           ( 8)
  #define CH0_CR_SC_WDBWM_Read_CAS_count_MSK                           (0x000000FF00000000ULL)
  #define CH0_CR_SC_WDBWM_Read_CAS_count_MIN                           (0)
  #define CH0_CR_SC_WDBWM_Read_CAS_count_MAX                           (255) // 0x000000FF
  #define CH0_CR_SC_WDBWM_Read_CAS_count_DEF                           (0x00000040)
  #define CH0_CR_SC_WDBWM_Read_CAS_count_HSH                           (0x48204068)

  #define CH0_CR_SC_WDBWM_Write_CAS_count_OFF                          (40)
  #define CH0_CR_SC_WDBWM_Write_CAS_count_WID                          ( 8)
  #define CH0_CR_SC_WDBWM_Write_CAS_count_MSK                          (0x0000FF0000000000ULL)
  #define CH0_CR_SC_WDBWM_Write_CAS_count_MIN                          (0)
  #define CH0_CR_SC_WDBWM_Write_CAS_count_MAX                          (255) // 0x000000FF
  #define CH0_CR_SC_WDBWM_Write_CAS_count_DEF                          (0x00000040)
  #define CH0_CR_SC_WDBWM_Write_CAS_count_HSH                          (0x48284068)

  #define CH0_CR_SC_WDBWM_Write_CAS_count_for_VC1_OFF                  (48)
  #define CH0_CR_SC_WDBWM_Write_CAS_count_for_VC1_WID                  ( 8)
  #define CH0_CR_SC_WDBWM_Write_CAS_count_for_VC1_MSK                  (0x00FF000000000000ULL)
  #define CH0_CR_SC_WDBWM_Write_CAS_count_for_VC1_MIN                  (0)
  #define CH0_CR_SC_WDBWM_Write_CAS_count_for_VC1_MAX                  (255) // 0x000000FF
  #define CH0_CR_SC_WDBWM_Write_CAS_count_for_VC1_DEF                  (0x00000040)
  #define CH0_CR_SC_WDBWM_Write_CAS_count_for_VC1_HSH                  (0x48304068)

  #define CH0_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_OFF         (56)
  #define CH0_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_WID         ( 7)
  #define CH0_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_MSK         (0x7F00000000000000ULL)
  #define CH0_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_MIN         (0)
  #define CH0_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_MAX         (127) // 0x0000007F
  #define CH0_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_DEF         (0x00000016)
  #define CH0_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_HSH         (0x47384068)

  #define CH0_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_OFF                   (63)
  #define CH0_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_WID                   ( 1)
  #define CH0_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_MSK                   (0x8000000000000000ULL)
  #define CH0_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_MIN                   (0)
  #define CH0_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_MAX                   (1) // 0x00000001
  #define CH0_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_DEF                   (0x00000000)
  #define CH0_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_HSH                   (0x413F4068)

#define CH0_CR_TC_ODT_REG                                              (0x00004070)

  #define CH0_CR_TC_ODT_ODT_read_duration_OFF                          ( 0)
  #define CH0_CR_TC_ODT_ODT_read_duration_WID                          ( 4)
  #define CH0_CR_TC_ODT_ODT_read_duration_MSK                          (0x0000000F)
  #define CH0_CR_TC_ODT_ODT_read_duration_MIN                          (0)
  #define CH0_CR_TC_ODT_ODT_read_duration_MAX                          (15) // 0x0000000F
  #define CH0_CR_TC_ODT_ODT_read_duration_DEF                          (0x00000000)
  #define CH0_CR_TC_ODT_ODT_read_duration_HSH                          (0x44004070)

  #define CH0_CR_TC_ODT_ODT_Read_Delay_OFF                             ( 4)
  #define CH0_CR_TC_ODT_ODT_Read_Delay_WID                             ( 4)
  #define CH0_CR_TC_ODT_ODT_Read_Delay_MSK                             (0x000000F0)
  #define CH0_CR_TC_ODT_ODT_Read_Delay_MIN                             (0)
  #define CH0_CR_TC_ODT_ODT_Read_Delay_MAX                             (15) // 0x0000000F
  #define CH0_CR_TC_ODT_ODT_Read_Delay_DEF                             (0x00000000)
  #define CH0_CR_TC_ODT_ODT_Read_Delay_HSH                             (0x44044070)

  #define CH0_CR_TC_ODT_ODT_write_duration_OFF                         ( 8)
  #define CH0_CR_TC_ODT_ODT_write_duration_WID                         ( 4)
  #define CH0_CR_TC_ODT_ODT_write_duration_MSK                         (0x00000F00)
  #define CH0_CR_TC_ODT_ODT_write_duration_MIN                         (0)
  #define CH0_CR_TC_ODT_ODT_write_duration_MAX                         (15) // 0x0000000F
  #define CH0_CR_TC_ODT_ODT_write_duration_DEF                         (0x00000000)
  #define CH0_CR_TC_ODT_ODT_write_duration_HSH                         (0x44084070)

  #define CH0_CR_TC_ODT_ODT_Write_Delay_OFF                            (12)
  #define CH0_CR_TC_ODT_ODT_Write_Delay_WID                            ( 4)
  #define CH0_CR_TC_ODT_ODT_Write_Delay_MSK                            (0x0000F000)
  #define CH0_CR_TC_ODT_ODT_Write_Delay_MIN                            (0)
  #define CH0_CR_TC_ODT_ODT_Write_Delay_MAX                            (15) // 0x0000000F
  #define CH0_CR_TC_ODT_ODT_Write_Delay_DEF                            (0x00000000)
  #define CH0_CR_TC_ODT_ODT_Write_Delay_HSH                            (0x440C4070)

  #define CH0_CR_TC_ODT_tCL_OFF                                        (16)
  #define CH0_CR_TC_ODT_tCL_WID                                        ( 6)
  #define CH0_CR_TC_ODT_tCL_MSK                                        (0x003F0000)
  #define CH0_CR_TC_ODT_tCL_MIN                                        (0)
  #define CH0_CR_TC_ODT_tCL_MAX                                        (63) // 0x0000003F
  #define CH0_CR_TC_ODT_tCL_DEF                                        (0x00000005)
  #define CH0_CR_TC_ODT_tCL_HSH                                        (0x46104070)

  #define CH0_CR_TC_ODT_tCWL_OFF                                       (22)
  #define CH0_CR_TC_ODT_tCWL_WID                                       ( 6)
  #define CH0_CR_TC_ODT_tCWL_MSK                                       (0x0FC00000)
  #define CH0_CR_TC_ODT_tCWL_MIN                                       (0)
  #define CH0_CR_TC_ODT_tCWL_MAX                                       (63) // 0x0000003F
  #define CH0_CR_TC_ODT_tCWL_DEF                                       (0x00000006)
  #define CH0_CR_TC_ODT_tCWL_HSH                                       (0x46164070)

  #define CH0_CR_TC_ODT_Write_Early_ODT_OFF                            (28)
  #define CH0_CR_TC_ODT_Write_Early_ODT_WID                            ( 1)
  #define CH0_CR_TC_ODT_Write_Early_ODT_MSK                            (0x10000000)
  #define CH0_CR_TC_ODT_Write_Early_ODT_MIN                            (0)
  #define CH0_CR_TC_ODT_Write_Early_ODT_MAX                            (1) // 0x00000001
  #define CH0_CR_TC_ODT_Write_Early_ODT_DEF                            (0x00000000)
  #define CH0_CR_TC_ODT_Write_Early_ODT_HSH                            (0x411C4070)

  #define CH0_CR_TC_ODT_tAONPD_OFF                                     (32)
  #define CH0_CR_TC_ODT_tAONPD_WID                                     ( 5)
  #define CH0_CR_TC_ODT_tAONPD_MSK                                     (0x0000001F00000000ULL)
  #define CH0_CR_TC_ODT_tAONPD_MIN                                     (0)
  #define CH0_CR_TC_ODT_tAONPD_MAX                                     (31) // 0x0000001F
  #define CH0_CR_TC_ODT_tAONPD_DEF                                     (0x00000004)
  #define CH0_CR_TC_ODT_tAONPD_HSH                                     (0x45204070)

#define CH0_CR_MCSCHEDS_SPARE_REG                                      (0x00004078)

  #define CH0_CR_MCSCHEDS_SPARE_Spare_RW_OFF                           ( 0)
  #define CH0_CR_MCSCHEDS_SPARE_Spare_RW_WID                           (16)
  #define CH0_CR_MCSCHEDS_SPARE_Spare_RW_MSK                           (0x0000FFFF)
  #define CH0_CR_MCSCHEDS_SPARE_Spare_RW_MIN                           (0)
  #define CH0_CR_MCSCHEDS_SPARE_Spare_RW_MAX                           (65535) // 0x0000FFFF
  #define CH0_CR_MCSCHEDS_SPARE_Spare_RW_DEF                           (0x00000000)
  #define CH0_CR_MCSCHEDS_SPARE_Spare_RW_HSH                           (0x10004078)

  #define CH0_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_OFF              (16)
  #define CH0_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_WID              ( 7)
  #define CH0_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_MSK              (0x007F0000)
  #define CH0_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_MIN              (0)
  #define CH0_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_MAX              (127) // 0x0000007F
  #define CH0_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_DEF              (0x00000030)
  #define CH0_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_HSH              (0x07104078)

  #define CH0_CR_MCSCHEDS_SPARE_Spare_RW_V_OFF                         (23)
  #define CH0_CR_MCSCHEDS_SPARE_Spare_RW_V_WID                         ( 9)
  #define CH0_CR_MCSCHEDS_SPARE_Spare_RW_V_MSK                         (0xFF800000)
  #define CH0_CR_MCSCHEDS_SPARE_Spare_RW_V_MIN                         (0)
  #define CH0_CR_MCSCHEDS_SPARE_Spare_RW_V_MAX                         (511) // 0x000001FF
  #define CH0_CR_MCSCHEDS_SPARE_Spare_RW_V_DEF                         (0x00000000)
  #define CH0_CR_MCSCHEDS_SPARE_Spare_RW_V_HSH                         (0x09174078)

#define CH0_CR_SC_ODT_MATRIX_REG                                       (0x00004080)

  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_0_OFF                         ( 0)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_0_WID                         ( 4)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_0_MSK                         (0x0000000F)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_0_MIN                         (0)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_0_MAX                         (15) // 0x0000000F
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_0_DEF                         (0x00000000)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_0_HSH                         (0x04004080)

  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_1_OFF                         ( 4)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_1_WID                         ( 4)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_1_MSK                         (0x000000F0)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_1_MIN                         (0)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_1_MAX                         (15) // 0x0000000F
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_1_DEF                         (0x00000000)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_1_HSH                         (0x04044080)

  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_2_OFF                         ( 8)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_2_WID                         ( 4)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_2_MSK                         (0x00000F00)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_2_MIN                         (0)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_2_MAX                         (15) // 0x0000000F
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_2_DEF                         (0x00000000)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_2_HSH                         (0x04084080)

  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_3_OFF                         (12)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_3_WID                         ( 4)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_3_MSK                         (0x0000F000)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_3_MIN                         (0)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_3_MAX                         (15) // 0x0000000F
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_3_DEF                         (0x00000000)
  #define CH0_CR_SC_ODT_MATRIX_Read_Rank_3_HSH                         (0x040C4080)

  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_0_OFF                        (16)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_0_WID                        ( 4)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_0_MSK                        (0x000F0000)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_0_MIN                        (0)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_0_MAX                        (15) // 0x0000000F
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_0_DEF                        (0x00000000)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_0_HSH                        (0x04104080)

  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_1_OFF                        (20)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_1_WID                        ( 4)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_1_MSK                        (0x00F00000)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_1_MIN                        (0)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_1_MAX                        (15) // 0x0000000F
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_1_DEF                        (0x00000000)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_1_HSH                        (0x04144080)

  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_2_OFF                        (24)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_2_WID                        ( 4)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_2_MSK                        (0x0F000000)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_2_MIN                        (0)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_2_MAX                        (15) // 0x0000000F
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_2_DEF                        (0x00000000)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_2_HSH                        (0x04184080)

  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_3_OFF                        (28)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_3_WID                        ( 4)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_3_MSK                        (0xF0000000)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_3_MIN                        (0)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_3_MAX                        (15) // 0x0000000F
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_3_DEF                        (0x00000000)
  #define CH0_CR_SC_ODT_MATRIX_Write_Rank_3_HSH                        (0x041C4080)

#define CH0_CR_DFT_BLOCK_REG                                           (0x00004084)

  #define CH0_CR_DFT_BLOCK_dft_block_cycles_OFF                        ( 0)
  #define CH0_CR_DFT_BLOCK_dft_block_cycles_WID                        (16)
  #define CH0_CR_DFT_BLOCK_dft_block_cycles_MSK                        (0x0000FFFF)
  #define CH0_CR_DFT_BLOCK_dft_block_cycles_MIN                        (0)
  #define CH0_CR_DFT_BLOCK_dft_block_cycles_MAX                        (65535) // 0x0000FFFF
  #define CH0_CR_DFT_BLOCK_dft_block_cycles_DEF                        (0x00000000)
  #define CH0_CR_DFT_BLOCK_dft_block_cycles_HSH                        (0x10004084)

  #define CH0_CR_DFT_BLOCK_dft_nonblock_cycles_OFF                     (16)
  #define CH0_CR_DFT_BLOCK_dft_nonblock_cycles_WID                     (16)
  #define CH0_CR_DFT_BLOCK_dft_nonblock_cycles_MSK                     (0xFFFF0000)
  #define CH0_CR_DFT_BLOCK_dft_nonblock_cycles_MIN                     (0)
  #define CH0_CR_DFT_BLOCK_dft_nonblock_cycles_MAX                     (65535) // 0x0000FFFF
  #define CH0_CR_DFT_BLOCK_dft_nonblock_cycles_DEF                     (0x00000000)
  #define CH0_CR_DFT_BLOCK_dft_nonblock_cycles_HSH                     (0x10104084)

#define CH0_CR_SC_GS_CFG_REG                                           (0x00004088)

  #define CH0_CR_SC_GS_CFG_DRAM_technology_OFF                         ( 0)
  #define CH0_CR_SC_GS_CFG_DRAM_technology_WID                         ( 3)
  #define CH0_CR_SC_GS_CFG_DRAM_technology_MSK                         (0x00000007)
  #define CH0_CR_SC_GS_CFG_DRAM_technology_MIN                         (0)
  #define CH0_CR_SC_GS_CFG_DRAM_technology_MAX                         (7) // 0x00000007
  #define CH0_CR_SC_GS_CFG_DRAM_technology_DEF                         (0x00000000)
  #define CH0_CR_SC_GS_CFG_DRAM_technology_HSH                         (0x43004088)

  #define CH0_CR_SC_GS_CFG_CMD_stretch_OFF                             ( 3)
  #define CH0_CR_SC_GS_CFG_CMD_stretch_WID                             ( 2)
  #define CH0_CR_SC_GS_CFG_CMD_stretch_MSK                             (0x00000018)
  #define CH0_CR_SC_GS_CFG_CMD_stretch_MIN                             (0)
  #define CH0_CR_SC_GS_CFG_CMD_stretch_MAX                             (3) // 0x00000003
  #define CH0_CR_SC_GS_CFG_CMD_stretch_DEF                             (0x00000000)
  #define CH0_CR_SC_GS_CFG_CMD_stretch_HSH                             (0x42034088)

  #define CH0_CR_SC_GS_CFG_N_to_1_ratio_OFF                            ( 5)
  #define CH0_CR_SC_GS_CFG_N_to_1_ratio_WID                            ( 3)
  #define CH0_CR_SC_GS_CFG_N_to_1_ratio_MSK                            (0x000000E0)
  #define CH0_CR_SC_GS_CFG_N_to_1_ratio_MIN                            (0)
  #define CH0_CR_SC_GS_CFG_N_to_1_ratio_MAX                            (7) // 0x00000007
  #define CH0_CR_SC_GS_CFG_N_to_1_ratio_DEF                            (0x00000001)
  #define CH0_CR_SC_GS_CFG_N_to_1_ratio_HSH                            (0x43054088)

  #define CH0_CR_SC_GS_CFG_Address_mirror_OFF                          ( 8)
  #define CH0_CR_SC_GS_CFG_Address_mirror_WID                          ( 4)
  #define CH0_CR_SC_GS_CFG_Address_mirror_MSK                          (0x00000F00)
  #define CH0_CR_SC_GS_CFG_Address_mirror_MIN                          (0)
  #define CH0_CR_SC_GS_CFG_Address_mirror_MAX                          (15) // 0x0000000F
  #define CH0_CR_SC_GS_CFG_Address_mirror_DEF                          (0x00000000)
  #define CH0_CR_SC_GS_CFG_Address_mirror_HSH                          (0x44084088)

  #define CH0_CR_SC_GS_CFG_tCPDED_OFF                                  (12)
  #define CH0_CR_SC_GS_CFG_tCPDED_WID                                  ( 3)
  #define CH0_CR_SC_GS_CFG_tCPDED_MSK                                  (0x00007000)
  #define CH0_CR_SC_GS_CFG_tCPDED_MIN                                  (0)
  #define CH0_CR_SC_GS_CFG_tCPDED_MAX                                  (7) // 0x00000007
  #define CH0_CR_SC_GS_CFG_tCPDED_DEF                                  (0x00000001)
  #define CH0_CR_SC_GS_CFG_tCPDED_HSH                                  (0x430C4088)

  #define CH0_CR_SC_GS_CFG_disable_tristate_OFF                        (15)
  #define CH0_CR_SC_GS_CFG_disable_tristate_WID                        ( 1)
  #define CH0_CR_SC_GS_CFG_disable_tristate_MSK                        (0x00008000)
  #define CH0_CR_SC_GS_CFG_disable_tristate_MIN                        (0)
  #define CH0_CR_SC_GS_CFG_disable_tristate_MAX                        (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_disable_tristate_DEF                        (0x00000000)
  #define CH0_CR_SC_GS_CFG_disable_tristate_HSH                        (0x410F4088)

  #define CH0_CR_SC_GS_CFG_ck_to_cke_OFF                               (16)
  #define CH0_CR_SC_GS_CFG_ck_to_cke_WID                               ( 3)
  #define CH0_CR_SC_GS_CFG_ck_to_cke_MSK                               (0x00070000)
  #define CH0_CR_SC_GS_CFG_ck_to_cke_MIN                               (0)
  #define CH0_CR_SC_GS_CFG_ck_to_cke_MAX                               (7) // 0x00000007
  #define CH0_CR_SC_GS_CFG_ck_to_cke_DEF                               (0x00000002)
  #define CH0_CR_SC_GS_CFG_ck_to_cke_HSH                               (0x43104088)

  #define CH0_CR_SC_GS_CFG_tCAL_OFF                                    (19)
  #define CH0_CR_SC_GS_CFG_tCAL_WID                                    ( 3)
  #define CH0_CR_SC_GS_CFG_tCAL_MSK                                    (0x00380000)
  #define CH0_CR_SC_GS_CFG_tCAL_MIN                                    (0)
  #define CH0_CR_SC_GS_CFG_tCAL_MAX                                    (7) // 0x00000007
  #define CH0_CR_SC_GS_CFG_tCAL_DEF                                    (0x00000000)
  #define CH0_CR_SC_GS_CFG_tCAL_HSH                                    (0x43134088)

  #define CH0_CR_SC_GS_CFG_frequency_point_OFF                         (22)
  #define CH0_CR_SC_GS_CFG_frequency_point_WID                         ( 2)
  #define CH0_CR_SC_GS_CFG_frequency_point_MSK                         (0x00C00000)
  #define CH0_CR_SC_GS_CFG_frequency_point_MIN                         (0)
  #define CH0_CR_SC_GS_CFG_frequency_point_MAX                         (3) // 0x00000003
  #define CH0_CR_SC_GS_CFG_frequency_point_DEF                         (0x00000000)
  #define CH0_CR_SC_GS_CFG_frequency_point_HSH                         (0x42164088)

  #define CH0_CR_SC_GS_CFG_enable_odt_matrix_OFF                       (24)
  #define CH0_CR_SC_GS_CFG_enable_odt_matrix_WID                       ( 1)
  #define CH0_CR_SC_GS_CFG_enable_odt_matrix_MSK                       (0x01000000)
  #define CH0_CR_SC_GS_CFG_enable_odt_matrix_MIN                       (0)
  #define CH0_CR_SC_GS_CFG_enable_odt_matrix_MAX                       (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_enable_odt_matrix_DEF                       (0x00000000)
  #define CH0_CR_SC_GS_CFG_enable_odt_matrix_HSH                       (0x41184088)

  #define CH0_CR_SC_GS_CFG_cs_to_cke_OFF                               (25)
  #define CH0_CR_SC_GS_CFG_cs_to_cke_WID                               ( 3)
  #define CH0_CR_SC_GS_CFG_cs_to_cke_MSK                               (0x0E000000)
  #define CH0_CR_SC_GS_CFG_cs_to_cke_MIN                               (0)
  #define CH0_CR_SC_GS_CFG_cs_to_cke_MAX                               (7) // 0x00000007
  #define CH0_CR_SC_GS_CFG_cs_to_cke_DEF                               (0x00000002)
  #define CH0_CR_SC_GS_CFG_cs_to_cke_HSH                               (0x43194088)

  #define CH0_CR_SC_GS_CFG_x8_device_OFF                               (28)
  #define CH0_CR_SC_GS_CFG_x8_device_WID                               ( 2)
  #define CH0_CR_SC_GS_CFG_x8_device_MSK                               (0x30000000)
  #define CH0_CR_SC_GS_CFG_x8_device_MIN                               (0)
  #define CH0_CR_SC_GS_CFG_x8_device_MAX                               (3) // 0x00000003
  #define CH0_CR_SC_GS_CFG_x8_device_DEF                               (0x00000000)
  #define CH0_CR_SC_GS_CFG_x8_device_HSH                               (0x421C4088)

  #define CH0_CR_SC_GS_CFG_no_gear2_param_divide_OFF                   (30)
  #define CH0_CR_SC_GS_CFG_no_gear2_param_divide_WID                   ( 1)
  #define CH0_CR_SC_GS_CFG_no_gear2_param_divide_MSK                   (0x40000000)
  #define CH0_CR_SC_GS_CFG_no_gear2_param_divide_MIN                   (0)
  #define CH0_CR_SC_GS_CFG_no_gear2_param_divide_MAX                   (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_no_gear2_param_divide_DEF                   (0x00000000)
  #define CH0_CR_SC_GS_CFG_no_gear2_param_divide_HSH                   (0x411E4088)

  #define CH0_CR_SC_GS_CFG_gear2_OFF                                   (31)
  #define CH0_CR_SC_GS_CFG_gear2_WID                                   ( 1)
  #define CH0_CR_SC_GS_CFG_gear2_MSK                                   (0x80000000)
  #define CH0_CR_SC_GS_CFG_gear2_MIN                                   (0)
  #define CH0_CR_SC_GS_CFG_gear2_MAX                                   (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_gear2_DEF                                   (0x00000000)
  #define CH0_CR_SC_GS_CFG_gear2_HSH                                   (0x411F4088)

  #define CH0_CR_SC_GS_CFG_ddr4_1dpc_OFF                               (32)
  #define CH0_CR_SC_GS_CFG_ddr4_1dpc_WID                               ( 2)
  #define CH0_CR_SC_GS_CFG_ddr4_1dpc_MSK                               (0x0000000300000000ULL)
  #define CH0_CR_SC_GS_CFG_ddr4_1dpc_MIN                               (0)
  #define CH0_CR_SC_GS_CFG_ddr4_1dpc_MAX                               (3) // 0x00000003
  #define CH0_CR_SC_GS_CFG_ddr4_1dpc_DEF                               (0x00000000)
  #define CH0_CR_SC_GS_CFG_ddr4_1dpc_HSH                               (0x42204088)

  #define CH0_CR_SC_GS_CFG_Limit_MM_Transitions_OFF                    (34)
  #define CH0_CR_SC_GS_CFG_Limit_MM_Transitions_WID                    ( 1)
  #define CH0_CR_SC_GS_CFG_Limit_MM_Transitions_MSK                    (0x0000000400000000ULL)
  #define CH0_CR_SC_GS_CFG_Limit_MM_Transitions_MIN                    (0)
  #define CH0_CR_SC_GS_CFG_Limit_MM_Transitions_MAX                    (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_Limit_MM_Transitions_DEF                    (0x00000001)
  #define CH0_CR_SC_GS_CFG_Limit_MM_Transitions_HSH                    (0x41224088)

  #define CH0_CR_SC_GS_CFG_pl_trace_only_cs_cmd_OFF                    (35)
  #define CH0_CR_SC_GS_CFG_pl_trace_only_cs_cmd_WID                    ( 1)
  #define CH0_CR_SC_GS_CFG_pl_trace_only_cs_cmd_MSK                    (0x0000000800000000ULL)
  #define CH0_CR_SC_GS_CFG_pl_trace_only_cs_cmd_MIN                    (0)
  #define CH0_CR_SC_GS_CFG_pl_trace_only_cs_cmd_MAX                    (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_pl_trace_only_cs_cmd_DEF                    (0x00000000)
  #define CH0_CR_SC_GS_CFG_pl_trace_only_cs_cmd_HSH                    (0x41234088)

  #define CH0_CR_SC_GS_CFG_two_cycle_cke_idle_OFF                      (36)
  #define CH0_CR_SC_GS_CFG_two_cycle_cke_idle_WID                      ( 1)
  #define CH0_CR_SC_GS_CFG_two_cycle_cke_idle_MSK                      (0x0000001000000000ULL)
  #define CH0_CR_SC_GS_CFG_two_cycle_cke_idle_MIN                      (0)
  #define CH0_CR_SC_GS_CFG_two_cycle_cke_idle_MAX                      (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_two_cycle_cke_idle_DEF                      (0x00000000)
  #define CH0_CR_SC_GS_CFG_two_cycle_cke_idle_HSH                      (0x41244088)

  #define CH0_CR_SC_GS_CFG_disable_ca_tristate_OFF                     (37)
  #define CH0_CR_SC_GS_CFG_disable_ca_tristate_WID                     ( 1)
  #define CH0_CR_SC_GS_CFG_disable_ca_tristate_MSK                     (0x0000002000000000ULL)
  #define CH0_CR_SC_GS_CFG_disable_ca_tristate_MIN                     (0)
  #define CH0_CR_SC_GS_CFG_disable_ca_tristate_MAX                     (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_disable_ca_tristate_DEF                     (0x00000000)
  #define CH0_CR_SC_GS_CFG_disable_ca_tristate_HSH                     (0x41254088)

  #define CH0_CR_SC_GS_CFG_disable_ck_tristate_OFF                     (38)
  #define CH0_CR_SC_GS_CFG_disable_ck_tristate_WID                     ( 1)
  #define CH0_CR_SC_GS_CFG_disable_ck_tristate_MSK                     (0x0000004000000000ULL)
  #define CH0_CR_SC_GS_CFG_disable_ck_tristate_MIN                     (0)
  #define CH0_CR_SC_GS_CFG_disable_ck_tristate_MAX                     (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_disable_ck_tristate_DEF                     (0x00000000)
  #define CH0_CR_SC_GS_CFG_disable_ck_tristate_HSH                     (0x41264088)

#define CH0_CR_SC_PH_THROTTLING_0_REG                                  (0x00004090)

  #define CH0_CR_SC_PH_THROTTLING_0_loaded_same_rank_OFF               ( 0)
  #define CH0_CR_SC_PH_THROTTLING_0_loaded_same_rank_WID               ( 6)
  #define CH0_CR_SC_PH_THROTTLING_0_loaded_same_rank_MSK               (0x0000003F)
  #define CH0_CR_SC_PH_THROTTLING_0_loaded_same_rank_MIN               (0)
  #define CH0_CR_SC_PH_THROTTLING_0_loaded_same_rank_MAX               (63) // 0x0000003F
  #define CH0_CR_SC_PH_THROTTLING_0_loaded_same_rank_DEF               (0x00000008)
  #define CH0_CR_SC_PH_THROTTLING_0_loaded_same_rank_HSH               (0x06004090)

  #define CH0_CR_SC_PH_THROTTLING_0_unloaded_same_rank_OFF             ( 8)
  #define CH0_CR_SC_PH_THROTTLING_0_unloaded_same_rank_WID             ( 6)
  #define CH0_CR_SC_PH_THROTTLING_0_unloaded_same_rank_MSK             (0x00003F00)
  #define CH0_CR_SC_PH_THROTTLING_0_unloaded_same_rank_MIN             (0)
  #define CH0_CR_SC_PH_THROTTLING_0_unloaded_same_rank_MAX             (63) // 0x0000003F
  #define CH0_CR_SC_PH_THROTTLING_0_unloaded_same_rank_DEF             (0x00000001)
  #define CH0_CR_SC_PH_THROTTLING_0_unloaded_same_rank_HSH             (0x06084090)

  #define CH0_CR_SC_PH_THROTTLING_0_loaded_different_rank_OFF          (16)
  #define CH0_CR_SC_PH_THROTTLING_0_loaded_different_rank_WID          ( 6)
  #define CH0_CR_SC_PH_THROTTLING_0_loaded_different_rank_MSK          (0x003F0000)
  #define CH0_CR_SC_PH_THROTTLING_0_loaded_different_rank_MIN          (0)
  #define CH0_CR_SC_PH_THROTTLING_0_loaded_different_rank_MAX          (63) // 0x0000003F
  #define CH0_CR_SC_PH_THROTTLING_0_loaded_different_rank_DEF          (0x0000000C)
  #define CH0_CR_SC_PH_THROTTLING_0_loaded_different_rank_HSH          (0x06104090)

  #define CH0_CR_SC_PH_THROTTLING_0_unloaded_different_rank_OFF        (24)
  #define CH0_CR_SC_PH_THROTTLING_0_unloaded_different_rank_WID        ( 6)
  #define CH0_CR_SC_PH_THROTTLING_0_unloaded_different_rank_MSK        (0x3F000000)
  #define CH0_CR_SC_PH_THROTTLING_0_unloaded_different_rank_MIN        (0)
  #define CH0_CR_SC_PH_THROTTLING_0_unloaded_different_rank_MAX        (63) // 0x0000003F
  #define CH0_CR_SC_PH_THROTTLING_0_unloaded_different_rank_DEF        (0x00000003)
  #define CH0_CR_SC_PH_THROTTLING_0_unloaded_different_rank_HSH        (0x06184090)

#define CH0_CR_SC_PH_THROTTLING_1_REG                                  (0x00004094)

  #define CH0_CR_SC_PH_THROTTLING_1_loaded_same_rank_OFF               ( 0)
  #define CH0_CR_SC_PH_THROTTLING_1_loaded_same_rank_WID               ( 6)
  #define CH0_CR_SC_PH_THROTTLING_1_loaded_same_rank_MSK               (0x0000003F)
  #define CH0_CR_SC_PH_THROTTLING_1_loaded_same_rank_MIN               (0)
  #define CH0_CR_SC_PH_THROTTLING_1_loaded_same_rank_MAX               (63) // 0x0000003F
  #define CH0_CR_SC_PH_THROTTLING_1_loaded_same_rank_DEF               (0x00000004)
  #define CH0_CR_SC_PH_THROTTLING_1_loaded_same_rank_HSH               (0x06004094)

  #define CH0_CR_SC_PH_THROTTLING_1_unloaded_same_rank_OFF             ( 8)
  #define CH0_CR_SC_PH_THROTTLING_1_unloaded_same_rank_WID             ( 6)
  #define CH0_CR_SC_PH_THROTTLING_1_unloaded_same_rank_MSK             (0x00003F00)
  #define CH0_CR_SC_PH_THROTTLING_1_unloaded_same_rank_MIN             (0)
  #define CH0_CR_SC_PH_THROTTLING_1_unloaded_same_rank_MAX             (63) // 0x0000003F
  #define CH0_CR_SC_PH_THROTTLING_1_unloaded_same_rank_DEF             (0x00000000)
  #define CH0_CR_SC_PH_THROTTLING_1_unloaded_same_rank_HSH             (0x06084094)

  #define CH0_CR_SC_PH_THROTTLING_1_loaded_different_rank_OFF          (16)
  #define CH0_CR_SC_PH_THROTTLING_1_loaded_different_rank_WID          ( 6)
  #define CH0_CR_SC_PH_THROTTLING_1_loaded_different_rank_MSK          (0x003F0000)
  #define CH0_CR_SC_PH_THROTTLING_1_loaded_different_rank_MIN          (0)
  #define CH0_CR_SC_PH_THROTTLING_1_loaded_different_rank_MAX          (63) // 0x0000003F
  #define CH0_CR_SC_PH_THROTTLING_1_loaded_different_rank_DEF          (0x00000008)
  #define CH0_CR_SC_PH_THROTTLING_1_loaded_different_rank_HSH          (0x06104094)

  #define CH0_CR_SC_PH_THROTTLING_1_unloaded_different_rank_OFF        (24)
  #define CH0_CR_SC_PH_THROTTLING_1_unloaded_different_rank_WID        ( 6)
  #define CH0_CR_SC_PH_THROTTLING_1_unloaded_different_rank_MSK        (0x3F000000)
  #define CH0_CR_SC_PH_THROTTLING_1_unloaded_different_rank_MIN        (0)
  #define CH0_CR_SC_PH_THROTTLING_1_unloaded_different_rank_MAX        (63) // 0x0000003F
  #define CH0_CR_SC_PH_THROTTLING_1_unloaded_different_rank_DEF        (0x00000002)
  #define CH0_CR_SC_PH_THROTTLING_1_unloaded_different_rank_HSH        (0x06184094)

#define CH0_CR_SC_PH_THROTTLING_2_REG                                  (0x00004098)

  #define CH0_CR_SC_PH_THROTTLING_2_loaded_same_rank_OFF               ( 0)
  #define CH0_CR_SC_PH_THROTTLING_2_loaded_same_rank_WID               ( 6)
  #define CH0_CR_SC_PH_THROTTLING_2_loaded_same_rank_MSK               (0x0000003F)
  #define CH0_CR_SC_PH_THROTTLING_2_loaded_same_rank_MIN               (0)
  #define CH0_CR_SC_PH_THROTTLING_2_loaded_same_rank_MAX               (63) // 0x0000003F
  #define CH0_CR_SC_PH_THROTTLING_2_loaded_same_rank_DEF               (0x00000002)
  #define CH0_CR_SC_PH_THROTTLING_2_loaded_same_rank_HSH               (0x06004098)

  #define CH0_CR_SC_PH_THROTTLING_2_unloaded_same_rank_OFF             ( 8)
  #define CH0_CR_SC_PH_THROTTLING_2_unloaded_same_rank_WID             ( 6)
  #define CH0_CR_SC_PH_THROTTLING_2_unloaded_same_rank_MSK             (0x00003F00)
  #define CH0_CR_SC_PH_THROTTLING_2_unloaded_same_rank_MIN             (0)
  #define CH0_CR_SC_PH_THROTTLING_2_unloaded_same_rank_MAX             (63) // 0x0000003F
  #define CH0_CR_SC_PH_THROTTLING_2_unloaded_same_rank_DEF             (0x00000000)
  #define CH0_CR_SC_PH_THROTTLING_2_unloaded_same_rank_HSH             (0x06084098)

  #define CH0_CR_SC_PH_THROTTLING_2_loaded_different_rank_OFF          (16)
  #define CH0_CR_SC_PH_THROTTLING_2_loaded_different_rank_WID          ( 6)
  #define CH0_CR_SC_PH_THROTTLING_2_loaded_different_rank_MSK          (0x003F0000)
  #define CH0_CR_SC_PH_THROTTLING_2_loaded_different_rank_MIN          (0)
  #define CH0_CR_SC_PH_THROTTLING_2_loaded_different_rank_MAX          (63) // 0x0000003F
  #define CH0_CR_SC_PH_THROTTLING_2_loaded_different_rank_DEF          (0x00000006)
  #define CH0_CR_SC_PH_THROTTLING_2_loaded_different_rank_HSH          (0x06104098)

  #define CH0_CR_SC_PH_THROTTLING_2_unloaded_different_rank_OFF        (24)
  #define CH0_CR_SC_PH_THROTTLING_2_unloaded_different_rank_WID        ( 6)
  #define CH0_CR_SC_PH_THROTTLING_2_unloaded_different_rank_MSK        (0x3F000000)
  #define CH0_CR_SC_PH_THROTTLING_2_unloaded_different_rank_MIN        (0)
  #define CH0_CR_SC_PH_THROTTLING_2_unloaded_different_rank_MAX        (63) // 0x0000003F
  #define CH0_CR_SC_PH_THROTTLING_2_unloaded_different_rank_DEF        (0x00000000)
  #define CH0_CR_SC_PH_THROTTLING_2_unloaded_different_rank_HSH        (0x06184098)

#define CH0_CR_SC_PH_THROTTLING_3_REG                                  (0x0000409C)

  #define CH0_CR_SC_PH_THROTTLING_3_loaded_same_rank_OFF               ( 0)
  #define CH0_CR_SC_PH_THROTTLING_3_loaded_same_rank_WID               ( 6)
  #define CH0_CR_SC_PH_THROTTLING_3_loaded_same_rank_MSK               (0x0000003F)
  #define CH0_CR_SC_PH_THROTTLING_3_loaded_same_rank_MIN               (0)
  #define CH0_CR_SC_PH_THROTTLING_3_loaded_same_rank_MAX               (63) // 0x0000003F
  #define CH0_CR_SC_PH_THROTTLING_3_loaded_same_rank_DEF               (0x00000000)
  #define CH0_CR_SC_PH_THROTTLING_3_loaded_same_rank_HSH               (0x0600409C)

  #define CH0_CR_SC_PH_THROTTLING_3_unloaded_same_rank_OFF             ( 8)
  #define CH0_CR_SC_PH_THROTTLING_3_unloaded_same_rank_WID             ( 6)
  #define CH0_CR_SC_PH_THROTTLING_3_unloaded_same_rank_MSK             (0x00003F00)
  #define CH0_CR_SC_PH_THROTTLING_3_unloaded_same_rank_MIN             (0)
  #define CH0_CR_SC_PH_THROTTLING_3_unloaded_same_rank_MAX             (63) // 0x0000003F
  #define CH0_CR_SC_PH_THROTTLING_3_unloaded_same_rank_DEF             (0x00000000)
  #define CH0_CR_SC_PH_THROTTLING_3_unloaded_same_rank_HSH             (0x0608409C)

  #define CH0_CR_SC_PH_THROTTLING_3_loaded_different_rank_OFF          (16)
  #define CH0_CR_SC_PH_THROTTLING_3_loaded_different_rank_WID          ( 6)
  #define CH0_CR_SC_PH_THROTTLING_3_loaded_different_rank_MSK          (0x003F0000)
  #define CH0_CR_SC_PH_THROTTLING_3_loaded_different_rank_MIN          (0)
  #define CH0_CR_SC_PH_THROTTLING_3_loaded_different_rank_MAX          (63) // 0x0000003F
  #define CH0_CR_SC_PH_THROTTLING_3_loaded_different_rank_DEF          (0x00000000)
  #define CH0_CR_SC_PH_THROTTLING_3_loaded_different_rank_HSH          (0x0610409C)

  #define CH0_CR_SC_PH_THROTTLING_3_unloaded_different_rank_OFF        (24)
  #define CH0_CR_SC_PH_THROTTLING_3_unloaded_different_rank_WID        ( 6)
  #define CH0_CR_SC_PH_THROTTLING_3_unloaded_different_rank_MSK        (0x3F000000)
  #define CH0_CR_SC_PH_THROTTLING_3_unloaded_different_rank_MIN        (0)
  #define CH0_CR_SC_PH_THROTTLING_3_unloaded_different_rank_MAX        (63) // 0x0000003F
  #define CH0_CR_SC_PH_THROTTLING_3_unloaded_different_rank_DEF        (0x00000000)
  #define CH0_CR_SC_PH_THROTTLING_3_unloaded_different_rank_HSH        (0x0618409C)

#define CH0_CR_SC_WPQ_THRESHOLD_REG                                    (0x000040A0)

  #define CH0_CR_SC_WPQ_THRESHOLD_Low_WM_OFF                           ( 0)
  #define CH0_CR_SC_WPQ_THRESHOLD_Low_WM_WID                           ( 6)
  #define CH0_CR_SC_WPQ_THRESHOLD_Low_WM_MSK                           (0x0000003F)
  #define CH0_CR_SC_WPQ_THRESHOLD_Low_WM_MIN                           (0)
  #define CH0_CR_SC_WPQ_THRESHOLD_Low_WM_MAX                           (63) // 0x0000003F
  #define CH0_CR_SC_WPQ_THRESHOLD_Low_WM_DEF                           (0x0000000A)
  #define CH0_CR_SC_WPQ_THRESHOLD_Low_WM_HSH                           (0x060040A0)

  #define CH0_CR_SC_WPQ_THRESHOLD_Med_WM_OFF                           ( 6)
  #define CH0_CR_SC_WPQ_THRESHOLD_Med_WM_WID                           ( 6)
  #define CH0_CR_SC_WPQ_THRESHOLD_Med_WM_MSK                           (0x00000FC0)
  #define CH0_CR_SC_WPQ_THRESHOLD_Med_WM_MIN                           (0)
  #define CH0_CR_SC_WPQ_THRESHOLD_Med_WM_MAX                           (63) // 0x0000003F
  #define CH0_CR_SC_WPQ_THRESHOLD_Med_WM_DEF                           (0x00000014)
  #define CH0_CR_SC_WPQ_THRESHOLD_Med_WM_HSH                           (0x060640A0)

  #define CH0_CR_SC_WPQ_THRESHOLD_High_WM_OFF                          (12)
  #define CH0_CR_SC_WPQ_THRESHOLD_High_WM_WID                          ( 6)
  #define CH0_CR_SC_WPQ_THRESHOLD_High_WM_MSK                          (0x0003F000)
  #define CH0_CR_SC_WPQ_THRESHOLD_High_WM_MIN                          (0)
  #define CH0_CR_SC_WPQ_THRESHOLD_High_WM_MAX                          (63) // 0x0000003F
  #define CH0_CR_SC_WPQ_THRESHOLD_High_WM_DEF                          (0x00000024)
  #define CH0_CR_SC_WPQ_THRESHOLD_High_WM_HSH                          (0x060C40A0)

  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_OFF         (18)
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_WID         ( 4)
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_MSK         (0x003C0000)
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_MIN         (0)
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_MAX         (15) // 0x0000000F
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_DEF         (0x00000001)
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_HSH         (0x041240A0)

  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_OFF         (22)
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_WID         ( 4)
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_MSK         (0x03C00000)
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_MIN         (0)
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_MAX         (15) // 0x0000000F
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_DEF         (0x00000002)
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_HSH         (0x041640A0)

  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_OFF        (26)
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_WID        ( 4)
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_MSK        (0x3C000000)
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_MIN        (0)
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_MAX        (15) // 0x0000000F
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_DEF        (0x00000004)
  #define CH0_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_HSH        (0x041A40A0)

  #define CH0_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_OFF                   (30)
  #define CH0_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_WID                   ( 2)
  #define CH0_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_MSK                   (0xC0000000)
  #define CH0_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_MIN                   (0)
  #define CH0_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_MAX                   (3) // 0x00000003
  #define CH0_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_DEF                   (0x00000001)
  #define CH0_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_HSH                   (0x021E40A0)

#define CH0_CR_SC_PR_CNT_CONFIG_REG                                    (0x000040A8)

  #define CH0_CR_SC_PR_CNT_CONFIG_Ring_OFF                             ( 0)
  #define CH0_CR_SC_PR_CNT_CONFIG_Ring_WID                             (10)
  #define CH0_CR_SC_PR_CNT_CONFIG_Ring_MSK                             (0x000003FF)
  #define CH0_CR_SC_PR_CNT_CONFIG_Ring_MIN                             (0)
  #define CH0_CR_SC_PR_CNT_CONFIG_Ring_MAX                             (1023) // 0x000003FF
  #define CH0_CR_SC_PR_CNT_CONFIG_Ring_DEF                             (0x00000040)
  #define CH0_CR_SC_PR_CNT_CONFIG_Ring_HSH                             (0x4A0040A8)

  #define CH0_CR_SC_PR_CNT_CONFIG_SA_OFF                               (10)
  #define CH0_CR_SC_PR_CNT_CONFIG_SA_WID                               (10)
  #define CH0_CR_SC_PR_CNT_CONFIG_SA_MSK                               (0x000FFC00)
  #define CH0_CR_SC_PR_CNT_CONFIG_SA_MIN                               (0)
  #define CH0_CR_SC_PR_CNT_CONFIG_SA_MAX                               (1023) // 0x000003FF
  #define CH0_CR_SC_PR_CNT_CONFIG_SA_DEF                               (0x00000100)
  #define CH0_CR_SC_PR_CNT_CONFIG_SA_HSH                               (0x4A0A40A8)

  #define CH0_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_OFF      (20)
  #define CH0_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_WID      ( 9)
  #define CH0_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_MSK      (0x1FF00000)
  #define CH0_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_MIN      (0)
  #define CH0_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_MAX      (511) // 0x000001FF
  #define CH0_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_DEF      (0x00000000)
  #define CH0_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_HSH      (0x491440A8)

  #define CH0_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_OFF       (29)
  #define CH0_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_WID       (11)
  #define CH0_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_MSK       (0x000000FFE0000000ULL)
  #define CH0_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_MIN       (0)
  #define CH0_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_MAX       (2047) // 0x000007FF
  #define CH0_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_DEF       (0x00000010)
  #define CH0_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_HSH       (0x4B1D40A8)

  #define CH0_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_OFF  (40)
  #define CH0_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_WID  (11)
  #define CH0_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_MSK  (0x0007FF0000000000ULL)
  #define CH0_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_MIN  (0)
  #define CH0_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_MAX  (2047) // 0x000007FF
  #define CH0_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_DEF  (0x00000008)
  #define CH0_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_HSH  (0x4B2840A8)

#define CH0_CR_REUT_CH_MISC_CKE_CTRL_REG                               (0x00004190)

  #define CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_OFF                ( 0)
  #define CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_WID                ( 4)
  #define CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MSK                (0x0000000F)
  #define CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MIN                (0)
  #define CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MAX                (15) // 0x0000000F
  #define CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_DEF                (0x0000000F)
  #define CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_HSH                (0x04004190)

  #define CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_OFF                      (16)
  #define CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_WID                      ( 4)
  #define CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MSK                      (0x000F0000)
  #define CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MIN                      (0)
  #define CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MAX                      (15) // 0x0000000F
  #define CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_DEF                      (0x00000000)
  #define CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_HSH                      (0x04104190)

#define CH0_CR_REUT_CH_MISC_ODT_CTRL_REG                               (0x00004194)

  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_OFF                ( 0)
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_WID                ( 4)
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MSK                (0x0000000F)
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MIN                (0)
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MAX                (15) // 0x0000000F
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_DEF                (0x00000000)
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_HSH                (0x04004194)

  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_OFF                      (16)
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_WID                      ( 4)
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MSK                      (0x000F0000)
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MIN                      (0)
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MAX                      (15) // 0x0000000F
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_DEF                      (0x00000000)
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_HSH                      (0x04104194)

  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_OFF            (31)
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_WID            ( 1)
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MSK            (0x80000000)
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MIN            (0)
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MAX            (1) // 0x00000001
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_DEF            (0x00000000)
  #define CH0_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_HSH            (0x011F4194)

#define CH0_CR_SPID_LOW_POWER_CTL_REG                                  (0x00004198)

  #define CH0_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_OFF   ( 0)
  #define CH0_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_WID   ( 1)
  #define CH0_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_MSK   (0x00000001)
  #define CH0_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_MIN   (0)
  #define CH0_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_MAX   (1) // 0x00000001
  #define CH0_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_DEF   (0x00000000)
  #define CH0_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_HSH   (0x01004198)

  #define CH0_CR_SPID_LOW_POWER_CTL_idle_latency_OFF                   ( 1)
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_latency_WID                   ( 3)
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_latency_MSK                   (0x0000000E)
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_latency_MIN                   (0)
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_latency_MAX                   (7) // 0x00000007
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_latency_DEF                   (0x00000001)
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_latency_HSH                   (0x03014198)

  #define CH0_CR_SPID_LOW_POWER_CTL_idle_length_OFF                    ( 4)
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_length_WID                    ( 4)
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_length_MSK                    (0x000000F0)
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_length_MIN                    (0)
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_length_MAX                    (15) // 0x0000000F
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_length_DEF                    (0x00000004)
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_length_HSH                    (0x04044198)

  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_latency_OFF              ( 8)
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_latency_WID              ( 4)
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_latency_MSK              (0x00000F00)
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_latency_MIN              (0)
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_latency_MAX              (15) // 0x0000000F
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_latency_DEF              (0x00000004)
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_latency_HSH              (0x04084198)

  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_length_OFF               (12)
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_length_WID               ( 4)
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_length_MSK               (0x0000F000)
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_length_MIN               (0)
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_length_MAX               (15) // 0x0000000F
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_length_DEF               (0x00000001)
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_length_HSH               (0x040C4198)

  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_OFF            (16)
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_WID            ( 4)
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_MSK            (0x000F0000)
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_MIN            (0)
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_MAX            (15) // 0x0000000F
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_DEF            (0x00000004)
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_HSH            (0x04104198)

  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_length_OFF             (20)
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_length_WID             ( 4)
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_length_MSK             (0x00F00000)
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_length_MIN             (0)
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_length_MAX             (15) // 0x0000000F
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_length_DEF             (0x00000001)
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_length_HSH             (0x04144198)

  #define CH0_CR_SPID_LOW_POWER_CTL_ckevalid_length_OFF                (24)
  #define CH0_CR_SPID_LOW_POWER_CTL_ckevalid_length_WID                ( 4)
  #define CH0_CR_SPID_LOW_POWER_CTL_ckevalid_length_MSK                (0x0F000000)
  #define CH0_CR_SPID_LOW_POWER_CTL_ckevalid_length_MIN                (0)
  #define CH0_CR_SPID_LOW_POWER_CTL_ckevalid_length_MAX                (15) // 0x0000000F
  #define CH0_CR_SPID_LOW_POWER_CTL_ckevalid_length_DEF                (0x00000008)
  #define CH0_CR_SPID_LOW_POWER_CTL_ckevalid_length_HSH                (0x04184198)

  #define CH0_CR_SPID_LOW_POWER_CTL_ckevalid_enable_OFF                (28)
  #define CH0_CR_SPID_LOW_POWER_CTL_ckevalid_enable_WID                ( 1)
  #define CH0_CR_SPID_LOW_POWER_CTL_ckevalid_enable_MSK                (0x10000000)
  #define CH0_CR_SPID_LOW_POWER_CTL_ckevalid_enable_MIN                (0)
  #define CH0_CR_SPID_LOW_POWER_CTL_ckevalid_enable_MAX                (1) // 0x00000001
  #define CH0_CR_SPID_LOW_POWER_CTL_ckevalid_enable_DEF                (0x00000001)
  #define CH0_CR_SPID_LOW_POWER_CTL_ckevalid_enable_HSH                (0x011C4198)

  #define CH0_CR_SPID_LOW_POWER_CTL_idle_enable_OFF                    (29)
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_enable_WID                    ( 1)
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_enable_MSK                    (0x20000000)
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_enable_MIN                    (0)
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_enable_MAX                    (1) // 0x00000001
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_enable_DEF                    (0x00000001)
  #define CH0_CR_SPID_LOW_POWER_CTL_idle_enable_HSH                    (0x011D4198)

  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_enable_OFF               (30)
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_enable_WID               ( 1)
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_enable_MSK               (0x40000000)
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_enable_MIN               (0)
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_enable_MAX               (1) // 0x00000001
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_enable_DEF               (0x00000001)
  #define CH0_CR_SPID_LOW_POWER_CTL_powerdown_enable_HSH               (0x011E4198)

  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_OFF             (31)
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_WID             ( 1)
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_MSK             (0x80000000)
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_MIN             (0)
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_MAX             (1) // 0x00000001
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_DEF             (0x00000001)
  #define CH0_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_HSH             (0x011F4198)

#define CH0_CR_SC_GS_CFG_TRAINING_REG                                  (0x0000419C)

  #define CH0_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_OFF                ( 0)
  #define CH0_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_WID                ( 1)
  #define CH0_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_MSK                (0x00000001)
  #define CH0_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_MIN                (0)
  #define CH0_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_MAX                (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_DEF                (0x00000000)
  #define CH0_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_HSH                (0x0100419C)

  #define CH0_CR_SC_GS_CFG_TRAINING_reset_on_command_OFF               ( 1)
  #define CH0_CR_SC_GS_CFG_TRAINING_reset_on_command_WID               ( 4)
  #define CH0_CR_SC_GS_CFG_TRAINING_reset_on_command_MSK               (0x0000001E)
  #define CH0_CR_SC_GS_CFG_TRAINING_reset_on_command_MIN               (0)
  #define CH0_CR_SC_GS_CFG_TRAINING_reset_on_command_MAX               (15) // 0x0000000F
  #define CH0_CR_SC_GS_CFG_TRAINING_reset_on_command_DEF               (0x00000000)
  #define CH0_CR_SC_GS_CFG_TRAINING_reset_on_command_HSH               (0x0401419C)

  #define CH0_CR_SC_GS_CFG_TRAINING_reset_delay_OFF                    ( 5)
  #define CH0_CR_SC_GS_CFG_TRAINING_reset_delay_WID                    ( 3)
  #define CH0_CR_SC_GS_CFG_TRAINING_reset_delay_MSK                    (0x000000E0)
  #define CH0_CR_SC_GS_CFG_TRAINING_reset_delay_MIN                    (0)
  #define CH0_CR_SC_GS_CFG_TRAINING_reset_delay_MAX                    (7) // 0x00000007
  #define CH0_CR_SC_GS_CFG_TRAINING_reset_delay_DEF                    (0x00000000)
  #define CH0_CR_SC_GS_CFG_TRAINING_reset_delay_HSH                    (0x0305419C)

  #define CH0_CR_SC_GS_CFG_TRAINING_ignore_cke_OFF                     ( 8)
  #define CH0_CR_SC_GS_CFG_TRAINING_ignore_cke_WID                     ( 1)
  #define CH0_CR_SC_GS_CFG_TRAINING_ignore_cke_MSK                     (0x00000100)
  #define CH0_CR_SC_GS_CFG_TRAINING_ignore_cke_MIN                     (0)
  #define CH0_CR_SC_GS_CFG_TRAINING_ignore_cke_MAX                     (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_TRAINING_ignore_cke_DEF                     (0x00000000)
  #define CH0_CR_SC_GS_CFG_TRAINING_ignore_cke_HSH                     (0x0108419C)

  #define CH0_CR_SC_GS_CFG_TRAINING_mask_cs_OFF                        ( 9)
  #define CH0_CR_SC_GS_CFG_TRAINING_mask_cs_WID                        ( 1)
  #define CH0_CR_SC_GS_CFG_TRAINING_mask_cs_MSK                        (0x00000200)
  #define CH0_CR_SC_GS_CFG_TRAINING_mask_cs_MIN                        (0)
  #define CH0_CR_SC_GS_CFG_TRAINING_mask_cs_MAX                        (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_TRAINING_mask_cs_DEF                        (0x00000000)
  #define CH0_CR_SC_GS_CFG_TRAINING_mask_cs_HSH                        (0x0109419C)

  #define CH0_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_OFF                 (10)
  #define CH0_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_WID                 ( 1)
  #define CH0_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_MSK                 (0x00000400)
  #define CH0_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_MIN                 (0)
  #define CH0_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_MAX                 (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_DEF                 (0x00000000)
  #define CH0_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_HSH                 (0x010A419C)

  #define CH0_CR_SC_GS_CFG_TRAINING_disable_tristate_OFF               (11)
  #define CH0_CR_SC_GS_CFG_TRAINING_disable_tristate_WID               ( 1)
  #define CH0_CR_SC_GS_CFG_TRAINING_disable_tristate_MSK               (0x00000800)
  #define CH0_CR_SC_GS_CFG_TRAINING_disable_tristate_MIN               (0)
  #define CH0_CR_SC_GS_CFG_TRAINING_disable_tristate_MAX               (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_TRAINING_disable_tristate_DEF               (0x00000000)
  #define CH0_CR_SC_GS_CFG_TRAINING_disable_tristate_HSH               (0x010B419C)

  #define CH0_CR_SC_GS_CFG_TRAINING_cpgc_in_order_OFF                  (12)
  #define CH0_CR_SC_GS_CFG_TRAINING_cpgc_in_order_WID                  ( 1)
  #define CH0_CR_SC_GS_CFG_TRAINING_cpgc_in_order_MSK                  (0x00001000)
  #define CH0_CR_SC_GS_CFG_TRAINING_cpgc_in_order_MIN                  (0)
  #define CH0_CR_SC_GS_CFG_TRAINING_cpgc_in_order_MAX                  (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_TRAINING_cpgc_in_order_DEF                  (0x00000000)
  #define CH0_CR_SC_GS_CFG_TRAINING_cpgc_in_order_HSH                  (0x010C419C)

  #define CH0_CR_SC_GS_CFG_TRAINING_cadb_enable_OFF                    (13)
  #define CH0_CR_SC_GS_CFG_TRAINING_cadb_enable_WID                    ( 1)
  #define CH0_CR_SC_GS_CFG_TRAINING_cadb_enable_MSK                    (0x00002000)
  #define CH0_CR_SC_GS_CFG_TRAINING_cadb_enable_MIN                    (0)
  #define CH0_CR_SC_GS_CFG_TRAINING_cadb_enable_MAX                    (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_TRAINING_cadb_enable_DEF                    (0x00000000)
  #define CH0_CR_SC_GS_CFG_TRAINING_cadb_enable_HSH                    (0x010D419C)

  #define CH0_CR_SC_GS_CFG_TRAINING_deselect_enable_OFF                (14)
  #define CH0_CR_SC_GS_CFG_TRAINING_deselect_enable_WID                ( 1)
  #define CH0_CR_SC_GS_CFG_TRAINING_deselect_enable_MSK                (0x00004000)
  #define CH0_CR_SC_GS_CFG_TRAINING_deselect_enable_MIN                (0)
  #define CH0_CR_SC_GS_CFG_TRAINING_deselect_enable_MAX                (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_TRAINING_deselect_enable_DEF                (0x00000000)
  #define CH0_CR_SC_GS_CFG_TRAINING_deselect_enable_HSH                (0x010E419C)

  #define CH0_CR_SC_GS_CFG_TRAINING_Reset_CADB_OFF                     (15)
  #define CH0_CR_SC_GS_CFG_TRAINING_Reset_CADB_WID                     ( 1)
  #define CH0_CR_SC_GS_CFG_TRAINING_Reset_CADB_MSK                     (0x00008000)
  #define CH0_CR_SC_GS_CFG_TRAINING_Reset_CADB_MIN                     (0)
  #define CH0_CR_SC_GS_CFG_TRAINING_Reset_CADB_MAX                     (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_TRAINING_Reset_CADB_DEF                     (0x00000000)
  #define CH0_CR_SC_GS_CFG_TRAINING_Reset_CADB_HSH                     (0x010F419C)

  #define CH0_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_OFF    (16)
  #define CH0_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_WID    ( 1)
  #define CH0_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_MSK    (0x00010000)
  #define CH0_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_MIN    (0)
  #define CH0_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_MAX    (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_DEF    (0x00000000)
  #define CH0_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_HSH    (0x0110419C)

  #define CH0_CR_SC_GS_CFG_TRAINING_Block_xarb_OFF                     (17)
  #define CH0_CR_SC_GS_CFG_TRAINING_Block_xarb_WID                     ( 1)
  #define CH0_CR_SC_GS_CFG_TRAINING_Block_xarb_MSK                     (0x00020000)
  #define CH0_CR_SC_GS_CFG_TRAINING_Block_xarb_MIN                     (0)
  #define CH0_CR_SC_GS_CFG_TRAINING_Block_xarb_MAX                     (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_TRAINING_Block_xarb_DEF                     (0x00000000)
  #define CH0_CR_SC_GS_CFG_TRAINING_Block_xarb_HSH                     (0x0111419C)

  #define CH0_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_OFF        (18)
  #define CH0_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_WID        ( 1)
  #define CH0_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_MSK        (0x00040000)
  #define CH0_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_MIN        (0)
  #define CH0_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_MAX        (1) // 0x00000001
  #define CH0_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_DEF        (0x00000000)
  #define CH0_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_HSH        (0x0112419C)

#define CH0_CR_SCHED_THIRD_CBIT_REG                                    (0x000041A0)

  #define CH0_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_OFF        ( 0)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_WID        ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_MSK        (0x00000001)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_MIN        (0)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_MAX        (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_DEF        (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_HSH        (0x010041A0)

  #define CH0_CR_SCHED_THIRD_CBIT_lp_read_blkr_OFF                     ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_lp_read_blkr_WID                     ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_lp_read_blkr_MSK                     (0x00000002)
  #define CH0_CR_SCHED_THIRD_CBIT_lp_read_blkr_MIN                     (0)
  #define CH0_CR_SCHED_THIRD_CBIT_lp_read_blkr_MAX                     (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_lp_read_blkr_DEF                     (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_lp_read_blkr_HSH                     (0x010141A0)

  #define CH0_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_OFF              ( 2)
  #define CH0_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_WID              ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_MSK              (0x00000004)
  #define CH0_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_MIN              (0)
  #define CH0_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_MAX              (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_DEF              (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_HSH              (0x010241A0)

  #define CH0_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_OFF         ( 3)
  #define CH0_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_WID         ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_MSK         (0x00000008)
  #define CH0_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_MIN         (0)
  #define CH0_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_MAX         (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_DEF         (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_HSH         (0x010341A0)

  #define CH0_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_OFF  ( 4)
  #define CH0_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_WID  ( 6)
  #define CH0_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_MSK  (0x000003F0)
  #define CH0_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_MIN  (0)
  #define CH0_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_MAX  (63) // 0x0000003F
  #define CH0_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_DEF  (0x00000008)
  #define CH0_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_HSH  (0x060441A0)

  #define CH0_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_OFF              (10)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_WID              ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_MSK              (0x00000400)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_MIN              (0)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_MAX              (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_DEF              (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_HSH              (0x010A41A0)

  #define CH0_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_OFF        (11)
  #define CH0_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_WID        ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_MSK        (0x00000800)
  #define CH0_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_MIN        (0)
  #define CH0_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_MAX        (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_DEF        (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_HSH        (0x010B41A0)

  #define CH0_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_OFF               (12)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_WID               ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_MSK               (0x00001000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_MIN               (0)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_MAX               (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_DEF               (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_HSH               (0x010C41A0)

  #define CH0_CR_SCHED_THIRD_CBIT_invert_ALERT_n_OFF                   (13)
  #define CH0_CR_SCHED_THIRD_CBIT_invert_ALERT_n_WID                   ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_invert_ALERT_n_MSK                   (0x00002000)
  #define CH0_CR_SCHED_THIRD_CBIT_invert_ALERT_n_MIN                   (0)
  #define CH0_CR_SCHED_THIRD_CBIT_invert_ALERT_n_MAX                   (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_invert_ALERT_n_DEF                   (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_invert_ALERT_n_HSH                   (0x010D41A0)

  #define CH0_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_OFF     (14)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_WID     ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_MSK     (0x00004000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_MIN     (0)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_MAX     (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_DEF     (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_HSH     (0x010E41A0)

  #define CH0_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_OFF            (15)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_WID            ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_MSK            (0x00008000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_MIN            (0)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_MAX            (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_DEF            (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_HSH            (0x010F41A0)

  #define CH0_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_OFF           (16)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_WID           ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_MSK           (0x00010000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_MIN           (0)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_MAX           (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_DEF           (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_HSH           (0x011041A0)

  #define CH0_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_OFF          (17)
  #define CH0_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_WID          ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_MSK          (0x00020000)
  #define CH0_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_MIN          (0)
  #define CH0_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_MAX          (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_DEF          (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_HSH          (0x011141A0)

  #define CH0_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_OFF                 (18)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_WID                 ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_MSK                 (0x00040000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_MIN                 (0)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_MAX                 (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_DEF                 (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_HSH                 (0x011241A0)

  #define CH0_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_OFF                 (19)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_WID                 ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_MSK                 (0x00080000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_MIN                 (0)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_MAX                 (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_DEF                 (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_HSH                 (0x011341A0)

  #define CH0_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_OFF              (20)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_WID              ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_MSK              (0x00100000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_MIN              (0)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_MAX              (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_DEF              (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_HSH              (0x011441A0)

  #define CH0_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_OFF               (21)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_WID               ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_MSK               (0x00200000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_MIN               (0)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_MAX               (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_DEF               (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_HSH               (0x011541A0)

  #define CH0_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_OFF      (22)
  #define CH0_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_WID      ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_MSK      (0x00400000)
  #define CH0_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_MIN      (0)
  #define CH0_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_MAX      (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_DEF      (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_HSH      (0x011641A0)

  #define CH0_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_OFF              (23)
  #define CH0_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_WID              ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_MSK              (0x00800000)
  #define CH0_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_MIN              (0)
  #define CH0_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_MAX              (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_DEF              (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_HSH              (0x011741A0)

  #define CH0_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_OFF              (24)
  #define CH0_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_WID              ( 1)
  #define CH0_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_MSK              (0x01000000)
  #define CH0_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_MIN              (0)
  #define CH0_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_MAX              (1) // 0x00000001
  #define CH0_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_DEF              (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_HSH              (0x011841A0)

  #define CH0_CR_SCHED_THIRD_CBIT_spare_OFF                            (25)
  #define CH0_CR_SCHED_THIRD_CBIT_spare_WID                            ( 7)
  #define CH0_CR_SCHED_THIRD_CBIT_spare_MSK                            (0xFE000000)
  #define CH0_CR_SCHED_THIRD_CBIT_spare_MIN                            (0)
  #define CH0_CR_SCHED_THIRD_CBIT_spare_MAX                            (127) // 0x0000007F
  #define CH0_CR_SCHED_THIRD_CBIT_spare_DEF                            (0x00000000)
  #define CH0_CR_SCHED_THIRD_CBIT_spare_HSH                            (0x071941A0)

#define CH0_CR_DEADLOCK_BREAKER_REG                                    (0x000041A4)

  #define CH0_CR_DEADLOCK_BREAKER_No_CAS_threshold_OFF                 ( 0)
  #define CH0_CR_DEADLOCK_BREAKER_No_CAS_threshold_WID                 (16)
  #define CH0_CR_DEADLOCK_BREAKER_No_CAS_threshold_MSK                 (0x0000FFFF)
  #define CH0_CR_DEADLOCK_BREAKER_No_CAS_threshold_MIN                 (0)
  #define CH0_CR_DEADLOCK_BREAKER_No_CAS_threshold_MAX                 (65535) // 0x0000FFFF
  #define CH0_CR_DEADLOCK_BREAKER_No_CAS_threshold_DEF                 (0x00000000)
  #define CH0_CR_DEADLOCK_BREAKER_No_CAS_threshold_HSH                 (0x100041A4)

  #define CH0_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_OFF              (16)
  #define CH0_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_WID              ( 1)
  #define CH0_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_MSK              (0x00010000)
  #define CH0_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_MIN              (0)
  #define CH0_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_MAX              (1) // 0x00000001
  #define CH0_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_DEF              (0x00000000)
  #define CH0_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_HSH              (0x011041A4)

  #define CH0_CR_DEADLOCK_BREAKER_Preemption_threshold_en_OFF          (17)
  #define CH0_CR_DEADLOCK_BREAKER_Preemption_threshold_en_WID          ( 1)
  #define CH0_CR_DEADLOCK_BREAKER_Preemption_threshold_en_MSK          (0x00020000)
  #define CH0_CR_DEADLOCK_BREAKER_Preemption_threshold_en_MIN          (0)
  #define CH0_CR_DEADLOCK_BREAKER_Preemption_threshold_en_MAX          (1) // 0x00000001
  #define CH0_CR_DEADLOCK_BREAKER_Preemption_threshold_en_DEF          (0x00000000)
  #define CH0_CR_DEADLOCK_BREAKER_Preemption_threshold_en_HSH          (0x011141A4)

  #define CH0_CR_DEADLOCK_BREAKER_Stop_count_during_tt_OFF             (18)
  #define CH0_CR_DEADLOCK_BREAKER_Stop_count_during_tt_WID             ( 1)
  #define CH0_CR_DEADLOCK_BREAKER_Stop_count_during_tt_MSK             (0x00040000)
  #define CH0_CR_DEADLOCK_BREAKER_Stop_count_during_tt_MIN             (0)
  #define CH0_CR_DEADLOCK_BREAKER_Stop_count_during_tt_MAX             (1) // 0x00000001
  #define CH0_CR_DEADLOCK_BREAKER_Stop_count_during_tt_DEF             (0x00000000)
  #define CH0_CR_DEADLOCK_BREAKER_Stop_count_during_tt_HSH             (0x011241A4)

  #define CH0_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_OFF      (19)
  #define CH0_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_WID      ( 1)
  #define CH0_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_MSK      (0x00080000)
  #define CH0_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_MIN      (0)
  #define CH0_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_MAX      (1) // 0x00000001
  #define CH0_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_DEF      (0x00000000)
  #define CH0_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_HSH      (0x011341A4)

  #define CH0_CR_DEADLOCK_BREAKER_MajorMode_force_duration_OFF         (20)
  #define CH0_CR_DEADLOCK_BREAKER_MajorMode_force_duration_WID         ( 8)
  #define CH0_CR_DEADLOCK_BREAKER_MajorMode_force_duration_MSK         (0x0FF00000)
  #define CH0_CR_DEADLOCK_BREAKER_MajorMode_force_duration_MIN         (0)
  #define CH0_CR_DEADLOCK_BREAKER_MajorMode_force_duration_MAX         (255) // 0x000000FF
  #define CH0_CR_DEADLOCK_BREAKER_MajorMode_force_duration_DEF         (0x00000000)
  #define CH0_CR_DEADLOCK_BREAKER_MajorMode_force_duration_HSH         (0x081441A4)

  #define CH0_CR_DEADLOCK_BREAKER_MajorMode_force_en_OFF               (28)
  #define CH0_CR_DEADLOCK_BREAKER_MajorMode_force_en_WID               ( 1)
  #define CH0_CR_DEADLOCK_BREAKER_MajorMode_force_en_MSK               (0x10000000)
  #define CH0_CR_DEADLOCK_BREAKER_MajorMode_force_en_MIN               (0)
  #define CH0_CR_DEADLOCK_BREAKER_MajorMode_force_en_MAX               (1) // 0x00000001
  #define CH0_CR_DEADLOCK_BREAKER_MajorMode_force_en_DEF               (0x00000000)
  #define CH0_CR_DEADLOCK_BREAKER_MajorMode_force_en_HSH               (0x011C41A4)

  #define CH0_CR_DEADLOCK_BREAKER_Disable_blocking_rules_OFF           (29)
  #define CH0_CR_DEADLOCK_BREAKER_Disable_blocking_rules_WID           ( 1)
  #define CH0_CR_DEADLOCK_BREAKER_Disable_blocking_rules_MSK           (0x20000000)
  #define CH0_CR_DEADLOCK_BREAKER_Disable_blocking_rules_MIN           (0)
  #define CH0_CR_DEADLOCK_BREAKER_Disable_blocking_rules_MAX           (1) // 0x00000001
  #define CH0_CR_DEADLOCK_BREAKER_Disable_blocking_rules_DEF           (0x00000000)
  #define CH0_CR_DEADLOCK_BREAKER_Disable_blocking_rules_HSH           (0x011D41A4)

  #define CH0_CR_DEADLOCK_BREAKER_Rank_join_OFF                        (30)
  #define CH0_CR_DEADLOCK_BREAKER_Rank_join_WID                        ( 2)
  #define CH0_CR_DEADLOCK_BREAKER_Rank_join_MSK                        (0xC0000000)
  #define CH0_CR_DEADLOCK_BREAKER_Rank_join_MIN                        (0)
  #define CH0_CR_DEADLOCK_BREAKER_Rank_join_MAX                        (3) // 0x00000003
  #define CH0_CR_DEADLOCK_BREAKER_Rank_join_DEF                        (0x00000000)
  #define CH0_CR_DEADLOCK_BREAKER_Rank_join_HSH                        (0x021E41A4)

#define CH0_CR_XARB_TC_BUBBLE_INJ_REG                                  (0x000041A8)

  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_OFF                      ( 0)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_WID                      ( 6)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_MSK                      (0x0000003F)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_MIN                      (0)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_MAX                      (63) // 0x0000003F
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_DEF                      (0x00000004)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_HSH                      (0x060041A8)

  #define CH0_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_OFF     ( 6)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_WID     ( 2)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_MSK     (0x000000C0)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_MIN     (0)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_MAX     (3) // 0x00000003
  #define CH0_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_DEF     (0x00000000)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_HSH     (0x020641A8)

  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_OFF                      ( 8)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_WID                      ( 6)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_MSK                      (0x00003F00)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_MIN                      (0)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_MAX                      (63) // 0x0000003F
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_DEF                      (0x00000004)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_HSH                      (0x060841A8)

  #define CH0_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_OFF       (14)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_WID       ( 1)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_MSK       (0x00004000)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_MIN       (0)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_MAX       (1) // 0x00000001
  #define CH0_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_DEF       (0x00000000)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_HSH       (0x010E41A8)

  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_OFF                      (16)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_WID                      ( 8)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_MSK                      (0x00FF0000)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_MIN                      (0)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_MAX                      (255) // 0x000000FF
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_DEF                      (0x00000004)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_HSH                      (0x081041A8)

  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_OFF                      (24)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_WID                      ( 6)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_MSK                      (0x3F000000)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_MIN                      (0)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_MAX                      (63) // 0x0000003F
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_DEF                      (0x00000004)
  #define CH0_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_HSH                      (0x061841A8)

#define CH0_CR_XARB_CFG_BUBBLE_INJ_REG                                 (0x000041AC)

  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_OFF ( 0)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_WID ( 1)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_MSK (0x00000001)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_MIN (0)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_MAX (1) // 0x00000001
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_DEF (0x00000001)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_HSH (0x010041AC)

  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_OFF ( 1)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_WID ( 1)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_MSK (0x00000002)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_MIN (0)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_MAX (1) // 0x00000001
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_DEF (0x00000001)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_HSH (0x010141AC)

  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_OFF ( 2)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_WID ( 1)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_MSK (0x00000004)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_MIN (0)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_MAX (1) // 0x00000001
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_DEF (0x00000001)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_HSH (0x010241AC)

  #define CH0_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_OFF                     ( 3)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_WID                     ( 1)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_MSK                     (0x00000008)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_MIN                     (0)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_MAX                     (1) // 0x00000001
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_DEF                     (0x00000001)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_HSH                     (0x010341AC)

  #define CH0_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_OFF                     ( 4)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_WID                     ( 1)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_MSK                     (0x00000010)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_MIN                     (0)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_MAX                     (1) // 0x00000001
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_DEF                     (0x00000000)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_HSH                     (0x010441AC)

  #define CH0_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_OFF          ( 5)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_WID          ( 2)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_MSK          (0x00000060)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_MIN          (0)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_MAX          (3) // 0x00000003
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_DEF          (0x00000001)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_HSH          (0x020541AC)

  #define CH0_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_OFF                ( 7)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_WID                ( 1)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_MSK                (0x00000080)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_MIN                (0)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_MAX                (1) // 0x00000001
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_DEF                (0x00000000)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_HSH                (0x010741AC)

  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_OFF ( 8)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_WID ( 8)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_MSK (0x0000FF00)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_MIN (0)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_MAX (255) // 0x000000FF
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_DEF (0x00000020)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_HSH (0x080841AC)

  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_OFF (16)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_WID ( 8)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_MSK (0x00FF0000)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_MIN (0)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_MAX (255) // 0x000000FF
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_DEF (0x00000020)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_HSH (0x081041AC)

  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_OFF (24)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_WID ( 8)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_MSK (0xFF000000)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_MIN (0)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_MAX (255) // 0x000000FF
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_DEF (0x00000080)
  #define CH0_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_HSH (0x081841AC)

#define CH0_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_REG                     (0x000041B0)

  #define CH0_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_OFF     ( 0)
  #define CH0_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_WID     ( 8)
  #define CH0_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MSK     (0x000000FF)
  #define CH0_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MIN     (0)
  #define CH0_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MAX     (255) // 0x000000FF
  #define CH0_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_DEF     (0x0000000F)
  #define CH0_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_HSH     (0x080041B0)

  #define CH0_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_OFF  ( 8)
  #define CH0_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_WID  ( 1)
  #define CH0_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MSK  (0x00000100)
  #define CH0_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MIN  (0)
  #define CH0_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MAX  (1) // 0x00000001
  #define CH0_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_DEF  (0x00000000)
  #define CH0_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_HSH  (0x010841B0)

#define CH0_CR_SC_BLOCKING_RULES_CFG_REG                               (0x000041B4)

  #define CH0_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_OFF          ( 0)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_WID          ( 1)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_MSK          (0x00000001)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_MIN          (0)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_MAX          (1) // 0x00000001
  #define CH0_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_DEF          (0x00000000)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_HSH          (0x010041B4)

  #define CH0_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_OFF          ( 1)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_WID          ( 1)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_MSK          (0x00000002)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_MIN          (0)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_MAX          (1) // 0x00000001
  #define CH0_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_DEF          (0x00000000)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_HSH          (0x010141B4)

  #define CH0_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_OFF ( 2)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_WID ( 3)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_MSK (0x0000001C)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_MIN (0)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_MAX (7) // 0x00000007
  #define CH0_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_DEF (0x00000007)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_HSH (0x030241B4)

  #define CH0_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_OFF ( 5)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_WID ( 3)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_MSK (0x000000E0)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_MIN (0)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_MAX (7) // 0x00000007
  #define CH0_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_DEF (0x00000006)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_HSH (0x030541B4)

  #define CH0_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_OFF ( 8)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_WID ( 3)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_MSK (0x00000700)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_MIN (0)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_MAX (7) // 0x00000007
  #define CH0_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_DEF (0x00000004)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_HSH (0x030841B4)

  #define CH0_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_OFF                 (11)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_WID                 ( 1)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_MSK                 (0x00000800)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_MIN                 (0)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_MAX                 (1) // 0x00000001
  #define CH0_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_DEF                 (0x00000001)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_HSH                 (0x010B41B4)

  #define CH0_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_OFF      (12)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_WID      ( 1)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_MSK      (0x00001000)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_MIN      (0)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_MAX      (1) // 0x00000001
  #define CH0_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_DEF      (0x00000000)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_HSH      (0x010C41B4)

  #define CH0_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_OFF         (13)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_WID         ( 1)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_MSK         (0x00002000)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_MIN         (0)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_MAX         (1) // 0x00000001
  #define CH0_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_DEF         (0x00000001)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_HSH         (0x010D41B4)

  #define CH0_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_OFF           (14)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_WID           ( 1)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_MSK           (0x00004000)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_MIN           (0)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_MAX           (1) // 0x00000001
  #define CH0_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_DEF           (0x00000001)
  #define CH0_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_HSH           (0x010E41B4)

#define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_REG                           (0x00004204)

  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_OFF       ( 0)
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_WID       ( 4)
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MSK       (0x0000000F)
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MIN       (0)
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MAX       (15) // 0x0000000F
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_DEF       (0x0000000F)
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_HSH       (0x04004204)

  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_OFF ( 8)
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_WID ( 1)
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MSK (0x00000100)
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MIN (0)
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MAX (1) // 0x00000001
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_DEF (0x00000000)
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_HSH (0x01084204)

  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_OFF      (31)
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_WID      ( 1)
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MSK      (0x80000000)
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MIN      (0)
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MAX      (1) // 0x00000001
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_DEF      (0x00000000)
  #define CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_HSH      (0x011F4204)

#define CH0_CR_REUT_CH_MISC_ZQ_CTRL_REG                                (0x00004208)

  #define CH0_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_OFF                 ( 0)
  #define CH0_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_WID                 ( 4)
  #define CH0_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MSK                 (0x0000000F)
  #define CH0_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MIN                 (0)
  #define CH0_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MAX                 (15) // 0x0000000F
  #define CH0_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_DEF                 (0x00000000)
  #define CH0_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_HSH                 (0x04004208)

  #define CH0_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_OFF                 (31)
  #define CH0_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_WID                 ( 1)
  #define CH0_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MSK                 (0x80000000)
  #define CH0_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MIN                 (0)
  #define CH0_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MAX                 (1) // 0x00000001
  #define CH0_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_DEF                 (0x00000000)
  #define CH0_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_HSH                 (0x011F4208)

#define CH0_CR_DDR_MR_PARAMS_REG                                       (0x00004210)

  #define CH0_CR_DDR_MR_PARAMS_Rank_0_width_OFF                        ( 0)
  #define CH0_CR_DDR_MR_PARAMS_Rank_0_width_WID                        ( 2)
  #define CH0_CR_DDR_MR_PARAMS_Rank_0_width_MSK                        (0x00000003)
  #define CH0_CR_DDR_MR_PARAMS_Rank_0_width_MIN                        (0)
  #define CH0_CR_DDR_MR_PARAMS_Rank_0_width_MAX                        (3) // 0x00000003
  #define CH0_CR_DDR_MR_PARAMS_Rank_0_width_DEF                        (0x00000000)
  #define CH0_CR_DDR_MR_PARAMS_Rank_0_width_HSH                        (0x02004210)

  #define CH0_CR_DDR_MR_PARAMS_Rank_1_width_OFF                        ( 2)
  #define CH0_CR_DDR_MR_PARAMS_Rank_1_width_WID                        ( 2)
  #define CH0_CR_DDR_MR_PARAMS_Rank_1_width_MSK                        (0x0000000C)
  #define CH0_CR_DDR_MR_PARAMS_Rank_1_width_MIN                        (0)
  #define CH0_CR_DDR_MR_PARAMS_Rank_1_width_MAX                        (3) // 0x00000003
  #define CH0_CR_DDR_MR_PARAMS_Rank_1_width_DEF                        (0x00000000)
  #define CH0_CR_DDR_MR_PARAMS_Rank_1_width_HSH                        (0x02024210)

  #define CH0_CR_DDR_MR_PARAMS_Rank_2_width_OFF                        ( 4)
  #define CH0_CR_DDR_MR_PARAMS_Rank_2_width_WID                        ( 2)
  #define CH0_CR_DDR_MR_PARAMS_Rank_2_width_MSK                        (0x00000030)
  #define CH0_CR_DDR_MR_PARAMS_Rank_2_width_MIN                        (0)
  #define CH0_CR_DDR_MR_PARAMS_Rank_2_width_MAX                        (3) // 0x00000003
  #define CH0_CR_DDR_MR_PARAMS_Rank_2_width_DEF                        (0x00000000)
  #define CH0_CR_DDR_MR_PARAMS_Rank_2_width_HSH                        (0x02044210)

  #define CH0_CR_DDR_MR_PARAMS_Rank_3_width_OFF                        ( 6)
  #define CH0_CR_DDR_MR_PARAMS_Rank_3_width_WID                        ( 2)
  #define CH0_CR_DDR_MR_PARAMS_Rank_3_width_MSK                        (0x000000C0)
  #define CH0_CR_DDR_MR_PARAMS_Rank_3_width_MIN                        (0)
  #define CH0_CR_DDR_MR_PARAMS_Rank_3_width_MAX                        (3) // 0x00000003
  #define CH0_CR_DDR_MR_PARAMS_Rank_3_width_DEF                        (0x00000000)
  #define CH0_CR_DDR_MR_PARAMS_Rank_3_width_HSH                        (0x02064210)

  #define CH0_CR_DDR_MR_PARAMS_MR4_PERIOD_OFF                          ( 8)
  #define CH0_CR_DDR_MR_PARAMS_MR4_PERIOD_WID                          (16)
  #define CH0_CR_DDR_MR_PARAMS_MR4_PERIOD_MSK                          (0x00FFFF00)
  #define CH0_CR_DDR_MR_PARAMS_MR4_PERIOD_MIN                          (0)
  #define CH0_CR_DDR_MR_PARAMS_MR4_PERIOD_MAX                          (65535) // 0x0000FFFF
  #define CH0_CR_DDR_MR_PARAMS_MR4_PERIOD_DEF                          (0x00000000)
  #define CH0_CR_DDR_MR_PARAMS_MR4_PERIOD_HSH                          (0x10084210)

  #define CH0_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_OFF                  (24)
  #define CH0_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_WID                  ( 1)
  #define CH0_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MSK                  (0x01000000)
  #define CH0_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MIN                  (0)
  #define CH0_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MAX                  (1) // 0x00000001
  #define CH0_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_DEF                  (0x00000001)
  #define CH0_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_HSH                  (0x01184210)

#define CH0_CR_DDR_MR_COMMAND_REG                                      (0x00004214)

  #define CH0_CR_DDR_MR_COMMAND_Address_OFF                            ( 0)
  #define CH0_CR_DDR_MR_COMMAND_Address_WID                            ( 8)
  #define CH0_CR_DDR_MR_COMMAND_Address_MSK                            (0x000000FF)
  #define CH0_CR_DDR_MR_COMMAND_Address_MIN                            (0)
  #define CH0_CR_DDR_MR_COMMAND_Address_MAX                            (255) // 0x000000FF
  #define CH0_CR_DDR_MR_COMMAND_Address_DEF                            (0x00000000)
  #define CH0_CR_DDR_MR_COMMAND_Address_HSH                            (0x08004214)

  #define CH0_CR_DDR_MR_COMMAND_Data_OFF                               ( 8)
  #define CH0_CR_DDR_MR_COMMAND_Data_WID                               ( 8)
  #define CH0_CR_DDR_MR_COMMAND_Data_MSK                               (0x0000FF00)
  #define CH0_CR_DDR_MR_COMMAND_Data_MIN                               (0)
  #define CH0_CR_DDR_MR_COMMAND_Data_MAX                               (255) // 0x000000FF
  #define CH0_CR_DDR_MR_COMMAND_Data_DEF                               (0x00000000)
  #define CH0_CR_DDR_MR_COMMAND_Data_HSH                               (0x08084214)

  #define CH0_CR_DDR_MR_COMMAND_Rank_OFF                               (16)
  #define CH0_CR_DDR_MR_COMMAND_Rank_WID                               ( 2)
  #define CH0_CR_DDR_MR_COMMAND_Rank_MSK                               (0x00030000)
  #define CH0_CR_DDR_MR_COMMAND_Rank_MIN                               (0)
  #define CH0_CR_DDR_MR_COMMAND_Rank_MAX                               (3) // 0x00000003
  #define CH0_CR_DDR_MR_COMMAND_Rank_DEF                               (0x00000000)
  #define CH0_CR_DDR_MR_COMMAND_Rank_HSH                               (0x02104214)

  #define CH0_CR_DDR_MR_COMMAND_Command_OFF                            (18)
  #define CH0_CR_DDR_MR_COMMAND_Command_WID                            ( 2)
  #define CH0_CR_DDR_MR_COMMAND_Command_MSK                            (0x000C0000)
  #define CH0_CR_DDR_MR_COMMAND_Command_MIN                            (0)
  #define CH0_CR_DDR_MR_COMMAND_Command_MAX                            (3) // 0x00000003
  #define CH0_CR_DDR_MR_COMMAND_Command_DEF                            (0x00000000)
  #define CH0_CR_DDR_MR_COMMAND_Command_HSH                            (0x02124214)

  #define CH0_CR_DDR_MR_COMMAND_DRAM_mask_OFF                          (20)
  #define CH0_CR_DDR_MR_COMMAND_DRAM_mask_WID                          ( 9)
  #define CH0_CR_DDR_MR_COMMAND_DRAM_mask_MSK                          (0x1FF00000)
  #define CH0_CR_DDR_MR_COMMAND_DRAM_mask_MIN                          (0)
  #define CH0_CR_DDR_MR_COMMAND_DRAM_mask_MAX                          (511) // 0x000001FF
  #define CH0_CR_DDR_MR_COMMAND_DRAM_mask_DEF                          (0x00000000)
  #define CH0_CR_DDR_MR_COMMAND_DRAM_mask_HSH                          (0x09144214)

  #define CH0_CR_DDR_MR_COMMAND_Assume_idle_OFF                        (29)
  #define CH0_CR_DDR_MR_COMMAND_Assume_idle_WID                        ( 1)
  #define CH0_CR_DDR_MR_COMMAND_Assume_idle_MSK                        (0x20000000)
  #define CH0_CR_DDR_MR_COMMAND_Assume_idle_MIN                        (0)
  #define CH0_CR_DDR_MR_COMMAND_Assume_idle_MAX                        (1) // 0x00000001
  #define CH0_CR_DDR_MR_COMMAND_Assume_idle_DEF                        (0x00000000)
  #define CH0_CR_DDR_MR_COMMAND_Assume_idle_HSH                        (0x011D4214)

  #define CH0_CR_DDR_MR_COMMAND_DDR4_MA13_OFF                          (30)
  #define CH0_CR_DDR_MR_COMMAND_DDR4_MA13_WID                          ( 1)
  #define CH0_CR_DDR_MR_COMMAND_DDR4_MA13_MSK                          (0x40000000)
  #define CH0_CR_DDR_MR_COMMAND_DDR4_MA13_MIN                          (0)
  #define CH0_CR_DDR_MR_COMMAND_DDR4_MA13_MAX                          (1) // 0x00000001
  #define CH0_CR_DDR_MR_COMMAND_DDR4_MA13_DEF                          (0x00000000)
  #define CH0_CR_DDR_MR_COMMAND_DDR4_MA13_HSH                          (0x011E4214)

  #define CH0_CR_DDR_MR_COMMAND_Busy_OFF                               (31)
  #define CH0_CR_DDR_MR_COMMAND_Busy_WID                               ( 1)
  #define CH0_CR_DDR_MR_COMMAND_Busy_MSK                               (0x80000000)
  #define CH0_CR_DDR_MR_COMMAND_Busy_MIN                               (0)
  #define CH0_CR_DDR_MR_COMMAND_Busy_MAX                               (1) // 0x00000001
  #define CH0_CR_DDR_MR_COMMAND_Busy_DEF                               (0x00000000)
  #define CH0_CR_DDR_MR_COMMAND_Busy_HSH                               (0x011F4214)

#define CH0_CR_DDR_MR_RESULT_0_REG                                     (0x00004218)

  #define CH0_CR_DDR_MR_RESULT_0_Device_0_OFF                          ( 0)
  #define CH0_CR_DDR_MR_RESULT_0_Device_0_WID                          ( 8)
  #define CH0_CR_DDR_MR_RESULT_0_Device_0_MSK                          (0x000000FF)
  #define CH0_CR_DDR_MR_RESULT_0_Device_0_MIN                          (0)
  #define CH0_CR_DDR_MR_RESULT_0_Device_0_MAX                          (255) // 0x000000FF
  #define CH0_CR_DDR_MR_RESULT_0_Device_0_DEF                          (0x00000000)
  #define CH0_CR_DDR_MR_RESULT_0_Device_0_HSH                          (0x08004218)

  #define CH0_CR_DDR_MR_RESULT_0_Device_1_OFF                          ( 8)
  #define CH0_CR_DDR_MR_RESULT_0_Device_1_WID                          ( 8)
  #define CH0_CR_DDR_MR_RESULT_0_Device_1_MSK                          (0x0000FF00)
  #define CH0_CR_DDR_MR_RESULT_0_Device_1_MIN                          (0)
  #define CH0_CR_DDR_MR_RESULT_0_Device_1_MAX                          (255) // 0x000000FF
  #define CH0_CR_DDR_MR_RESULT_0_Device_1_DEF                          (0x00000000)
  #define CH0_CR_DDR_MR_RESULT_0_Device_1_HSH                          (0x08084218)

  #define CH0_CR_DDR_MR_RESULT_0_Device_2_OFF                          (16)
  #define CH0_CR_DDR_MR_RESULT_0_Device_2_WID                          ( 8)
  #define CH0_CR_DDR_MR_RESULT_0_Device_2_MSK                          (0x00FF0000)
  #define CH0_CR_DDR_MR_RESULT_0_Device_2_MIN                          (0)
  #define CH0_CR_DDR_MR_RESULT_0_Device_2_MAX                          (255) // 0x000000FF
  #define CH0_CR_DDR_MR_RESULT_0_Device_2_DEF                          (0x00000000)
  #define CH0_CR_DDR_MR_RESULT_0_Device_2_HSH                          (0x08104218)

  #define CH0_CR_DDR_MR_RESULT_0_Device_3_OFF                          (24)
  #define CH0_CR_DDR_MR_RESULT_0_Device_3_WID                          ( 8)
  #define CH0_CR_DDR_MR_RESULT_0_Device_3_MSK                          (0xFF000000)
  #define CH0_CR_DDR_MR_RESULT_0_Device_3_MIN                          (0)
  #define CH0_CR_DDR_MR_RESULT_0_Device_3_MAX                          (255) // 0x000000FF
  #define CH0_CR_DDR_MR_RESULT_0_Device_3_DEF                          (0x00000000)
  #define CH0_CR_DDR_MR_RESULT_0_Device_3_HSH                          (0x08184218)

#define CH0_CR_DDR_MR_RESULT_1_REG                                     (0x0000421C)

  #define CH0_CR_DDR_MR_RESULT_1_Device_4_OFF                          ( 0)
  #define CH0_CR_DDR_MR_RESULT_1_Device_4_WID                          ( 8)
  #define CH0_CR_DDR_MR_RESULT_1_Device_4_MSK                          (0x000000FF)
  #define CH0_CR_DDR_MR_RESULT_1_Device_4_MIN                          (0)
  #define CH0_CR_DDR_MR_RESULT_1_Device_4_MAX                          (255) // 0x000000FF
  #define CH0_CR_DDR_MR_RESULT_1_Device_4_DEF                          (0x00000000)
  #define CH0_CR_DDR_MR_RESULT_1_Device_4_HSH                          (0x0800421C)

  #define CH0_CR_DDR_MR_RESULT_1_Device_5_OFF                          ( 8)
  #define CH0_CR_DDR_MR_RESULT_1_Device_5_WID                          ( 8)
  #define CH0_CR_DDR_MR_RESULT_1_Device_5_MSK                          (0x0000FF00)
  #define CH0_CR_DDR_MR_RESULT_1_Device_5_MIN                          (0)
  #define CH0_CR_DDR_MR_RESULT_1_Device_5_MAX                          (255) // 0x000000FF
  #define CH0_CR_DDR_MR_RESULT_1_Device_5_DEF                          (0x00000000)
  #define CH0_CR_DDR_MR_RESULT_1_Device_5_HSH                          (0x0808421C)

  #define CH0_CR_DDR_MR_RESULT_1_Device_6_OFF                          (16)
  #define CH0_CR_DDR_MR_RESULT_1_Device_6_WID                          ( 8)
  #define CH0_CR_DDR_MR_RESULT_1_Device_6_MSK                          (0x00FF0000)
  #define CH0_CR_DDR_MR_RESULT_1_Device_6_MIN                          (0)
  #define CH0_CR_DDR_MR_RESULT_1_Device_6_MAX                          (255) // 0x000000FF
  #define CH0_CR_DDR_MR_RESULT_1_Device_6_DEF                          (0x00000000)
  #define CH0_CR_DDR_MR_RESULT_1_Device_6_HSH                          (0x0810421C)

  #define CH0_CR_DDR_MR_RESULT_1_Device_7_OFF                          (24)
  #define CH0_CR_DDR_MR_RESULT_1_Device_7_WID                          ( 8)
  #define CH0_CR_DDR_MR_RESULT_1_Device_7_MSK                          (0xFF000000)
  #define CH0_CR_DDR_MR_RESULT_1_Device_7_MIN                          (0)
  #define CH0_CR_DDR_MR_RESULT_1_Device_7_MAX                          (255) // 0x000000FF
  #define CH0_CR_DDR_MR_RESULT_1_Device_7_DEF                          (0x00000000)
  #define CH0_CR_DDR_MR_RESULT_1_Device_7_HSH                          (0x0818421C)

#define CH0_CR_DDR_MR_RESULT_2_REG                                     (0x00004220)

  #define CH0_CR_DDR_MR_RESULT_2_Device_8_OFF                          ( 0)
  #define CH0_CR_DDR_MR_RESULT_2_Device_8_WID                          ( 8)
  #define CH0_CR_DDR_MR_RESULT_2_Device_8_MSK                          (0x000000FF)
  #define CH0_CR_DDR_MR_RESULT_2_Device_8_MIN                          (0)
  #define CH0_CR_DDR_MR_RESULT_2_Device_8_MAX                          (255) // 0x000000FF
  #define CH0_CR_DDR_MR_RESULT_2_Device_8_DEF                          (0x00000000)
  #define CH0_CR_DDR_MR_RESULT_2_Device_8_HSH                          (0x08004220)

#define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_REG                          (0x00004224)

  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_OFF                 ( 0)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_WID                 ( 3)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MSK                 (0x00000007)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MIN                 (0)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MAX                 (7) // 0x00000007
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_DEF                 (0x00000003)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_HSH                 (0x03004224)

  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_OFF                 ( 8)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_WID                 ( 3)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MSK                 (0x00000700)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MIN                 (0)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MAX                 (7) // 0x00000007
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_DEF                 (0x00000003)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_HSH                 (0x03084224)

  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_OFF                 (16)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_WID                 ( 3)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MSK                 (0x00070000)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MIN                 (0)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MAX                 (7) // 0x00000007
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_DEF                 (0x00000003)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_HSH                 (0x03104224)

  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_OFF                 (24)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_WID                 ( 3)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MSK                 (0x07000000)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MIN                 (0)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MAX                 (7) // 0x00000007
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_DEF                 (0x00000003)
  #define CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_HSH                 (0x03184224)

#define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_REG                           (0x00004228)

  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_OFF                  ( 0)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_WID                  ( 2)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MSK                  (0x00000003)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MIN                  (0)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_DEF                  (0x00000001)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_HSH                  (0x02004228)

  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_OFF                  ( 8)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_WID                  ( 2)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MSK                  (0x00000300)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MIN                  (0)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_DEF                  (0x00000001)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_HSH                  (0x02084228)

  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_OFF                  (16)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_WID                  ( 2)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MSK                  (0x00030000)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MIN                  (0)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_DEF                  (0x00000001)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_HSH                  (0x02104228)

  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_OFF                  (24)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_WID                  ( 2)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MSK                  (0x03000000)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MIN                  (0)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_DEF                  (0x00000001)
  #define CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_HSH                  (0x02184228)

#define CH0_CR_DESWIZZLE_LOW_REG                                       (0x00004230)

  #define CH0_CR_DESWIZZLE_LOW_Bit_0_OFF                               ( 0)
  #define CH0_CR_DESWIZZLE_LOW_Bit_0_WID                               ( 3)
  #define CH0_CR_DESWIZZLE_LOW_Bit_0_MSK                               (0x00000007)
  #define CH0_CR_DESWIZZLE_LOW_Bit_0_MIN                               (0)
  #define CH0_CR_DESWIZZLE_LOW_Bit_0_MAX                               (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_LOW_Bit_0_DEF                               (0x00000000)
  #define CH0_CR_DESWIZZLE_LOW_Bit_0_HSH                               (0x03004230)

  #define CH0_CR_DESWIZZLE_LOW_Bit_1_OFF                               ( 4)
  #define CH0_CR_DESWIZZLE_LOW_Bit_1_WID                               ( 3)
  #define CH0_CR_DESWIZZLE_LOW_Bit_1_MSK                               (0x00000070)
  #define CH0_CR_DESWIZZLE_LOW_Bit_1_MIN                               (0)
  #define CH0_CR_DESWIZZLE_LOW_Bit_1_MAX                               (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_LOW_Bit_1_DEF                               (0x00000001)
  #define CH0_CR_DESWIZZLE_LOW_Bit_1_HSH                               (0x03044230)

  #define CH0_CR_DESWIZZLE_LOW_Bit_2_OFF                               ( 8)
  #define CH0_CR_DESWIZZLE_LOW_Bit_2_WID                               ( 3)
  #define CH0_CR_DESWIZZLE_LOW_Bit_2_MSK                               (0x00000700)
  #define CH0_CR_DESWIZZLE_LOW_Bit_2_MIN                               (0)
  #define CH0_CR_DESWIZZLE_LOW_Bit_2_MAX                               (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_LOW_Bit_2_DEF                               (0x00000002)
  #define CH0_CR_DESWIZZLE_LOW_Bit_2_HSH                               (0x03084230)

  #define CH0_CR_DESWIZZLE_LOW_Bit_16_OFF                              (12)
  #define CH0_CR_DESWIZZLE_LOW_Bit_16_WID                              ( 3)
  #define CH0_CR_DESWIZZLE_LOW_Bit_16_MSK                              (0x00007000)
  #define CH0_CR_DESWIZZLE_LOW_Bit_16_MIN                              (0)
  #define CH0_CR_DESWIZZLE_LOW_Bit_16_MAX                              (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_LOW_Bit_16_DEF                              (0x00000000)
  #define CH0_CR_DESWIZZLE_LOW_Bit_16_HSH                              (0x030C4230)

  #define CH0_CR_DESWIZZLE_LOW_Bit_17_OFF                              (16)
  #define CH0_CR_DESWIZZLE_LOW_Bit_17_WID                              ( 3)
  #define CH0_CR_DESWIZZLE_LOW_Bit_17_MSK                              (0x00070000)
  #define CH0_CR_DESWIZZLE_LOW_Bit_17_MIN                              (0)
  #define CH0_CR_DESWIZZLE_LOW_Bit_17_MAX                              (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_LOW_Bit_17_DEF                              (0x00000001)
  #define CH0_CR_DESWIZZLE_LOW_Bit_17_HSH                              (0x03104230)

  #define CH0_CR_DESWIZZLE_LOW_Bit_18_OFF                              (20)
  #define CH0_CR_DESWIZZLE_LOW_Bit_18_WID                              ( 3)
  #define CH0_CR_DESWIZZLE_LOW_Bit_18_MSK                              (0x00700000)
  #define CH0_CR_DESWIZZLE_LOW_Bit_18_MIN                              (0)
  #define CH0_CR_DESWIZZLE_LOW_Bit_18_MAX                              (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_LOW_Bit_18_DEF                              (0x00000002)
  #define CH0_CR_DESWIZZLE_LOW_Bit_18_HSH                              (0x03144230)

  #define CH0_CR_DESWIZZLE_LOW_Byte_0_OFF                              (24)
  #define CH0_CR_DESWIZZLE_LOW_Byte_0_WID                              ( 3)
  #define CH0_CR_DESWIZZLE_LOW_Byte_0_MSK                              (0x07000000)
  #define CH0_CR_DESWIZZLE_LOW_Byte_0_MIN                              (0)
  #define CH0_CR_DESWIZZLE_LOW_Byte_0_MAX                              (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_LOW_Byte_0_DEF                              (0x00000000)
  #define CH0_CR_DESWIZZLE_LOW_Byte_0_HSH                              (0x03184230)

  #define CH0_CR_DESWIZZLE_LOW_Byte_2_OFF                              (28)
  #define CH0_CR_DESWIZZLE_LOW_Byte_2_WID                              ( 3)
  #define CH0_CR_DESWIZZLE_LOW_Byte_2_MSK                              (0x70000000)
  #define CH0_CR_DESWIZZLE_LOW_Byte_2_MIN                              (0)
  #define CH0_CR_DESWIZZLE_LOW_Byte_2_MAX                              (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_LOW_Byte_2_DEF                              (0x00000002)
  #define CH0_CR_DESWIZZLE_LOW_Byte_2_HSH                              (0x031C4230)

#define CH0_CR_DESWIZZLE_HIGH_REG                                      (0x00004234)

  #define CH0_CR_DESWIZZLE_HIGH_Bit_32_OFF                             ( 0)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_32_WID                             ( 3)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_32_MSK                             (0x00000007)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_32_MIN                             (0)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_32_MAX                             (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_HIGH_Bit_32_DEF                             (0x00000000)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_32_HSH                             (0x03004234)

  #define CH0_CR_DESWIZZLE_HIGH_Bit_33_OFF                             ( 4)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_33_WID                             ( 3)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_33_MSK                             (0x00000070)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_33_MIN                             (0)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_33_MAX                             (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_HIGH_Bit_33_DEF                             (0x00000001)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_33_HSH                             (0x03044234)

  #define CH0_CR_DESWIZZLE_HIGH_Bit_34_OFF                             ( 8)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_34_WID                             ( 3)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_34_MSK                             (0x00000700)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_34_MIN                             (0)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_34_MAX                             (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_HIGH_Bit_34_DEF                             (0x00000002)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_34_HSH                             (0x03084234)

  #define CH0_CR_DESWIZZLE_HIGH_Bit_48_OFF                             (12)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_48_WID                             ( 3)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_48_MSK                             (0x00007000)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_48_MIN                             (0)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_48_MAX                             (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_HIGH_Bit_48_DEF                             (0x00000000)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_48_HSH                             (0x030C4234)

  #define CH0_CR_DESWIZZLE_HIGH_Bit_49_OFF                             (16)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_49_WID                             ( 3)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_49_MSK                             (0x00070000)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_49_MIN                             (0)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_49_MAX                             (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_HIGH_Bit_49_DEF                             (0x00000001)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_49_HSH                             (0x03104234)

  #define CH0_CR_DESWIZZLE_HIGH_Bit_50_OFF                             (20)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_50_WID                             ( 3)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_50_MSK                             (0x00700000)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_50_MIN                             (0)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_50_MAX                             (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_HIGH_Bit_50_DEF                             (0x00000002)
  #define CH0_CR_DESWIZZLE_HIGH_Bit_50_HSH                             (0x03144234)

  #define CH0_CR_DESWIZZLE_HIGH_Byte_4_OFF                             (24)
  #define CH0_CR_DESWIZZLE_HIGH_Byte_4_WID                             ( 3)
  #define CH0_CR_DESWIZZLE_HIGH_Byte_4_MSK                             (0x07000000)
  #define CH0_CR_DESWIZZLE_HIGH_Byte_4_MIN                             (0)
  #define CH0_CR_DESWIZZLE_HIGH_Byte_4_MAX                             (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_HIGH_Byte_4_DEF                             (0x00000004)
  #define CH0_CR_DESWIZZLE_HIGH_Byte_4_HSH                             (0x03184234)

  #define CH0_CR_DESWIZZLE_HIGH_Byte_6_OFF                             (28)
  #define CH0_CR_DESWIZZLE_HIGH_Byte_6_WID                             ( 3)
  #define CH0_CR_DESWIZZLE_HIGH_Byte_6_MSK                             (0x70000000)
  #define CH0_CR_DESWIZZLE_HIGH_Byte_6_MIN                             (0)
  #define CH0_CR_DESWIZZLE_HIGH_Byte_6_MAX                             (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_HIGH_Byte_6_DEF                             (0x00000006)
  #define CH0_CR_DESWIZZLE_HIGH_Byte_6_HSH                             (0x031C4234)

#define CH0_CR_TC_RFP_REG                                              (0x00004238)

  #define CH0_CR_TC_RFP_OREF_RI_OFF                                    ( 0)
  #define CH0_CR_TC_RFP_OREF_RI_WID                                    ( 8)
  #define CH0_CR_TC_RFP_OREF_RI_MSK                                    (0x000000FF)
  #define CH0_CR_TC_RFP_OREF_RI_MIN                                    (0)
  #define CH0_CR_TC_RFP_OREF_RI_MAX                                    (255) // 0x000000FF
  #define CH0_CR_TC_RFP_OREF_RI_DEF                                    (0x0000000F)
  #define CH0_CR_TC_RFP_OREF_RI_HSH                                    (0x08004238)

  #define CH0_CR_TC_RFP_Refresh_HP_WM_OFF                              ( 8)
  #define CH0_CR_TC_RFP_Refresh_HP_WM_WID                              ( 4)
  #define CH0_CR_TC_RFP_Refresh_HP_WM_MSK                              (0x00000F00)
  #define CH0_CR_TC_RFP_Refresh_HP_WM_MIN                              (0)
  #define CH0_CR_TC_RFP_Refresh_HP_WM_MAX                              (15) // 0x0000000F
  #define CH0_CR_TC_RFP_Refresh_HP_WM_DEF                              (0x00000008)
  #define CH0_CR_TC_RFP_Refresh_HP_WM_HSH                              (0x04084238)

  #define CH0_CR_TC_RFP_Refresh_panic_wm_OFF                           (12)
  #define CH0_CR_TC_RFP_Refresh_panic_wm_WID                           ( 4)
  #define CH0_CR_TC_RFP_Refresh_panic_wm_MSK                           (0x0000F000)
  #define CH0_CR_TC_RFP_Refresh_panic_wm_MIN                           (0)
  #define CH0_CR_TC_RFP_Refresh_panic_wm_MAX                           (15) // 0x0000000F
  #define CH0_CR_TC_RFP_Refresh_panic_wm_DEF                           (0x00000009)
  #define CH0_CR_TC_RFP_Refresh_panic_wm_HSH                           (0x040C4238)

  #define CH0_CR_TC_RFP_CounttREFIWhileRefEnOff_OFF                    (16)
  #define CH0_CR_TC_RFP_CounttREFIWhileRefEnOff_WID                    ( 1)
  #define CH0_CR_TC_RFP_CounttREFIWhileRefEnOff_MSK                    (0x00010000)
  #define CH0_CR_TC_RFP_CounttREFIWhileRefEnOff_MIN                    (0)
  #define CH0_CR_TC_RFP_CounttREFIWhileRefEnOff_MAX                    (1) // 0x00000001
  #define CH0_CR_TC_RFP_CounttREFIWhileRefEnOff_DEF                    (0x00000000)
  #define CH0_CR_TC_RFP_CounttREFIWhileRefEnOff_HSH                    (0x01104238)

  #define CH0_CR_TC_RFP_HPRefOnMRS_OFF                                 (17)
  #define CH0_CR_TC_RFP_HPRefOnMRS_WID                                 ( 1)
  #define CH0_CR_TC_RFP_HPRefOnMRS_MSK                                 (0x00020000)
  #define CH0_CR_TC_RFP_HPRefOnMRS_MIN                                 (0)
  #define CH0_CR_TC_RFP_HPRefOnMRS_MAX                                 (1) // 0x00000001
  #define CH0_CR_TC_RFP_HPRefOnMRS_DEF                                 (0x00000001)
  #define CH0_CR_TC_RFP_HPRefOnMRS_HSH                                 (0x01114238)

  #define CH0_CR_TC_RFP_AlwaysRefOnMRS_OFF                             (18)
  #define CH0_CR_TC_RFP_AlwaysRefOnMRS_WID                             ( 1)
  #define CH0_CR_TC_RFP_AlwaysRefOnMRS_MSK                             (0x00040000)
  #define CH0_CR_TC_RFP_AlwaysRefOnMRS_MIN                             (0)
  #define CH0_CR_TC_RFP_AlwaysRefOnMRS_MAX                             (1) // 0x00000001
  #define CH0_CR_TC_RFP_AlwaysRefOnMRS_DEF                             (0x00000000)
  #define CH0_CR_TC_RFP_AlwaysRefOnMRS_HSH                             (0x01124238)

  #define CH0_CR_TC_RFP_tREFIx9_OFF                                    (25)
  #define CH0_CR_TC_RFP_tREFIx9_WID                                    ( 7)
  #define CH0_CR_TC_RFP_tREFIx9_MSK                                    (0xFE000000)
  #define CH0_CR_TC_RFP_tREFIx9_MIN                                    (0)
  #define CH0_CR_TC_RFP_tREFIx9_MAX                                    (127) // 0x0000007F
  #define CH0_CR_TC_RFP_tREFIx9_DEF                                    (0x00000023)
  #define CH0_CR_TC_RFP_tREFIx9_HSH                                    (0x07194238)

#define CH0_CR_TC_RFTP_REG                                             (0x0000423C)

  #define CH0_CR_TC_RFTP_tREFI_OFF                                     ( 0)
  #define CH0_CR_TC_RFTP_tREFI_WID                                     (16)
  #define CH0_CR_TC_RFTP_tREFI_MSK                                     (0x0000FFFF)
  #define CH0_CR_TC_RFTP_tREFI_MIN                                     (0)
  #define CH0_CR_TC_RFTP_tREFI_MAX                                     (65535) // 0x0000FFFF
  #define CH0_CR_TC_RFTP_tREFI_DEF                                     (0x00001004)
  #define CH0_CR_TC_RFTP_tREFI_HSH                                     (0x1000423C)

  #define CH0_CR_TC_RFTP_tRFC_OFF                                      (16)
  #define CH0_CR_TC_RFTP_tRFC_WID                                      (10)
  #define CH0_CR_TC_RFTP_tRFC_MSK                                      (0x03FF0000)
  #define CH0_CR_TC_RFTP_tRFC_MIN                                      (0)
  #define CH0_CR_TC_RFTP_tRFC_MAX                                      (1023) // 0x000003FF
  #define CH0_CR_TC_RFTP_tRFC_DEF                                      (0x000000B4)
  #define CH0_CR_TC_RFTP_tRFC_HSH                                      (0x0A10423C)

#define CH0_CR_TC_SRFTP_REG                                            (0x00004240)

  #define CH0_CR_TC_SRFTP_tXSDLL_OFF                                   ( 0)
  #define CH0_CR_TC_SRFTP_tXSDLL_WID                                   (12)
  #define CH0_CR_TC_SRFTP_tXSDLL_MSK                                   (0x00000FFF)
  #define CH0_CR_TC_SRFTP_tXSDLL_MIN                                   (0)
  #define CH0_CR_TC_SRFTP_tXSDLL_MAX                                   (4095) // 0x00000FFF
  #define CH0_CR_TC_SRFTP_tXSDLL_DEF                                   (0x00000200)
  #define CH0_CR_TC_SRFTP_tXSDLL_HSH                                   (0x0C004240)

  #define CH0_CR_TC_SRFTP_tZQOPER_OFF                                  (16)
  #define CH0_CR_TC_SRFTP_tZQOPER_WID                                  (10)
  #define CH0_CR_TC_SRFTP_tZQOPER_MSK                                  (0x03FF0000)
  #define CH0_CR_TC_SRFTP_tZQOPER_MIN                                  (0)
  #define CH0_CR_TC_SRFTP_tZQOPER_MAX                                  (1023) // 0x000003FF
  #define CH0_CR_TC_SRFTP_tZQOPER_DEF                                  (0x00000100)
  #define CH0_CR_TC_SRFTP_tZQOPER_HSH                                  (0x0A104240)

  #define CH0_CR_TC_SRFTP_tMOD_OFF                                     (26)
  #define CH0_CR_TC_SRFTP_tMOD_WID                                     ( 6)
  #define CH0_CR_TC_SRFTP_tMOD_MSK                                     (0xFC000000)
  #define CH0_CR_TC_SRFTP_tMOD_MIN                                     (0)
  #define CH0_CR_TC_SRFTP_tMOD_MAX                                     (63) // 0x0000003F
  #define CH0_CR_TC_SRFTP_tMOD_DEF                                     (0x00000000)
  #define CH0_CR_TC_SRFTP_tMOD_HSH                                     (0x061A4240)

#define CH0_CR_MC_REFRESH_STAGGER_REG                                  (0x00004244)

  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Interval_OFF                   ( 0)
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Interval_WID                   (11)
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Interval_MSK                   (0x000007FF)
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Interval_MIN                   (0)
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Interval_MAX                   (2047) // 0x000007FF
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Interval_DEF                   (0x00000000)
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Interval_HSH                   (0x0B004244)

  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_OFF                 (11)
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_WID                 ( 1)
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MSK                 (0x00000800)
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MIN                 (0)
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MAX                 (1) // 0x00000001
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_DEF                 (0x00000000)
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_HSH                 (0x010B4244)

  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_OFF               (12)
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_WID               ( 1)
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MSK               (0x00001000)
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MIN               (0)
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MAX               (1) // 0x00000001
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_DEF               (0x00000000)
  #define CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_HSH               (0x010C4244)

  #define CH0_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_OFF         (13)
  #define CH0_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_WID         ( 1)
  #define CH0_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MSK         (0x00002000)
  #define CH0_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MIN         (0)
  #define CH0_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MAX         (1) // 0x00000001
  #define CH0_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_DEF         (0x00000000)
  #define CH0_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_HSH         (0x010D4244)

  #define CH0_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_OFF            (14)
  #define CH0_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_WID            ( 1)
  #define CH0_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MSK            (0x00004000)
  #define CH0_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MIN            (0)
  #define CH0_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MAX            (1) // 0x00000001
  #define CH0_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_DEF            (0x00000000)
  #define CH0_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_HSH            (0x010E4244)

#define CH0_CR_TC_ZQCAL_REG                                            (0x00004248)

  #define CH0_CR_TC_ZQCAL_ZQCS_period_OFF                              ( 0)
  #define CH0_CR_TC_ZQCAL_ZQCS_period_WID                              (10)
  #define CH0_CR_TC_ZQCAL_ZQCS_period_MSK                              (0x000003FF)
  #define CH0_CR_TC_ZQCAL_ZQCS_period_MIN                              (0)
  #define CH0_CR_TC_ZQCAL_ZQCS_period_MAX                              (1023) // 0x000003FF
  #define CH0_CR_TC_ZQCAL_ZQCS_period_DEF                              (0x00000080)
  #define CH0_CR_TC_ZQCAL_ZQCS_period_HSH                              (0x0A004248)

  #define CH0_CR_TC_ZQCAL_tZQCS_OFF                                    (10)
  #define CH0_CR_TC_ZQCAL_tZQCS_WID                                    (10)
  #define CH0_CR_TC_ZQCAL_tZQCS_MSK                                    (0x000FFC00)
  #define CH0_CR_TC_ZQCAL_tZQCS_MIN                                    (0)
  #define CH0_CR_TC_ZQCAL_tZQCS_MAX                                    (1023) // 0x000003FF
  #define CH0_CR_TC_ZQCAL_tZQCS_DEF                                    (0x00000040)
  #define CH0_CR_TC_ZQCAL_tZQCS_HSH                                    (0x0A0A4248)

  #define CH0_CR_TC_ZQCAL_tZQCAL_OFF                                   (20)
  #define CH0_CR_TC_ZQCAL_tZQCAL_WID                                   (12)
  #define CH0_CR_TC_ZQCAL_tZQCAL_MSK                                   (0xFFF00000)
  #define CH0_CR_TC_ZQCAL_tZQCAL_MIN                                   (0)
  #define CH0_CR_TC_ZQCAL_tZQCAL_MAX                                   (4095) // 0x00000FFF
  #define CH0_CR_TC_ZQCAL_tZQCAL_DEF                                   (0x00000320)
  #define CH0_CR_TC_ZQCAL_tZQCAL_HSH                                   (0x0C144248)

#define CH0_CR_TC_MR2_SHADDOW_REG                                      (0x0000424C)

  #define CH0_CR_TC_MR2_SHADDOW_MR2_shaddow_OFF                        ( 0)
  #define CH0_CR_TC_MR2_SHADDOW_MR2_shaddow_WID                        (14)
  #define CH0_CR_TC_MR2_SHADDOW_MR2_shaddow_MSK                        (0x00003FFF)
  #define CH0_CR_TC_MR2_SHADDOW_MR2_shaddow_MIN                        (0)
  #define CH0_CR_TC_MR2_SHADDOW_MR2_shaddow_MAX                        (16383) // 0x00003FFF
  #define CH0_CR_TC_MR2_SHADDOW_MR2_shaddow_DEF                        (0x00000000)
  #define CH0_CR_TC_MR2_SHADDOW_MR2_shaddow_HSH                        (0x0E00424C)

  #define CH0_CR_TC_MR2_SHADDOW_SRT_avail_OFF                          (14)
  #define CH0_CR_TC_MR2_SHADDOW_SRT_avail_WID                          ( 2)
  #define CH0_CR_TC_MR2_SHADDOW_SRT_avail_MSK                          (0x0000C000)
  #define CH0_CR_TC_MR2_SHADDOW_SRT_avail_MIN                          (0)
  #define CH0_CR_TC_MR2_SHADDOW_SRT_avail_MAX                          (3) // 0x00000003
  #define CH0_CR_TC_MR2_SHADDOW_SRT_avail_DEF                          (0x00000000)
  #define CH0_CR_TC_MR2_SHADDOW_SRT_avail_HSH                          (0x020E424C)

#define CH0_CR_TC_MR4_SHADDOW_REG                                      (0x00004250)

  #define CH0_CR_TC_MR4_SHADDOW_MR4_sh_low_OFF                         ( 0)
  #define CH0_CR_TC_MR4_SHADDOW_MR4_sh_low_WID                         ( 2)
  #define CH0_CR_TC_MR4_SHADDOW_MR4_sh_low_MSK                         (0x00000003)
  #define CH0_CR_TC_MR4_SHADDOW_MR4_sh_low_MIN                         (0)
  #define CH0_CR_TC_MR4_SHADDOW_MR4_sh_low_MAX                         (3) // 0x00000003
  #define CH0_CR_TC_MR4_SHADDOW_MR4_sh_low_DEF                         (0x00000000)
  #define CH0_CR_TC_MR4_SHADDOW_MR4_sh_low_HSH                         (0x02004250)

  #define CH0_CR_TC_MR4_SHADDOW_MR4_sh_high_OFF                        ( 4)
  #define CH0_CR_TC_MR4_SHADDOW_MR4_sh_high_WID                        (10)
  #define CH0_CR_TC_MR4_SHADDOW_MR4_sh_high_MSK                        (0x00003FF0)
  #define CH0_CR_TC_MR4_SHADDOW_MR4_sh_high_MIN                        (0)
  #define CH0_CR_TC_MR4_SHADDOW_MR4_sh_high_MAX                        (1023) // 0x000003FF
  #define CH0_CR_TC_MR4_SHADDOW_MR4_sh_high_DEF                        (0x00000000)
  #define CH0_CR_TC_MR4_SHADDOW_MR4_sh_high_HSH                        (0x0A044250)

#define CH0_CR_MC_INIT_STATE_REG                                       (0x00004254)

  #define CH0_CR_MC_INIT_STATE_Rank_occupancy_OFF                      ( 0)
  #define CH0_CR_MC_INIT_STATE_Rank_occupancy_WID                      ( 8)
  #define CH0_CR_MC_INIT_STATE_Rank_occupancy_MSK                      (0x000000FF)
  #define CH0_CR_MC_INIT_STATE_Rank_occupancy_MIN                      (0)
  #define CH0_CR_MC_INIT_STATE_Rank_occupancy_MAX                      (255) // 0x000000FF
  #define CH0_CR_MC_INIT_STATE_Rank_occupancy_DEF                      (0x0000000F)
  #define CH0_CR_MC_INIT_STATE_Rank_occupancy_HSH                      (0x08004254)

  #define CH0_CR_MC_INIT_STATE_SRX_reset_OFF                           ( 8)
  #define CH0_CR_MC_INIT_STATE_SRX_reset_WID                           ( 1)
  #define CH0_CR_MC_INIT_STATE_SRX_reset_MSK                           (0x00000100)
  #define CH0_CR_MC_INIT_STATE_SRX_reset_MIN                           (0)
  #define CH0_CR_MC_INIT_STATE_SRX_reset_MAX                           (1) // 0x00000001
  #define CH0_CR_MC_INIT_STATE_SRX_reset_DEF                           (0x00000000)
  #define CH0_CR_MC_INIT_STATE_SRX_reset_HSH                           (0x01084254)

  #define CH0_CR_MC_INIT_STATE_LPDDR4_current_FSP_OFF                  ( 9)
  #define CH0_CR_MC_INIT_STATE_LPDDR4_current_FSP_WID                  ( 1)
  #define CH0_CR_MC_INIT_STATE_LPDDR4_current_FSP_MSK                  (0x00000200)
  #define CH0_CR_MC_INIT_STATE_LPDDR4_current_FSP_MIN                  (0)
  #define CH0_CR_MC_INIT_STATE_LPDDR4_current_FSP_MAX                  (1) // 0x00000001
  #define CH0_CR_MC_INIT_STATE_LPDDR4_current_FSP_DEF                  (0x00000000)
  #define CH0_CR_MC_INIT_STATE_LPDDR4_current_FSP_HSH                  (0x01094254)

  #define CH0_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_OFF         (10)
  #define CH0_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_WID         ( 1)
  #define CH0_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_MSK         (0x00000400)
  #define CH0_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_MIN         (0)
  #define CH0_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_MAX         (1) // 0x00000001
  #define CH0_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_DEF         (0x00000000)
  #define CH0_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_HSH         (0x010A4254)

  #define CH0_CR_MC_INIT_STATE_Reset_refresh_debt_OFF                  (11)
  #define CH0_CR_MC_INIT_STATE_Reset_refresh_debt_WID                  ( 1)
  #define CH0_CR_MC_INIT_STATE_Reset_refresh_debt_MSK                  (0x00000800)
  #define CH0_CR_MC_INIT_STATE_Reset_refresh_debt_MIN                  (0)
  #define CH0_CR_MC_INIT_STATE_Reset_refresh_debt_MAX                  (1) // 0x00000001
  #define CH0_CR_MC_INIT_STATE_Reset_refresh_debt_DEF                  (0x00000000)
  #define CH0_CR_MC_INIT_STATE_Reset_refresh_debt_HSH                  (0x010B4254)

#define CH0_CR_WDB_VISA_SEL_REG                                        (0x00004258)

  #define CH0_CR_WDB_VISA_SEL_VISAByteSel_OFF                          ( 0)
  #define CH0_CR_WDB_VISA_SEL_VISAByteSel_WID                          ( 3)
  #define CH0_CR_WDB_VISA_SEL_VISAByteSel_MSK                          (0x00000007)
  #define CH0_CR_WDB_VISA_SEL_VISAByteSel_MIN                          (0)
  #define CH0_CR_WDB_VISA_SEL_VISAByteSel_MAX                          (7) // 0x00000007
  #define CH0_CR_WDB_VISA_SEL_VISAByteSel_DEF                          (0x00000000)
  #define CH0_CR_WDB_VISA_SEL_VISAByteSel_HSH                          (0x03004258)

  #define CH0_CR_WDB_VISA_SEL_RefFSMRankSel_OFF                        ( 8)
  #define CH0_CR_WDB_VISA_SEL_RefFSMRankSel_WID                        ( 2)
  #define CH0_CR_WDB_VISA_SEL_RefFSMRankSel_MSK                        (0x00000300)
  #define CH0_CR_WDB_VISA_SEL_RefFSMRankSel_MIN                        (0)
  #define CH0_CR_WDB_VISA_SEL_RefFSMRankSel_MAX                        (3) // 0x00000003
  #define CH0_CR_WDB_VISA_SEL_RefFSMRankSel_DEF                        (0x00000000)
  #define CH0_CR_WDB_VISA_SEL_RefFSMRankSel_HSH                        (0x02084258)

  #define CH0_CR_WDB_VISA_SEL_Ref_counterSel_OFF                       (10)
  #define CH0_CR_WDB_VISA_SEL_Ref_counterSel_WID                       ( 3)
  #define CH0_CR_WDB_VISA_SEL_Ref_counterSel_MSK                       (0x00001C00)
  #define CH0_CR_WDB_VISA_SEL_Ref_counterSel_MIN                       (0)
  #define CH0_CR_WDB_VISA_SEL_Ref_counterSel_MAX                       (7) // 0x00000007
  #define CH0_CR_WDB_VISA_SEL_Ref_counterSel_DEF                       (0x00000007)
  #define CH0_CR_WDB_VISA_SEL_Ref_counterSel_HSH                       (0x030A4258)

  #define CH0_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_OFF             (13)
  #define CH0_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_WID             ( 1)
  #define CH0_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_MSK             (0x00002000)
  #define CH0_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_MIN             (0)
  #define CH0_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_MAX             (1) // 0x00000001
  #define CH0_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_DEF             (0x00000000)
  #define CH0_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_HSH             (0x010D4258)

#define CH0_CR_PM_DIMM_IDLE_ENERGY_REG                                 (0x00004260)

  #define CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_OFF             ( 0)
  #define CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_WID             ( 6)
  #define CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MSK             (0x0000003F)
  #define CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MIN             (0)
  #define CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MAX             (63) // 0x0000003F
  #define CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_DEF             (0x00000000)
  #define CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_HSH             (0x06004260)

  #define CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_OFF             ( 8)
  #define CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_WID             ( 6)
  #define CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MSK             (0x00003F00)
  #define CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MIN             (0)
  #define CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MAX             (63) // 0x0000003F
  #define CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_DEF             (0x00000000)
  #define CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_HSH             (0x06084260)

#define CH0_CR_PM_DIMM_PD_ENERGY_REG                                   (0x00004264)

  #define CH0_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_OFF                 ( 0)
  #define CH0_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_WID                 ( 6)
  #define CH0_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MSK                 (0x0000003F)
  #define CH0_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MIN                 (0)
  #define CH0_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MAX                 (63) // 0x0000003F
  #define CH0_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_DEF                 (0x00000000)
  #define CH0_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_HSH                 (0x06004264)

  #define CH0_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_OFF                 ( 8)
  #define CH0_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_WID                 ( 6)
  #define CH0_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MSK                 (0x00003F00)
  #define CH0_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MIN                 (0)
  #define CH0_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MAX                 (63) // 0x0000003F
  #define CH0_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_DEF                 (0x00000000)
  #define CH0_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_HSH                 (0x06084264)

#define CH0_CR_PM_DIMM_ACT_ENERGY_REG                                  (0x00004268)

  #define CH0_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_OFF               ( 0)
  #define CH0_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_WID               ( 8)
  #define CH0_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MSK               (0x000000FF)
  #define CH0_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MIN               (0)
  #define CH0_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MAX               (255) // 0x000000FF
  #define CH0_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_DEF               (0x00000000)
  #define CH0_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_HSH               (0x08004268)

  #define CH0_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_OFF               ( 8)
  #define CH0_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_WID               ( 8)
  #define CH0_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MSK               (0x0000FF00)
  #define CH0_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MIN               (0)
  #define CH0_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MAX               (255) // 0x000000FF
  #define CH0_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_DEF               (0x00000000)
  #define CH0_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_HSH               (0x08084268)

#define CH0_CR_PM_DIMM_RD_ENERGY_REG                                   (0x0000426C)

  #define CH0_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_OFF                 ( 0)
  #define CH0_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_WID                 ( 8)
  #define CH0_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MSK                 (0x000000FF)
  #define CH0_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MIN                 (0)
  #define CH0_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MAX                 (255) // 0x000000FF
  #define CH0_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_DEF                 (0x00000000)
  #define CH0_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_HSH                 (0x0800426C)

  #define CH0_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_OFF                 ( 8)
  #define CH0_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_WID                 ( 8)
  #define CH0_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MSK                 (0x0000FF00)
  #define CH0_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MIN                 (0)
  #define CH0_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MAX                 (255) // 0x000000FF
  #define CH0_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_DEF                 (0x00000000)
  #define CH0_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_HSH                 (0x0808426C)

#define CH0_CR_PM_DIMM_WR_ENERGY_REG                                   (0x00004270)

  #define CH0_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_OFF                 ( 0)
  #define CH0_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_WID                 ( 8)
  #define CH0_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MSK                 (0x000000FF)
  #define CH0_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MIN                 (0)
  #define CH0_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MAX                 (255) // 0x000000FF
  #define CH0_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_DEF                 (0x00000000)
  #define CH0_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_HSH                 (0x08004270)

  #define CH0_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_OFF                 ( 8)
  #define CH0_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_WID                 ( 8)
  #define CH0_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MSK                 (0x0000FF00)
  #define CH0_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MIN                 (0)
  #define CH0_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MAX                 (255) // 0x000000FF
  #define CH0_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_DEF                 (0x00000000)
  #define CH0_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_HSH                 (0x08084270)

#define CH0_CR_ECC_INJECT_COUNT_REG                                    (0x00004274)

  #define CH0_CR_ECC_INJECT_COUNT_Count_OFF                            ( 0)
  #define CH0_CR_ECC_INJECT_COUNT_Count_WID                            (32)
  #define CH0_CR_ECC_INJECT_COUNT_Count_MSK                            (0xFFFFFFFF)
  #define CH0_CR_ECC_INJECT_COUNT_Count_MIN                            (0)
  #define CH0_CR_ECC_INJECT_COUNT_Count_MAX                            (4294967295) // 0xFFFFFFFF
  #define CH0_CR_ECC_INJECT_COUNT_Count_DEF                            (0xFFFFFFFF)
  #define CH0_CR_ECC_INJECT_COUNT_Count_HSH                            (0x20004274)

#define CH0_CR_SC_WR_DELAY_REG                                         (0x00004278)

  #define CH0_CR_SC_WR_DELAY_Dec_tCWL_OFF                              ( 0)
  #define CH0_CR_SC_WR_DELAY_Dec_tCWL_WID                              ( 6)
  #define CH0_CR_SC_WR_DELAY_Dec_tCWL_MSK                              (0x0000003F)
  #define CH0_CR_SC_WR_DELAY_Dec_tCWL_MIN                              (0)
  #define CH0_CR_SC_WR_DELAY_Dec_tCWL_MAX                              (63) // 0x0000003F
  #define CH0_CR_SC_WR_DELAY_Dec_tCWL_DEF                              (0x00000003)
  #define CH0_CR_SC_WR_DELAY_Dec_tCWL_HSH                              (0x06004278)

  #define CH0_CR_SC_WR_DELAY_Add_tCWL_OFF                              ( 6)
  #define CH0_CR_SC_WR_DELAY_Add_tCWL_WID                              ( 6)
  #define CH0_CR_SC_WR_DELAY_Add_tCWL_MSK                              (0x00000FC0)
  #define CH0_CR_SC_WR_DELAY_Add_tCWL_MIN                              (0)
  #define CH0_CR_SC_WR_DELAY_Add_tCWL_MAX                              (63) // 0x0000003F
  #define CH0_CR_SC_WR_DELAY_Add_tCWL_DEF                              (0x00000000)
  #define CH0_CR_SC_WR_DELAY_Add_tCWL_HSH                              (0x06064278)

  #define CH0_CR_SC_WR_DELAY_Add_1Qclk_delay_OFF                       (12)
  #define CH0_CR_SC_WR_DELAY_Add_1Qclk_delay_WID                       ( 1)
  #define CH0_CR_SC_WR_DELAY_Add_1Qclk_delay_MSK                       (0x00001000)
  #define CH0_CR_SC_WR_DELAY_Add_1Qclk_delay_MIN                       (0)
  #define CH0_CR_SC_WR_DELAY_Add_1Qclk_delay_MAX                       (1) // 0x00000001
  #define CH0_CR_SC_WR_DELAY_Add_1Qclk_delay_DEF                       (0x00000000)
  #define CH0_CR_SC_WR_DELAY_Add_1Qclk_delay_HSH                       (0x010C4278)

#define CH0_CR_READ_RETURN_DFT_REG                                     (0x0000427C)

  #define CH0_CR_READ_RETURN_DFT_ECC_OFF                               ( 0)
  #define CH0_CR_READ_RETURN_DFT_ECC_WID                               ( 8)
  #define CH0_CR_READ_RETURN_DFT_ECC_MSK                               (0x000000FF)
  #define CH0_CR_READ_RETURN_DFT_ECC_MIN                               (0)
  #define CH0_CR_READ_RETURN_DFT_ECC_MAX                               (255) // 0x000000FF
  #define CH0_CR_READ_RETURN_DFT_ECC_DEF                               (0x00000000)
  #define CH0_CR_READ_RETURN_DFT_ECC_HSH                               (0x0800427C)

  #define CH0_CR_READ_RETURN_DFT_RRD_DFT_Mode_OFF                      ( 8)
  #define CH0_CR_READ_RETURN_DFT_RRD_DFT_Mode_WID                      ( 2)
  #define CH0_CR_READ_RETURN_DFT_RRD_DFT_Mode_MSK                      (0x00000300)
  #define CH0_CR_READ_RETURN_DFT_RRD_DFT_Mode_MIN                      (0)
  #define CH0_CR_READ_RETURN_DFT_RRD_DFT_Mode_MAX                      (3) // 0x00000003
  #define CH0_CR_READ_RETURN_DFT_RRD_DFT_Mode_DEF                      (0x00000000)
  #define CH0_CR_READ_RETURN_DFT_RRD_DFT_Mode_HSH                      (0x0208427C)

  #define CH0_CR_READ_RETURN_DFT_LFSR_Seed_Index_OFF                   (10)
  #define CH0_CR_READ_RETURN_DFT_LFSR_Seed_Index_WID                   ( 5)
  #define CH0_CR_READ_RETURN_DFT_LFSR_Seed_Index_MSK                   (0x00007C00)
  #define CH0_CR_READ_RETURN_DFT_LFSR_Seed_Index_MIN                   (0)
  #define CH0_CR_READ_RETURN_DFT_LFSR_Seed_Index_MAX                   (31) // 0x0000001F
  #define CH0_CR_READ_RETURN_DFT_LFSR_Seed_Index_DEF                   (0x00000000)
  #define CH0_CR_READ_RETURN_DFT_LFSR_Seed_Index_HSH                   (0x050A427C)

  #define CH0_CR_READ_RETURN_DFT_Inversion_Mode_OFF                    (15)
  #define CH0_CR_READ_RETURN_DFT_Inversion_Mode_WID                    ( 1)
  #define CH0_CR_READ_RETURN_DFT_Inversion_Mode_MSK                    (0x00008000)
  #define CH0_CR_READ_RETURN_DFT_Inversion_Mode_MIN                    (0)
  #define CH0_CR_READ_RETURN_DFT_Inversion_Mode_MAX                    (1) // 0x00000001
  #define CH0_CR_READ_RETURN_DFT_Inversion_Mode_DEF                    (0x00000000)
  #define CH0_CR_READ_RETURN_DFT_Inversion_Mode_HSH                    (0x010F427C)

  #define CH0_CR_READ_RETURN_DFT_AddressBased_OFF                      (16)
  #define CH0_CR_READ_RETURN_DFT_AddressBased_WID                      ( 1)
  #define CH0_CR_READ_RETURN_DFT_AddressBased_MSK                      (0x00010000)
  #define CH0_CR_READ_RETURN_DFT_AddressBased_MIN                      (0)
  #define CH0_CR_READ_RETURN_DFT_AddressBased_MAX                      (1) // 0x00000001
  #define CH0_CR_READ_RETURN_DFT_AddressBased_DEF                      (0x00000000)
  #define CH0_CR_READ_RETURN_DFT_AddressBased_HSH                      (0x0110427C)

#define CH0_CR_DESWIZZLE_LOW_ERM_REG                                   (0x00004280)

  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_0_OFF                           ( 0)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_0_WID                           ( 3)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_0_MSK                           (0x00000007)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_0_MIN                           (0)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_0_MAX                           (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_0_DEF                           (0x00000000)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_0_HSH                           (0x03004280)

  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_1_OFF                           ( 4)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_1_WID                           ( 3)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_1_MSK                           (0x00000070)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_1_MIN                           (0)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_1_MAX                           (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_1_DEF                           (0x00000001)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_1_HSH                           (0x03044280)

  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_2_OFF                           ( 8)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_2_WID                           ( 3)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_2_MSK                           (0x00000700)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_2_MIN                           (0)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_2_MAX                           (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_2_DEF                           (0x00000002)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_2_HSH                           (0x03084280)

  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_16_OFF                          (12)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_16_WID                          ( 3)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_16_MSK                          (0x00007000)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_16_MIN                          (0)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_16_MAX                          (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_16_DEF                          (0x00000000)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_16_HSH                          (0x030C4280)

  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_17_OFF                          (16)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_17_WID                          ( 3)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_17_MSK                          (0x00070000)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_17_MIN                          (0)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_17_MAX                          (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_17_DEF                          (0x00000001)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_17_HSH                          (0x03104280)

  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_18_OFF                          (20)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_18_WID                          ( 3)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_18_MSK                          (0x00700000)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_18_MIN                          (0)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_18_MAX                          (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_18_DEF                          (0x00000002)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Bit_18_HSH                          (0x03144280)

  #define CH0_CR_DESWIZZLE_LOW_ERM_Byte_0_OFF                          (24)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Byte_0_WID                          ( 3)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Byte_0_MSK                          (0x07000000)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Byte_0_MIN                          (0)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Byte_0_MAX                          (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_LOW_ERM_Byte_0_DEF                          (0x00000000)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Byte_0_HSH                          (0x03184280)

  #define CH0_CR_DESWIZZLE_LOW_ERM_Byte_2_OFF                          (28)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Byte_2_WID                          ( 3)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Byte_2_MSK                          (0x70000000)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Byte_2_MIN                          (0)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Byte_2_MAX                          (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_LOW_ERM_Byte_2_DEF                          (0x00000002)
  #define CH0_CR_DESWIZZLE_LOW_ERM_Byte_2_HSH                          (0x031C4280)

#define CH0_CR_DESWIZZLE_HIGH_ERM_REG                                  (0x00004284)

  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_32_OFF                         ( 0)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_32_WID                         ( 3)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_32_MSK                         (0x00000007)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_32_MIN                         (0)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_32_MAX                         (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_32_DEF                         (0x00000000)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_32_HSH                         (0x03004284)

  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_33_OFF                         ( 4)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_33_WID                         ( 3)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_33_MSK                         (0x00000070)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_33_MIN                         (0)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_33_MAX                         (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_33_DEF                         (0x00000001)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_33_HSH                         (0x03044284)

  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_34_OFF                         ( 8)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_34_WID                         ( 3)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_34_MSK                         (0x00000700)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_34_MIN                         (0)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_34_MAX                         (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_34_DEF                         (0x00000002)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_34_HSH                         (0x03084284)

  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_48_OFF                         (12)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_48_WID                         ( 3)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_48_MSK                         (0x00007000)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_48_MIN                         (0)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_48_MAX                         (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_48_DEF                         (0x00000000)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_48_HSH                         (0x030C4284)

  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_49_OFF                         (16)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_49_WID                         ( 3)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_49_MSK                         (0x00070000)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_49_MIN                         (0)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_49_MAX                         (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_49_DEF                         (0x00000001)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_49_HSH                         (0x03104284)

  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_50_OFF                         (20)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_50_WID                         ( 3)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_50_MSK                         (0x00700000)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_50_MIN                         (0)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_50_MAX                         (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_50_DEF                         (0x00000002)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Bit_50_HSH                         (0x03144284)

  #define CH0_CR_DESWIZZLE_HIGH_ERM_Byte_4_OFF                         (24)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Byte_4_WID                         ( 3)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Byte_4_MSK                         (0x07000000)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Byte_4_MIN                         (0)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Byte_4_MAX                         (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Byte_4_DEF                         (0x00000004)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Byte_4_HSH                         (0x03184284)

  #define CH0_CR_DESWIZZLE_HIGH_ERM_Byte_6_OFF                         (28)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Byte_6_WID                         ( 3)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Byte_6_MSK                         (0x70000000)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Byte_6_MIN                         (0)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Byte_6_MAX                         (7) // 0x00000007
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Byte_6_DEF                         (0x00000006)
  #define CH0_CR_DESWIZZLE_HIGH_ERM_Byte_6_HSH                         (0x031C4284)

#define CH0_CR_SC_PBR_REG                                              (0x00004288)

  #define CH0_CR_SC_PBR_PBR_Disable_OFF                                ( 0)
  #define CH0_CR_SC_PBR_PBR_Disable_WID                                ( 1)
  #define CH0_CR_SC_PBR_PBR_Disable_MSK                                (0x00000001)
  #define CH0_CR_SC_PBR_PBR_Disable_MIN                                (0)
  #define CH0_CR_SC_PBR_PBR_Disable_MAX                                (1) // 0x00000001
  #define CH0_CR_SC_PBR_PBR_Disable_DEF                                (0x00000001)
  #define CH0_CR_SC_PBR_PBR_Disable_HSH                                (0x01004288)

  #define CH0_CR_SC_PBR_PBR_OOO_Dis_OFF                                ( 1)
  #define CH0_CR_SC_PBR_PBR_OOO_Dis_WID                                ( 1)
  #define CH0_CR_SC_PBR_PBR_OOO_Dis_MSK                                (0x00000002)
  #define CH0_CR_SC_PBR_PBR_OOO_Dis_MIN                                (0)
  #define CH0_CR_SC_PBR_PBR_OOO_Dis_MAX                                (1) // 0x00000001
  #define CH0_CR_SC_PBR_PBR_OOO_Dis_DEF                                (0x00000000)
  #define CH0_CR_SC_PBR_PBR_OOO_Dis_HSH                                (0x01014288)

  #define CH0_CR_SC_PBR_PBR_Issue_NOP_OFF                              ( 2)
  #define CH0_CR_SC_PBR_PBR_Issue_NOP_WID                              ( 1)
  #define CH0_CR_SC_PBR_PBR_Issue_NOP_MSK                              (0x00000004)
  #define CH0_CR_SC_PBR_PBR_Issue_NOP_MIN                              (0)
  #define CH0_CR_SC_PBR_PBR_Issue_NOP_MAX                              (1) // 0x00000001
  #define CH0_CR_SC_PBR_PBR_Issue_NOP_DEF                              (0x00000000)
  #define CH0_CR_SC_PBR_PBR_Issue_NOP_HSH                              (0x01024288)

  #define CH0_CR_SC_PBR_PBR_Disable_on_hot_OFF                         ( 3)
  #define CH0_CR_SC_PBR_PBR_Disable_on_hot_WID                         ( 1)
  #define CH0_CR_SC_PBR_PBR_Disable_on_hot_MSK                         (0x00000008)
  #define CH0_CR_SC_PBR_PBR_Disable_on_hot_MIN                         (0)
  #define CH0_CR_SC_PBR_PBR_Disable_on_hot_MAX                         (1) // 0x00000001
  #define CH0_CR_SC_PBR_PBR_Disable_on_hot_DEF                         (0x00000000)
  #define CH0_CR_SC_PBR_PBR_Disable_on_hot_HSH                         (0x01034288)

  #define CH0_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_OFF                       ( 4)
  #define CH0_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_WID                       ( 6)
  #define CH0_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_MSK                       (0x000003F0)
  #define CH0_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_MIN                       (0)
  #define CH0_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_MAX                       (63) // 0x0000003F
  #define CH0_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_DEF                       (0x00000001)
  #define CH0_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_HSH                       (0x06044288)

  #define CH0_CR_SC_PBR_tRFCpb_OFF                                     (10)
  #define CH0_CR_SC_PBR_tRFCpb_WID                                     (10)
  #define CH0_CR_SC_PBR_tRFCpb_MSK                                     (0x000FFC00)
  #define CH0_CR_SC_PBR_tRFCpb_MIN                                     (0)
  #define CH0_CR_SC_PBR_tRFCpb_MAX                                     (1023) // 0x000003FF
  #define CH0_CR_SC_PBR_tRFCpb_DEF                                     (0x0000003C)
  #define CH0_CR_SC_PBR_tRFCpb_HSH                                     (0x0A0A4288)

  #define CH0_CR_SC_PBR_Refresh_ABR_release_OFF                        (20)
  #define CH0_CR_SC_PBR_Refresh_ABR_release_WID                        ( 4)
  #define CH0_CR_SC_PBR_Refresh_ABR_release_MSK                        (0x00F00000)
  #define CH0_CR_SC_PBR_Refresh_ABR_release_MIN                        (0)
  #define CH0_CR_SC_PBR_Refresh_ABR_release_MAX                        (15) // 0x0000000F
  #define CH0_CR_SC_PBR_Refresh_ABR_release_DEF                        (0x00000007)
  #define CH0_CR_SC_PBR_Refresh_ABR_release_HSH                        (0x04144288)

  #define CH0_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_OFF         (24)
  #define CH0_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_WID         ( 1)
  #define CH0_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_MSK         (0x01000000)
  #define CH0_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_MIN         (0)
  #define CH0_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_MAX         (1) // 0x00000001
  #define CH0_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_DEF         (0x00000001)
  #define CH0_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_HSH         (0x01184288)

  #define CH0_CR_SC_PBR_SPARE_OFF                                      (25)
  #define CH0_CR_SC_PBR_SPARE_WID                                      ( 7)
  #define CH0_CR_SC_PBR_SPARE_MSK                                      (0xFE000000)
  #define CH0_CR_SC_PBR_SPARE_MIN                                      (0)
  #define CH0_CR_SC_PBR_SPARE_MAX                                      (127) // 0x0000007F
  #define CH0_CR_SC_PBR_SPARE_DEF                                      (0x00000000)
  #define CH0_CR_SC_PBR_SPARE_HSH                                      (0x07194288)

#define CH0_CR_MC_CPGC_CMI_REG                                         (0x0000428C)

  #define CH0_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_OFF                    ( 0)
  #define CH0_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_WID                    ( 8)
  #define CH0_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_MSK                    (0x000000FF)
  #define CH0_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_MIN                    (0)
  #define CH0_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_MAX                    (255) // 0x000000FF
  #define CH0_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_DEF                    (0x00000004)
  #define CH0_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_HSH                    (0x0800428C)

  #define CH0_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_OFF                    ( 8)
  #define CH0_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_WID                    ( 8)
  #define CH0_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_MSK                    (0x0000FF00)
  #define CH0_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_MIN                    (0)
  #define CH0_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_MAX                    (255) // 0x000000FF
  #define CH0_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_DEF                    (0x00000004)
  #define CH0_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_HSH                    (0x0808428C)

  #define CH0_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_OFF                    (16)
  #define CH0_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_WID                    ( 8)
  #define CH0_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_MSK                    (0x00FF0000)
  #define CH0_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_MIN                    (0)
  #define CH0_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_MAX                    (255) // 0x000000FF
  #define CH0_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_DEF                    (0x00000003)
  #define CH0_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_HSH                    (0x0810428C)

  #define CH0_CR_MC_CPGC_CMI_CPGC_ACTIVE_OFF                           (24)
  #define CH0_CR_MC_CPGC_CMI_CPGC_ACTIVE_WID                           ( 1)
  #define CH0_CR_MC_CPGC_CMI_CPGC_ACTIVE_MSK                           (0x01000000)
  #define CH0_CR_MC_CPGC_CMI_CPGC_ACTIVE_MIN                           (0)
  #define CH0_CR_MC_CPGC_CMI_CPGC_ACTIVE_MAX                           (1) // 0x00000001
  #define CH0_CR_MC_CPGC_CMI_CPGC_ACTIVE_DEF                           (0x00000000)
  #define CH0_CR_MC_CPGC_CMI_CPGC_ACTIVE_HSH                           (0x0118428C)

  #define CH0_CR_MC_CPGC_CMI_CPGC_sync_cpl_OFF                         (25)
  #define CH0_CR_MC_CPGC_CMI_CPGC_sync_cpl_WID                         ( 1)
  #define CH0_CR_MC_CPGC_CMI_CPGC_sync_cpl_MSK                         (0x02000000)
  #define CH0_CR_MC_CPGC_CMI_CPGC_sync_cpl_MIN                         (0)
  #define CH0_CR_MC_CPGC_CMI_CPGC_sync_cpl_MAX                         (1) // 0x00000001
  #define CH0_CR_MC_CPGC_CMI_CPGC_sync_cpl_DEF                         (0x00000001)
  #define CH0_CR_MC_CPGC_CMI_CPGC_sync_cpl_HSH                         (0x0119428C)

  #define CH0_CR_MC_CPGC_CMI_CPGC_sync_phase_OFF                       (26)
  #define CH0_CR_MC_CPGC_CMI_CPGC_sync_phase_WID                       ( 1)
  #define CH0_CR_MC_CPGC_CMI_CPGC_sync_phase_MSK                       (0x04000000)
  #define CH0_CR_MC_CPGC_CMI_CPGC_sync_phase_MIN                       (0)
  #define CH0_CR_MC_CPGC_CMI_CPGC_sync_phase_MAX                       (1) // 0x00000001
  #define CH0_CR_MC_CPGC_CMI_CPGC_sync_phase_DEF                       (0x00000000)
  #define CH0_CR_MC_CPGC_CMI_CPGC_sync_phase_HSH                       (0x011A428C)

  #define CH0_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_OFF         (27)
  #define CH0_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_WID         ( 1)
  #define CH0_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_MSK         (0x08000000)
  #define CH0_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_MIN         (0)
  #define CH0_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_MAX         (1) // 0x00000001
  #define CH0_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_DEF         (0x00000000)
  #define CH0_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_HSH         (0x011B428C)

  #define CH0_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_OFF                         (28)
  #define CH0_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_WID                         ( 3)
  #define CH0_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_MSK                         (0x70000000)
  #define CH0_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_MIN                         (0)
  #define CH0_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_MAX                         (7) // 0x00000007
  #define CH0_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_DEF                         (0x00000000)
  #define CH0_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_HSH                         (0x031C428C)

  #define CH0_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_OFF                    (31)
  #define CH0_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_WID                    ( 1)
  #define CH0_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_MSK                    (0x80000000)
  #define CH0_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_MIN                    (0)
  #define CH0_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_MAX                    (1) // 0x00000001
  #define CH0_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_DEF                    (0x00000000)
  #define CH0_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_HSH                    (0x011F428C)

#define CH0_CR_MC_CPGC_MISC_DFT_REG                                    (0x00004290)

  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_OFF                   ( 0)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_WID                   ( 1)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_MSK                   (0x00000001)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_MIN                   (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_MAX                   (1) // 0x00000001
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_DEF                   (0x00000000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_HSH                   (0x01004290)

  #define CH0_CR_MC_CPGC_MISC_DFT_Col_align_OFF                        ( 1)
  #define CH0_CR_MC_CPGC_MISC_DFT_Col_align_WID                        ( 3)
  #define CH0_CR_MC_CPGC_MISC_DFT_Col_align_MSK                        (0x0000000E)
  #define CH0_CR_MC_CPGC_MISC_DFT_Col_align_MIN                        (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_Col_align_MAX                        (7) // 0x00000007
  #define CH0_CR_MC_CPGC_MISC_DFT_Col_align_DEF                        (0x00000003)
  #define CH0_CR_MC_CPGC_MISC_DFT_Col_align_HSH                        (0x03014290)

  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_OFF                  ( 4)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_WID                  ( 1)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_MSK                  (0x00000010)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_MIN                  (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_MAX                  (1) // 0x00000001
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_DEF                  (0x00000000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_HSH                  (0x01044290)

  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_OFF                   ( 5)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_WID                   ( 1)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_MSK                   (0x00000020)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_MIN                   (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_MAX                   (1) // 0x00000001
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_DEF                   (0x00000000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_HSH                   (0x01054290)

  #define CH0_CR_MC_CPGC_MISC_DFT_Row_align_OFF                        ( 6)
  #define CH0_CR_MC_CPGC_MISC_DFT_Row_align_WID                        ( 3)
  #define CH0_CR_MC_CPGC_MISC_DFT_Row_align_MSK                        (0x000001C0)
  #define CH0_CR_MC_CPGC_MISC_DFT_Row_align_MIN                        (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_Row_align_MAX                        (7) // 0x00000007
  #define CH0_CR_MC_CPGC_MISC_DFT_Row_align_DEF                        (0x00000003)
  #define CH0_CR_MC_CPGC_MISC_DFT_Row_align_HSH                        (0x03064290)

  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_OFF                   ( 9)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_WID                   ( 1)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_MSK                   (0x00000200)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_MIN                   (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_MAX                   (1) // 0x00000001
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_DEF                   (0x00000000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_HSH                   (0x01094290)

  #define CH0_CR_MC_CPGC_MISC_DFT_dis_BankGroup_OFF                    (10)
  #define CH0_CR_MC_CPGC_MISC_DFT_dis_BankGroup_WID                    ( 1)
  #define CH0_CR_MC_CPGC_MISC_DFT_dis_BankGroup_MSK                    (0x00000400)
  #define CH0_CR_MC_CPGC_MISC_DFT_dis_BankGroup_MIN                    (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_dis_BankGroup_MAX                    (1) // 0x00000001
  #define CH0_CR_MC_CPGC_MISC_DFT_dis_BankGroup_DEF                    (0x00000000)
  #define CH0_CR_MC_CPGC_MISC_DFT_dis_BankGroup_HSH                    (0x010A4290)

  #define CH0_CR_MC_CPGC_MISC_DFT_Rank_as_it_OFF                       (11)
  #define CH0_CR_MC_CPGC_MISC_DFT_Rank_as_it_WID                       ( 1)
  #define CH0_CR_MC_CPGC_MISC_DFT_Rank_as_it_MSK                       (0x00000800)
  #define CH0_CR_MC_CPGC_MISC_DFT_Rank_as_it_MIN                       (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_Rank_as_it_MAX                       (1) // 0x00000001
  #define CH0_CR_MC_CPGC_MISC_DFT_Rank_as_it_DEF                       (0x00000000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Rank_as_it_HSH                       (0x010B4290)

  #define CH0_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_OFF              (12)
  #define CH0_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_WID              ( 1)
  #define CH0_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_MSK              (0x00001000)
  #define CH0_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_MIN              (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_MAX              (1) // 0x00000001
  #define CH0_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_DEF              (0x00000000)
  #define CH0_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_HSH              (0x010C4290)

  #define CH0_CR_MC_CPGC_MISC_DFT_Inverse_channel_OFF                  (13)
  #define CH0_CR_MC_CPGC_MISC_DFT_Inverse_channel_WID                  ( 1)
  #define CH0_CR_MC_CPGC_MISC_DFT_Inverse_channel_MSK                  (0x00002000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Inverse_channel_MIN                  (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_Inverse_channel_MAX                  (1) // 0x00000001
  #define CH0_CR_MC_CPGC_MISC_DFT_Inverse_channel_DEF                  (0x00000000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Inverse_channel_HSH                  (0x010D4290)

  #define CH0_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_OFF                   (14)
  #define CH0_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_WID                   ( 1)
  #define CH0_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_MSK                   (0x00004000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_MIN                   (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_MAX                   (1) // 0x00000001
  #define CH0_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_DEF                   (0x00000000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_HSH                   (0x010E4290)

  #define CH0_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_OFF                   (15)
  #define CH0_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_WID                   ( 1)
  #define CH0_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_MSK                   (0x00008000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_MIN                   (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_MAX                   (1) // 0x00000001
  #define CH0_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_DEF                   (0x00000000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_HSH                   (0x010F4290)

  #define CH0_CR_MC_CPGC_MISC_DFT_Reset_CPGC_OFF                       (16)
  #define CH0_CR_MC_CPGC_MISC_DFT_Reset_CPGC_WID                       ( 1)
  #define CH0_CR_MC_CPGC_MISC_DFT_Reset_CPGC_MSK                       (0x00010000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Reset_CPGC_MIN                       (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_Reset_CPGC_MAX                       (1) // 0x00000001
  #define CH0_CR_MC_CPGC_MISC_DFT_Reset_CPGC_DEF                       (0x00000000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Reset_CPGC_HSH                       (0x01104290)

  #define CH0_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_OFF      (17)
  #define CH0_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_WID      ( 1)
  #define CH0_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_MSK      (0x00020000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_MIN      (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_MAX      (1) // 0x00000001
  #define CH0_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_DEF      (0x00000000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_HSH      (0x01114290)

  #define CH0_CR_MC_CPGC_MISC_DFT_BG1_mask_OFF                         (18)
  #define CH0_CR_MC_CPGC_MISC_DFT_BG1_mask_WID                         ( 1)
  #define CH0_CR_MC_CPGC_MISC_DFT_BG1_mask_MSK                         (0x00040000)
  #define CH0_CR_MC_CPGC_MISC_DFT_BG1_mask_MIN                         (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_BG1_mask_MAX                         (1) // 0x00000001
  #define CH0_CR_MC_CPGC_MISC_DFT_BG1_mask_DEF                         (0x00000000)
  #define CH0_CR_MC_CPGC_MISC_DFT_BG1_mask_HSH                         (0x01124290)

  #define CH0_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_OFF                 (19)
  #define CH0_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_WID                 ( 1)
  #define CH0_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_MSK                 (0x00080000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_MIN                 (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_MAX                 (1) // 0x00000001
  #define CH0_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_DEF                 (0x00000000)
  #define CH0_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_HSH                 (0x01134290)

  #define CH0_CR_MC_CPGC_MISC_DFT_DDR4_alert_OFF                       (20)
  #define CH0_CR_MC_CPGC_MISC_DFT_DDR4_alert_WID                       ( 1)
  #define CH0_CR_MC_CPGC_MISC_DFT_DDR4_alert_MSK                       (0x00100000)
  #define CH0_CR_MC_CPGC_MISC_DFT_DDR4_alert_MIN                       (0)
  #define CH0_CR_MC_CPGC_MISC_DFT_DDR4_alert_MAX                       (1) // 0x00000001
  #define CH0_CR_MC_CPGC_MISC_DFT_DDR4_alert_DEF                       (0x00000000)
  #define CH0_CR_MC_CPGC_MISC_DFT_DDR4_alert_HSH                       (0x01144290)

#define CH0_CR_TC_LPDDR4_MISC_REG                                      (0x00004294)

  #define CH0_CR_TC_LPDDR4_MISC_tOSCO_OFF                              ( 0)
  #define CH0_CR_TC_LPDDR4_MISC_tOSCO_WID                              ( 7)
  #define CH0_CR_TC_LPDDR4_MISC_tOSCO_MSK                              (0x0000007F)
  #define CH0_CR_TC_LPDDR4_MISC_tOSCO_MIN                              (0)
  #define CH0_CR_TC_LPDDR4_MISC_tOSCO_MAX                              (127) // 0x0000007F
  #define CH0_CR_TC_LPDDR4_MISC_tOSCO_DEF                              (0x00000056)
  #define CH0_CR_TC_LPDDR4_MISC_tOSCO_HSH                              (0x07004294)

#define CH0_CR_PM_ALL_RANKS_CKE_LOW_COUNT_REG                          (0x000042B0)

  #define CH0_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_OFF                  ( 0)
  #define CH0_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_WID                  (32)
  #define CH0_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MSK                  (0xFFFFFFFF)
  #define CH0_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MIN                  (0)
  #define CH0_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MAX                  (4294967295) // 0xFFFFFFFF
  #define CH0_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_DEF                  (0x00000000)
  #define CH0_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_HSH                  (0x200042B0)

#define CH0_CR_TC_SREXITTP_REG                                         (0x000042C4)

  #define CH0_CR_TC_SREXITTP_tXSR_OFF                                  ( 0)
  #define CH0_CR_TC_SREXITTP_tXSR_WID                                  (10)
  #define CH0_CR_TC_SREXITTP_tXSR_MSK                                  (0x000003FF)
  #define CH0_CR_TC_SREXITTP_tXSR_MIN                                  (0)
  #define CH0_CR_TC_SREXITTP_tXSR_MAX                                  (1023) // 0x000003FF
  #define CH0_CR_TC_SREXITTP_tXSR_DEF                                  (0x00000000)
  #define CH0_CR_TC_SREXITTP_tXSR_HSH                                  (0x0A0042C4)

  #define CH0_CR_TC_SREXITTP_count_block_wr_on_srx_OFF                 (10)
  #define CH0_CR_TC_SREXITTP_count_block_wr_on_srx_WID                 ( 7)
  #define CH0_CR_TC_SREXITTP_count_block_wr_on_srx_MSK                 (0x0001FC00)
  #define CH0_CR_TC_SREXITTP_count_block_wr_on_srx_MIN                 (0)
  #define CH0_CR_TC_SREXITTP_count_block_wr_on_srx_MAX                 (127) // 0x0000007F
  #define CH0_CR_TC_SREXITTP_count_block_wr_on_srx_DEF                 (0x00000014)
  #define CH0_CR_TC_SREXITTP_count_block_wr_on_srx_HSH                 (0x070A42C4)

  #define CH0_CR_TC_SREXITTP_serial_zq_between_sub_ch_OFF              (17)
  #define CH0_CR_TC_SREXITTP_serial_zq_between_sub_ch_WID              ( 1)
  #define CH0_CR_TC_SREXITTP_serial_zq_between_sub_ch_MSK              (0x00020000)
  #define CH0_CR_TC_SREXITTP_serial_zq_between_sub_ch_MIN              (0)
  #define CH0_CR_TC_SREXITTP_serial_zq_between_sub_ch_MAX              (1) // 0x00000001
  #define CH0_CR_TC_SREXITTP_serial_zq_between_sub_ch_DEF              (0x00000000)
  #define CH0_CR_TC_SREXITTP_serial_zq_between_sub_ch_HSH              (0x011142C4)

#define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_REG                           (0x000042C8)

  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_OFF          ( 0)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_WID          (16)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_MSK          (0x0000FFFF)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_MIN          (0)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_MAX          (65535) // 0x0000FFFF
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_DEF          (0x00000100)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_HSH          (0x100042C8)

  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_OFF    (16)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_WID    ( 8)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_MSK    (0x00FF0000)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_MIN    (0)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_MAX    (255) // 0x000000FF
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_DEF    (0x00000007)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_HSH    (0x081042C8)

  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_OFF         (24)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_WID         ( 1)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_MSK         (0x01000000)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_MIN         (0)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_MAX         (1) // 0x00000001
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_DEF         (0x00000000)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_HSH         (0x011842C8)

  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_OFF (26)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_WID ( 1)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_MSK (0x04000000)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_MIN (0)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_MAX (1) // 0x00000001
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_DEF (0x00000000)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_HSH (0x011A42C8)

  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_OFF   (27)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_WID   ( 1)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_MSK   (0x08000000)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_MIN   (0)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_MAX   (1) // 0x00000001
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_DEF   (0x00000000)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_HSH   (0x011B42C8)

  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_OFF (28)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_WID ( 1)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_MSK (0x10000000)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_MIN (0)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_MAX (1) // 0x00000001
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_DEF (0x00000000)
  #define CH0_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_HSH (0x011C42C8)

#define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_REG                             (0x000042D0)

  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_OFF        ( 0)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_WID        ( 1)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MSK        (0x00000001)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MIN        (0)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MAX        (1) // 0x00000001
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_DEF        (0x00000000)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_HSH        (0x010042D0)

  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_OFF ( 8)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_WID ( 6)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MSK (0x00003F00)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MIN (0)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MAX (63) // 0x0000003F
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_DEF (0x00000000)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_HSH (0x060842D0)

  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_OFF (16)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_WID ( 6)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MSK (0x003F0000)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MIN (0)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MAX (63) // 0x0000003F
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_DEF (0x00000000)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_HSH (0x061042D0)

  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_OFF   (22)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_WID   ( 2)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_MSK   (0x00C00000)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_MIN   (0)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_MAX   (3) // 0x00000003
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_DEF   (0x00000000)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_HSH   (0x021642D0)

#define CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_REG                          (0x000042D4)

  #define CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_OFF ( 0)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_WID ( 6)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_MSK (0x0000003F)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_MIN (0)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_MAX (63) // 0x0000003F
  #define CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_DEF (0x00000000)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_HSH (0x060042D4)

  #define CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_OFF ( 8)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_WID ( 6)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_MSK (0x00003F00)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_MIN (0)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_MAX (63) // 0x0000003F
  #define CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_DEF (0x00000000)
  #define CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_HSH (0x060842D4)

#define CH0_CR_WDB_RD_WR_DFX_DATA_REG                                  (0x000042D8)

  #define CH0_CR_WDB_RD_WR_DFX_DATA_DATA_OFF                           ( 0)
  #define CH0_CR_WDB_RD_WR_DFX_DATA_DATA_WID                           (64)
  #define CH0_CR_WDB_RD_WR_DFX_DATA_DATA_MSK                           (0xFFFFFFFFFFFFFFFFULL)
  #define CH0_CR_WDB_RD_WR_DFX_DATA_DATA_MIN                           (0)
  #define CH0_CR_WDB_RD_WR_DFX_DATA_DATA_MAX                           (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define CH0_CR_WDB_RD_WR_DFX_DATA_DATA_DEF                           (0x00000000)
  #define CH0_CR_WDB_RD_WR_DFX_DATA_DATA_HSH                           (0x400042D8)

#define CH0_CR_WDB_RD_WR_DFX_CTL_REG                                   (0x000042E0)

  #define CH0_CR_WDB_RD_WR_DFX_CTL_GO_OFF                              ( 0)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_GO_WID                              ( 1)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_GO_MSK                              (0x00000001)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_GO_MIN                              (0)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_GO_MAX                              (1) // 0x00000001
  #define CH0_CR_WDB_RD_WR_DFX_CTL_GO_DEF                              (0x00000000)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_GO_HSH                              (0x010042E0)

  #define CH0_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_OFF                       ( 1)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_WID                       ( 8)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_MSK                       (0x000001FE)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_MIN                       (0)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_MAX                       (255) // 0x000000FF
  #define CH0_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_DEF                       (0x00000000)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_HSH                       (0x080142E0)

  #define CH0_CR_WDB_RD_WR_DFX_CTL_Op_OFF                              ( 9)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_Op_WID                              ( 1)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_Op_MSK                              (0x00000200)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_Op_MIN                              (0)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_Op_MAX                              (1) // 0x00000001
  #define CH0_CR_WDB_RD_WR_DFX_CTL_Op_DEF                              (0x00000000)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_Op_HSH                              (0x010942E0)

  #define CH0_CR_WDB_RD_WR_DFX_CTL_SubCh_OFF                           (10)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_SubCh_WID                           ( 1)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_SubCh_MSK                           (0x00000400)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_SubCh_MIN                           (0)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_SubCh_MAX                           (1) // 0x00000001
  #define CH0_CR_WDB_RD_WR_DFX_CTL_SubCh_DEF                           (0x00000000)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_SubCh_HSH                           (0x010A42E0)

  #define CH0_CR_WDB_RD_WR_DFX_CTL_WID_OFF                             (11)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_WID_WID                             ( 6)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_WID_MSK                             (0x0001F800)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_WID_MIN                             (0)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_WID_MAX                             (63) // 0x0000003F
  #define CH0_CR_WDB_RD_WR_DFX_CTL_WID_DEF                             (0x00000000)
  #define CH0_CR_WDB_RD_WR_DFX_CTL_WID_HSH                             (0x060B42E0)

#define CH0_CR_REF_FSM_STATUS_REG                                      (0x000042E4)

  #define CH0_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_OFF            ( 0)
  #define CH0_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_WID            ( 4)
  #define CH0_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_MSK            (0x0000000F)
  #define CH0_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_MIN            (0)
  #define CH0_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_MAX            (15) // 0x0000000F
  #define CH0_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_DEF            (0x00000000)
  #define CH0_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_HSH            (0x040042E4)

  #define CH0_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_OFF                 ( 4)
  #define CH0_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_WID                 ( 5)
  #define CH0_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_MSK                 (0x000001F0)
  #define CH0_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_MIN                 (0)
  #define CH0_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_MAX                 (31) // 0x0000001F
  #define CH0_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_DEF                 (0x00000000)
  #define CH0_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_HSH                 (0x050442E4)

  #define CH0_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_OFF            ( 9)
  #define CH0_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_WID            ( 2)
  #define CH0_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_MSK            (0x00000600)
  #define CH0_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_MIN            (0)
  #define CH0_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_MAX            (3) // 0x00000003
  #define CH0_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_DEF            (0x00000000)
  #define CH0_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_HSH            (0x020942E4)

  #define CH0_CR_REF_FSM_STATUS_ZQCS_FSM_status_OFF                    (11)
  #define CH0_CR_REF_FSM_STATUS_ZQCS_FSM_status_WID                    ( 3)
  #define CH0_CR_REF_FSM_STATUS_ZQCS_FSM_status_MSK                    (0x00003800)
  #define CH0_CR_REF_FSM_STATUS_ZQCS_FSM_status_MIN                    (0)
  #define CH0_CR_REF_FSM_STATUS_ZQCS_FSM_status_MAX                    (7) // 0x00000007
  #define CH0_CR_REF_FSM_STATUS_ZQCS_FSM_status_DEF                    (0x00000000)
  #define CH0_CR_REF_FSM_STATUS_ZQCS_FSM_status_HSH                    (0x030B42E4)

  #define CH0_CR_REF_FSM_STATUS_EXE_REF_FSM_status_OFF                 (14)
  #define CH0_CR_REF_FSM_STATUS_EXE_REF_FSM_status_WID                 ( 3)
  #define CH0_CR_REF_FSM_STATUS_EXE_REF_FSM_status_MSK                 (0x0001C000)
  #define CH0_CR_REF_FSM_STATUS_EXE_REF_FSM_status_MIN                 (0)
  #define CH0_CR_REF_FSM_STATUS_EXE_REF_FSM_status_MAX                 (7) // 0x00000007
  #define CH0_CR_REF_FSM_STATUS_EXE_REF_FSM_status_DEF                 (0x00000000)
  #define CH0_CR_REF_FSM_STATUS_EXE_REF_FSM_status_HSH                 (0x030E42E4)

  #define CH0_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_OFF                (17)
  #define CH0_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_WID                ( 3)
  #define CH0_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_MSK                (0x000E0000)
  #define CH0_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_MIN                (0)
  #define CH0_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_MAX                (7) // 0x00000007
  #define CH0_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_DEF                (0x00000000)
  #define CH0_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_HSH                (0x031142E4)

  #define CH0_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_OFF                 (20)
  #define CH0_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_WID                 ( 4)
  #define CH0_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_MSK                 (0x00F00000)
  #define CH0_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_MIN                 (0)
  #define CH0_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_MAX                 (15) // 0x0000000F
  #define CH0_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_DEF                 (0x00000000)
  #define CH0_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_HSH                 (0x041442E4)

  #define CH0_CR_REF_FSM_STATUS_counter_status_OFF                     (24)
  #define CH0_CR_REF_FSM_STATUS_counter_status_WID                     ( 8)
  #define CH0_CR_REF_FSM_STATUS_counter_status_MSK                     (0xFF000000)
  #define CH0_CR_REF_FSM_STATUS_counter_status_MIN                     (0)
  #define CH0_CR_REF_FSM_STATUS_counter_status_MAX                     (255) // 0x000000FF
  #define CH0_CR_REF_FSM_STATUS_counter_status_DEF                     (0x00000000)
  #define CH0_CR_REF_FSM_STATUS_counter_status_HSH                     (0x081842E4)

#define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_REG                       (0x00004320)

  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_OFF         ( 0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_WID         ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_MSK         (0x00000007)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_MIN         (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_DEF         (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_HSH         (0x43004320)

  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_OFF         ( 4)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_WID         ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_MSK         (0x00000070)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_MIN         (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_DEF         (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_HSH         (0x43044320)

  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_OFF         ( 8)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_WID         ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_MSK         (0x00000700)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_MIN         (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_DEF         (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_HSH         (0x43084320)

  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_OFF         (12)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_WID         ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_MSK         (0x00007000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_MIN         (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_DEF         (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_HSH         (0x430C4320)

  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_OFF         (16)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_WID         ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_MSK         (0x00070000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_MIN         (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_DEF         (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_HSH         (0x43104320)

  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_OFF         (20)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_WID         ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_MSK         (0x00700000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_MIN         (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_DEF         (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_HSH         (0x43144320)

  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_OFF         (24)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_WID         ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_MSK         (0x07000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_MIN         (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_DEF         (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_HSH         (0x43184320)

  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_OFF         (28)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_WID         ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_MSK         (0x70000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_MIN         (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_DEF         (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_HSH         (0x431C4320)

  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_OFF         (32)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_WID         ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_MSK         (0x0000000700000000ULL)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_MIN         (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_DEF         (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_HSH         (0x43204320)

  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_OFF         (36)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_WID         ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_MSK         (0x0000007000000000ULL)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_MIN         (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_DEF         (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_HSH         (0x43244320)

  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_OFF         (40)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_WID         ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_MSK         (0x0000070000000000ULL)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_MIN         (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_DEF         (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_HSH         (0x43284320)

  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_OFF         (44)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_WID         ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_MSK         (0x0000700000000000ULL)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_MIN         (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_DEF         (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_HSH         (0x432C4320)

  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_OFF         (48)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_WID         ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_MSK         (0x0007000000000000ULL)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_MIN         (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_DEF         (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_HSH         (0x43304320)

  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_OFF         (52)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_WID         ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_MSK         (0x0070000000000000ULL)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_MIN         (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_DEF         (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_HSH         (0x43344320)

  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_OFF         (56)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_WID         ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_MSK         (0x0700000000000000ULL)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_MIN         (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_DEF         (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_HSH         (0x43384320)

  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_OFF         (60)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_WID         ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_MSK         (0x7000000000000000ULL)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_MIN         (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_DEF         (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_HSH         (0x433C4320)

#define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_REG                        (0x00004328)

  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_OFF          ( 0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_WID          ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_MSK          (0x00000007)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_MIN          (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_MAX          (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_DEF          (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_HSH          (0x43004328)

  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_OFF          ( 4)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_WID          ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_MSK          (0x00000070)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_MIN          (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_MAX          (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_DEF          (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_HSH          (0x43044328)

  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_OFF          ( 8)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_WID          ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_MSK          (0x00000700)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_MIN          (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_MAX          (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_DEF          (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_HSH          (0x43084328)

  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_OFF          (12)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_WID          ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_MSK          (0x00007000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_MIN          (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_MAX          (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_DEF          (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_HSH          (0x430C4328)

  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_OFF          (16)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_WID          ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_MSK          (0x00070000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_MIN          (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_MAX          (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_DEF          (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_HSH          (0x43104328)

  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_OFF          (20)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_WID          ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_MSK          (0x00700000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_MIN          (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_MAX          (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_DEF          (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_HSH          (0x43144328)

  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_OFF          (24)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_WID          ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_MSK          (0x07000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_MIN          (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_MAX          (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_DEF          (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_HSH          (0x43184328)

  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_OFF          (28)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_WID          ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_MSK          (0x70000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_MIN          (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_MAX          (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_DEF          (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_HSH          (0x431C4328)

  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_OFF          (32)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_WID          ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_MSK          (0x0000000700000000ULL)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_MIN          (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_MAX          (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_DEF          (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_HSH          (0x43204328)

  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_OFF          (36)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_WID          ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_MSK          (0x0000007000000000ULL)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_MIN          (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_MAX          (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_DEF          (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_HSH          (0x43244328)

  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_OFF          (40)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_WID          ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_MSK          (0x0000070000000000ULL)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_MIN          (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_MAX          (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_DEF          (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_HSH          (0x43284328)

  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_OFF          (44)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_WID          ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_MSK          (0x0000700000000000ULL)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_MIN          (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_MAX          (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_DEF          (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_HSH          (0x432C4328)

  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_OFF          (48)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_WID          ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_MSK          (0x0007000000000000ULL)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_MIN          (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_MAX          (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_DEF          (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_HSH          (0x43304328)

  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_OFF          (52)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_WID          ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_MSK          (0x0070000000000000ULL)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_MIN          (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_MAX          (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_DEF          (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_HSH          (0x43344328)

  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_OFF          (56)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_WID          ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_MSK          (0x0700000000000000ULL)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_MIN          (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_MAX          (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_DEF          (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_HSH          (0x43384328)

  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_OFF          (60)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_WID          ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_MSK          (0x7000000000000000ULL)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_MIN          (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_MAX          (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_DEF          (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_HSH          (0x433C4328)

#define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_REG                        (0x00004330)

  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_OFF                ( 0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_WID                ( 7)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_MSK                (0x0000007F)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_MIN                (0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_MAX                (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_HSH                (0x47004330)

  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_OFF                ( 8)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_WID                ( 7)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_MSK                (0x00007F00)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_MIN                (0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_MAX                (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_HSH                (0x47084330)

  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_OFF                (16)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_WID                ( 7)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_MSK                (0x007F0000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_MIN                (0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_MAX                (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_HSH                (0x47104330)

  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_OFF                (24)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_WID                ( 7)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_MSK                (0x7F000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_MIN                (0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_MAX                (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_HSH                (0x47184330)

  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_OFF                (32)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_WID                ( 7)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_MSK                (0x0000007F00000000ULL)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_MIN                (0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_MAX                (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_HSH                (0x47204330)

  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_OFF                (40)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_WID                ( 7)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_MSK                (0x00007F0000000000ULL)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_MIN                (0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_MAX                (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_HSH                (0x47284330)

  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_OFF                (48)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_WID                ( 7)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_MSK                (0x007F000000000000ULL)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_MIN                (0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_MAX                (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_HSH                (0x47304330)

  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_OFF                (56)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_WID                ( 7)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_MSK                (0x7F00000000000000ULL)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_MIN                (0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_MAX                (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_HSH                (0x47384330)

#define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_REG                        (0x00004338)

  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_OFF                ( 0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_WID                ( 7)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_MSK                (0x0000007F)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_MIN                (0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_MAX                (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_HSH                (0x47004338)

  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_OFF                ( 8)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_WID                ( 7)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_MSK                (0x00007F00)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_MIN                (0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_MAX                (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_HSH                (0x47084338)

  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_OFF                (16)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_WID                ( 7)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_MSK                (0x007F0000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_MIN                (0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_MAX                (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_HSH                (0x47104338)

  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_OFF                (24)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_WID                ( 7)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_MSK                (0x7F000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_MIN                (0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_MAX                (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_HSH                (0x47184338)

  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_OFF                (32)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_WID                ( 7)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_MSK                (0x0000007F00000000ULL)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_MIN                (0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_MAX                (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_HSH                (0x47204338)

  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_OFF                (40)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_WID                ( 7)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_MSK                (0x00007F0000000000ULL)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_MIN                (0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_MAX                (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_HSH                (0x47284338)

  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_OFF                (48)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_WID                ( 7)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_MSK                (0x007F000000000000ULL)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_MIN                (0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_MAX                (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_HSH                (0x47304338)

  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_OFF                (56)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_WID                ( 7)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_MSK                (0x7F00000000000000ULL)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_MIN                (0)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_MAX                (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_HSH                (0x47384338)

#define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_REG                          (0x00004344)

  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_OFF            ( 0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_WID            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_MSK            (0x00000003)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_MIN            (0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_MAX            (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_DEF            (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_HSH            (0x02004344)

  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_OFF            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_WID            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_MSK            (0x0000000C)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_MIN            (0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_MAX            (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_DEF            (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_HSH            (0x02024344)

  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_OFF            ( 4)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_WID            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_MSK            (0x00000030)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_MIN            (0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_MAX            (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_DEF            (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_HSH            (0x02044344)

  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_OFF            ( 6)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_WID            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_MSK            (0x000000C0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_MIN            (0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_MAX            (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_DEF            (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_HSH            (0x02064344)

  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_OFF            ( 8)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_WID            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_MSK            (0x00000300)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_MIN            (0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_MAX            (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_DEF            (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_HSH            (0x02084344)

  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_OFF            (10)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_WID            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_MSK            (0x00000C00)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_MIN            (0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_MAX            (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_DEF            (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_HSH            (0x020A4344)

  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_OFF            (12)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_WID            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_MSK            (0x00003000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_MIN            (0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_MAX            (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_DEF            (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_HSH            (0x020C4344)

  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_OFF            (14)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_WID            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_MSK            (0x0000C000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_MIN            (0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_MAX            (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_DEF            (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_HSH            (0x020E4344)

  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_OFF            (16)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_WID            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_MSK            (0x00030000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_MIN            (0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_MAX            (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_DEF            (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_HSH            (0x02104344)

  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_OFF            (18)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_WID            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_MSK            (0x000C0000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_MIN            (0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_MAX            (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_DEF            (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_HSH            (0x02124344)

  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_OFF            (20)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_WID            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_MSK            (0x00300000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_MIN            (0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_MAX            (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_DEF            (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_HSH            (0x02144344)

  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_OFF            (22)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_WID            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_MSK            (0x00C00000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_MIN            (0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_MAX            (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_DEF            (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_HSH            (0x02164344)

  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_OFF            (24)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_WID            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_MSK            (0x03000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_MIN            (0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_MAX            (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_DEF            (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_HSH            (0x02184344)

  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_OFF            (26)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_WID            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_MSK            (0x0C000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_MIN            (0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_MAX            (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_DEF            (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_HSH            (0x021A4344)

  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_OFF            (28)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_WID            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_MSK            (0x30000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_MIN            (0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_MAX            (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_DEF            (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_HSH            (0x021C4344)

  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_OFF            (30)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_WID            ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_MSK            (0xC0000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_MIN            (0)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_MAX            (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_DEF            (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_HSH            (0x021E4344)

#define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_REG                            (0x00004348)

  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_OFF              ( 0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_WID              ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_MSK              (0x00000007)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_MIN              (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_DEF              (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_HSH              (0x43004348)

  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_OFF              ( 4)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_WID              ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_MSK              (0x00000070)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_MIN              (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_DEF              (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_HSH              (0x43044348)

  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_OFF              ( 8)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_WID              ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_MSK              (0x00000700)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_MIN              (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_DEF              (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_HSH              (0x43084348)

  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_OFF              (12)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_WID              ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_MSK              (0x00007000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_MIN              (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_DEF              (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_HSH              (0x430C4348)

  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_OFF              (16)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_WID              ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_MSK              (0x00070000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_MIN              (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_DEF              (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_HSH              (0x43104348)

  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_OFF              (20)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_WID              ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_MSK              (0x00700000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_MIN              (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_DEF              (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_HSH              (0x43144348)

  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_OFF              (24)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_WID              ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_MSK              (0x07000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_MIN              (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_DEF              (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_HSH              (0x43184348)

  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_OFF              (28)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_WID              ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_MSK              (0x70000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_MIN              (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_DEF              (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_HSH              (0x431C4348)

  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_OFF              (32)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_WID              ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_MSK              (0x0000000700000000ULL)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_MIN              (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_DEF              (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_HSH              (0x43204348)

  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_OFF              (36)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_WID              ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_MSK              (0x0000007000000000ULL)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_MIN              (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_DEF              (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_HSH              (0x43244348)

  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_OFF              (40)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_WID              ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_MSK              (0x0000070000000000ULL)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_MIN              (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_DEF              (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_HSH              (0x43284348)

  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_OFF              (44)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_WID              ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_MSK              (0x0000700000000000ULL)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_MIN              (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_DEF              (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_HSH              (0x432C4348)

  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_OFF              (48)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_WID              ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_MSK              (0x0007000000000000ULL)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_MIN              (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_DEF              (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_HSH              (0x43304348)

  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_OFF              (52)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_WID              ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_MSK              (0x0070000000000000ULL)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_MIN              (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_DEF              (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_HSH              (0x43344348)

  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_OFF              (56)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_WID              ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_MSK              (0x0700000000000000ULL)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_MIN              (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_DEF              (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_HSH              (0x43384348)

  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_OFF              (60)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_WID              ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_MSK              (0x7000000000000000ULL)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_MIN              (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_DEF              (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_HSH              (0x433C4348)

#define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_REG                      (0x00004350)

  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_OFF        ( 0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_WID        ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_MSK        (0x00000007)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_MIN        (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_DEF        (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_HSH        (0x43004350)

  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_OFF        ( 4)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_WID        ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_MSK        (0x00000070)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_MIN        (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_DEF        (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_HSH        (0x43044350)

  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_OFF        ( 8)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_WID        ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_MSK        (0x00000700)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_MIN        (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_DEF        (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_HSH        (0x43084350)

  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_OFF        (12)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_WID        ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_MSK        (0x00007000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_MIN        (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_DEF        (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_HSH        (0x430C4350)

  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_OFF        (16)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_WID        ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_MSK        (0x00070000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_MIN        (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_DEF        (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_HSH        (0x43104350)

  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_OFF        (20)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_WID        ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_MSK        (0x00700000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_MIN        (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_DEF        (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_HSH        (0x43144350)

  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_OFF        (24)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_WID        ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_MSK        (0x07000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_MIN        (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_DEF        (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_HSH        (0x43184350)

  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_OFF        (28)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_WID        ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_MSK        (0x70000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_MIN        (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_DEF        (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_HSH        (0x431C4350)

  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_OFF        (32)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_WID        ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_MSK        (0x0000000700000000ULL)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_MIN        (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_DEF        (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_HSH        (0x43204350)

  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_OFF        (36)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_WID        ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_MSK        (0x0000007000000000ULL)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_MIN        (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_DEF        (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_HSH        (0x43244350)

  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_OFF        (40)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_WID        ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_MSK        (0x0000070000000000ULL)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_MIN        (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_DEF        (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_HSH        (0x43284350)

  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_OFF        (44)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_WID        ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_MSK        (0x0000700000000000ULL)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_MIN        (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_DEF        (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_HSH        (0x432C4350)

  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_OFF        (48)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_WID        ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_MSK        (0x0007000000000000ULL)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_MIN        (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_DEF        (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_HSH        (0x43304350)

  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_OFF        (52)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_WID        ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_MSK        (0x0070000000000000ULL)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_MIN        (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_DEF        (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_HSH        (0x43344350)

  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_OFF        (56)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_WID        ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_MSK        (0x0700000000000000ULL)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_MIN        (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_DEF        (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_HSH        (0x43384350)

  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_OFF        (60)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_WID        ( 3)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_MSK        (0x7000000000000000ULL)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_MIN        (0)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_DEF        (0x00000000)
  #define CH0_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_HSH        (0x433C4350)

#define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_REG                             (0x00004358)

  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_OFF               ( 0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_WID               ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_MSK               (0x00000007)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_MIN               (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_DEF               (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_HSH               (0x43004358)

  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_OFF               ( 4)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_WID               ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_MSK               (0x00000070)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_MIN               (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_DEF               (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_HSH               (0x43044358)

  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_OFF               ( 8)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_WID               ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_MSK               (0x00000700)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_MIN               (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_DEF               (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_HSH               (0x43084358)

  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_OFF               (12)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_WID               ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_MSK               (0x00007000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_MIN               (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_DEF               (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_HSH               (0x430C4358)

  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_OFF               (16)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_WID               ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_MSK               (0x00070000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_MIN               (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_DEF               (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_HSH               (0x43104358)

  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_OFF               (20)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_WID               ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_MSK               (0x00700000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_MIN               (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_DEF               (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_HSH               (0x43144358)

  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_OFF               (24)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_WID               ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_MSK               (0x07000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_MIN               (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_DEF               (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_HSH               (0x43184358)

  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_OFF               (28)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_WID               ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_MSK               (0x70000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_MIN               (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_DEF               (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_HSH               (0x431C4358)

  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_OFF               (32)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_WID               ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_MSK               (0x0000000700000000ULL)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_MIN               (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_DEF               (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_HSH               (0x43204358)

  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_OFF               (36)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_WID               ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_MSK               (0x0000007000000000ULL)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_MIN               (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_DEF               (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_HSH               (0x43244358)

  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_OFF               (40)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_WID               ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_MSK               (0x0000070000000000ULL)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_MIN               (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_DEF               (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_HSH               (0x43284358)

  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_OFF               (44)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_WID               ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_MSK               (0x0000700000000000ULL)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_MIN               (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_DEF               (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_HSH               (0x432C4358)

  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_OFF               (48)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_WID               ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_MSK               (0x0007000000000000ULL)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_MIN               (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_DEF               (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_HSH               (0x43304358)

  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_OFF               (52)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_WID               ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_MSK               (0x0070000000000000ULL)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_MIN               (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_DEF               (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_HSH               (0x43344358)

  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_OFF               (56)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_WID               ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_MSK               (0x0700000000000000ULL)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_MIN               (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_DEF               (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_HSH               (0x43384358)

  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_OFF               (60)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_WID               ( 3)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_MSK               (0x7000000000000000ULL)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_MIN               (0)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_DEF               (0x00000000)
  #define CH0_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_HSH               (0x433C4358)

#define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_REG_A0                      (0x00004380)

#define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_REG                         (0x00004360)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_OFF                  ( 0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_WID                  ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_MSK                  (0x00000007)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_MIN                  (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_MAX                  (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_DEF                  (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_HSH                  (0x43004360)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_OFF                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_WID                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_MSK                (0x00000038)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_MIN                (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_MAX                (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_DEF                (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_HSH                (0x43034360)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_OFF                ( 6)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_WID                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_MSK                (0x000001C0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_MIN                (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_MAX                (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_DEF                (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_HSH                (0x43064360)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_OFF               ( 9)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_WID               ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_MSK               (0x0000FE00)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_MIN               (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_MAX               (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_DEF               (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_HSH               (0x47094360)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_OFF               (16)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_WID               ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_MSK               (0x007F0000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_MIN               (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_MAX               (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_DEF               (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_HSH               (0x47104360)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_OFF                  (23)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_WID                  ( 6)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_MSK                  (0x1F800000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_MIN                  (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_MAX                  (63) // 0x0000003F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_DEF                  (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_HSH                  (0x46174360)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_OFF          (29)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_WID          ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_MSK          (0x0000000FE0000000ULL)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_MIN          (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_MAX          (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_DEF          (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_HSH          (0x471D4360)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_OFF          (36)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_WID          ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_MSK          (0x000007F000000000ULL)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_MIN          (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_MAX          (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_DEF          (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_HSH          (0x47244360)

#define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_REG_A0                      (0x00004384)

#define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_REG                         (0x00004368)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_OFF                  ( 0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_WID                  ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_MSK                  (0x00000007)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_MIN                  (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_MAX                  (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_DEF                  (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_HSH                  (0x43004368)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_OFF                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_WID                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_MSK                (0x00000038)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_MIN                (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_MAX                (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_DEF                (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_HSH                (0x43034368)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_OFF                ( 6)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_WID                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_MSK                (0x000001C0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_MIN                (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_MAX                (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_DEF                (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_HSH                (0x43064368)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_OFF               ( 9)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_WID               ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_MSK               (0x0000FE00)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_MIN               (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_MAX               (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_DEF               (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_HSH               (0x47094368)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_OFF               (16)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_WID               ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_MSK               (0x007F0000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_MIN               (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_MAX               (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_DEF               (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_HSH               (0x47104368)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_OFF                  (23)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_WID                  ( 6)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_MSK                  (0x1F800000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_MIN                  (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_MAX                  (63) // 0x0000003F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_DEF                  (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_HSH                  (0x46174368)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_OFF          (29)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_WID          ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_MSK          (0x0000000FE0000000ULL)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_MIN          (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_MAX          (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_DEF          (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_HSH          (0x471D4368)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_OFF          (36)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_WID          ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_MSK          (0x000007F000000000ULL)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_MIN          (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_MAX          (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_DEF          (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_HSH          (0x47244368)

#define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_REG_A0                      (0x00004388)

#define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_REG                         (0x00004370)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_OFF                  ( 0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_WID                  ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_MSK                  (0x00000007)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_MIN                  (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_MAX                  (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_DEF                  (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_HSH                  (0x43004370)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_OFF                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_WID                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_MSK                (0x00000038)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_MIN                (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_MAX                (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_DEF                (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_HSH                (0x43034370)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_OFF                ( 6)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_WID                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_MSK                (0x000001C0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_MIN                (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_MAX                (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_DEF                (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_HSH                (0x43064370)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_OFF               ( 9)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_WID               ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_MSK               (0x0000FE00)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_MIN               (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_MAX               (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_DEF               (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_HSH               (0x47094370)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_OFF               (16)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_WID               ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_MSK               (0x007F0000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_MIN               (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_MAX               (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_DEF               (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_HSH               (0x47104370)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_OFF                  (23)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_WID                  ( 6)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_MSK                  (0x1F800000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_MIN                  (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_MAX                  (63) // 0x0000003F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_DEF                  (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_HSH                  (0x46174370)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_OFF          (29)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_WID          ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_MSK          (0x0000000FE0000000ULL)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_MIN          (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_MAX          (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_DEF          (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_HSH          (0x471D4370)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_OFF          (36)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_WID          ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_MSK          (0x000007F000000000ULL)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_MIN          (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_MAX          (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_DEF          (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_HSH          (0x47244370)

#define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_REG                         (0x00004378)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_OFF                  ( 0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_WID                  ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_MSK                  (0x00000007)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_MIN                  (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_MAX                  (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_DEF                  (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_HSH                  (0x43004378)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_OFF                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_WID                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_MSK                (0x00000038)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_MIN                (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_MAX                (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_DEF                (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_HSH                (0x43034378)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_OFF                ( 6)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_WID                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_MSK                (0x000001C0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_MIN                (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_MAX                (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_DEF                (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_HSH                (0x43064378)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_OFF               ( 9)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_WID               ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_MSK               (0x0000FE00)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_MIN               (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_MAX               (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_DEF               (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_HSH               (0x47094378)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_OFF               (16)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_WID               ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_MSK               (0x007F0000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_MIN               (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_MAX               (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_DEF               (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_HSH               (0x47104378)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_OFF                  (23)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_WID                  ( 6)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_MSK                  (0x1F800000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_MIN                  (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_MAX                  (63) // 0x0000003F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_DEF                  (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_HSH                  (0x46174378)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_OFF          (29)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_WID          ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_MSK          (0x0000000FE0000000ULL)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_MIN          (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_MAX          (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_DEF          (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_HSH          (0x471D4378)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_OFF          (36)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_WID          ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_MSK          (0x000007F000000000ULL)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_MIN          (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_MAX          (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_DEF          (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_HSH          (0x47244378)

#define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_REG                         (0x00004380)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_OFF                  ( 0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_WID                  ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_MSK                  (0x00000007)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_MIN                  (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_MAX                  (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_DEF                  (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_HSH                  (0x43004380)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_OFF                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_WID                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_MSK                (0x00000038)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_MIN                (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_MAX                (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_DEF                (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_HSH                (0x43034380)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_OFF                ( 6)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_WID                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_MSK                (0x000001C0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_MIN                (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_MAX                (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_DEF                (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_HSH                (0x43064380)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_OFF               ( 9)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_WID               ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_MSK               (0x0000FE00)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_MIN               (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_MAX               (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_DEF               (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_HSH               (0x47094380)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_OFF               (16)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_WID               ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_MSK               (0x007F0000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_MIN               (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_MAX               (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_DEF               (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_HSH               (0x47104380)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_OFF                  (23)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_WID                  ( 6)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_MSK                  (0x1F800000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_MIN                  (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_MAX                  (63) // 0x0000003F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_DEF                  (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_HSH                  (0x46174380)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_OFF          (29)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_WID          ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_MSK          (0x0000000FE0000000ULL)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_MIN          (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_MAX          (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_DEF          (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_HSH          (0x471D4380)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_OFF          (36)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_WID          ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_MSK          (0x000007F000000000ULL)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_MIN          (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_MAX          (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_DEF          (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_HSH          (0x47244380)

#define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_REG                         (0x00004388)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_OFF                  ( 0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_WID                  ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_MSK                  (0x00000007)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_MIN                  (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_MAX                  (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_DEF                  (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_HSH                  (0x43004388)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_OFF                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_WID                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_MSK                (0x00000038)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_MIN                (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_MAX                (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_DEF                (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_HSH                (0x43034388)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_OFF                ( 6)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_WID                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_MSK                (0x000001C0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_MIN                (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_MAX                (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_DEF                (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_HSH                (0x43064388)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_OFF               ( 9)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_WID               ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_MSK               (0x0000FE00)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_MIN               (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_MAX               (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_DEF               (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_HSH               (0x47094388)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_OFF               (16)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_WID               ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_MSK               (0x007F0000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_MIN               (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_MAX               (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_DEF               (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_HSH               (0x47104388)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_OFF                  (23)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_WID                  ( 6)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_MSK                  (0x1F800000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_MIN                  (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_MAX                  (63) // 0x0000003F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_DEF                  (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_HSH                  (0x46174388)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_OFF          (29)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_WID          ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_MSK          (0x0000000FE0000000ULL)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_MIN          (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_MAX          (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_DEF          (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_HSH          (0x471D4388)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_OFF          (36)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_WID          ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_MSK          (0x000007F000000000ULL)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_MIN          (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_MAX          (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_DEF          (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_HSH          (0x47244388)

#define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_REG                         (0x00004390)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_OFF                  ( 0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_WID                  ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_MSK                  (0x00000007)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_MIN                  (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_MAX                  (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_DEF                  (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_HSH                  (0x43004390)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_OFF                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_WID                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_MSK                (0x00000038)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_MIN                (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_MAX                (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_DEF                (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_HSH                (0x43034390)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_OFF                ( 6)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_WID                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_MSK                (0x000001C0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_MIN                (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_MAX                (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_DEF                (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_HSH                (0x43064390)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_OFF               ( 9)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_WID               ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_MSK               (0x0000FE00)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_MIN               (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_MAX               (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_DEF               (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_HSH               (0x47094390)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_OFF               (16)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_WID               ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_MSK               (0x007F0000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_MIN               (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_MAX               (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_DEF               (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_HSH               (0x47104390)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_OFF                  (23)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_WID                  ( 6)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_MSK                  (0x1F800000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_MIN                  (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_MAX                  (63) // 0x0000003F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_DEF                  (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_HSH                  (0x46174390)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_OFF          (29)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_WID          ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_MSK          (0x0000000FE0000000ULL)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_MIN          (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_MAX          (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_DEF          (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_HSH          (0x471D4390)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_OFF          (36)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_WID          ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_MSK          (0x000007F000000000ULL)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_MIN          (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_MAX          (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_DEF          (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_HSH          (0x47244390)

#define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_REG                         (0x00004398)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_OFF                  ( 0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_WID                  ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_MSK                  (0x00000007)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_MIN                  (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_MAX                  (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_DEF                  (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_HSH                  (0x43004398)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_OFF                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_WID                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_MSK                (0x00000038)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_MIN                (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_MAX                (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_DEF                (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_HSH                (0x43034398)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_OFF                ( 6)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_WID                ( 3)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_MSK                (0x000001C0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_MIN                (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_MAX                (7) // 0x00000007
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_DEF                (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_HSH                (0x43064398)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_OFF               ( 9)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_WID               ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_MSK               (0x0000FE00)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_MIN               (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_MAX               (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_DEF               (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_HSH               (0x47094398)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_OFF               (16)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_WID               ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_MSK               (0x007F0000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_MIN               (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_MAX               (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_DEF               (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_HSH               (0x47104398)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_OFF                  (23)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_WID                  ( 6)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_MSK                  (0x1F800000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_MIN                  (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_MAX                  (63) // 0x0000003F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_DEF                  (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_HSH                  (0x46174398)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_OFF          (29)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_WID          ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_MSK          (0x0000000FE0000000ULL)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_MIN          (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_MAX          (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_DEF          (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_HSH          (0x471D4398)

  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_OFF          (36)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_WID          ( 7)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_MSK          (0x000007F000000000ULL)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_MIN          (0)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_MAX          (127) // 0x0000007F
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_DEF          (0x00000000)
  #define CH0_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_HSH          (0x47244398)

#define CH0_CR_DDR4_MR0_MR1_CONTENT_REG                                (0x000043A0)

  #define CH0_CR_DDR4_MR0_MR1_CONTENT_MR0_OFF                          ( 0)
  #define CH0_CR_DDR4_MR0_MR1_CONTENT_MR0_WID                          (14)
  #define CH0_CR_DDR4_MR0_MR1_CONTENT_MR0_MSK                          (0x00003FFF)
  #define CH0_CR_DDR4_MR0_MR1_CONTENT_MR0_MIN                          (0)
  #define CH0_CR_DDR4_MR0_MR1_CONTENT_MR0_MAX                          (16383) // 0x00003FFF
  #define CH0_CR_DDR4_MR0_MR1_CONTENT_MR0_DEF                          (0x00000000)
  #define CH0_CR_DDR4_MR0_MR1_CONTENT_MR0_HSH                          (0x0E0043A0)

  #define CH0_CR_DDR4_MR0_MR1_CONTENT_MR1_OFF                          (16)
  #define CH0_CR_DDR4_MR0_MR1_CONTENT_MR1_WID                          (14)
  #define CH0_CR_DDR4_MR0_MR1_CONTENT_MR1_MSK                          (0x3FFF0000)
  #define CH0_CR_DDR4_MR0_MR1_CONTENT_MR1_MIN                          (0)
  #define CH0_CR_DDR4_MR0_MR1_CONTENT_MR1_MAX                          (16383) // 0x00003FFF
  #define CH0_CR_DDR4_MR0_MR1_CONTENT_MR1_DEF                          (0x00000000)
  #define CH0_CR_DDR4_MR0_MR1_CONTENT_MR1_HSH                          (0x0E1043A0)

#define CH0_CR_DDR4_MR2_MR3_CONTENT_REG                                (0x000043A4)

  #define CH0_CR_DDR4_MR2_MR3_CONTENT_MR2_OFF                          ( 0)
  #define CH0_CR_DDR4_MR2_MR3_CONTENT_MR2_WID                          (14)
  #define CH0_CR_DDR4_MR2_MR3_CONTENT_MR2_MSK                          (0x00003FFF)
  #define CH0_CR_DDR4_MR2_MR3_CONTENT_MR2_MIN                          (0)
  #define CH0_CR_DDR4_MR2_MR3_CONTENT_MR2_MAX                          (16383) // 0x00003FFF
  #define CH0_CR_DDR4_MR2_MR3_CONTENT_MR2_DEF                          (0x00000000)
  #define CH0_CR_DDR4_MR2_MR3_CONTENT_MR2_HSH                          (0x0E0043A4)

  #define CH0_CR_DDR4_MR2_MR3_CONTENT_MR3_OFF                          (16)
  #define CH0_CR_DDR4_MR2_MR3_CONTENT_MR3_WID                          (14)
  #define CH0_CR_DDR4_MR2_MR3_CONTENT_MR3_MSK                          (0x3FFF0000)
  #define CH0_CR_DDR4_MR2_MR3_CONTENT_MR3_MIN                          (0)
  #define CH0_CR_DDR4_MR2_MR3_CONTENT_MR3_MAX                          (16383) // 0x00003FFF
  #define CH0_CR_DDR4_MR2_MR3_CONTENT_MR3_DEF                          (0x00000000)
  #define CH0_CR_DDR4_MR2_MR3_CONTENT_MR3_HSH                          (0x0E1043A4)

#define CH0_CR_DDR4_MR4_MR5_CONTENT_REG                                (0x000043A8)

  #define CH0_CR_DDR4_MR4_MR5_CONTENT_MR4_OFF                          ( 0)
  #define CH0_CR_DDR4_MR4_MR5_CONTENT_MR4_WID                          (14)
  #define CH0_CR_DDR4_MR4_MR5_CONTENT_MR4_MSK                          (0x00003FFF)
  #define CH0_CR_DDR4_MR4_MR5_CONTENT_MR4_MIN                          (0)
  #define CH0_CR_DDR4_MR4_MR5_CONTENT_MR4_MAX                          (16383) // 0x00003FFF
  #define CH0_CR_DDR4_MR4_MR5_CONTENT_MR4_DEF                          (0x00000000)
  #define CH0_CR_DDR4_MR4_MR5_CONTENT_MR4_HSH                          (0x0E0043A8)

  #define CH0_CR_DDR4_MR4_MR5_CONTENT_MR5_OFF                          (16)
  #define CH0_CR_DDR4_MR4_MR5_CONTENT_MR5_WID                          (14)
  #define CH0_CR_DDR4_MR4_MR5_CONTENT_MR5_MSK                          (0x3FFF0000)
  #define CH0_CR_DDR4_MR4_MR5_CONTENT_MR5_MIN                          (0)
  #define CH0_CR_DDR4_MR4_MR5_CONTENT_MR5_MAX                          (16383) // 0x00003FFF
  #define CH0_CR_DDR4_MR4_MR5_CONTENT_MR5_DEF                          (0x00000000)
  #define CH0_CR_DDR4_MR4_MR5_CONTENT_MR5_HSH                          (0x0E1043A8)

#define CH0_CR_DDR4_MR6_MR7_CONTENT_REG                                (0x000043AC)

  #define CH0_CR_DDR4_MR6_MR7_CONTENT_MR6_OFF                          ( 0)
  #define CH0_CR_DDR4_MR6_MR7_CONTENT_MR6_WID                          (14)
  #define CH0_CR_DDR4_MR6_MR7_CONTENT_MR6_MSK                          (0x00003FFF)
  #define CH0_CR_DDR4_MR6_MR7_CONTENT_MR6_MIN                          (0)
  #define CH0_CR_DDR4_MR6_MR7_CONTENT_MR6_MAX                          (16383) // 0x00003FFF
  #define CH0_CR_DDR4_MR6_MR7_CONTENT_MR6_DEF                          (0x00000000)
  #define CH0_CR_DDR4_MR6_MR7_CONTENT_MR6_HSH                          (0x0E0043AC)

  #define CH0_CR_DDR4_MR6_MR7_CONTENT_MR7_OFF                          (16)
  #define CH0_CR_DDR4_MR6_MR7_CONTENT_MR7_WID                          (14)
  #define CH0_CR_DDR4_MR6_MR7_CONTENT_MR7_MSK                          (0x3FFF0000)
  #define CH0_CR_DDR4_MR6_MR7_CONTENT_MR7_MIN                          (0)
  #define CH0_CR_DDR4_MR6_MR7_CONTENT_MR7_MAX                          (16383) // 0x00003FFF
  #define CH0_CR_DDR4_MR6_MR7_CONTENT_MR7_DEF                          (0x00000000)
  #define CH0_CR_DDR4_MR6_MR7_CONTENT_MR7_HSH                          (0x0E1043AC)

#define CH0_CR_DDR4_MR2_RTT_WR_VALUES_REG                              (0x000043B0)

  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_OFF                ( 0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_WID                ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MSK                (0x00000007)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MIN                (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MAX                (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_HSH                (0x430043B0)

  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_OFF                ( 4)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_WID                ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MSK                (0x00000070)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MIN                (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MAX                (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_HSH                (0x430443B0)

  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_OFF                ( 8)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_WID                ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MSK                (0x00000700)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MIN                (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MAX                (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_HSH                (0x430843B0)

  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_OFF                (12)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_WID                ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MSK                (0x00007000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MIN                (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MAX                (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_HSH                (0x430C43B0)

  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_OFF                (16)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_WID                ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MSK                (0x00070000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MIN                (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MAX                (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_HSH                (0x431043B0)

  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_OFF                (20)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_WID                ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MSK                (0x00700000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MIN                (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MAX                (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_HSH                (0x431443B0)

  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_OFF                (24)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_WID                ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MSK                (0x07000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MIN                (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MAX                (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_HSH                (0x431843B0)

  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_OFF                (28)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_WID                ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MSK                (0x70000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MIN                (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MAX                (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_HSH                (0x431C43B0)

  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_OFF                (32)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_WID                ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MSK                (0x0000000700000000ULL)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MIN                (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MAX                (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_HSH                (0x432043B0)

  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_OFF                (36)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_WID                ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MSK                (0x0000007000000000ULL)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MIN                (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MAX                (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_HSH                (0x432443B0)

  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_OFF                (40)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_WID                ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MSK                (0x0000070000000000ULL)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MIN                (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MAX                (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_HSH                (0x432843B0)

  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_OFF                (44)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_WID                ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MSK                (0x0000700000000000ULL)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MIN                (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MAX                (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_HSH                (0x432C43B0)

  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_OFF                (48)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_WID                ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MSK                (0x0007000000000000ULL)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MIN                (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MAX                (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_HSH                (0x433043B0)

  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_OFF                (52)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_WID                ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MSK                (0x0070000000000000ULL)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MIN                (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MAX                (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_HSH                (0x433443B0)

  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_OFF                (56)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_WID                ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MSK                (0x0700000000000000ULL)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MIN                (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MAX                (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_HSH                (0x433843B0)

  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_OFF                (60)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_WID                ( 3)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MSK                (0x7000000000000000ULL)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MIN                (0)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MAX                (7) // 0x00000007
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_DEF                (0x00000000)
  #define CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_HSH                (0x433C43B0)

#define CH0_CR_DDR4_MR6_VREF_VALUES_0_REG                              (0x000043B8)

  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte0_OFF                      ( 0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte0_WID                      ( 7)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MSK                      (0x0000007F)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MIN                      (0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MAX                      (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte0_DEF                      (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte0_HSH                      (0x470043B8)

  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte1_OFF                      ( 8)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte1_WID                      ( 7)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MSK                      (0x00007F00)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MIN                      (0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MAX                      (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte1_DEF                      (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte1_HSH                      (0x470843B8)

  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte2_OFF                      (16)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte2_WID                      ( 7)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MSK                      (0x007F0000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MIN                      (0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MAX                      (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte2_DEF                      (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte2_HSH                      (0x471043B8)

  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte3_OFF                      (24)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte3_WID                      ( 7)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MSK                      (0x7F000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MIN                      (0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MAX                      (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte3_DEF                      (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte3_HSH                      (0x471843B8)

  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte4_OFF                      (32)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte4_WID                      ( 7)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MSK                      (0x0000007F00000000ULL)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MIN                      (0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MAX                      (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte4_DEF                      (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte4_HSH                      (0x472043B8)

  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte5_OFF                      (40)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte5_WID                      ( 7)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MSK                      (0x00007F0000000000ULL)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MIN                      (0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MAX                      (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte5_DEF                      (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte5_HSH                      (0x472843B8)

  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte6_OFF                      (48)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte6_WID                      ( 7)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MSK                      (0x007F000000000000ULL)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MIN                      (0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MAX                      (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte6_DEF                      (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte6_HSH                      (0x473043B8)

  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte7_OFF                      (56)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte7_WID                      ( 7)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MSK                      (0x7F00000000000000ULL)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MIN                      (0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MAX                      (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte7_DEF                      (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte7_HSH                      (0x473843B8)

#define CH0_CR_DDR4_MR6_VREF_VALUES_1_REG                              (0x000043C0)

  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte0_OFF                      ( 0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte0_WID                      ( 7)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MSK                      (0x0000007F)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MIN                      (0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MAX                      (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte0_DEF                      (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte0_HSH                      (0x470043C0)

  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte1_OFF                      ( 8)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte1_WID                      ( 7)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MSK                      (0x00007F00)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MIN                      (0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MAX                      (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte1_DEF                      (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte1_HSH                      (0x470843C0)

  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte2_OFF                      (16)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte2_WID                      ( 7)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MSK                      (0x007F0000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MIN                      (0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MAX                      (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte2_DEF                      (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte2_HSH                      (0x471043C0)

  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte3_OFF                      (24)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte3_WID                      ( 7)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MSK                      (0x7F000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MIN                      (0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MAX                      (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte3_DEF                      (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte3_HSH                      (0x471843C0)

  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte4_OFF                      (32)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte4_WID                      ( 7)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MSK                      (0x0000007F00000000ULL)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MIN                      (0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MAX                      (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte4_DEF                      (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte4_HSH                      (0x472043C0)

  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte5_OFF                      (40)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte5_WID                      ( 7)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MSK                      (0x00007F0000000000ULL)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MIN                      (0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MAX                      (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte5_DEF                      (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte5_HSH                      (0x472843C0)

  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte6_OFF                      (48)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte6_WID                      ( 7)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MSK                      (0x007F000000000000ULL)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MIN                      (0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MAX                      (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte6_DEF                      (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte6_HSH                      (0x473043C0)

  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte7_OFF                      (56)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte7_WID                      ( 7)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MSK                      (0x7F00000000000000ULL)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MIN                      (0)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MAX                      (127) // 0x0000007F
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte7_DEF                      (0x00000000)
  #define CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte7_HSH                      (0x473843C0)

#define CH0_CR_LPDDR_MR_CONTENT_REG                                    (0x000043C8)

  #define CH0_CR_LPDDR_MR_CONTENT_MR1_OFF                              ( 0)
  #define CH0_CR_LPDDR_MR_CONTENT_MR1_WID                              ( 8)
  #define CH0_CR_LPDDR_MR_CONTENT_MR1_MSK                              (0x000000FF)
  #define CH0_CR_LPDDR_MR_CONTENT_MR1_MIN                              (0)
  #define CH0_CR_LPDDR_MR_CONTENT_MR1_MAX                              (255) // 0x000000FF
  #define CH0_CR_LPDDR_MR_CONTENT_MR1_DEF                              (0x00000000)
  #define CH0_CR_LPDDR_MR_CONTENT_MR1_HSH                              (0x480043C8)

  #define CH0_CR_LPDDR_MR_CONTENT_MR2_OFF                              ( 8)
  #define CH0_CR_LPDDR_MR_CONTENT_MR2_WID                              ( 8)
  #define CH0_CR_LPDDR_MR_CONTENT_MR2_MSK                              (0x0000FF00)
  #define CH0_CR_LPDDR_MR_CONTENT_MR2_MIN                              (0)
  #define CH0_CR_LPDDR_MR_CONTENT_MR2_MAX                              (255) // 0x000000FF
  #define CH0_CR_LPDDR_MR_CONTENT_MR2_DEF                              (0x00000000)
  #define CH0_CR_LPDDR_MR_CONTENT_MR2_HSH                              (0x480843C8)

  #define CH0_CR_LPDDR_MR_CONTENT_MR3_OFF                              (16)
  #define CH0_CR_LPDDR_MR_CONTENT_MR3_WID                              ( 8)
  #define CH0_CR_LPDDR_MR_CONTENT_MR3_MSK                              (0x00FF0000)
  #define CH0_CR_LPDDR_MR_CONTENT_MR3_MIN                              (0)
  #define CH0_CR_LPDDR_MR_CONTENT_MR3_MAX                              (255) // 0x000000FF
  #define CH0_CR_LPDDR_MR_CONTENT_MR3_DEF                              (0x00000000)
  #define CH0_CR_LPDDR_MR_CONTENT_MR3_HSH                              (0x481043C8)

  #define CH0_CR_LPDDR_MR_CONTENT_MR11_OFF                             (24)
  #define CH0_CR_LPDDR_MR_CONTENT_MR11_WID                             ( 8)
  #define CH0_CR_LPDDR_MR_CONTENT_MR11_MSK                             (0xFF000000)
  #define CH0_CR_LPDDR_MR_CONTENT_MR11_MIN                             (0)
  #define CH0_CR_LPDDR_MR_CONTENT_MR11_MAX                             (255) // 0x000000FF
  #define CH0_CR_LPDDR_MR_CONTENT_MR11_DEF                             (0x00000000)
  #define CH0_CR_LPDDR_MR_CONTENT_MR11_HSH                             (0x481843C8)

  #define CH0_CR_LPDDR_MR_CONTENT_MR12_OFF                             (32)
  #define CH0_CR_LPDDR_MR_CONTENT_MR12_WID                             ( 8)
  #define CH0_CR_LPDDR_MR_CONTENT_MR12_MSK                             (0x000000FF00000000ULL)
  #define CH0_CR_LPDDR_MR_CONTENT_MR12_MIN                             (0)
  #define CH0_CR_LPDDR_MR_CONTENT_MR12_MAX                             (255) // 0x000000FF
  #define CH0_CR_LPDDR_MR_CONTENT_MR12_DEF                             (0x00000000)
  #define CH0_CR_LPDDR_MR_CONTENT_MR12_HSH                             (0x482043C8)

  #define CH0_CR_LPDDR_MR_CONTENT_MR13_OFF                             (40)
  #define CH0_CR_LPDDR_MR_CONTENT_MR13_WID                             ( 8)
  #define CH0_CR_LPDDR_MR_CONTENT_MR13_MSK                             (0x0000FF0000000000ULL)
  #define CH0_CR_LPDDR_MR_CONTENT_MR13_MIN                             (0)
  #define CH0_CR_LPDDR_MR_CONTENT_MR13_MAX                             (255) // 0x000000FF
  #define CH0_CR_LPDDR_MR_CONTENT_MR13_DEF                             (0x00000000)
  #define CH0_CR_LPDDR_MR_CONTENT_MR13_HSH                             (0x482843C8)

  #define CH0_CR_LPDDR_MR_CONTENT_MR22_OFF                             (48)
  #define CH0_CR_LPDDR_MR_CONTENT_MR22_WID                             ( 8)
  #define CH0_CR_LPDDR_MR_CONTENT_MR22_MSK                             (0x00FF000000000000ULL)
  #define CH0_CR_LPDDR_MR_CONTENT_MR22_MIN                             (0)
  #define CH0_CR_LPDDR_MR_CONTENT_MR22_MAX                             (255) // 0x000000FF
  #define CH0_CR_LPDDR_MR_CONTENT_MR22_DEF                             (0x00000000)
  #define CH0_CR_LPDDR_MR_CONTENT_MR22_HSH                             (0x483043C8)

  #define CH0_CR_LPDDR_MR_CONTENT_MR23_OFF                             (56)
  #define CH0_CR_LPDDR_MR_CONTENT_MR23_WID                             ( 8)
  #define CH0_CR_LPDDR_MR_CONTENT_MR23_MSK                             (0xFF00000000000000ULL)
  #define CH0_CR_LPDDR_MR_CONTENT_MR23_MIN                             (0)
  #define CH0_CR_LPDDR_MR_CONTENT_MR23_MAX                             (255) // 0x000000FF
  #define CH0_CR_LPDDR_MR_CONTENT_MR23_DEF                             (0x0000003F)
  #define CH0_CR_LPDDR_MR_CONTENT_MR23_HSH                             (0x483843C8)

#define CH0_CR_MRS_FSM_CONTROL_REG                                     (0x000043D0)

  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_OFF                   ( 0)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_WID                   ( 8)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MSK                   (0x000000FF)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MIN                   (0)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MAX                   (255) // 0x000000FF
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_DEF                   (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_HSH                   (0x480043D0)

  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_OFF  ( 8)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_WID  ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_MSK  (0x00000100)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_MIN  (0)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_MAX  (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_DEF  (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_HSH  (0x410843D0)

  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_OFF       ( 9)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_WID       ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MSK       (0x00000200)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MIN       (0)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MAX       (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_DEF       (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_HSH       (0x410943D0)

  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_OFF       (10)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_WID       ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MSK       (0x00000400)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MIN       (0)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MAX       (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_DEF       (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_HSH       (0x410A43D0)

  #define CH0_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_OFF             (11)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_WID             ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_MSK             (0x00000800)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_MIN             (0)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_MAX             (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_DEF             (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_HSH             (0x410B43D0)

  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_OFF              (12)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_WID              ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_MSK              (0x00001000)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_MIN              (0)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_MAX              (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_DEF              (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_HSH              (0x410C43D0)

  #define CH0_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_OFF                  (13)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_WID                  ( 9)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_MSK                  (0x003FE000)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_MIN                  (0)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_MAX                  (511) // 0x000001FF
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_DEF                  (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_HSH                  (0x490D43D0)

  #define CH0_CR_MRS_FSM_CONTROL_do_ZQCL_OFF                           (22)
  #define CH0_CR_MRS_FSM_CONTROL_do_ZQCL_WID                           ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_do_ZQCL_MSK                           (0x00400000)
  #define CH0_CR_MRS_FSM_CONTROL_do_ZQCL_MIN                           (0)
  #define CH0_CR_MRS_FSM_CONTROL_do_ZQCL_MAX                           (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_do_ZQCL_DEF                           (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_do_ZQCL_HSH                           (0x411643D0)

  #define CH0_CR_MRS_FSM_CONTROL_zero_rank1_MR11_OFF                   (23)
  #define CH0_CR_MRS_FSM_CONTROL_zero_rank1_MR11_WID                   ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MSK                   (0x00800000)
  #define CH0_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MIN                   (0)
  #define CH0_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MAX                   (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_zero_rank1_MR11_DEF                   (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_zero_rank1_MR11_HSH                   (0x411743D0)

  #define CH0_CR_MRS_FSM_CONTROL_reset_flow_OFF                        (24)
  #define CH0_CR_MRS_FSM_CONTROL_reset_flow_WID                        ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_reset_flow_MSK                        (0x01000000)
  #define CH0_CR_MRS_FSM_CONTROL_reset_flow_MIN                        (0)
  #define CH0_CR_MRS_FSM_CONTROL_reset_flow_MAX                        (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_reset_flow_DEF                        (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_reset_flow_HSH                        (0x411843D0)

  #define CH0_CR_MRS_FSM_CONTROL_vref_time_per_byte_OFF                (25)
  #define CH0_CR_MRS_FSM_CONTROL_vref_time_per_byte_WID                ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_vref_time_per_byte_MSK                (0x02000000)
  #define CH0_CR_MRS_FSM_CONTROL_vref_time_per_byte_MIN                (0)
  #define CH0_CR_MRS_FSM_CONTROL_vref_time_per_byte_MAX                (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_vref_time_per_byte_DEF                (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_vref_time_per_byte_HSH                (0x411943D0)

  #define CH0_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_OFF                   (26)
  #define CH0_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_WID                   ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_MSK                   (0x04000000)
  #define CH0_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_MIN                   (0)
  #define CH0_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_MAX                   (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_DEF                   (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_HSH                   (0x411A43D0)

  #define CH0_CR_MRS_FSM_CONTROL_add_initial_vref_OFF                  (27)
  #define CH0_CR_MRS_FSM_CONTROL_add_initial_vref_WID                  ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_add_initial_vref_MSK                  (0x08000000)
  #define CH0_CR_MRS_FSM_CONTROL_add_initial_vref_MIN                  (0)
  #define CH0_CR_MRS_FSM_CONTROL_add_initial_vref_MAX                  (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_add_initial_vref_DEF                  (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_add_initial_vref_HSH                  (0x411B43D0)

  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_OFF                 (28)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_WID                 ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_MSK                 (0x10000000)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_MIN                 (0)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_MAX                 (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_DEF                 (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_HSH                 (0x411C43D0)

  #define CH0_CR_MRS_FSM_CONTROL_do_dq_osc_start_OFF                   (29)
  #define CH0_CR_MRS_FSM_CONTROL_do_dq_osc_start_WID                   ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_do_dq_osc_start_MSK                   (0x20000000)
  #define CH0_CR_MRS_FSM_CONTROL_do_dq_osc_start_MIN                   (0)
  #define CH0_CR_MRS_FSM_CONTROL_do_dq_osc_start_MAX                   (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_do_dq_osc_start_DEF                   (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_do_dq_osc_start_HSH                   (0x411D43D0)

  #define CH0_CR_MRS_FSM_CONTROL_tVREFDQ_OFF                           (32)
  #define CH0_CR_MRS_FSM_CONTROL_tVREFDQ_WID                           (10)
  #define CH0_CR_MRS_FSM_CONTROL_tVREFDQ_MSK                           (0x000003FF00000000ULL)
  #define CH0_CR_MRS_FSM_CONTROL_tVREFDQ_MIN                           (0)
  #define CH0_CR_MRS_FSM_CONTROL_tVREFDQ_MAX                           (1023) // 0x000003FF
  #define CH0_CR_MRS_FSM_CONTROL_tVREFDQ_DEF                           (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_tVREFDQ_HSH                           (0x4A2043D0)

  #define CH0_CR_MRS_FSM_CONTROL_cbit_count_each_rank_OFF              (42)
  #define CH0_CR_MRS_FSM_CONTROL_cbit_count_each_rank_WID              ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_cbit_count_each_rank_MSK              (0x0000040000000000ULL)
  #define CH0_CR_MRS_FSM_CONTROL_cbit_count_each_rank_MIN              (0)
  #define CH0_CR_MRS_FSM_CONTROL_cbit_count_each_rank_MAX              (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_cbit_count_each_rank_DEF              (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_cbit_count_each_rank_HSH              (0x412A43D0)

  #define CH0_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_OFF                    (43)
  #define CH0_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_WID                    ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_MSK                    (0x0000080000000000ULL)
  #define CH0_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_MIN                    (0)
  #define CH0_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_MAX                    (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_DEF                    (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_HSH                    (0x412B43D0)

  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_OFF       (44)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_WID       ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_MSK       (0x0000100000000000ULL)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_MIN       (0)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_MAX       (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_DEF       (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_HSH       (0x412C43D0)

  #define CH0_CR_MRS_FSM_CONTROL_TwoDPC_support_OFF                    (45)
  #define CH0_CR_MRS_FSM_CONTROL_TwoDPC_support_WID                    ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_TwoDPC_support_MSK                    (0x0000200000000000ULL)
  #define CH0_CR_MRS_FSM_CONTROL_TwoDPC_support_MIN                    (0)
  #define CH0_CR_MRS_FSM_CONTROL_TwoDPC_support_MAX                    (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_TwoDPC_support_DEF                    (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_TwoDPC_support_HSH                    (0x412D43D0)

  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_OFF (46)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_WID ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_MSK (0x0000400000000000ULL)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_MIN (0)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_MAX (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_DEF (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_HSH (0x412E43D0)

  #define CH0_CR_MRS_FSM_CONTROL_Fast_PDA_OFF                          (47)
  #define CH0_CR_MRS_FSM_CONTROL_Fast_PDA_WID                          ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_Fast_PDA_MSK                          (0x0000800000000000ULL)
  #define CH0_CR_MRS_FSM_CONTROL_Fast_PDA_MIN                          (0)
  #define CH0_CR_MRS_FSM_CONTROL_Fast_PDA_MAX                          (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_Fast_PDA_DEF                          (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_Fast_PDA_HSH                          (0x412F43D0)

  #define CH0_CR_MRS_FSM_CONTROL_always_count_tFC_OFF                  (48)
  #define CH0_CR_MRS_FSM_CONTROL_always_count_tFC_WID                  ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_always_count_tFC_MSK                  (0x0001000000000000ULL)
  #define CH0_CR_MRS_FSM_CONTROL_always_count_tFC_MIN                  (0)
  #define CH0_CR_MRS_FSM_CONTROL_always_count_tFC_MAX                  (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_always_count_tFC_DEF                  (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_always_count_tFC_HSH                  (0x413043D0)

  #define CH0_CR_MRS_FSM_CONTROL_PDA_wr_delay_OFF                      (49)
  #define CH0_CR_MRS_FSM_CONTROL_PDA_wr_delay_WID                      ( 6)
  #define CH0_CR_MRS_FSM_CONTROL_PDA_wr_delay_MSK                      (0x007E000000000000ULL)
  #define CH0_CR_MRS_FSM_CONTROL_PDA_wr_delay_MIN                      (0)
  #define CH0_CR_MRS_FSM_CONTROL_PDA_wr_delay_MAX                      (63) // 0x0000003F
  #define CH0_CR_MRS_FSM_CONTROL_PDA_wr_delay_DEF                      (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_PDA_wr_delay_HSH                      (0x463143D0)

  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_OFF              (55)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_WID              ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_MSK              (0x0080000000000000ULL)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_MIN              (0)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_MAX              (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_DEF              (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_HSH              (0x413743D0)

  #define CH0_CR_MRS_FSM_CONTROL_Clear_VRCG_OFF                        (56)
  #define CH0_CR_MRS_FSM_CONTROL_Clear_VRCG_WID                        ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_Clear_VRCG_MSK                        (0x0100000000000000ULL)
  #define CH0_CR_MRS_FSM_CONTROL_Clear_VRCG_MIN                        (0)
  #define CH0_CR_MRS_FSM_CONTROL_Clear_VRCG_MAX                        (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_Clear_VRCG_DEF                        (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_Clear_VRCG_HSH                        (0x413843D0)

  #define CH0_CR_MRS_FSM_CONTROL_GV_auto_enable_OFF                    (57)
  #define CH0_CR_MRS_FSM_CONTROL_GV_auto_enable_WID                    ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_GV_auto_enable_MSK                    (0x0200000000000000ULL)
  #define CH0_CR_MRS_FSM_CONTROL_GV_auto_enable_MIN                    (0)
  #define CH0_CR_MRS_FSM_CONTROL_GV_auto_enable_MAX                    (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_GV_auto_enable_DEF                    (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_GV_auto_enable_HSH                    (0x413943D0)

  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_OFF           (58)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_WID           ( 1)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_MSK           (0x0400000000000000ULL)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_MIN           (0)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_MAX           (1) // 0x00000001
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_DEF           (0x00000000)
  #define CH0_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_HSH           (0x413A43D0)

#define CH0_CR_MRS_FSM_RUN_REG                                         (0x000043D8)

  #define CH0_CR_MRS_FSM_RUN_Run_OFF                                   ( 0)
  #define CH0_CR_MRS_FSM_RUN_Run_WID                                   ( 1)
  #define CH0_CR_MRS_FSM_RUN_Run_MSK                                   (0x00000001)
  #define CH0_CR_MRS_FSM_RUN_Run_MIN                                   (0)
  #define CH0_CR_MRS_FSM_RUN_Run_MAX                                   (1) // 0x00000001
  #define CH0_CR_MRS_FSM_RUN_Run_DEF                                   (0x00000000)
  #define CH0_CR_MRS_FSM_RUN_Run_HSH                                   (0x010043D8)

#define CH0_CR_DDR4_MR1_ODIC_VALUES_REG                                (0x000043DC)

  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_OFF                  ( 0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_WID                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MSK                  (0x00000003)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MIN                  (0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_DEF                  (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_HSH                  (0x020043DC)

  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_OFF                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_WID                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MSK                  (0x0000000C)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MIN                  (0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_DEF                  (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_HSH                  (0x020243DC)

  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_OFF                  ( 4)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_WID                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MSK                  (0x00000030)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MIN                  (0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_DEF                  (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_HSH                  (0x020443DC)

  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_OFF                  ( 6)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_WID                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MSK                  (0x000000C0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MIN                  (0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_DEF                  (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_HSH                  (0x020643DC)

  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_OFF                  ( 8)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_WID                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MSK                  (0x00000300)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MIN                  (0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_DEF                  (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_HSH                  (0x020843DC)

  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_OFF                  (10)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_WID                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MSK                  (0x00000C00)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MIN                  (0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_DEF                  (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_HSH                  (0x020A43DC)

  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_OFF                  (12)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_WID                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MSK                  (0x00003000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MIN                  (0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_DEF                  (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_HSH                  (0x020C43DC)

  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_OFF                  (14)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_WID                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MSK                  (0x0000C000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MIN                  (0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_DEF                  (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_HSH                  (0x020E43DC)

  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_OFF                  (16)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_WID                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MSK                  (0x00030000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MIN                  (0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_DEF                  (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_HSH                  (0x021043DC)

  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_OFF                  (18)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_WID                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MSK                  (0x000C0000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MIN                  (0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_DEF                  (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_HSH                  (0x021243DC)

  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_OFF                  (20)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_WID                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MSK                  (0x00300000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MIN                  (0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_DEF                  (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_HSH                  (0x021443DC)

  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_OFF                  (22)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_WID                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MSK                  (0x00C00000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MIN                  (0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_DEF                  (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_HSH                  (0x021643DC)

  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_OFF                  (24)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_WID                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MSK                  (0x03000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MIN                  (0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_DEF                  (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_HSH                  (0x021843DC)

  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_OFF                  (26)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_WID                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MSK                  (0x0C000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MIN                  (0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_DEF                  (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_HSH                  (0x021A43DC)

  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_OFF                  (28)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_WID                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MSK                  (0x30000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MIN                  (0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_DEF                  (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_HSH                  (0x021C43DC)

  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_OFF                  (30)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_WID                  ( 2)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MSK                  (0xC0000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MIN                  (0)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MAX                  (3) // 0x00000003
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_DEF                  (0x00000000)
  #define CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_HSH                  (0x021E43DC)

#define CH0_CR_PL_AGENT_CFG_DTF_REG                                    (0x000043E0)

  #define CH0_CR_PL_AGENT_CFG_DTF_data_trace_mode_OFF                  ( 0)
  #define CH0_CR_PL_AGENT_CFG_DTF_data_trace_mode_WID                  ( 2)
  #define CH0_CR_PL_AGENT_CFG_DTF_data_trace_mode_MSK                  (0x00000003)
  #define CH0_CR_PL_AGENT_CFG_DTF_data_trace_mode_MIN                  (0)
  #define CH0_CR_PL_AGENT_CFG_DTF_data_trace_mode_MAX                  (3) // 0x00000003
  #define CH0_CR_PL_AGENT_CFG_DTF_data_trace_mode_DEF                  (0x00000000)
  #define CH0_CR_PL_AGENT_CFG_DTF_data_trace_mode_HSH                  (0x020043E0)

  #define CH0_CR_PL_AGENT_CFG_DTF_UI_to_trace_OFF                      ( 2)
  #define CH0_CR_PL_AGENT_CFG_DTF_UI_to_trace_WID                      ( 3)
  #define CH0_CR_PL_AGENT_CFG_DTF_UI_to_trace_MSK                      (0x0000001C)
  #define CH0_CR_PL_AGENT_CFG_DTF_UI_to_trace_MIN                      (0)
  #define CH0_CR_PL_AGENT_CFG_DTF_UI_to_trace_MAX                      (7) // 0x00000007
  #define CH0_CR_PL_AGENT_CFG_DTF_UI_to_trace_DEF                      (0x00000000)
  #define CH0_CR_PL_AGENT_CFG_DTF_UI_to_trace_HSH                      (0x030243E0)

  #define CH0_CR_PL_AGENT_CFG_DTF_byte_to_trace_OFF                    ( 5)
  #define CH0_CR_PL_AGENT_CFG_DTF_byte_to_trace_WID                    ( 3)
  #define CH0_CR_PL_AGENT_CFG_DTF_byte_to_trace_MSK                    (0x000000E0)
  #define CH0_CR_PL_AGENT_CFG_DTF_byte_to_trace_MIN                    (0)
  #define CH0_CR_PL_AGENT_CFG_DTF_byte_to_trace_MAX                    (7) // 0x00000007
  #define CH0_CR_PL_AGENT_CFG_DTF_byte_to_trace_DEF                    (0x00000000)
  #define CH0_CR_PL_AGENT_CFG_DTF_byte_to_trace_HSH                    (0x030543E0)

  #define CH0_CR_PL_AGENT_CFG_DTF_ECC_EN_OFF                           ( 8)
  #define CH0_CR_PL_AGENT_CFG_DTF_ECC_EN_WID                           ( 1)
  #define CH0_CR_PL_AGENT_CFG_DTF_ECC_EN_MSK                           (0x00000100)
  #define CH0_CR_PL_AGENT_CFG_DTF_ECC_EN_MIN                           (0)
  #define CH0_CR_PL_AGENT_CFG_DTF_ECC_EN_MAX                           (1) // 0x00000001
  #define CH0_CR_PL_AGENT_CFG_DTF_ECC_EN_DEF                           (0x00000000)
  #define CH0_CR_PL_AGENT_CFG_DTF_ECC_EN_HSH                           (0x010843E0)

  #define CH0_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_OFF                 ( 9)
  #define CH0_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_WID                 ( 3)
  #define CH0_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_MSK                 (0x00000E00)
  #define CH0_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_MIN                 (0)
  #define CH0_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_MAX                 (7) // 0x00000007
  #define CH0_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_DEF                 (0x00000000)
  #define CH0_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_HSH                 (0x030943E0)

  #define CH0_CR_PL_AGENT_CFG_DTF_trace_read_data_OFF                  (12)
  #define CH0_CR_PL_AGENT_CFG_DTF_trace_read_data_WID                  ( 1)
  #define CH0_CR_PL_AGENT_CFG_DTF_trace_read_data_MSK                  (0x00001000)
  #define CH0_CR_PL_AGENT_CFG_DTF_trace_read_data_MIN                  (0)
  #define CH0_CR_PL_AGENT_CFG_DTF_trace_read_data_MAX                  (1) // 0x00000001
  #define CH0_CR_PL_AGENT_CFG_DTF_trace_read_data_DEF                  (0x00000000)
  #define CH0_CR_PL_AGENT_CFG_DTF_trace_read_data_HSH                  (0x010C43E0)

  #define CH0_CR_PL_AGENT_CFG_DTF_trace_write_data_OFF                 (13)
  #define CH0_CR_PL_AGENT_CFG_DTF_trace_write_data_WID                 ( 1)
  #define CH0_CR_PL_AGENT_CFG_DTF_trace_write_data_MSK                 (0x00002000)
  #define CH0_CR_PL_AGENT_CFG_DTF_trace_write_data_MIN                 (0)
  #define CH0_CR_PL_AGENT_CFG_DTF_trace_write_data_MAX                 (1) // 0x00000001
  #define CH0_CR_PL_AGENT_CFG_DTF_trace_write_data_DEF                 (0x00000001)
  #define CH0_CR_PL_AGENT_CFG_DTF_trace_write_data_HSH                 (0x010D43E0)

  #define CH0_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_OFF                   (14)
  #define CH0_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_WID                   ( 1)
  #define CH0_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_MSK                   (0x00004000)
  #define CH0_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_MIN                   (0)
  #define CH0_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_MAX                   (1) // 0x00000001
  #define CH0_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_DEF                   (0x00000000)
  #define CH0_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_HSH                   (0x010E43E0)

  #define CH0_CR_PL_AGENT_CFG_DTF_SCHTrace_OFF                         (15)
  #define CH0_CR_PL_AGENT_CFG_DTF_SCHTrace_WID                         ( 1)
  #define CH0_CR_PL_AGENT_CFG_DTF_SCHTrace_MSK                         (0x00008000)
  #define CH0_CR_PL_AGENT_CFG_DTF_SCHTrace_MIN                         (0)
  #define CH0_CR_PL_AGENT_CFG_DTF_SCHTrace_MAX                         (1) // 0x00000001
  #define CH0_CR_PL_AGENT_CFG_DTF_SCHTrace_DEF                         (0x00000000)
  #define CH0_CR_PL_AGENT_CFG_DTF_SCHTrace_HSH                         (0x010F43E0)

  #define CH0_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_OFF           (16)
  #define CH0_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_WID           ( 1)
  #define CH0_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_MSK           (0x00010000)
  #define CH0_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_MIN           (0)
  #define CH0_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_MAX           (1) // 0x00000001
  #define CH0_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_DEF           (0x00000000)
  #define CH0_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_HSH           (0x011043E0)

#define CH0_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_REG                       (0x000043E4)

  #define CH0_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_OFF       ( 0)
  #define CH0_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_WID       ( 8)
  #define CH0_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MSK       (0x000000FF)
  #define CH0_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MIN       (0)
  #define CH0_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MAX       (255) // 0x000000FF
  #define CH0_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_DEF       (0x0000000F)
  #define CH0_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_HSH       (0x080043E4)

  #define CH0_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_OFF    ( 8)
  #define CH0_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_WID    ( 1)
  #define CH0_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MSK    (0x00000100)
  #define CH0_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MIN    (0)
  #define CH0_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MAX    (1) // 0x00000001
  #define CH0_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_DEF    (0x00000000)
  #define CH0_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_HSH    (0x010843E4)

#define CH0_CR_DDR4_ECC_DEVICE_VALUES_REG                              (0x000043E8)

  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_OFF                 ( 0)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_WID                 ( 2)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_MSK                 (0x00000003)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_MIN                 (0)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_MAX                 (3) // 0x00000003
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_DEF                 (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_HSH                 (0x420043E8)

  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_OFF                 ( 2)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_WID                 ( 2)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_MSK                 (0x0000000C)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_MIN                 (0)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_MAX                 (3) // 0x00000003
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_DEF                 (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_HSH                 (0x420243E8)

  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_OFF               ( 4)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_WID               ( 3)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_MSK               (0x00000070)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_MIN               (0)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_DEF               (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_HSH               (0x430443E8)

  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_OFF               ( 7)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_WID               ( 3)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_MSK               (0x00000380)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_MIN               (0)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_MAX               (7) // 0x00000007
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_DEF               (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_HSH               (0x430743E8)

  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_OFF                 (10)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_WID                 ( 7)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_MSK                 (0x0001FC00)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_MIN                 (0)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_MAX                 (127) // 0x0000007F
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_DEF                 (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_HSH                 (0x470A43E8)

  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_OFF                 (17)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_WID                 ( 7)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_MSK                 (0x00FE0000)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_MIN                 (0)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_MAX                 (127) // 0x0000007F
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_DEF                 (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_HSH                 (0x471143E8)

  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_OFF              (24)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_WID              ( 3)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_MSK              (0x07000000)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_MIN              (0)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_DEF              (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_HSH              (0x431843E8)

  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_OFF              (27)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_WID              ( 3)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_MSK              (0x38000000)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_MIN              (0)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_MAX              (7) // 0x00000007
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_DEF              (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_HSH              (0x431B43E8)

  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_OFF             (30)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_WID             ( 3)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_MSK             (0x00000001C0000000ULL)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_MIN             (0)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_MAX             (7) // 0x00000007
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_DEF             (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_HSH             (0x431E43E8)

  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_OFF             (33)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_WID             ( 3)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_MSK             (0x0000000E00000000ULL)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_MIN             (0)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_MAX             (7) // 0x00000007
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_DEF             (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_HSH             (0x432143E8)

#define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_REG                        (0x000043F0)

  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_OFF           ( 0)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_WID           ( 2)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_MSK           (0x00000003)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_MIN           (0)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_MAX           (3) // 0x00000003
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_DEF           (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_HSH           (0x420043F0)

  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_OFF           ( 2)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_WID           ( 2)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_MSK           (0x0000000C)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_MIN           (0)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_MAX           (3) // 0x00000003
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_DEF           (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_HSH           (0x420243F0)

  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_OFF         ( 4)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_WID         ( 3)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_MSK         (0x00000070)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_MIN         (0)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_DEF         (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_HSH         (0x430443F0)

  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_OFF         ( 7)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_WID         ( 3)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_MSK         (0x00000380)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_MIN         (0)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_MAX         (7) // 0x00000007
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_DEF         (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_HSH         (0x430743F0)

  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_OFF           (10)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_WID           ( 7)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_MSK           (0x0001FC00)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_MIN           (0)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_MAX           (127) // 0x0000007F
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_DEF           (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_HSH           (0x470A43F0)

  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_OFF           (17)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_WID           ( 7)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_MSK           (0x00FE0000)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_MIN           (0)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_MAX           (127) // 0x0000007F
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_DEF           (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_HSH           (0x471143F0)

  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_OFF        (24)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_WID        ( 3)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_MSK        (0x07000000)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_MIN        (0)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_DEF        (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_HSH        (0x431843F0)

  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_OFF        (27)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_WID        ( 3)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_MSK        (0x38000000)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_MIN        (0)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_MAX        (7) // 0x00000007
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_DEF        (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_HSH        (0x431B43F0)

  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_OFF       (30)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_WID       ( 3)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_MSK       (0x00000001C0000000ULL)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_MIN       (0)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_MAX       (7) // 0x00000007
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_DEF       (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_HSH       (0x431E43F0)

  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_OFF       (33)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_WID       ( 3)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_MSK       (0x0000000E00000000ULL)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_MIN       (0)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_MAX       (7) // 0x00000007
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_DEF       (0x00000000)
  #define CH0_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_HSH       (0x432143F0)

#define CH0_CR_MCMNTS_SPARE_REG                                        (0x000043FC)

  #define CH0_CR_MCMNTS_SPARE_Spare_RW_OFF                             ( 0)
  #define CH0_CR_MCMNTS_SPARE_Spare_RW_WID                             ( 8)
  #define CH0_CR_MCMNTS_SPARE_Spare_RW_MSK                             (0x000000FF)
  #define CH0_CR_MCMNTS_SPARE_Spare_RW_MIN                             (0)
  #define CH0_CR_MCMNTS_SPARE_Spare_RW_MAX                             (255) // 0x000000FF
  #define CH0_CR_MCMNTS_SPARE_Spare_RW_DEF                             (0x00000000)
  #define CH0_CR_MCMNTS_SPARE_Spare_RW_HSH                             (0x080043FC)

  #define CH0_CR_MCMNTS_SPARE_ForceX2Ref_OFF                           ( 8)
  #define CH0_CR_MCMNTS_SPARE_ForceX2Ref_WID                           ( 1)
  #define CH0_CR_MCMNTS_SPARE_ForceX2Ref_MSK                           (0x00000100)
  #define CH0_CR_MCMNTS_SPARE_ForceX2Ref_MIN                           (0)
  #define CH0_CR_MCMNTS_SPARE_ForceX2Ref_MAX                           (1) // 0x00000001
  #define CH0_CR_MCMNTS_SPARE_ForceX2Ref_DEF                           (0x00000000)
  #define CH0_CR_MCMNTS_SPARE_ForceX2Ref_HSH                           (0x010843FC)

  #define CH0_CR_MCMNTS_SPARE_ForceX4Ref_OFF                           ( 9)
  #define CH0_CR_MCMNTS_SPARE_ForceX4Ref_WID                           ( 1)
  #define CH0_CR_MCMNTS_SPARE_ForceX4Ref_MSK                           (0x00000200)
  #define CH0_CR_MCMNTS_SPARE_ForceX4Ref_MIN                           (0)
  #define CH0_CR_MCMNTS_SPARE_ForceX4Ref_MAX                           (1) // 0x00000001
  #define CH0_CR_MCMNTS_SPARE_ForceX4Ref_DEF                           (0x00000000)
  #define CH0_CR_MCMNTS_SPARE_ForceX4Ref_HSH                           (0x010943FC)

  #define CH0_CR_MCMNTS_SPARE_DisLowRefRate_OFF                        (10)
  #define CH0_CR_MCMNTS_SPARE_DisLowRefRate_WID                        ( 1)
  #define CH0_CR_MCMNTS_SPARE_DisLowRefRate_MSK                        (0x00000400)
  #define CH0_CR_MCMNTS_SPARE_DisLowRefRate_MIN                        (0)
  #define CH0_CR_MCMNTS_SPARE_DisLowRefRate_MAX                        (1) // 0x00000001
  #define CH0_CR_MCMNTS_SPARE_DisLowRefRate_DEF                        (0x00000000)
  #define CH0_CR_MCMNTS_SPARE_DisLowRefRate_HSH                        (0x010A43FC)

  #define CH0_CR_MCMNTS_SPARE_disRegardZQonSRtime_OFF                  (11)
  #define CH0_CR_MCMNTS_SPARE_disRegardZQonSRtime_WID                  ( 1)
  #define CH0_CR_MCMNTS_SPARE_disRegardZQonSRtime_MSK                  (0x00000800)
  #define CH0_CR_MCMNTS_SPARE_disRegardZQonSRtime_MIN                  (0)
  #define CH0_CR_MCMNTS_SPARE_disRegardZQonSRtime_MAX                  (1) // 0x00000001
  #define CH0_CR_MCMNTS_SPARE_disRegardZQonSRtime_DEF                  (0x00000000)
  #define CH0_CR_MCMNTS_SPARE_disRegardZQonSRtime_HSH                  (0x010B43FC)

  #define CH0_CR_MCMNTS_SPARE_Decoder_EBH_OFF                          (12)
  #define CH0_CR_MCMNTS_SPARE_Decoder_EBH_WID                          ( 2)
  #define CH0_CR_MCMNTS_SPARE_Decoder_EBH_MSK                          (0x00003000)
  #define CH0_CR_MCMNTS_SPARE_Decoder_EBH_MIN                          (0)
  #define CH0_CR_MCMNTS_SPARE_Decoder_EBH_MAX                          (3) // 0x00000003
  #define CH0_CR_MCMNTS_SPARE_Decoder_EBH_DEF                          (0x00000000)
  #define CH0_CR_MCMNTS_SPARE_Decoder_EBH_HSH                          (0x020C43FC)

  #define CH0_CR_MCMNTS_SPARE_DisSREXcnt_OFF                           (15)
  #define CH0_CR_MCMNTS_SPARE_DisSREXcnt_WID                           ( 1)
  #define CH0_CR_MCMNTS_SPARE_DisSREXcnt_MSK                           (0x00008000)
  #define CH0_CR_MCMNTS_SPARE_DisSREXcnt_MIN                           (0)
  #define CH0_CR_MCMNTS_SPARE_DisSREXcnt_MAX                           (1) // 0x00000001
  #define CH0_CR_MCMNTS_SPARE_DisSREXcnt_DEF                           (0x00000000)
  #define CH0_CR_MCMNTS_SPARE_DisSREXcnt_HSH                           (0x010F43FC)

  #define CH0_CR_MCMNTS_SPARE_Spare_RW_V_OFF                           (16)
  #define CH0_CR_MCMNTS_SPARE_Spare_RW_V_WID                           (16)
  #define CH0_CR_MCMNTS_SPARE_Spare_RW_V_MSK                           (0xFFFF0000)
  #define CH0_CR_MCMNTS_SPARE_Spare_RW_V_MIN                           (0)
  #define CH0_CR_MCMNTS_SPARE_Spare_RW_V_MAX                           (65535) // 0x0000FFFF
  #define CH0_CR_MCMNTS_SPARE_Spare_RW_V_DEF                           (0x00000000)
  #define CH0_CR_MCMNTS_SPARE_Spare_RW_V_HSH                           (0x101043FC)

#define CH1_CR_TC_PRE_REG                                              (0x00004400)

  #define CH1_CR_TC_PRE_tRP_OFF                                        ( 0)
  #define CH1_CR_TC_PRE_tRP_WID                                        ( 6)
  #define CH1_CR_TC_PRE_tRP_MSK                                        (0x0000003F)
  #define CH1_CR_TC_PRE_tRP_MIN                                        (0)
  #define CH1_CR_TC_PRE_tRP_MAX                                        (63) // 0x0000003F
  #define CH1_CR_TC_PRE_tRP_DEF                                        (0x00000008)
  #define CH1_CR_TC_PRE_tRP_HSH                                        (0x06004400)

  #define CH1_CR_TC_PRE_tRPab_ext_OFF                                  ( 6)
  #define CH1_CR_TC_PRE_tRPab_ext_WID                                  ( 3)
  #define CH1_CR_TC_PRE_tRPab_ext_MSK                                  (0x000001C0)
  #define CH1_CR_TC_PRE_tRPab_ext_MIN                                  (0)
  #define CH1_CR_TC_PRE_tRPab_ext_MAX                                  (7) // 0x00000007
  #define CH1_CR_TC_PRE_tRPab_ext_DEF                                  (0x00000000)
  #define CH1_CR_TC_PRE_tRPab_ext_HSH                                  (0x03064400)

  #define CH1_CR_TC_PRE_tRAS_OFF                                       ( 9)
  #define CH1_CR_TC_PRE_tRAS_WID                                       ( 7)
  #define CH1_CR_TC_PRE_tRAS_MSK                                       (0x0000FE00)
  #define CH1_CR_TC_PRE_tRAS_MIN                                       (0)
  #define CH1_CR_TC_PRE_tRAS_MAX                                       (127) // 0x0000007F
  #define CH1_CR_TC_PRE_tRAS_DEF                                       (0x0000001C)
  #define CH1_CR_TC_PRE_tRAS_HSH                                       (0x07094400)

  #define CH1_CR_TC_PRE_tRDPRE_OFF                                     (16)
  #define CH1_CR_TC_PRE_tRDPRE_WID                                     ( 5)
  #define CH1_CR_TC_PRE_tRDPRE_MSK                                     (0x001F0000)
  #define CH1_CR_TC_PRE_tRDPRE_MIN                                     (0)
  #define CH1_CR_TC_PRE_tRDPRE_MAX                                     (31) // 0x0000001F
  #define CH1_CR_TC_PRE_tRDPRE_DEF                                     (0x00000006)
  #define CH1_CR_TC_PRE_tRDPRE_HSH                                     (0x05104400)

  #define CH1_CR_TC_PRE_tPPD_OFF                                       (21)
  #define CH1_CR_TC_PRE_tPPD_WID                                       ( 3)
  #define CH1_CR_TC_PRE_tPPD_MSK                                       (0x00E00000)
  #define CH1_CR_TC_PRE_tPPD_MIN                                       (0)
  #define CH1_CR_TC_PRE_tPPD_MAX                                       (7) // 0x00000007
  #define CH1_CR_TC_PRE_tPPD_DEF                                       (0x00000004)
  #define CH1_CR_TC_PRE_tPPD_HSH                                       (0x03154400)

  #define CH1_CR_TC_PRE_tWRPRE_OFF                                     (24)
  #define CH1_CR_TC_PRE_tWRPRE_WID                                     ( 8)
  #define CH1_CR_TC_PRE_tWRPRE_MSK                                     (0xFF000000)
  #define CH1_CR_TC_PRE_tWRPRE_MIN                                     (0)
  #define CH1_CR_TC_PRE_tWRPRE_MAX                                     (255) // 0x000000FF
  #define CH1_CR_TC_PRE_tWRPRE_DEF                                     (0x00000018)
  #define CH1_CR_TC_PRE_tWRPRE_HSH                                     (0x08184400)

#define CH1_CR_TC_ACT_REG                                              (0x00004404)

  #define CH1_CR_TC_ACT_tFAW_OFF                                       ( 0)
  #define CH1_CR_TC_ACT_tFAW_WID                                       ( 7)
  #define CH1_CR_TC_ACT_tFAW_MSK                                       (0x0000007F)
  #define CH1_CR_TC_ACT_tFAW_MIN                                       (0)
  #define CH1_CR_TC_ACT_tFAW_MAX                                       (127) // 0x0000007F
  #define CH1_CR_TC_ACT_tFAW_DEF                                       (0x00000010)
  #define CH1_CR_TC_ACT_tFAW_HSH                                       (0x07004404)

  #define CH1_CR_TC_ACT_tRRD_sg_OFF                                    ( 8)
  #define CH1_CR_TC_ACT_tRRD_sg_WID                                    ( 5)
  #define CH1_CR_TC_ACT_tRRD_sg_MSK                                    (0x00001F00)
  #define CH1_CR_TC_ACT_tRRD_sg_MIN                                    (0)
  #define CH1_CR_TC_ACT_tRRD_sg_MAX                                    (31) // 0x0000001F
  #define CH1_CR_TC_ACT_tRRD_sg_DEF                                    (0x00000004)
  #define CH1_CR_TC_ACT_tRRD_sg_HSH                                    (0x05084404)

  #define CH1_CR_TC_ACT_tRRD_dg_OFF                                    (13)
  #define CH1_CR_TC_ACT_tRRD_dg_WID                                    ( 5)
  #define CH1_CR_TC_ACT_tRRD_dg_MSK                                    (0x0003E000)
  #define CH1_CR_TC_ACT_tRRD_dg_MIN                                    (0)
  #define CH1_CR_TC_ACT_tRRD_dg_MAX                                    (31) // 0x0000001F
  #define CH1_CR_TC_ACT_tRRD_dg_DEF                                    (0x00000004)
  #define CH1_CR_TC_ACT_tRRD_dg_HSH                                    (0x050D4404)

  #define CH1_CR_TC_ACT_derating_ext_OFF                               (18)
  #define CH1_CR_TC_ACT_derating_ext_WID                               ( 3)
  #define CH1_CR_TC_ACT_derating_ext_MSK                               (0x001C0000)
  #define CH1_CR_TC_ACT_derating_ext_MIN                               (0)
  #define CH1_CR_TC_ACT_derating_ext_MAX                               (7) // 0x00000007
  #define CH1_CR_TC_ACT_derating_ext_DEF                               (0x00000002)
  #define CH1_CR_TC_ACT_derating_ext_HSH                               (0x03124404)

  #define CH1_CR_TC_ACT_tRCD_wr_OFF                                    (21)
  #define CH1_CR_TC_ACT_tRCD_wr_WID                                    ( 6)
  #define CH1_CR_TC_ACT_tRCD_wr_MSK                                    (0x07E00000)
  #define CH1_CR_TC_ACT_tRCD_wr_MIN                                    (0)
  #define CH1_CR_TC_ACT_tRCD_wr_MAX                                    (63) // 0x0000003F
  #define CH1_CR_TC_ACT_tRCD_wr_DEF                                    (0x00000008)
  #define CH1_CR_TC_ACT_tRCD_wr_HSH                                    (0x06154404)

#define CH1_CR_TC_RDRD_REG                                             (0x0000440C)

  #define CH1_CR_TC_RDRD_tRDRD_sg_OFF                                  ( 0)
  #define CH1_CR_TC_RDRD_tRDRD_sg_WID                                  ( 6)
  #define CH1_CR_TC_RDRD_tRDRD_sg_MSK                                  (0x0000003F)
  #define CH1_CR_TC_RDRD_tRDRD_sg_MIN                                  (0)
  #define CH1_CR_TC_RDRD_tRDRD_sg_MAX                                  (63) // 0x0000003F
  #define CH1_CR_TC_RDRD_tRDRD_sg_DEF                                  (0x00000004)
  #define CH1_CR_TC_RDRD_tRDRD_sg_HSH                                  (0x0600440C)

  #define CH1_CR_TC_RDRD_tRDRD_dg_OFF                                  ( 8)
  #define CH1_CR_TC_RDRD_tRDRD_dg_WID                                  ( 6)
  #define CH1_CR_TC_RDRD_tRDRD_dg_MSK                                  (0x00003F00)
  #define CH1_CR_TC_RDRD_tRDRD_dg_MIN                                  (0)
  #define CH1_CR_TC_RDRD_tRDRD_dg_MAX                                  (63) // 0x0000003F
  #define CH1_CR_TC_RDRD_tRDRD_dg_DEF                                  (0x00000004)
  #define CH1_CR_TC_RDRD_tRDRD_dg_HSH                                  (0x0608440C)

  #define CH1_CR_TC_RDRD_tRDRD_dr_OFF                                  (16)
  #define CH1_CR_TC_RDRD_tRDRD_dr_WID                                  ( 6)
  #define CH1_CR_TC_RDRD_tRDRD_dr_MSK                                  (0x003F0000)
  #define CH1_CR_TC_RDRD_tRDRD_dr_MIN                                  (0)
  #define CH1_CR_TC_RDRD_tRDRD_dr_MAX                                  (63) // 0x0000003F
  #define CH1_CR_TC_RDRD_tRDRD_dr_DEF                                  (0x00000004)
  #define CH1_CR_TC_RDRD_tRDRD_dr_HSH                                  (0x0610440C)

  #define CH1_CR_TC_RDRD_tRDRD_dd_OFF                                  (24)
  #define CH1_CR_TC_RDRD_tRDRD_dd_WID                                  ( 6)
  #define CH1_CR_TC_RDRD_tRDRD_dd_MSK                                  (0x3F000000)
  #define CH1_CR_TC_RDRD_tRDRD_dd_MIN                                  (0)
  #define CH1_CR_TC_RDRD_tRDRD_dd_MAX                                  (63) // 0x0000003F
  #define CH1_CR_TC_RDRD_tRDRD_dd_DEF                                  (0x00000004)
  #define CH1_CR_TC_RDRD_tRDRD_dd_HSH                                  (0x0618440C)

#define CH1_CR_TC_RDWR_REG                                             (0x00004410)

  #define CH1_CR_TC_RDWR_tRDWR_sg_OFF                                  ( 0)
  #define CH1_CR_TC_RDWR_tRDWR_sg_WID                                  ( 6)
  #define CH1_CR_TC_RDWR_tRDWR_sg_MSK                                  (0x0000003F)
  #define CH1_CR_TC_RDWR_tRDWR_sg_MIN                                  (0)
  #define CH1_CR_TC_RDWR_tRDWR_sg_MAX                                  (63) // 0x0000003F
  #define CH1_CR_TC_RDWR_tRDWR_sg_DEF                                  (0x00000004)
  #define CH1_CR_TC_RDWR_tRDWR_sg_HSH                                  (0x06004410)

  #define CH1_CR_TC_RDWR_tRDWR_dg_OFF                                  ( 8)
  #define CH1_CR_TC_RDWR_tRDWR_dg_WID                                  ( 6)
  #define CH1_CR_TC_RDWR_tRDWR_dg_MSK                                  (0x00003F00)
  #define CH1_CR_TC_RDWR_tRDWR_dg_MIN                                  (0)
  #define CH1_CR_TC_RDWR_tRDWR_dg_MAX                                  (63) // 0x0000003F
  #define CH1_CR_TC_RDWR_tRDWR_dg_DEF                                  (0x00000004)
  #define CH1_CR_TC_RDWR_tRDWR_dg_HSH                                  (0x06084410)

  #define CH1_CR_TC_RDWR_tRDWR_dr_OFF                                  (16)
  #define CH1_CR_TC_RDWR_tRDWR_dr_WID                                  ( 6)
  #define CH1_CR_TC_RDWR_tRDWR_dr_MSK                                  (0x003F0000)
  #define CH1_CR_TC_RDWR_tRDWR_dr_MIN                                  (0)
  #define CH1_CR_TC_RDWR_tRDWR_dr_MAX                                  (63) // 0x0000003F
  #define CH1_CR_TC_RDWR_tRDWR_dr_DEF                                  (0x00000004)
  #define CH1_CR_TC_RDWR_tRDWR_dr_HSH                                  (0x06104410)

  #define CH1_CR_TC_RDWR_tRDWR_dd_OFF                                  (24)
  #define CH1_CR_TC_RDWR_tRDWR_dd_WID                                  ( 6)
  #define CH1_CR_TC_RDWR_tRDWR_dd_MSK                                  (0x3F000000)
  #define CH1_CR_TC_RDWR_tRDWR_dd_MIN                                  (0)
  #define CH1_CR_TC_RDWR_tRDWR_dd_MAX                                  (63) // 0x0000003F
  #define CH1_CR_TC_RDWR_tRDWR_dd_DEF                                  (0x00000004)
  #define CH1_CR_TC_RDWR_tRDWR_dd_HSH                                  (0x06184410)

#define CH1_CR_TC_WRRD_REG                                             (0x00004414)

  #define CH1_CR_TC_WRRD_tWRRD_sg_OFF                                  ( 0)
  #define CH1_CR_TC_WRRD_tWRRD_sg_WID                                  ( 8)
  #define CH1_CR_TC_WRRD_tWRRD_sg_MSK                                  (0x000000FF)
  #define CH1_CR_TC_WRRD_tWRRD_sg_MIN                                  (0)
  #define CH1_CR_TC_WRRD_tWRRD_sg_MAX                                  (255) // 0x000000FF
  #define CH1_CR_TC_WRRD_tWRRD_sg_DEF                                  (0x00000004)
  #define CH1_CR_TC_WRRD_tWRRD_sg_HSH                                  (0x08004414)

  #define CH1_CR_TC_WRRD_tWRRD_dg_OFF                                  ( 8)
  #define CH1_CR_TC_WRRD_tWRRD_dg_WID                                  ( 7)
  #define CH1_CR_TC_WRRD_tWRRD_dg_MSK                                  (0x00007F00)
  #define CH1_CR_TC_WRRD_tWRRD_dg_MIN                                  (0)
  #define CH1_CR_TC_WRRD_tWRRD_dg_MAX                                  (127) // 0x0000007F
  #define CH1_CR_TC_WRRD_tWRRD_dg_DEF                                  (0x00000004)
  #define CH1_CR_TC_WRRD_tWRRD_dg_HSH                                  (0x07084414)

  #define CH1_CR_TC_WRRD_tWRRD_dr_OFF                                  (16)
  #define CH1_CR_TC_WRRD_tWRRD_dr_WID                                  ( 6)
  #define CH1_CR_TC_WRRD_tWRRD_dr_MSK                                  (0x003F0000)
  #define CH1_CR_TC_WRRD_tWRRD_dr_MIN                                  (0)
  #define CH1_CR_TC_WRRD_tWRRD_dr_MAX                                  (63) // 0x0000003F
  #define CH1_CR_TC_WRRD_tWRRD_dr_DEF                                  (0x00000004)
  #define CH1_CR_TC_WRRD_tWRRD_dr_HSH                                  (0x06104414)

  #define CH1_CR_TC_WRRD_tWRRD_dd_OFF                                  (24)
  #define CH1_CR_TC_WRRD_tWRRD_dd_WID                                  ( 6)
  #define CH1_CR_TC_WRRD_tWRRD_dd_MSK                                  (0x3F000000)
  #define CH1_CR_TC_WRRD_tWRRD_dd_MIN                                  (0)
  #define CH1_CR_TC_WRRD_tWRRD_dd_MAX                                  (63) // 0x0000003F
  #define CH1_CR_TC_WRRD_tWRRD_dd_DEF                                  (0x00000004)
  #define CH1_CR_TC_WRRD_tWRRD_dd_HSH                                  (0x06184414)

#define CH1_CR_TC_WRWR_REG                                             (0x00004418)

  #define CH1_CR_TC_WRWR_tWRWR_sg_OFF                                  ( 0)
  #define CH1_CR_TC_WRWR_tWRWR_sg_WID                                  ( 6)
  #define CH1_CR_TC_WRWR_tWRWR_sg_MSK                                  (0x0000003F)
  #define CH1_CR_TC_WRWR_tWRWR_sg_MIN                                  (0)
  #define CH1_CR_TC_WRWR_tWRWR_sg_MAX                                  (63) // 0x0000003F
  #define CH1_CR_TC_WRWR_tWRWR_sg_DEF                                  (0x00000004)
  #define CH1_CR_TC_WRWR_tWRWR_sg_HSH                                  (0x06004418)

  #define CH1_CR_TC_WRWR_tWRWR_dg_OFF                                  ( 8)
  #define CH1_CR_TC_WRWR_tWRWR_dg_WID                                  ( 6)
  #define CH1_CR_TC_WRWR_tWRWR_dg_MSK                                  (0x00003F00)
  #define CH1_CR_TC_WRWR_tWRWR_dg_MIN                                  (0)
  #define CH1_CR_TC_WRWR_tWRWR_dg_MAX                                  (63) // 0x0000003F
  #define CH1_CR_TC_WRWR_tWRWR_dg_DEF                                  (0x00000004)
  #define CH1_CR_TC_WRWR_tWRWR_dg_HSH                                  (0x06084418)

  #define CH1_CR_TC_WRWR_tWRWR_dr_OFF                                  (16)
  #define CH1_CR_TC_WRWR_tWRWR_dr_WID                                  ( 6)
  #define CH1_CR_TC_WRWR_tWRWR_dr_MSK                                  (0x003F0000)
  #define CH1_CR_TC_WRWR_tWRWR_dr_MIN                                  (0)
  #define CH1_CR_TC_WRWR_tWRWR_dr_MAX                                  (63) // 0x0000003F
  #define CH1_CR_TC_WRWR_tWRWR_dr_DEF                                  (0x00000004)
  #define CH1_CR_TC_WRWR_tWRWR_dr_HSH                                  (0x06104418)

  #define CH1_CR_TC_WRWR_tWRWR_dd_OFF                                  (24)
  #define CH1_CR_TC_WRWR_tWRWR_dd_WID                                  ( 6)
  #define CH1_CR_TC_WRWR_tWRWR_dd_MSK                                  (0x3F000000)
  #define CH1_CR_TC_WRWR_tWRWR_dd_MIN                                  (0)
  #define CH1_CR_TC_WRWR_tWRWR_dd_MAX                                  (63) // 0x0000003F
  #define CH1_CR_TC_WRWR_tWRWR_dd_DEF                                  (0x00000004)
  #define CH1_CR_TC_WRWR_tWRWR_dd_HSH                                  (0x06184418)

#define CH1_CR_SC_ROUNDTRIP_LATENCY_REG                                (0x00004420)

  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_OFF               ( 0)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_WID               ( 7)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MSK               (0x0000007F)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MIN               (0)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MAX               (127) // 0x0000007F
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_DEF               (0x00000019)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_HSH               (0x47004420)

  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_OFF               ( 8)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_WID               ( 7)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MSK               (0x00007F00)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MIN               (0)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MAX               (127) // 0x0000007F
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_DEF               (0x00000019)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_HSH               (0x47084420)

  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_OFF               (16)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_WID               ( 7)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MSK               (0x007F0000)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MIN               (0)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MAX               (127) // 0x0000007F
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_DEF               (0x00000019)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_HSH               (0x47104420)

  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_OFF               (24)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_WID               ( 7)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MSK               (0x7F000000)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MIN               (0)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MAX               (127) // 0x0000007F
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_DEF               (0x00000019)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_HSH               (0x47184420)

  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_OFF               (32)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_WID               ( 7)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_MSK               (0x0000007F00000000ULL)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_MIN               (0)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_MAX               (127) // 0x0000007F
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_DEF               (0x00000019)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_HSH               (0x47204420)

  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_OFF               (40)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_WID               ( 7)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_MSK               (0x00007F0000000000ULL)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_MIN               (0)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_MAX               (127) // 0x0000007F
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_DEF               (0x00000019)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_HSH               (0x47284420)

  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_OFF               (48)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_WID               ( 7)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_MSK               (0x007F000000000000ULL)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_MIN               (0)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_MAX               (127) // 0x0000007F
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_DEF               (0x00000019)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_HSH               (0x47304420)

  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_OFF               (56)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_WID               ( 7)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_MSK               (0x7F00000000000000ULL)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_MIN               (0)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_MAX               (127) // 0x0000007F
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_DEF               (0x00000019)
  #define CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_HSH               (0x47384420)

#define CH1_CR_SCHED_CBIT_REG                                          (0x00004428)

  #define CH1_CR_SCHED_CBIT_dis_opp_cas_OFF                            ( 0)
  #define CH1_CR_SCHED_CBIT_dis_opp_cas_WID                            ( 1)
  #define CH1_CR_SCHED_CBIT_dis_opp_cas_MSK                            (0x00000001)
  #define CH1_CR_SCHED_CBIT_dis_opp_cas_MIN                            (0)
  #define CH1_CR_SCHED_CBIT_dis_opp_cas_MAX                            (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_opp_cas_DEF                            (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_opp_cas_HSH                            (0x01004428)

  #define CH1_CR_SCHED_CBIT_dis_opp_is_cas_OFF                         ( 1)
  #define CH1_CR_SCHED_CBIT_dis_opp_is_cas_WID                         ( 1)
  #define CH1_CR_SCHED_CBIT_dis_opp_is_cas_MSK                         (0x00000002)
  #define CH1_CR_SCHED_CBIT_dis_opp_is_cas_MIN                         (0)
  #define CH1_CR_SCHED_CBIT_dis_opp_is_cas_MAX                         (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_opp_is_cas_DEF                         (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_opp_is_cas_HSH                         (0x01014428)

  #define CH1_CR_SCHED_CBIT_dis_opp_ras_OFF                            ( 2)
  #define CH1_CR_SCHED_CBIT_dis_opp_ras_WID                            ( 1)
  #define CH1_CR_SCHED_CBIT_dis_opp_ras_MSK                            (0x00000004)
  #define CH1_CR_SCHED_CBIT_dis_opp_ras_MIN                            (0)
  #define CH1_CR_SCHED_CBIT_dis_opp_ras_MAX                            (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_opp_ras_DEF                            (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_opp_ras_HSH                            (0x01024428)

  #define CH1_CR_SCHED_CBIT_dis_opp_is_ras_OFF                         ( 3)
  #define CH1_CR_SCHED_CBIT_dis_opp_is_ras_WID                         ( 1)
  #define CH1_CR_SCHED_CBIT_dis_opp_is_ras_MSK                         (0x00000008)
  #define CH1_CR_SCHED_CBIT_dis_opp_is_ras_MIN                         (0)
  #define CH1_CR_SCHED_CBIT_dis_opp_is_ras_MAX                         (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_opp_is_ras_DEF                         (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_opp_is_ras_HSH                         (0x01034428)

  #define CH1_CR_SCHED_CBIT_dis_2c_byp_OFF                             ( 4)
  #define CH1_CR_SCHED_CBIT_dis_2c_byp_WID                             ( 1)
  #define CH1_CR_SCHED_CBIT_dis_2c_byp_MSK                             (0x00000010)
  #define CH1_CR_SCHED_CBIT_dis_2c_byp_MIN                             (0)
  #define CH1_CR_SCHED_CBIT_dis_2c_byp_MAX                             (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_2c_byp_DEF                             (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_2c_byp_HSH                             (0x01044428)

  #define CH1_CR_SCHED_CBIT_dis_deprd_opt_OFF                          ( 5)
  #define CH1_CR_SCHED_CBIT_dis_deprd_opt_WID                          ( 1)
  #define CH1_CR_SCHED_CBIT_dis_deprd_opt_MSK                          (0x00000020)
  #define CH1_CR_SCHED_CBIT_dis_deprd_opt_MIN                          (0)
  #define CH1_CR_SCHED_CBIT_dis_deprd_opt_MAX                          (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_deprd_opt_DEF                          (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_deprd_opt_HSH                          (0x01054428)

  #define CH1_CR_SCHED_CBIT_dis_pt_it_OFF                              ( 6)
  #define CH1_CR_SCHED_CBIT_dis_pt_it_WID                              ( 1)
  #define CH1_CR_SCHED_CBIT_dis_pt_it_MSK                              (0x00000040)
  #define CH1_CR_SCHED_CBIT_dis_pt_it_MIN                              (0)
  #define CH1_CR_SCHED_CBIT_dis_pt_it_MAX                              (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_pt_it_DEF                              (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_pt_it_HSH                              (0x01064428)

  #define CH1_CR_SCHED_CBIT_dis_prcnt_ring_OFF                         ( 7)
  #define CH1_CR_SCHED_CBIT_dis_prcnt_ring_WID                         ( 1)
  #define CH1_CR_SCHED_CBIT_dis_prcnt_ring_MSK                         (0x00000080)
  #define CH1_CR_SCHED_CBIT_dis_prcnt_ring_MIN                         (0)
  #define CH1_CR_SCHED_CBIT_dis_prcnt_ring_MAX                         (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_prcnt_ring_DEF                         (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_prcnt_ring_HSH                         (0x01074428)

  #define CH1_CR_SCHED_CBIT_dis_prcnt_sa_OFF                           ( 8)
  #define CH1_CR_SCHED_CBIT_dis_prcnt_sa_WID                           ( 1)
  #define CH1_CR_SCHED_CBIT_dis_prcnt_sa_MSK                           (0x00000100)
  #define CH1_CR_SCHED_CBIT_dis_prcnt_sa_MIN                           (0)
  #define CH1_CR_SCHED_CBIT_dis_prcnt_sa_MAX                           (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_prcnt_sa_DEF                           (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_prcnt_sa_HSH                           (0x01084428)

  #define CH1_CR_SCHED_CBIT_dis_blkr_ph_OFF                            ( 9)
  #define CH1_CR_SCHED_CBIT_dis_blkr_ph_WID                            ( 1)
  #define CH1_CR_SCHED_CBIT_dis_blkr_ph_MSK                            (0x00000200)
  #define CH1_CR_SCHED_CBIT_dis_blkr_ph_MIN                            (0)
  #define CH1_CR_SCHED_CBIT_dis_blkr_ph_MAX                            (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_blkr_ph_DEF                            (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_blkr_ph_HSH                            (0x01094428)

  #define CH1_CR_SCHED_CBIT_dis_blkr_pe_OFF                            (10)
  #define CH1_CR_SCHED_CBIT_dis_blkr_pe_WID                            ( 1)
  #define CH1_CR_SCHED_CBIT_dis_blkr_pe_MSK                            (0x00000400)
  #define CH1_CR_SCHED_CBIT_dis_blkr_pe_MIN                            (0)
  #define CH1_CR_SCHED_CBIT_dis_blkr_pe_MAX                            (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_blkr_pe_DEF                            (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_blkr_pe_HSH                            (0x010A4428)

  #define CH1_CR_SCHED_CBIT_dis_blkr_pm_OFF                            (11)
  #define CH1_CR_SCHED_CBIT_dis_blkr_pm_WID                            ( 1)
  #define CH1_CR_SCHED_CBIT_dis_blkr_pm_MSK                            (0x00000800)
  #define CH1_CR_SCHED_CBIT_dis_blkr_pm_MIN                            (0)
  #define CH1_CR_SCHED_CBIT_dis_blkr_pm_MAX                            (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_blkr_pm_DEF                            (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_blkr_pm_HSH                            (0x010B4428)

  #define CH1_CR_SCHED_CBIT_dis_odt_OFF                                (12)
  #define CH1_CR_SCHED_CBIT_dis_odt_WID                                ( 1)
  #define CH1_CR_SCHED_CBIT_dis_odt_MSK                                (0x00001000)
  #define CH1_CR_SCHED_CBIT_dis_odt_MIN                                (0)
  #define CH1_CR_SCHED_CBIT_dis_odt_MAX                                (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_odt_DEF                                (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_odt_HSH                                (0x010C4428)

  #define CH1_CR_SCHED_CBIT_OE_alw_off_OFF                             (13)
  #define CH1_CR_SCHED_CBIT_OE_alw_off_WID                             ( 1)
  #define CH1_CR_SCHED_CBIT_OE_alw_off_MSK                             (0x00002000)
  #define CH1_CR_SCHED_CBIT_OE_alw_off_MIN                             (0)
  #define CH1_CR_SCHED_CBIT_OE_alw_off_MAX                             (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_OE_alw_off_DEF                             (0x00000000)
  #define CH1_CR_SCHED_CBIT_OE_alw_off_HSH                             (0x010D4428)

  #define CH1_CR_SCHED_CBIT_block_rpq_OFF                              (14)
  #define CH1_CR_SCHED_CBIT_block_rpq_WID                              ( 1)
  #define CH1_CR_SCHED_CBIT_block_rpq_MSK                              (0x00004000)
  #define CH1_CR_SCHED_CBIT_block_rpq_MIN                              (0)
  #define CH1_CR_SCHED_CBIT_block_rpq_MAX                              (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_block_rpq_DEF                              (0x00000000)
  #define CH1_CR_SCHED_CBIT_block_rpq_HSH                              (0x010E4428)

  #define CH1_CR_SCHED_CBIT_block_ipq_OFF                              (15)
  #define CH1_CR_SCHED_CBIT_block_ipq_WID                              ( 1)
  #define CH1_CR_SCHED_CBIT_block_ipq_MSK                              (0x00008000)
  #define CH1_CR_SCHED_CBIT_block_ipq_MIN                              (0)
  #define CH1_CR_SCHED_CBIT_block_ipq_MAX                              (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_block_ipq_DEF                              (0x00000000)
  #define CH1_CR_SCHED_CBIT_block_ipq_HSH                              (0x010F4428)

  #define CH1_CR_SCHED_CBIT_block_wpq_OFF                              (16)
  #define CH1_CR_SCHED_CBIT_block_wpq_WID                              ( 1)
  #define CH1_CR_SCHED_CBIT_block_wpq_MSK                              (0x00010000)
  #define CH1_CR_SCHED_CBIT_block_wpq_MIN                              (0)
  #define CH1_CR_SCHED_CBIT_block_wpq_MAX                              (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_block_wpq_DEF                              (0x00000000)
  #define CH1_CR_SCHED_CBIT_block_wpq_HSH                              (0x01104428)

  #define CH1_CR_SCHED_CBIT_dis_zq_OFF                                 (17)
  #define CH1_CR_SCHED_CBIT_dis_zq_WID                                 ( 1)
  #define CH1_CR_SCHED_CBIT_dis_zq_MSK                                 (0x00020000)
  #define CH1_CR_SCHED_CBIT_dis_zq_MIN                                 (0)
  #define CH1_CR_SCHED_CBIT_dis_zq_MAX                                 (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_zq_DEF                                 (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_zq_HSH                                 (0x01114428)

  #define CH1_CR_SCHED_CBIT_dis_tt_OFF                                 (18)
  #define CH1_CR_SCHED_CBIT_dis_tt_WID                                 ( 1)
  #define CH1_CR_SCHED_CBIT_dis_tt_MSK                                 (0x00040000)
  #define CH1_CR_SCHED_CBIT_dis_tt_MIN                                 (0)
  #define CH1_CR_SCHED_CBIT_dis_tt_MAX                                 (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_tt_DEF                                 (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_tt_HSH                                 (0x01124428)

  #define CH1_CR_SCHED_CBIT_dis_opp_ref_OFF                            (19)
  #define CH1_CR_SCHED_CBIT_dis_opp_ref_WID                            ( 1)
  #define CH1_CR_SCHED_CBIT_dis_opp_ref_MSK                            (0x00080000)
  #define CH1_CR_SCHED_CBIT_dis_opp_ref_MIN                            (0)
  #define CH1_CR_SCHED_CBIT_dis_opp_ref_MAX                            (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_opp_ref_DEF                            (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_opp_ref_HSH                            (0x01134428)

  #define CH1_CR_SCHED_CBIT_long_zq_OFF                                (20)
  #define CH1_CR_SCHED_CBIT_long_zq_WID                                ( 1)
  #define CH1_CR_SCHED_CBIT_long_zq_MSK                                (0x00100000)
  #define CH1_CR_SCHED_CBIT_long_zq_MIN                                (0)
  #define CH1_CR_SCHED_CBIT_long_zq_MAX                                (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_long_zq_DEF                                (0x00000000)
  #define CH1_CR_SCHED_CBIT_long_zq_HSH                                (0x01144428)

  #define CH1_CR_SCHED_CBIT_dis_srx_zq_OFF                             (21)
  #define CH1_CR_SCHED_CBIT_dis_srx_zq_WID                             ( 1)
  #define CH1_CR_SCHED_CBIT_dis_srx_zq_MSK                             (0x00200000)
  #define CH1_CR_SCHED_CBIT_dis_srx_zq_MIN                             (0)
  #define CH1_CR_SCHED_CBIT_dis_srx_zq_MAX                             (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_srx_zq_DEF                             (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_srx_zq_HSH                             (0x01154428)

  #define CH1_CR_SCHED_CBIT_serialize_zq_OFF                           (22)
  #define CH1_CR_SCHED_CBIT_serialize_zq_WID                           ( 1)
  #define CH1_CR_SCHED_CBIT_serialize_zq_MSK                           (0x00400000)
  #define CH1_CR_SCHED_CBIT_serialize_zq_MIN                           (0)
  #define CH1_CR_SCHED_CBIT_serialize_zq_MAX                           (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_serialize_zq_DEF                           (0x00000000)
  #define CH1_CR_SCHED_CBIT_serialize_zq_HSH                           (0x01164428)

  #define CH1_CR_SCHED_CBIT_zq_fast_exec_OFF                           (23)
  #define CH1_CR_SCHED_CBIT_zq_fast_exec_WID                           ( 1)
  #define CH1_CR_SCHED_CBIT_zq_fast_exec_MSK                           (0x00800000)
  #define CH1_CR_SCHED_CBIT_zq_fast_exec_MIN                           (0)
  #define CH1_CR_SCHED_CBIT_zq_fast_exec_MAX                           (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_zq_fast_exec_DEF                           (0x00000000)
  #define CH1_CR_SCHED_CBIT_zq_fast_exec_HSH                           (0x01174428)

  #define CH1_CR_SCHED_CBIT_dis_starved_read_rank_block_OFF            (24)
  #define CH1_CR_SCHED_CBIT_dis_starved_read_rank_block_WID            ( 1)
  #define CH1_CR_SCHED_CBIT_dis_starved_read_rank_block_MSK            (0x01000000)
  #define CH1_CR_SCHED_CBIT_dis_starved_read_rank_block_MIN            (0)
  #define CH1_CR_SCHED_CBIT_dis_starved_read_rank_block_MAX            (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_starved_read_rank_block_DEF            (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_starved_read_rank_block_HSH            (0x01184428)

  #define CH1_CR_SCHED_CBIT_dis_idle_preempt_OFF                       (25)
  #define CH1_CR_SCHED_CBIT_dis_idle_preempt_WID                       ( 1)
  #define CH1_CR_SCHED_CBIT_dis_idle_preempt_MSK                       (0x02000000)
  #define CH1_CR_SCHED_CBIT_dis_idle_preempt_MIN                       (0)
  #define CH1_CR_SCHED_CBIT_dis_idle_preempt_MAX                       (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_idle_preempt_DEF                       (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_idle_preempt_HSH                       (0x01194428)

  #define CH1_CR_SCHED_CBIT_find_first_allocation_OFF                  (26)
  #define CH1_CR_SCHED_CBIT_find_first_allocation_WID                  ( 1)
  #define CH1_CR_SCHED_CBIT_find_first_allocation_MSK                  (0x04000000)
  #define CH1_CR_SCHED_CBIT_find_first_allocation_MIN                  (0)
  #define CH1_CR_SCHED_CBIT_find_first_allocation_MAX                  (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_find_first_allocation_DEF                  (0x00000000)
  #define CH1_CR_SCHED_CBIT_find_first_allocation_HSH                  (0x011A4428)

  #define CH1_CR_SCHED_CBIT_duplicate_spid_rank_OFF                    (27)
  #define CH1_CR_SCHED_CBIT_duplicate_spid_rank_WID                    ( 1)
  #define CH1_CR_SCHED_CBIT_duplicate_spid_rank_MSK                    (0x08000000)
  #define CH1_CR_SCHED_CBIT_duplicate_spid_rank_MIN                    (0)
  #define CH1_CR_SCHED_CBIT_duplicate_spid_rank_MAX                    (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_duplicate_spid_rank_DEF                    (0x00000000)
  #define CH1_CR_SCHED_CBIT_duplicate_spid_rank_HSH                    (0x011B4428)

  #define CH1_CR_SCHED_CBIT_wio_merge_lpmode_2_3_OFF                   (28)
  #define CH1_CR_SCHED_CBIT_wio_merge_lpmode_2_3_WID                   ( 1)
  #define CH1_CR_SCHED_CBIT_wio_merge_lpmode_2_3_MSK                   (0x10000000)
  #define CH1_CR_SCHED_CBIT_wio_merge_lpmode_2_3_MIN                   (0)
  #define CH1_CR_SCHED_CBIT_wio_merge_lpmode_2_3_MAX                   (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_wio_merge_lpmode_2_3_DEF                   (0x00000000)
  #define CH1_CR_SCHED_CBIT_wio_merge_lpmode_2_3_HSH                   (0x011C4428)

  #define CH1_CR_SCHED_CBIT_dis_5cyc_write_gap_OFF                     (29)
  #define CH1_CR_SCHED_CBIT_dis_5cyc_write_gap_WID                     ( 1)
  #define CH1_CR_SCHED_CBIT_dis_5cyc_write_gap_MSK                     (0x20000000)
  #define CH1_CR_SCHED_CBIT_dis_5cyc_write_gap_MIN                     (0)
  #define CH1_CR_SCHED_CBIT_dis_5cyc_write_gap_MAX                     (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_5cyc_write_gap_DEF                     (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_5cyc_write_gap_HSH                     (0x011D4428)

  #define CH1_CR_SCHED_CBIT_dis_5cyc_read_gap_OFF                      (30)
  #define CH1_CR_SCHED_CBIT_dis_5cyc_read_gap_WID                      ( 1)
  #define CH1_CR_SCHED_CBIT_dis_5cyc_read_gap_MSK                      (0x40000000)
  #define CH1_CR_SCHED_CBIT_dis_5cyc_read_gap_MIN                      (0)
  #define CH1_CR_SCHED_CBIT_dis_5cyc_read_gap_MAX                      (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_5cyc_read_gap_DEF                      (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_5cyc_read_gap_HSH                      (0x011E4428)

  #define CH1_CR_SCHED_CBIT_dis_clk_gate_OFF                           (31)
  #define CH1_CR_SCHED_CBIT_dis_clk_gate_WID                           ( 1)
  #define CH1_CR_SCHED_CBIT_dis_clk_gate_MSK                           (0x80000000)
  #define CH1_CR_SCHED_CBIT_dis_clk_gate_MIN                           (0)
  #define CH1_CR_SCHED_CBIT_dis_clk_gate_MAX                           (1) // 0x00000001
  #define CH1_CR_SCHED_CBIT_dis_clk_gate_DEF                           (0x00000000)
  #define CH1_CR_SCHED_CBIT_dis_clk_gate_HSH                           (0x011F4428)

#define CH1_CR_SCHED_SECOND_CBIT_REG                                   (0x0000442C)

  #define CH1_CR_SCHED_SECOND_CBIT_dis_srx_mr4_OFF                     ( 0)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_srx_mr4_WID                     ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MSK                     (0x00000001)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MIN                     (0)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MAX                     (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_dis_srx_mr4_DEF                     (0x00000000)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_srx_mr4_HSH                     (0x0100442C)

  #define CH1_CR_SCHED_SECOND_CBIT_dis_ck_tristate_OFF                 ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_ck_tristate_WID                 ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MSK                 (0x00000002)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MIN                 (0)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MAX                 (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_dis_ck_tristate_DEF                 (0x00000000)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_ck_tristate_HSH                 (0x0101442C)

  #define CH1_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_OFF             ( 2)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_WID             ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MSK             (0x00000004)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MIN             (0)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MAX             (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_DEF             (0x00000001)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_HSH             (0x0102442C)

  #define CH1_CR_SCHED_SECOND_CBIT_dis_bus_retain_OFF                  ( 3)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_bus_retain_WID                  ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_bus_retain_MSK                  (0x00000008)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_bus_retain_MIN                  (0)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_bus_retain_MAX                  (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_dis_bus_retain_DEF                  (0x00000000)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_bus_retain_HSH                  (0x0103442C)

  #define CH1_CR_SCHED_SECOND_CBIT_dis_async_odt_OFF                   ( 4)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_async_odt_WID                   ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_async_odt_MSK                   (0x00000010)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_async_odt_MIN                   (0)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_async_odt_MAX                   (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_dis_async_odt_DEF                   (0x00000000)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_async_odt_HSH                   (0x0104442C)

  #define CH1_CR_SCHED_SECOND_CBIT_dis_SRX_reset_OFF                   ( 5)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_SRX_reset_WID                   ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MSK                   (0x00000020)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MIN                   (0)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MAX                   (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_dis_SRX_reset_DEF                   (0x00000000)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_SRX_reset_HSH                   (0x0105442C)

  #define CH1_CR_SCHED_SECOND_CBIT_SPARE_CBIT_OFF                      ( 6)
  #define CH1_CR_SCHED_SECOND_CBIT_SPARE_CBIT_WID                      ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_SPARE_CBIT_MSK                      (0x00000040)
  #define CH1_CR_SCHED_SECOND_CBIT_SPARE_CBIT_MIN                      (0)
  #define CH1_CR_SCHED_SECOND_CBIT_SPARE_CBIT_MAX                      (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_SPARE_CBIT_DEF                      (0x00000000)
  #define CH1_CR_SCHED_SECOND_CBIT_SPARE_CBIT_HSH                      (0x0106442C)

  #define CH1_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_OFF                 ( 7)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_WID                 ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MSK                 (0x00000080)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MIN                 (0)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MAX                 (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_DEF                 (0x00000000)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_HSH                 (0x0107442C)

  #define CH1_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_OFF          ( 8)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_WID          ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MSK          (0x00000100)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MIN          (0)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MAX          (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_DEF          (0x00000000)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_HSH          (0x0108442C)

  #define CH1_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_OFF            ( 9)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_WID            ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MSK            (0x00000200)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MIN            (0)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MAX            (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_DEF            (0x00000000)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_HSH            (0x0109442C)

  #define CH1_CR_SCHED_SECOND_CBIT_echo_mask_OFF                       (10)
  #define CH1_CR_SCHED_SECOND_CBIT_echo_mask_WID                       ( 9)
  #define CH1_CR_SCHED_SECOND_CBIT_echo_mask_MSK                       (0x0007FC00)
  #define CH1_CR_SCHED_SECOND_CBIT_echo_mask_MIN                       (0)
  #define CH1_CR_SCHED_SECOND_CBIT_echo_mask_MAX                       (511) // 0x000001FF
  #define CH1_CR_SCHED_SECOND_CBIT_echo_mask_DEF                       (0x00000000)
  #define CH1_CR_SCHED_SECOND_CBIT_echo_mask_HSH                       (0x090A442C)

  #define CH1_CR_SCHED_SECOND_CBIT_dis_early_go_OFF                    (19)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_early_go_WID                    ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_early_go_MSK                    (0x00080000)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_early_go_MIN                    (0)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_early_go_MAX                    (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_dis_early_go_DEF                    (0x00000000)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_early_go_HSH                    (0x0113442C)

  #define CH1_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_OFF              (20)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_WID              ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_MSK              (0x00100000)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_MIN              (0)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_MAX              (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_DEF              (0x00000000)
  #define CH1_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_HSH              (0x0114442C)

  #define CH1_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_OFF                  (21)
  #define CH1_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_WID                  ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_MSK                  (0x00200000)
  #define CH1_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_MIN                  (0)
  #define CH1_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_MAX                  (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_DEF                  (0x00000001)
  #define CH1_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_HSH                  (0x0115442C)

  #define CH1_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_OFF            (22)
  #define CH1_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_WID            ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_MSK            (0x00400000)
  #define CH1_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_MIN            (0)
  #define CH1_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_MAX            (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_DEF            (0x00000000)
  #define CH1_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_HSH            (0x0116442C)

  #define CH1_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_OFF (23)
  #define CH1_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_WID ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_MSK (0x00800000)
  #define CH1_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_MIN (0)
  #define CH1_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_MAX (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_DEF (0x00000000)
  #define CH1_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_HSH (0x0117442C)

  #define CH1_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_OFF       (24)
  #define CH1_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_WID       ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_MSK       (0x01000000)
  #define CH1_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_MIN       (0)
  #define CH1_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_MAX       (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_DEF       (0x00000000)
  #define CH1_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_HSH       (0x0118442C)

  #define CH1_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_OFF       (25)
  #define CH1_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_WID       ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_MSK       (0x02000000)
  #define CH1_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_MIN       (0)
  #define CH1_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_MAX       (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_DEF       (0x00000001)
  #define CH1_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_HSH       (0x0119442C)

  #define CH1_CR_SCHED_SECOND_CBIT_enable_fdata_nak_OFF                (26)
  #define CH1_CR_SCHED_SECOND_CBIT_enable_fdata_nak_WID                ( 1)
  #define CH1_CR_SCHED_SECOND_CBIT_enable_fdata_nak_MSK                (0x04000000)
  #define CH1_CR_SCHED_SECOND_CBIT_enable_fdata_nak_MIN                (0)
  #define CH1_CR_SCHED_SECOND_CBIT_enable_fdata_nak_MAX                (1) // 0x00000001
  #define CH1_CR_SCHED_SECOND_CBIT_enable_fdata_nak_DEF                (0x00000001)
  #define CH1_CR_SCHED_SECOND_CBIT_enable_fdata_nak_HSH                (0x011A442C)

  #define CH1_CR_SCHED_SECOND_CBIT_spare_OFF                           (27)
  #define CH1_CR_SCHED_SECOND_CBIT_spare_WID                           ( 5)
  #define CH1_CR_SCHED_SECOND_CBIT_spare_MSK                           (0xF8000000)
  #define CH1_CR_SCHED_SECOND_CBIT_spare_MIN                           (0)
  #define CH1_CR_SCHED_SECOND_CBIT_spare_MAX                           (31) // 0x0000001F
  #define CH1_CR_SCHED_SECOND_CBIT_spare_DEF                           (0x00000000)
  #define CH1_CR_SCHED_SECOND_CBIT_spare_HSH                           (0x051B442C)

#define CH1_CR_DFT_MISC_REG                                            (0x00004430)

  #define CH1_CR_DFT_MISC_WDAR_OFF                                     ( 0)
  #define CH1_CR_DFT_MISC_WDAR_WID                                     ( 1)
  #define CH1_CR_DFT_MISC_WDAR_MSK                                     (0x00000001)
  #define CH1_CR_DFT_MISC_WDAR_MIN                                     (0)
  #define CH1_CR_DFT_MISC_WDAR_MAX                                     (1) // 0x00000001
  #define CH1_CR_DFT_MISC_WDAR_DEF                                     (0x00000000)
  #define CH1_CR_DFT_MISC_WDAR_HSH                                     (0x01004430)

  #define CH1_CR_DFT_MISC_WDB_Block_En_OFF                             ( 1)
  #define CH1_CR_DFT_MISC_WDB_Block_En_WID                             ( 1)
  #define CH1_CR_DFT_MISC_WDB_Block_En_MSK                             (0x00000002)
  #define CH1_CR_DFT_MISC_WDB_Block_En_MIN                             (0)
  #define CH1_CR_DFT_MISC_WDB_Block_En_MAX                             (1) // 0x00000001
  #define CH1_CR_DFT_MISC_WDB_Block_En_DEF                             (0x00000000)
  #define CH1_CR_DFT_MISC_WDB_Block_En_HSH                             (0x01014430)

  #define CH1_CR_DFT_MISC_isolate_data_return_OFF                      ( 4)
  #define CH1_CR_DFT_MISC_isolate_data_return_WID                      ( 1)
  #define CH1_CR_DFT_MISC_isolate_data_return_MSK                      (0x00000010)
  #define CH1_CR_DFT_MISC_isolate_data_return_MIN                      (0)
  #define CH1_CR_DFT_MISC_isolate_data_return_MAX                      (1) // 0x00000001
  #define CH1_CR_DFT_MISC_isolate_data_return_DEF                      (0x00000000)
  #define CH1_CR_DFT_MISC_isolate_data_return_HSH                      (0x01044430)

  #define CH1_CR_DFT_MISC_dft_block_enable_OFF                         (17)
  #define CH1_CR_DFT_MISC_dft_block_enable_WID                         ( 1)
  #define CH1_CR_DFT_MISC_dft_block_enable_MSK                         (0x00020000)
  #define CH1_CR_DFT_MISC_dft_block_enable_MIN                         (0)
  #define CH1_CR_DFT_MISC_dft_block_enable_MAX                         (1) // 0x00000001
  #define CH1_CR_DFT_MISC_dft_block_enable_DEF                         (0x00000000)
  #define CH1_CR_DFT_MISC_dft_block_enable_HSH                         (0x01114430)

  #define CH1_CR_DFT_MISC_SAM_overloading_OFF                          (18)
  #define CH1_CR_DFT_MISC_SAM_overloading_WID                          ( 3)
  #define CH1_CR_DFT_MISC_SAM_overloading_MSK                          (0x001C0000)
  #define CH1_CR_DFT_MISC_SAM_overloading_MIN                          (0)
  #define CH1_CR_DFT_MISC_SAM_overloading_MAX                          (7) // 0x00000007
  #define CH1_CR_DFT_MISC_SAM_overloading_DEF                          (0x00000000)
  #define CH1_CR_DFT_MISC_SAM_overloading_HSH                          (0x03124430)

  #define CH1_CR_DFT_MISC_Stretch_mode_en_OFF                          (24)
  #define CH1_CR_DFT_MISC_Stretch_mode_en_WID                          ( 1)
  #define CH1_CR_DFT_MISC_Stretch_mode_en_MSK                          (0x01000000)
  #define CH1_CR_DFT_MISC_Stretch_mode_en_MIN                          (0)
  #define CH1_CR_DFT_MISC_Stretch_mode_en_MAX                          (1) // 0x00000001
  #define CH1_CR_DFT_MISC_Stretch_mode_en_DEF                          (0x00000000)
  #define CH1_CR_DFT_MISC_Stretch_mode_en_HSH                          (0x01184430)

  #define CH1_CR_DFT_MISC_STF_OFF                                      (25)
  #define CH1_CR_DFT_MISC_STF_WID                                      ( 5)
  #define CH1_CR_DFT_MISC_STF_MSK                                      (0x3E000000)
  #define CH1_CR_DFT_MISC_STF_MIN                                      (0)
  #define CH1_CR_DFT_MISC_STF_MAX                                      (31) // 0x0000001F
  #define CH1_CR_DFT_MISC_STF_DEF                                      (0x00000000)
  #define CH1_CR_DFT_MISC_STF_HSH                                      (0x05194430)

  #define CH1_CR_DFT_MISC_Stretch_delay_from_write_OFF                 (30)
  #define CH1_CR_DFT_MISC_Stretch_delay_from_write_WID                 ( 1)
  #define CH1_CR_DFT_MISC_Stretch_delay_from_write_MSK                 (0x40000000)
  #define CH1_CR_DFT_MISC_Stretch_delay_from_write_MIN                 (0)
  #define CH1_CR_DFT_MISC_Stretch_delay_from_write_MAX                 (1) // 0x00000001
  #define CH1_CR_DFT_MISC_Stretch_delay_from_write_DEF                 (0x00000000)
  #define CH1_CR_DFT_MISC_Stretch_delay_from_write_HSH                 (0x011E4430)

#define CH1_CR_ECC_DFT_REG                                             (0x00004434)

  #define CH1_CR_ECC_DFT_ECC_Inject_OFF                                ( 0)
  #define CH1_CR_ECC_DFT_ECC_Inject_WID                                ( 3)
  #define CH1_CR_ECC_DFT_ECC_Inject_MSK                                (0x00000007)
  #define CH1_CR_ECC_DFT_ECC_Inject_MIN                                (0)
  #define CH1_CR_ECC_DFT_ECC_Inject_MAX                                (7) // 0x00000007
  #define CH1_CR_ECC_DFT_ECC_Inject_DEF                                (0x00000000)
  #define CH1_CR_ECC_DFT_ECC_Inject_HSH                                (0x03004434)

  #define CH1_CR_ECC_DFT_ECC_correction_disable_OFF                    ( 4)
  #define CH1_CR_ECC_DFT_ECC_correction_disable_WID                    ( 1)
  #define CH1_CR_ECC_DFT_ECC_correction_disable_MSK                    (0x00000010)
  #define CH1_CR_ECC_DFT_ECC_correction_disable_MIN                    (0)
  #define CH1_CR_ECC_DFT_ECC_correction_disable_MAX                    (1) // 0x00000001
  #define CH1_CR_ECC_DFT_ECC_correction_disable_DEF                    (0x00000000)
  #define CH1_CR_ECC_DFT_ECC_correction_disable_HSH                    (0x01044434)

  #define CH1_CR_ECC_DFT_DIS_MCA_LOG_OFF                               ( 8)
  #define CH1_CR_ECC_DFT_DIS_MCA_LOG_WID                               ( 1)
  #define CH1_CR_ECC_DFT_DIS_MCA_LOG_MSK                               (0x00000100)
  #define CH1_CR_ECC_DFT_DIS_MCA_LOG_MIN                               (0)
  #define CH1_CR_ECC_DFT_DIS_MCA_LOG_MAX                               (1) // 0x00000001
  #define CH1_CR_ECC_DFT_DIS_MCA_LOG_DEF                               (0x00000000)
  #define CH1_CR_ECC_DFT_DIS_MCA_LOG_HSH                               (0x01084434)

  #define CH1_CR_ECC_DFT_DIS_PCH_EVENT_OFF                             ( 9)
  #define CH1_CR_ECC_DFT_DIS_PCH_EVENT_WID                             ( 1)
  #define CH1_CR_ECC_DFT_DIS_PCH_EVENT_MSK                             (0x00000200)
  #define CH1_CR_ECC_DFT_DIS_PCH_EVENT_MIN                             (0)
  #define CH1_CR_ECC_DFT_DIS_PCH_EVENT_MAX                             (1) // 0x00000001
  #define CH1_CR_ECC_DFT_DIS_PCH_EVENT_DEF                             (0x00000000)
  #define CH1_CR_ECC_DFT_DIS_PCH_EVENT_HSH                             (0x01094434)

  #define CH1_CR_ECC_DFT_DIS_RCH_POISON_OFF                            (10)
  #define CH1_CR_ECC_DFT_DIS_RCH_POISON_WID                            ( 1)
  #define CH1_CR_ECC_DFT_DIS_RCH_POISON_MSK                            (0x00000400)
  #define CH1_CR_ECC_DFT_DIS_RCH_POISON_MIN                            (0)
  #define CH1_CR_ECC_DFT_DIS_RCH_POISON_MAX                            (1) // 0x00000001
  #define CH1_CR_ECC_DFT_DIS_RCH_POISON_DEF                            (0x00000001)
  #define CH1_CR_ECC_DFT_DIS_RCH_POISON_HSH                            (0x010A4434)

  #define CH1_CR_ECC_DFT_DIS_RCH_ERROR_OFF                             (11)
  #define CH1_CR_ECC_DFT_DIS_RCH_ERROR_WID                             ( 1)
  #define CH1_CR_ECC_DFT_DIS_RCH_ERROR_MSK                             (0x00000800)
  #define CH1_CR_ECC_DFT_DIS_RCH_ERROR_MIN                             (0)
  #define CH1_CR_ECC_DFT_DIS_RCH_ERROR_MAX                             (1) // 0x00000001
  #define CH1_CR_ECC_DFT_DIS_RCH_ERROR_DEF                             (0x00000001)
  #define CH1_CR_ECC_DFT_DIS_RCH_ERROR_HSH                             (0x010B4434)

  #define CH1_CR_ECC_DFT_ECC_trigger_OFF                               (16)
  #define CH1_CR_ECC_DFT_ECC_trigger_WID                               ( 2)
  #define CH1_CR_ECC_DFT_ECC_trigger_MSK                               (0x00030000)
  #define CH1_CR_ECC_DFT_ECC_trigger_MIN                               (0)
  #define CH1_CR_ECC_DFT_ECC_trigger_MAX                               (3) // 0x00000003
  #define CH1_CR_ECC_DFT_ECC_trigger_DEF                               (0x00000000)
  #define CH1_CR_ECC_DFT_ECC_trigger_HSH                               (0x02104434)

#define CH1_CR_SC_PCIT_REG                                             (0x0000443C)

  #define CH1_CR_SC_PCIT_PCIT_OFF                                      ( 0)
  #define CH1_CR_SC_PCIT_PCIT_WID                                      ( 8)
  #define CH1_CR_SC_PCIT_PCIT_MSK                                      (0x000000FF)
  #define CH1_CR_SC_PCIT_PCIT_MIN                                      (0)
  #define CH1_CR_SC_PCIT_PCIT_MAX                                      (255) // 0x000000FF
  #define CH1_CR_SC_PCIT_PCIT_DEF                                      (0x00000040)
  #define CH1_CR_SC_PCIT_PCIT_HSH                                      (0x0800443C)

  #define CH1_CR_SC_PCIT_PCIT_GT_OFF                                   (16)
  #define CH1_CR_SC_PCIT_PCIT_GT_WID                                   ( 8)
  #define CH1_CR_SC_PCIT_PCIT_GT_MSK                                   (0x00FF0000)
  #define CH1_CR_SC_PCIT_PCIT_GT_MIN                                   (0)
  #define CH1_CR_SC_PCIT_PCIT_GT_MAX                                   (255) // 0x000000FF
  #define CH1_CR_SC_PCIT_PCIT_GT_DEF                                   (0x00000000)
  #define CH1_CR_SC_PCIT_PCIT_GT_HSH                                   (0x0810443C)

#define CH1_CR_PM_PDWN_CONFIG_REG                                      (0x00004440)

  #define CH1_CR_PM_PDWN_CONFIG_PDWN_idle_counter_OFF                  ( 0)
  #define CH1_CR_PM_PDWN_CONFIG_PDWN_idle_counter_WID                  (12)
  #define CH1_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MSK                  (0x00000FFF)
  #define CH1_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MIN                  (0)
  #define CH1_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MAX                  (4095) // 0x00000FFF
  #define CH1_CR_PM_PDWN_CONFIG_PDWN_idle_counter_DEF                  (0x00000000)
  #define CH1_CR_PM_PDWN_CONFIG_PDWN_idle_counter_HSH                  (0x0C004440)

  #define CH1_CR_PM_PDWN_CONFIG_APD_OFF                                (12)
  #define CH1_CR_PM_PDWN_CONFIG_APD_WID                                ( 1)
  #define CH1_CR_PM_PDWN_CONFIG_APD_MSK                                (0x00001000)
  #define CH1_CR_PM_PDWN_CONFIG_APD_MIN                                (0)
  #define CH1_CR_PM_PDWN_CONFIG_APD_MAX                                (1) // 0x00000001
  #define CH1_CR_PM_PDWN_CONFIG_APD_DEF                                (0x00000000)
  #define CH1_CR_PM_PDWN_CONFIG_APD_HSH                                (0x010C4440)

  #define CH1_CR_PM_PDWN_CONFIG_PPD_OFF                                (13)
  #define CH1_CR_PM_PDWN_CONFIG_PPD_WID                                ( 1)
  #define CH1_CR_PM_PDWN_CONFIG_PPD_MSK                                (0x00002000)
  #define CH1_CR_PM_PDWN_CONFIG_PPD_MIN                                (0)
  #define CH1_CR_PM_PDWN_CONFIG_PPD_MAX                                (1) // 0x00000001
  #define CH1_CR_PM_PDWN_CONFIG_PPD_DEF                                (0x00000000)
  #define CH1_CR_PM_PDWN_CONFIG_PPD_HSH                                (0x010D4440)

  #define CH1_CR_PM_PDWN_CONFIG_Slow_Exit_OFF                          (14)
  #define CH1_CR_PM_PDWN_CONFIG_Slow_Exit_WID                          ( 1)
  #define CH1_CR_PM_PDWN_CONFIG_Slow_Exit_MSK                          (0x00004000)
  #define CH1_CR_PM_PDWN_CONFIG_Slow_Exit_MIN                          (0)
  #define CH1_CR_PM_PDWN_CONFIG_Slow_Exit_MAX                          (1) // 0x00000001
  #define CH1_CR_PM_PDWN_CONFIG_Slow_Exit_DEF                          (0x00000000)
  #define CH1_CR_PM_PDWN_CONFIG_Slow_Exit_HSH                          (0x010E4440)

  #define CH1_CR_PM_PDWN_CONFIG_Global_PD_OFF                          (15)
  #define CH1_CR_PM_PDWN_CONFIG_Global_PD_WID                          ( 1)
  #define CH1_CR_PM_PDWN_CONFIG_Global_PD_MSK                          (0x00008000)
  #define CH1_CR_PM_PDWN_CONFIG_Global_PD_MIN                          (0)
  #define CH1_CR_PM_PDWN_CONFIG_Global_PD_MAX                          (1) // 0x00000001
  #define CH1_CR_PM_PDWN_CONFIG_Global_PD_DEF                          (0x00000000)
  #define CH1_CR_PM_PDWN_CONFIG_Global_PD_HSH                          (0x010F4440)

  #define CH1_CR_PM_PDWN_CONFIG_TT_idle_counter_OFF                    (16)
  #define CH1_CR_PM_PDWN_CONFIG_TT_idle_counter_WID                    ( 8)
  #define CH1_CR_PM_PDWN_CONFIG_TT_idle_counter_MSK                    (0x00FF0000)
  #define CH1_CR_PM_PDWN_CONFIG_TT_idle_counter_MIN                    (0)
  #define CH1_CR_PM_PDWN_CONFIG_TT_idle_counter_MAX                    (255) // 0x000000FF
  #define CH1_CR_PM_PDWN_CONFIG_TT_idle_counter_DEF                    (0x00000000)
  #define CH1_CR_PM_PDWN_CONFIG_TT_idle_counter_HSH                    (0x08104440)

  #define CH1_CR_PM_PDWN_CONFIG_dis_cke_tt_OFF                         (24)
  #define CH1_CR_PM_PDWN_CONFIG_dis_cke_tt_WID                         ( 1)
  #define CH1_CR_PM_PDWN_CONFIG_dis_cke_tt_MSK                         (0x01000000)
  #define CH1_CR_PM_PDWN_CONFIG_dis_cke_tt_MIN                         (0)
  #define CH1_CR_PM_PDWN_CONFIG_dis_cke_tt_MAX                         (1) // 0x00000001
  #define CH1_CR_PM_PDWN_CONFIG_dis_cke_tt_DEF                         (0x00000000)
  #define CH1_CR_PM_PDWN_CONFIG_dis_cke_tt_HSH                         (0x01184440)

  #define CH1_CR_PM_PDWN_CONFIG_write_threshold_OFF                    (25)
  #define CH1_CR_PM_PDWN_CONFIG_write_threshold_WID                    ( 6)
  #define CH1_CR_PM_PDWN_CONFIG_write_threshold_MSK                    (0x7E000000)
  #define CH1_CR_PM_PDWN_CONFIG_write_threshold_MIN                    (0)
  #define CH1_CR_PM_PDWN_CONFIG_write_threshold_MAX                    (63) // 0x0000003F
  #define CH1_CR_PM_PDWN_CONFIG_write_threshold_DEF                    (0x00000000)
  #define CH1_CR_PM_PDWN_CONFIG_write_threshold_HSH                    (0x06194440)

  #define CH1_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_OFF (31)
  #define CH1_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_WID ( 1)
  #define CH1_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_MSK (0x80000000)
  #define CH1_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_MIN (0)
  #define CH1_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_MAX (1) // 0x00000001
  #define CH1_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_DEF (0x00000000)
  #define CH1_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_HSH (0x011F4440)

#define CH1_CR_WMM_READ_CONFIG_REG                                     (0x00004444)

  #define CH1_CR_WMM_READ_CONFIG_Dis_Opp_rd_OFF                        ( 0)
  #define CH1_CR_WMM_READ_CONFIG_Dis_Opp_rd_WID                        ( 1)
  #define CH1_CR_WMM_READ_CONFIG_Dis_Opp_rd_MSK                        (0x00000001)
  #define CH1_CR_WMM_READ_CONFIG_Dis_Opp_rd_MIN                        (0)
  #define CH1_CR_WMM_READ_CONFIG_Dis_Opp_rd_MAX                        (1) // 0x00000001
  #define CH1_CR_WMM_READ_CONFIG_Dis_Opp_rd_DEF                        (0x00000000)
  #define CH1_CR_WMM_READ_CONFIG_Dis_Opp_rd_HSH                        (0x01004444)

  #define CH1_CR_WMM_READ_CONFIG_ACT_Enable_OFF                        ( 1)
  #define CH1_CR_WMM_READ_CONFIG_ACT_Enable_WID                        ( 1)
  #define CH1_CR_WMM_READ_CONFIG_ACT_Enable_MSK                        (0x00000002)
  #define CH1_CR_WMM_READ_CONFIG_ACT_Enable_MIN                        (0)
  #define CH1_CR_WMM_READ_CONFIG_ACT_Enable_MAX                        (1) // 0x00000001
  #define CH1_CR_WMM_READ_CONFIG_ACT_Enable_DEF                        (0x00000001)
  #define CH1_CR_WMM_READ_CONFIG_ACT_Enable_HSH                        (0x01014444)

  #define CH1_CR_WMM_READ_CONFIG_PRE_Enable_OFF                        ( 2)
  #define CH1_CR_WMM_READ_CONFIG_PRE_Enable_WID                        ( 1)
  #define CH1_CR_WMM_READ_CONFIG_PRE_Enable_MSK                        (0x00000004)
  #define CH1_CR_WMM_READ_CONFIG_PRE_Enable_MIN                        (0)
  #define CH1_CR_WMM_READ_CONFIG_PRE_Enable_MAX                        (1) // 0x00000001
  #define CH1_CR_WMM_READ_CONFIG_PRE_Enable_DEF                        (0x00000001)
  #define CH1_CR_WMM_READ_CONFIG_PRE_Enable_HSH                        (0x01024444)

  #define CH1_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_OFF                       ( 3)
  #define CH1_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_WID                       ( 4)
  #define CH1_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MSK                       (0x00000078)
  #define CH1_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MIN                       (0)
  #define CH1_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MAX                       (15) // 0x0000000F
  #define CH1_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_DEF                       (0x00000008)
  #define CH1_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_HSH                       (0x04034444)

#define CH1_CR_ECCERRLOG0_REG                                          (0x00004448)

  #define CH1_CR_ECCERRLOG0_CERRSTS_OFF                                ( 0)
  #define CH1_CR_ECCERRLOG0_CERRSTS_WID                                ( 1)
  #define CH1_CR_ECCERRLOG0_CERRSTS_MSK                                (0x00000001)
  #define CH1_CR_ECCERRLOG0_CERRSTS_MIN                                (0)
  #define CH1_CR_ECCERRLOG0_CERRSTS_MAX                                (1) // 0x00000001
  #define CH1_CR_ECCERRLOG0_CERRSTS_DEF                                (0x00000000)
  #define CH1_CR_ECCERRLOG0_CERRSTS_HSH                                (0x01004448)

  #define CH1_CR_ECCERRLOG0_MERRSTS_OFF                                ( 1)
  #define CH1_CR_ECCERRLOG0_MERRSTS_WID                                ( 1)
  #define CH1_CR_ECCERRLOG0_MERRSTS_MSK                                (0x00000002)
  #define CH1_CR_ECCERRLOG0_MERRSTS_MIN                                (0)
  #define CH1_CR_ECCERRLOG0_MERRSTS_MAX                                (1) // 0x00000001
  #define CH1_CR_ECCERRLOG0_MERRSTS_DEF                                (0x00000000)
  #define CH1_CR_ECCERRLOG0_MERRSTS_HSH                                (0x01014448)

  #define CH1_CR_ECCERRLOG0_ERRSYND_OFF                                (16)
  #define CH1_CR_ECCERRLOG0_ERRSYND_WID                                ( 8)
  #define CH1_CR_ECCERRLOG0_ERRSYND_MSK                                (0x00FF0000)
  #define CH1_CR_ECCERRLOG0_ERRSYND_MIN                                (0)
  #define CH1_CR_ECCERRLOG0_ERRSYND_MAX                                (255) // 0x000000FF
  #define CH1_CR_ECCERRLOG0_ERRSYND_DEF                                (0x00000000)
  #define CH1_CR_ECCERRLOG0_ERRSYND_HSH                                (0x08104448)

  #define CH1_CR_ECCERRLOG0_ERRCHUNK_OFF                               (24)
  #define CH1_CR_ECCERRLOG0_ERRCHUNK_WID                               ( 3)
  #define CH1_CR_ECCERRLOG0_ERRCHUNK_MSK                               (0x07000000)
  #define CH1_CR_ECCERRLOG0_ERRCHUNK_MIN                               (0)
  #define CH1_CR_ECCERRLOG0_ERRCHUNK_MAX                               (7) // 0x00000007
  #define CH1_CR_ECCERRLOG0_ERRCHUNK_DEF                               (0x00000000)
  #define CH1_CR_ECCERRLOG0_ERRCHUNK_HSH                               (0x03184448)

  #define CH1_CR_ECCERRLOG0_ERRRANK_OFF                                (27)
  #define CH1_CR_ECCERRLOG0_ERRRANK_WID                                ( 2)
  #define CH1_CR_ECCERRLOG0_ERRRANK_MSK                                (0x18000000)
  #define CH1_CR_ECCERRLOG0_ERRRANK_MIN                                (0)
  #define CH1_CR_ECCERRLOG0_ERRRANK_MAX                                (3) // 0x00000003
  #define CH1_CR_ECCERRLOG0_ERRRANK_DEF                                (0x00000000)
  #define CH1_CR_ECCERRLOG0_ERRRANK_HSH                                (0x021B4448)

  #define CH1_CR_ECCERRLOG0_ERRBANK_OFF                                (29)
  #define CH1_CR_ECCERRLOG0_ERRBANK_WID                                ( 3)
  #define CH1_CR_ECCERRLOG0_ERRBANK_MSK                                (0xE0000000)
  #define CH1_CR_ECCERRLOG0_ERRBANK_MIN                                (0)
  #define CH1_CR_ECCERRLOG0_ERRBANK_MAX                                (7) // 0x00000007
  #define CH1_CR_ECCERRLOG0_ERRBANK_DEF                                (0x00000000)
  #define CH1_CR_ECCERRLOG0_ERRBANK_HSH                                (0x031D4448)

#define CH1_CR_ECCERRLOG1_REG                                          (0x0000444C)

  #define CH1_CR_ECCERRLOG1_ERRROW_OFF                                 ( 0)
  #define CH1_CR_ECCERRLOG1_ERRROW_WID                                 (17)
  #define CH1_CR_ECCERRLOG1_ERRROW_MSK                                 (0x0001FFFF)
  #define CH1_CR_ECCERRLOG1_ERRROW_MIN                                 (0)
  #define CH1_CR_ECCERRLOG1_ERRROW_MAX                                 (131071) // 0x0001FFFF
  #define CH1_CR_ECCERRLOG1_ERRROW_DEF                                 (0x00000000)
  #define CH1_CR_ECCERRLOG1_ERRROW_HSH                                 (0x1100444C)

  #define CH1_CR_ECCERRLOG1_ERRCOL_OFF                                 (17)
  #define CH1_CR_ECCERRLOG1_ERRCOL_WID                                 (12)
  #define CH1_CR_ECCERRLOG1_ERRCOL_MSK                                 (0x1FFE0000)
  #define CH1_CR_ECCERRLOG1_ERRCOL_MIN                                 (0)
  #define CH1_CR_ECCERRLOG1_ERRCOL_MAX                                 (4095) // 0x00000FFF
  #define CH1_CR_ECCERRLOG1_ERRCOL_DEF                                 (0x00000000)
  #define CH1_CR_ECCERRLOG1_ERRCOL_HSH                                 (0x0C11444C)

  #define CH1_CR_ECCERRLOG1_ERRBANKGROUP_OFF                           (29)
  #define CH1_CR_ECCERRLOG1_ERRBANKGROUP_WID                           ( 2)
  #define CH1_CR_ECCERRLOG1_ERRBANKGROUP_MSK                           (0x60000000)
  #define CH1_CR_ECCERRLOG1_ERRBANKGROUP_MIN                           (0)
  #define CH1_CR_ECCERRLOG1_ERRBANKGROUP_MAX                           (3) // 0x00000003
  #define CH1_CR_ECCERRLOG1_ERRBANKGROUP_DEF                           (0x00000000)
  #define CH1_CR_ECCERRLOG1_ERRBANKGROUP_HSH                           (0x021D444C)

#define CH1_CR_TC_PWRDN_REG                                            (0x00004450)

  #define CH1_CR_TC_PWRDN_tCKE_OFF                                     ( 0)
  #define CH1_CR_TC_PWRDN_tCKE_WID                                     ( 5)
  #define CH1_CR_TC_PWRDN_tCKE_MSK                                     (0x0000001F)
  #define CH1_CR_TC_PWRDN_tCKE_MIN                                     (0)
  #define CH1_CR_TC_PWRDN_tCKE_MAX                                     (31) // 0x0000001F
  #define CH1_CR_TC_PWRDN_tCKE_DEF                                     (0x00000004)
  #define CH1_CR_TC_PWRDN_tCKE_HSH                                     (0x45004450)

  #define CH1_CR_TC_PWRDN_tXP_OFF                                      ( 8)
  #define CH1_CR_TC_PWRDN_tXP_WID                                      ( 5)
  #define CH1_CR_TC_PWRDN_tXP_MSK                                      (0x00001F00)
  #define CH1_CR_TC_PWRDN_tXP_MIN                                      (0)
  #define CH1_CR_TC_PWRDN_tXP_MAX                                      (31) // 0x0000001F
  #define CH1_CR_TC_PWRDN_tXP_DEF                                      (0x00000004)
  #define CH1_CR_TC_PWRDN_tXP_HSH                                      (0x45084450)

  #define CH1_CR_TC_PWRDN_tXPDLL_OFF                                   (16)
  #define CH1_CR_TC_PWRDN_tXPDLL_WID                                   ( 6)
  #define CH1_CR_TC_PWRDN_tXPDLL_MSK                                   (0x003F0000)
  #define CH1_CR_TC_PWRDN_tXPDLL_MIN                                   (0)
  #define CH1_CR_TC_PWRDN_tXPDLL_MAX                                   (63) // 0x0000003F
  #define CH1_CR_TC_PWRDN_tXPDLL_DEF                                   (0x00000004)
  #define CH1_CR_TC_PWRDN_tXPDLL_HSH                                   (0x46104450)

  #define CH1_CR_TC_PWRDN_tPRPDEN_OFF                                  (22)
  #define CH1_CR_TC_PWRDN_tPRPDEN_WID                                  ( 2)
  #define CH1_CR_TC_PWRDN_tPRPDEN_MSK                                  (0x00C00000)
  #define CH1_CR_TC_PWRDN_tPRPDEN_MIN                                  (0)
  #define CH1_CR_TC_PWRDN_tPRPDEN_MAX                                  (3) // 0x00000003
  #define CH1_CR_TC_PWRDN_tPRPDEN_DEF                                  (0x00000001)
  #define CH1_CR_TC_PWRDN_tPRPDEN_HSH                                  (0x42164450)

  #define CH1_CR_TC_PWRDN_tRDPDEN_OFF                                  (24)
  #define CH1_CR_TC_PWRDN_tRDPDEN_WID                                  ( 7)
  #define CH1_CR_TC_PWRDN_tRDPDEN_MSK                                  (0x7F000000)
  #define CH1_CR_TC_PWRDN_tRDPDEN_MIN                                  (0)
  #define CH1_CR_TC_PWRDN_tRDPDEN_MAX                                  (127) // 0x0000007F
  #define CH1_CR_TC_PWRDN_tRDPDEN_DEF                                  (0x00000004)
  #define CH1_CR_TC_PWRDN_tRDPDEN_HSH                                  (0x47184450)

  #define CH1_CR_TC_PWRDN_tWRPDEN_OFF                                  (32)
  #define CH1_CR_TC_PWRDN_tWRPDEN_WID                                  ( 8)
  #define CH1_CR_TC_PWRDN_tWRPDEN_MSK                                  (0x000000FF00000000ULL)
  #define CH1_CR_TC_PWRDN_tWRPDEN_MIN                                  (0)
  #define CH1_CR_TC_PWRDN_tWRPDEN_MAX                                  (255) // 0x000000FF
  #define CH1_CR_TC_PWRDN_tWRPDEN_DEF                                  (0x00000004)
  #define CH1_CR_TC_PWRDN_tWRPDEN_HSH                                  (0x48204450)

#define CH1_CR_QUEUE_ENTRY_DISABLE_RPQ_REG                             (0x00004458)

  #define CH1_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_OFF               ( 0)
  #define CH1_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_WID               (32)
  #define CH1_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MSK               (0xFFFFFFFF)
  #define CH1_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MIN               (0)
  #define CH1_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MAX               (4294967295) // 0xFFFFFFFF
  #define CH1_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_DEF               (0x00000000)
  #define CH1_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_HSH               (0x20004458)

#define CH1_CR_QUEUE_ENTRY_DISABLE_IPQ_REG                             (0x0000445C)

  #define CH1_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_OFF               ( 0)
  #define CH1_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_WID               (16)
  #define CH1_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MSK               (0x0000FFFF)
  #define CH1_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MIN               (0)
  #define CH1_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MAX               (65535) // 0x0000FFFF
  #define CH1_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_DEF               (0x00000000)
  #define CH1_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_HSH               (0x1000445C)

#define CH1_CR_QUEUE_ENTRY_DISABLE_WPQ_REG                             (0x00004460)

  #define CH1_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_OFF               ( 0)
  #define CH1_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_WID               (64)
  #define CH1_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MSK               (0xFFFFFFFFFFFFFFFFULL)
  #define CH1_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MIN               (0)
  #define CH1_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MAX               (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define CH1_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_DEF               (0x00000000)
  #define CH1_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_HSH               (0x40004460)

#define CH1_CR_SC_WDBWM_REG                                            (0x00004468)

  #define CH1_CR_SC_WDBWM_WMM_entry_wm_OFF                             ( 0)
  #define CH1_CR_SC_WDBWM_WMM_entry_wm_WID                             ( 7)
  #define CH1_CR_SC_WDBWM_WMM_entry_wm_MSK                             (0x0000007F)
  #define CH1_CR_SC_WDBWM_WMM_entry_wm_MIN                             (0)
  #define CH1_CR_SC_WDBWM_WMM_entry_wm_MAX                             (127) // 0x0000007F
  #define CH1_CR_SC_WDBWM_WMM_entry_wm_DEF                             (0x00000038)
  #define CH1_CR_SC_WDBWM_WMM_entry_wm_HSH                             (0x47004468)

  #define CH1_CR_SC_WDBWM_WMM_exit_wm_OFF                              ( 8)
  #define CH1_CR_SC_WDBWM_WMM_exit_wm_WID                              ( 7)
  #define CH1_CR_SC_WDBWM_WMM_exit_wm_MSK                              (0x00007F00)
  #define CH1_CR_SC_WDBWM_WMM_exit_wm_MIN                              (0)
  #define CH1_CR_SC_WDBWM_WMM_exit_wm_MAX                              (127) // 0x0000007F
  #define CH1_CR_SC_WDBWM_WMM_exit_wm_DEF                              (0x00000030)
  #define CH1_CR_SC_WDBWM_WMM_exit_wm_HSH                              (0x47084468)

  #define CH1_CR_SC_WDBWM_WIM_wm_OFF                                   (16)
  #define CH1_CR_SC_WDBWM_WIM_wm_WID                                   ( 7)
  #define CH1_CR_SC_WDBWM_WIM_wm_MSK                                   (0x007F0000)
  #define CH1_CR_SC_WDBWM_WIM_wm_MIN                                   (0)
  #define CH1_CR_SC_WDBWM_WIM_wm_MAX                                   (127) // 0x0000007F
  #define CH1_CR_SC_WDBWM_WIM_wm_DEF                                   (0x0000003C)
  #define CH1_CR_SC_WDBWM_WIM_wm_HSH                                   (0x47104468)

  #define CH1_CR_SC_WDBWM_Write_Isoc_CAS_count_OFF                     (24)
  #define CH1_CR_SC_WDBWM_Write_Isoc_CAS_count_WID                     ( 8)
  #define CH1_CR_SC_WDBWM_Write_Isoc_CAS_count_MSK                     (0xFF000000)
  #define CH1_CR_SC_WDBWM_Write_Isoc_CAS_count_MIN                     (0)
  #define CH1_CR_SC_WDBWM_Write_Isoc_CAS_count_MAX                     (255) // 0x000000FF
  #define CH1_CR_SC_WDBWM_Write_Isoc_CAS_count_DEF                     (0x00000040)
  #define CH1_CR_SC_WDBWM_Write_Isoc_CAS_count_HSH                     (0x48184468)

  #define CH1_CR_SC_WDBWM_Read_CAS_count_OFF                           (32)
  #define CH1_CR_SC_WDBWM_Read_CAS_count_WID                           ( 8)
  #define CH1_CR_SC_WDBWM_Read_CAS_count_MSK                           (0x000000FF00000000ULL)
  #define CH1_CR_SC_WDBWM_Read_CAS_count_MIN                           (0)
  #define CH1_CR_SC_WDBWM_Read_CAS_count_MAX                           (255) // 0x000000FF
  #define CH1_CR_SC_WDBWM_Read_CAS_count_DEF                           (0x00000040)
  #define CH1_CR_SC_WDBWM_Read_CAS_count_HSH                           (0x48204468)

  #define CH1_CR_SC_WDBWM_Write_CAS_count_OFF                          (40)
  #define CH1_CR_SC_WDBWM_Write_CAS_count_WID                          ( 8)
  #define CH1_CR_SC_WDBWM_Write_CAS_count_MSK                          (0x0000FF0000000000ULL)
  #define CH1_CR_SC_WDBWM_Write_CAS_count_MIN                          (0)
  #define CH1_CR_SC_WDBWM_Write_CAS_count_MAX                          (255) // 0x000000FF
  #define CH1_CR_SC_WDBWM_Write_CAS_count_DEF                          (0x00000040)
  #define CH1_CR_SC_WDBWM_Write_CAS_count_HSH                          (0x48284468)

  #define CH1_CR_SC_WDBWM_Write_CAS_count_for_VC1_OFF                  (48)
  #define CH1_CR_SC_WDBWM_Write_CAS_count_for_VC1_WID                  ( 8)
  #define CH1_CR_SC_WDBWM_Write_CAS_count_for_VC1_MSK                  (0x00FF000000000000ULL)
  #define CH1_CR_SC_WDBWM_Write_CAS_count_for_VC1_MIN                  (0)
  #define CH1_CR_SC_WDBWM_Write_CAS_count_for_VC1_MAX                  (255) // 0x000000FF
  #define CH1_CR_SC_WDBWM_Write_CAS_count_for_VC1_DEF                  (0x00000040)
  #define CH1_CR_SC_WDBWM_Write_CAS_count_for_VC1_HSH                  (0x48304468)

  #define CH1_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_OFF         (56)
  #define CH1_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_WID         ( 7)
  #define CH1_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_MSK         (0x7F00000000000000ULL)
  #define CH1_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_MIN         (0)
  #define CH1_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_MAX         (127) // 0x0000007F
  #define CH1_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_DEF         (0x00000016)
  #define CH1_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_HSH         (0x47384468)

  #define CH1_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_OFF                   (63)
  #define CH1_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_WID                   ( 1)
  #define CH1_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_MSK                   (0x8000000000000000ULL)
  #define CH1_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_MIN                   (0)
  #define CH1_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_MAX                   (1) // 0x00000001
  #define CH1_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_DEF                   (0x00000000)
  #define CH1_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_HSH                   (0x413F4468)

#define CH1_CR_TC_ODT_REG                                              (0x00004470)

  #define CH1_CR_TC_ODT_ODT_read_duration_OFF                          ( 0)
  #define CH1_CR_TC_ODT_ODT_read_duration_WID                          ( 4)
  #define CH1_CR_TC_ODT_ODT_read_duration_MSK                          (0x0000000F)
  #define CH1_CR_TC_ODT_ODT_read_duration_MIN                          (0)
  #define CH1_CR_TC_ODT_ODT_read_duration_MAX                          (15) // 0x0000000F
  #define CH1_CR_TC_ODT_ODT_read_duration_DEF                          (0x00000000)
  #define CH1_CR_TC_ODT_ODT_read_duration_HSH                          (0x44004470)

  #define CH1_CR_TC_ODT_ODT_Read_Delay_OFF                             ( 4)
  #define CH1_CR_TC_ODT_ODT_Read_Delay_WID                             ( 4)
  #define CH1_CR_TC_ODT_ODT_Read_Delay_MSK                             (0x000000F0)
  #define CH1_CR_TC_ODT_ODT_Read_Delay_MIN                             (0)
  #define CH1_CR_TC_ODT_ODT_Read_Delay_MAX                             (15) // 0x0000000F
  #define CH1_CR_TC_ODT_ODT_Read_Delay_DEF                             (0x00000000)
  #define CH1_CR_TC_ODT_ODT_Read_Delay_HSH                             (0x44044470)

  #define CH1_CR_TC_ODT_ODT_write_duration_OFF                         ( 8)
  #define CH1_CR_TC_ODT_ODT_write_duration_WID                         ( 4)
  #define CH1_CR_TC_ODT_ODT_write_duration_MSK                         (0x00000F00)
  #define CH1_CR_TC_ODT_ODT_write_duration_MIN                         (0)
  #define CH1_CR_TC_ODT_ODT_write_duration_MAX                         (15) // 0x0000000F
  #define CH1_CR_TC_ODT_ODT_write_duration_DEF                         (0x00000000)
  #define CH1_CR_TC_ODT_ODT_write_duration_HSH                         (0x44084470)

  #define CH1_CR_TC_ODT_ODT_Write_Delay_OFF                            (12)
  #define CH1_CR_TC_ODT_ODT_Write_Delay_WID                            ( 4)
  #define CH1_CR_TC_ODT_ODT_Write_Delay_MSK                            (0x0000F000)
  #define CH1_CR_TC_ODT_ODT_Write_Delay_MIN                            (0)
  #define CH1_CR_TC_ODT_ODT_Write_Delay_MAX                            (15) // 0x0000000F
  #define CH1_CR_TC_ODT_ODT_Write_Delay_DEF                            (0x00000000)
  #define CH1_CR_TC_ODT_ODT_Write_Delay_HSH                            (0x440C4470)

  #define CH1_CR_TC_ODT_tCL_OFF                                        (16)
  #define CH1_CR_TC_ODT_tCL_WID                                        ( 6)
  #define CH1_CR_TC_ODT_tCL_MSK                                        (0x003F0000)
  #define CH1_CR_TC_ODT_tCL_MIN                                        (0)
  #define CH1_CR_TC_ODT_tCL_MAX                                        (63) // 0x0000003F
  #define CH1_CR_TC_ODT_tCL_DEF                                        (0x00000005)
  #define CH1_CR_TC_ODT_tCL_HSH                                        (0x46104470)

  #define CH1_CR_TC_ODT_tCWL_OFF                                       (22)
  #define CH1_CR_TC_ODT_tCWL_WID                                       ( 6)
  #define CH1_CR_TC_ODT_tCWL_MSK                                       (0x0FC00000)
  #define CH1_CR_TC_ODT_tCWL_MIN                                       (0)
  #define CH1_CR_TC_ODT_tCWL_MAX                                       (63) // 0x0000003F
  #define CH1_CR_TC_ODT_tCWL_DEF                                       (0x00000006)
  #define CH1_CR_TC_ODT_tCWL_HSH                                       (0x46164470)

  #define CH1_CR_TC_ODT_Write_Early_ODT_OFF                            (28)
  #define CH1_CR_TC_ODT_Write_Early_ODT_WID                            ( 1)
  #define CH1_CR_TC_ODT_Write_Early_ODT_MSK                            (0x10000000)
  #define CH1_CR_TC_ODT_Write_Early_ODT_MIN                            (0)
  #define CH1_CR_TC_ODT_Write_Early_ODT_MAX                            (1) // 0x00000001
  #define CH1_CR_TC_ODT_Write_Early_ODT_DEF                            (0x00000000)
  #define CH1_CR_TC_ODT_Write_Early_ODT_HSH                            (0x411C4470)

  #define CH1_CR_TC_ODT_tAONPD_OFF                                     (32)
  #define CH1_CR_TC_ODT_tAONPD_WID                                     ( 5)
  #define CH1_CR_TC_ODT_tAONPD_MSK                                     (0x0000001F00000000ULL)
  #define CH1_CR_TC_ODT_tAONPD_MIN                                     (0)
  #define CH1_CR_TC_ODT_tAONPD_MAX                                     (31) // 0x0000001F
  #define CH1_CR_TC_ODT_tAONPD_DEF                                     (0x00000004)
  #define CH1_CR_TC_ODT_tAONPD_HSH                                     (0x45204470)

#define CH1_CR_MCSCHEDS_SPARE_REG                                      (0x00004478)

  #define CH1_CR_MCSCHEDS_SPARE_Spare_RW_OFF                           ( 0)
  #define CH1_CR_MCSCHEDS_SPARE_Spare_RW_WID                           (16)
  #define CH1_CR_MCSCHEDS_SPARE_Spare_RW_MSK                           (0x0000FFFF)
  #define CH1_CR_MCSCHEDS_SPARE_Spare_RW_MIN                           (0)
  #define CH1_CR_MCSCHEDS_SPARE_Spare_RW_MAX                           (65535) // 0x0000FFFF
  #define CH1_CR_MCSCHEDS_SPARE_Spare_RW_DEF                           (0x00000000)
  #define CH1_CR_MCSCHEDS_SPARE_Spare_RW_HSH                           (0x10004478)

  #define CH1_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_OFF              (16)
  #define CH1_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_WID              ( 7)
  #define CH1_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_MSK              (0x007F0000)
  #define CH1_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_MIN              (0)
  #define CH1_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_MAX              (127) // 0x0000007F
  #define CH1_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_DEF              (0x00000030)
  #define CH1_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_HSH              (0x07104478)

  #define CH1_CR_MCSCHEDS_SPARE_Spare_RW_V_OFF                         (23)
  #define CH1_CR_MCSCHEDS_SPARE_Spare_RW_V_WID                         ( 9)
  #define CH1_CR_MCSCHEDS_SPARE_Spare_RW_V_MSK                         (0xFF800000)
  #define CH1_CR_MCSCHEDS_SPARE_Spare_RW_V_MIN                         (0)
  #define CH1_CR_MCSCHEDS_SPARE_Spare_RW_V_MAX                         (511) // 0x000001FF
  #define CH1_CR_MCSCHEDS_SPARE_Spare_RW_V_DEF                         (0x00000000)
  #define CH1_CR_MCSCHEDS_SPARE_Spare_RW_V_HSH                         (0x09174478)

#define CH1_CR_SC_ODT_MATRIX_REG                                       (0x00004480)

  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_0_OFF                         ( 0)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_0_WID                         ( 4)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_0_MSK                         (0x0000000F)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_0_MIN                         (0)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_0_MAX                         (15) // 0x0000000F
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_0_DEF                         (0x00000000)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_0_HSH                         (0x04004480)

  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_1_OFF                         ( 4)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_1_WID                         ( 4)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_1_MSK                         (0x000000F0)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_1_MIN                         (0)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_1_MAX                         (15) // 0x0000000F
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_1_DEF                         (0x00000000)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_1_HSH                         (0x04044480)

  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_2_OFF                         ( 8)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_2_WID                         ( 4)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_2_MSK                         (0x00000F00)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_2_MIN                         (0)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_2_MAX                         (15) // 0x0000000F
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_2_DEF                         (0x00000000)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_2_HSH                         (0x04084480)

  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_3_OFF                         (12)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_3_WID                         ( 4)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_3_MSK                         (0x0000F000)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_3_MIN                         (0)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_3_MAX                         (15) // 0x0000000F
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_3_DEF                         (0x00000000)
  #define CH1_CR_SC_ODT_MATRIX_Read_Rank_3_HSH                         (0x040C4480)

  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_0_OFF                        (16)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_0_WID                        ( 4)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_0_MSK                        (0x000F0000)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_0_MIN                        (0)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_0_MAX                        (15) // 0x0000000F
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_0_DEF                        (0x00000000)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_0_HSH                        (0x04104480)

  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_1_OFF                        (20)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_1_WID                        ( 4)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_1_MSK                        (0x00F00000)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_1_MIN                        (0)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_1_MAX                        (15) // 0x0000000F
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_1_DEF                        (0x00000000)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_1_HSH                        (0x04144480)

  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_2_OFF                        (24)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_2_WID                        ( 4)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_2_MSK                        (0x0F000000)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_2_MIN                        (0)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_2_MAX                        (15) // 0x0000000F
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_2_DEF                        (0x00000000)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_2_HSH                        (0x04184480)

  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_3_OFF                        (28)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_3_WID                        ( 4)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_3_MSK                        (0xF0000000)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_3_MIN                        (0)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_3_MAX                        (15) // 0x0000000F
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_3_DEF                        (0x00000000)
  #define CH1_CR_SC_ODT_MATRIX_Write_Rank_3_HSH                        (0x041C4480)

#define CH1_CR_DFT_BLOCK_REG                                           (0x00004484)

  #define CH1_CR_DFT_BLOCK_dft_block_cycles_OFF                        ( 0)
  #define CH1_CR_DFT_BLOCK_dft_block_cycles_WID                        (16)
  #define CH1_CR_DFT_BLOCK_dft_block_cycles_MSK                        (0x0000FFFF)
  #define CH1_CR_DFT_BLOCK_dft_block_cycles_MIN                        (0)
  #define CH1_CR_DFT_BLOCK_dft_block_cycles_MAX                        (65535) // 0x0000FFFF
  #define CH1_CR_DFT_BLOCK_dft_block_cycles_DEF                        (0x00000000)
  #define CH1_CR_DFT_BLOCK_dft_block_cycles_HSH                        (0x10004484)

  #define CH1_CR_DFT_BLOCK_dft_nonblock_cycles_OFF                     (16)
  #define CH1_CR_DFT_BLOCK_dft_nonblock_cycles_WID                     (16)
  #define CH1_CR_DFT_BLOCK_dft_nonblock_cycles_MSK                     (0xFFFF0000)
  #define CH1_CR_DFT_BLOCK_dft_nonblock_cycles_MIN                     (0)
  #define CH1_CR_DFT_BLOCK_dft_nonblock_cycles_MAX                     (65535) // 0x0000FFFF
  #define CH1_CR_DFT_BLOCK_dft_nonblock_cycles_DEF                     (0x00000000)
  #define CH1_CR_DFT_BLOCK_dft_nonblock_cycles_HSH                     (0x10104484)

#define CH1_CR_SC_GS_CFG_REG                                           (0x00004488)

  #define CH1_CR_SC_GS_CFG_DRAM_technology_OFF                         ( 0)
  #define CH1_CR_SC_GS_CFG_DRAM_technology_WID                         ( 3)
  #define CH1_CR_SC_GS_CFG_DRAM_technology_MSK                         (0x00000007)
  #define CH1_CR_SC_GS_CFG_DRAM_technology_MIN                         (0)
  #define CH1_CR_SC_GS_CFG_DRAM_technology_MAX                         (7) // 0x00000007
  #define CH1_CR_SC_GS_CFG_DRAM_technology_DEF                         (0x00000000)
  #define CH1_CR_SC_GS_CFG_DRAM_technology_HSH                         (0x43004488)

  #define CH1_CR_SC_GS_CFG_CMD_stretch_OFF                             ( 3)
  #define CH1_CR_SC_GS_CFG_CMD_stretch_WID                             ( 2)
  #define CH1_CR_SC_GS_CFG_CMD_stretch_MSK                             (0x00000018)
  #define CH1_CR_SC_GS_CFG_CMD_stretch_MIN                             (0)
  #define CH1_CR_SC_GS_CFG_CMD_stretch_MAX                             (3) // 0x00000003
  #define CH1_CR_SC_GS_CFG_CMD_stretch_DEF                             (0x00000000)
  #define CH1_CR_SC_GS_CFG_CMD_stretch_HSH                             (0x42034488)

  #define CH1_CR_SC_GS_CFG_N_to_1_ratio_OFF                            ( 5)
  #define CH1_CR_SC_GS_CFG_N_to_1_ratio_WID                            ( 3)
  #define CH1_CR_SC_GS_CFG_N_to_1_ratio_MSK                            (0x000000E0)
  #define CH1_CR_SC_GS_CFG_N_to_1_ratio_MIN                            (0)
  #define CH1_CR_SC_GS_CFG_N_to_1_ratio_MAX                            (7) // 0x00000007
  #define CH1_CR_SC_GS_CFG_N_to_1_ratio_DEF                            (0x00000001)
  #define CH1_CR_SC_GS_CFG_N_to_1_ratio_HSH                            (0x43054488)

  #define CH1_CR_SC_GS_CFG_Address_mirror_OFF                          ( 8)
  #define CH1_CR_SC_GS_CFG_Address_mirror_WID                          ( 4)
  #define CH1_CR_SC_GS_CFG_Address_mirror_MSK                          (0x00000F00)
  #define CH1_CR_SC_GS_CFG_Address_mirror_MIN                          (0)
  #define CH1_CR_SC_GS_CFG_Address_mirror_MAX                          (15) // 0x0000000F
  #define CH1_CR_SC_GS_CFG_Address_mirror_DEF                          (0x00000000)
  #define CH1_CR_SC_GS_CFG_Address_mirror_HSH                          (0x44084488)

  #define CH1_CR_SC_GS_CFG_tCPDED_OFF                                  (12)
  #define CH1_CR_SC_GS_CFG_tCPDED_WID                                  ( 3)
  #define CH1_CR_SC_GS_CFG_tCPDED_MSK                                  (0x00007000)
  #define CH1_CR_SC_GS_CFG_tCPDED_MIN                                  (0)
  #define CH1_CR_SC_GS_CFG_tCPDED_MAX                                  (7) // 0x00000007
  #define CH1_CR_SC_GS_CFG_tCPDED_DEF                                  (0x00000001)
  #define CH1_CR_SC_GS_CFG_tCPDED_HSH                                  (0x430C4488)

  #define CH1_CR_SC_GS_CFG_disable_tristate_OFF                        (15)
  #define CH1_CR_SC_GS_CFG_disable_tristate_WID                        ( 1)
  #define CH1_CR_SC_GS_CFG_disable_tristate_MSK                        (0x00008000)
  #define CH1_CR_SC_GS_CFG_disable_tristate_MIN                        (0)
  #define CH1_CR_SC_GS_CFG_disable_tristate_MAX                        (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_disable_tristate_DEF                        (0x00000000)
  #define CH1_CR_SC_GS_CFG_disable_tristate_HSH                        (0x410F4488)

  #define CH1_CR_SC_GS_CFG_ck_to_cke_OFF                               (16)
  #define CH1_CR_SC_GS_CFG_ck_to_cke_WID                               ( 3)
  #define CH1_CR_SC_GS_CFG_ck_to_cke_MSK                               (0x00070000)
  #define CH1_CR_SC_GS_CFG_ck_to_cke_MIN                               (0)
  #define CH1_CR_SC_GS_CFG_ck_to_cke_MAX                               (7) // 0x00000007
  #define CH1_CR_SC_GS_CFG_ck_to_cke_DEF                               (0x00000002)
  #define CH1_CR_SC_GS_CFG_ck_to_cke_HSH                               (0x43104488)

  #define CH1_CR_SC_GS_CFG_tCAL_OFF                                    (19)
  #define CH1_CR_SC_GS_CFG_tCAL_WID                                    ( 3)
  #define CH1_CR_SC_GS_CFG_tCAL_MSK                                    (0x00380000)
  #define CH1_CR_SC_GS_CFG_tCAL_MIN                                    (0)
  #define CH1_CR_SC_GS_CFG_tCAL_MAX                                    (7) // 0x00000007
  #define CH1_CR_SC_GS_CFG_tCAL_DEF                                    (0x00000000)
  #define CH1_CR_SC_GS_CFG_tCAL_HSH                                    (0x43134488)

  #define CH1_CR_SC_GS_CFG_frequency_point_OFF                         (22)
  #define CH1_CR_SC_GS_CFG_frequency_point_WID                         ( 2)
  #define CH1_CR_SC_GS_CFG_frequency_point_MSK                         (0x00C00000)
  #define CH1_CR_SC_GS_CFG_frequency_point_MIN                         (0)
  #define CH1_CR_SC_GS_CFG_frequency_point_MAX                         (3) // 0x00000003
  #define CH1_CR_SC_GS_CFG_frequency_point_DEF                         (0x00000000)
  #define CH1_CR_SC_GS_CFG_frequency_point_HSH                         (0x42164488)

  #define CH1_CR_SC_GS_CFG_enable_odt_matrix_OFF                       (24)
  #define CH1_CR_SC_GS_CFG_enable_odt_matrix_WID                       ( 1)
  #define CH1_CR_SC_GS_CFG_enable_odt_matrix_MSK                       (0x01000000)
  #define CH1_CR_SC_GS_CFG_enable_odt_matrix_MIN                       (0)
  #define CH1_CR_SC_GS_CFG_enable_odt_matrix_MAX                       (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_enable_odt_matrix_DEF                       (0x00000000)
  #define CH1_CR_SC_GS_CFG_enable_odt_matrix_HSH                       (0x41184488)

  #define CH1_CR_SC_GS_CFG_cs_to_cke_OFF                               (25)
  #define CH1_CR_SC_GS_CFG_cs_to_cke_WID                               ( 3)
  #define CH1_CR_SC_GS_CFG_cs_to_cke_MSK                               (0x0E000000)
  #define CH1_CR_SC_GS_CFG_cs_to_cke_MIN                               (0)
  #define CH1_CR_SC_GS_CFG_cs_to_cke_MAX                               (7) // 0x00000007
  #define CH1_CR_SC_GS_CFG_cs_to_cke_DEF                               (0x00000002)
  #define CH1_CR_SC_GS_CFG_cs_to_cke_HSH                               (0x43194488)

  #define CH1_CR_SC_GS_CFG_x8_device_OFF                               (28)
  #define CH1_CR_SC_GS_CFG_x8_device_WID                               ( 2)
  #define CH1_CR_SC_GS_CFG_x8_device_MSK                               (0x30000000)
  #define CH1_CR_SC_GS_CFG_x8_device_MIN                               (0)
  #define CH1_CR_SC_GS_CFG_x8_device_MAX                               (3) // 0x00000003
  #define CH1_CR_SC_GS_CFG_x8_device_DEF                               (0x00000000)
  #define CH1_CR_SC_GS_CFG_x8_device_HSH                               (0x421C4488)

  #define CH1_CR_SC_GS_CFG_no_gear2_param_divide_OFF                   (30)
  #define CH1_CR_SC_GS_CFG_no_gear2_param_divide_WID                   ( 1)
  #define CH1_CR_SC_GS_CFG_no_gear2_param_divide_MSK                   (0x40000000)
  #define CH1_CR_SC_GS_CFG_no_gear2_param_divide_MIN                   (0)
  #define CH1_CR_SC_GS_CFG_no_gear2_param_divide_MAX                   (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_no_gear2_param_divide_DEF                   (0x00000000)
  #define CH1_CR_SC_GS_CFG_no_gear2_param_divide_HSH                   (0x411E4488)

  #define CH1_CR_SC_GS_CFG_gear2_OFF                                   (31)
  #define CH1_CR_SC_GS_CFG_gear2_WID                                   ( 1)
  #define CH1_CR_SC_GS_CFG_gear2_MSK                                   (0x80000000)
  #define CH1_CR_SC_GS_CFG_gear2_MIN                                   (0)
  #define CH1_CR_SC_GS_CFG_gear2_MAX                                   (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_gear2_DEF                                   (0x00000000)
  #define CH1_CR_SC_GS_CFG_gear2_HSH                                   (0x411F4488)

  #define CH1_CR_SC_GS_CFG_ddr4_1dpc_OFF                               (32)
  #define CH1_CR_SC_GS_CFG_ddr4_1dpc_WID                               ( 2)
  #define CH1_CR_SC_GS_CFG_ddr4_1dpc_MSK                               (0x0000000300000000ULL)
  #define CH1_CR_SC_GS_CFG_ddr4_1dpc_MIN                               (0)
  #define CH1_CR_SC_GS_CFG_ddr4_1dpc_MAX                               (3) // 0x00000003
  #define CH1_CR_SC_GS_CFG_ddr4_1dpc_DEF                               (0x00000000)
  #define CH1_CR_SC_GS_CFG_ddr4_1dpc_HSH                               (0x42204488)

  #define CH1_CR_SC_GS_CFG_Limit_MM_Transitions_OFF                    (34)
  #define CH1_CR_SC_GS_CFG_Limit_MM_Transitions_WID                    ( 1)
  #define CH1_CR_SC_GS_CFG_Limit_MM_Transitions_MSK                    (0x0000000400000000ULL)
  #define CH1_CR_SC_GS_CFG_Limit_MM_Transitions_MIN                    (0)
  #define CH1_CR_SC_GS_CFG_Limit_MM_Transitions_MAX                    (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_Limit_MM_Transitions_DEF                    (0x00000001)
  #define CH1_CR_SC_GS_CFG_Limit_MM_Transitions_HSH                    (0x41224488)

  #define CH1_CR_SC_GS_CFG_pl_trace_only_cs_cmd_OFF                    (35)
  #define CH1_CR_SC_GS_CFG_pl_trace_only_cs_cmd_WID                    ( 1)
  #define CH1_CR_SC_GS_CFG_pl_trace_only_cs_cmd_MSK                    (0x0000000800000000ULL)
  #define CH1_CR_SC_GS_CFG_pl_trace_only_cs_cmd_MIN                    (0)
  #define CH1_CR_SC_GS_CFG_pl_trace_only_cs_cmd_MAX                    (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_pl_trace_only_cs_cmd_DEF                    (0x00000000)
  #define CH1_CR_SC_GS_CFG_pl_trace_only_cs_cmd_HSH                    (0x41234488)

  #define CH1_CR_SC_GS_CFG_two_cycle_cke_idle_OFF                      (36)
  #define CH1_CR_SC_GS_CFG_two_cycle_cke_idle_WID                      ( 1)
  #define CH1_CR_SC_GS_CFG_two_cycle_cke_idle_MSK                      (0x0000001000000000ULL)
  #define CH1_CR_SC_GS_CFG_two_cycle_cke_idle_MIN                      (0)
  #define CH1_CR_SC_GS_CFG_two_cycle_cke_idle_MAX                      (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_two_cycle_cke_idle_DEF                      (0x00000000)
  #define CH1_CR_SC_GS_CFG_two_cycle_cke_idle_HSH                      (0x41244488)

  #define CH1_CR_SC_GS_CFG_disable_ca_tristate_OFF                     (37)
  #define CH1_CR_SC_GS_CFG_disable_ca_tristate_WID                     ( 1)
  #define CH1_CR_SC_GS_CFG_disable_ca_tristate_MSK                     (0x0000002000000000ULL)
  #define CH1_CR_SC_GS_CFG_disable_ca_tristate_MIN                     (0)
  #define CH1_CR_SC_GS_CFG_disable_ca_tristate_MAX                     (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_disable_ca_tristate_DEF                     (0x00000000)
  #define CH1_CR_SC_GS_CFG_disable_ca_tristate_HSH                     (0x41254488)

  #define CH1_CR_SC_GS_CFG_disable_ck_tristate_OFF                     (38)
  #define CH1_CR_SC_GS_CFG_disable_ck_tristate_WID                     ( 1)
  #define CH1_CR_SC_GS_CFG_disable_ck_tristate_MSK                     (0x0000004000000000ULL)
  #define CH1_CR_SC_GS_CFG_disable_ck_tristate_MIN                     (0)
  #define CH1_CR_SC_GS_CFG_disable_ck_tristate_MAX                     (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_disable_ck_tristate_DEF                     (0x00000000)
  #define CH1_CR_SC_GS_CFG_disable_ck_tristate_HSH                     (0x41264488)

#define CH1_CR_SC_PH_THROTTLING_0_REG                                  (0x00004490)

  #define CH1_CR_SC_PH_THROTTLING_0_loaded_same_rank_OFF               ( 0)
  #define CH1_CR_SC_PH_THROTTLING_0_loaded_same_rank_WID               ( 6)
  #define CH1_CR_SC_PH_THROTTLING_0_loaded_same_rank_MSK               (0x0000003F)
  #define CH1_CR_SC_PH_THROTTLING_0_loaded_same_rank_MIN               (0)
  #define CH1_CR_SC_PH_THROTTLING_0_loaded_same_rank_MAX               (63) // 0x0000003F
  #define CH1_CR_SC_PH_THROTTLING_0_loaded_same_rank_DEF               (0x00000008)
  #define CH1_CR_SC_PH_THROTTLING_0_loaded_same_rank_HSH               (0x06004490)

  #define CH1_CR_SC_PH_THROTTLING_0_unloaded_same_rank_OFF             ( 8)
  #define CH1_CR_SC_PH_THROTTLING_0_unloaded_same_rank_WID             ( 6)
  #define CH1_CR_SC_PH_THROTTLING_0_unloaded_same_rank_MSK             (0x00003F00)
  #define CH1_CR_SC_PH_THROTTLING_0_unloaded_same_rank_MIN             (0)
  #define CH1_CR_SC_PH_THROTTLING_0_unloaded_same_rank_MAX             (63) // 0x0000003F
  #define CH1_CR_SC_PH_THROTTLING_0_unloaded_same_rank_DEF             (0x00000001)
  #define CH1_CR_SC_PH_THROTTLING_0_unloaded_same_rank_HSH             (0x06084490)

  #define CH1_CR_SC_PH_THROTTLING_0_loaded_different_rank_OFF          (16)
  #define CH1_CR_SC_PH_THROTTLING_0_loaded_different_rank_WID          ( 6)
  #define CH1_CR_SC_PH_THROTTLING_0_loaded_different_rank_MSK          (0x003F0000)
  #define CH1_CR_SC_PH_THROTTLING_0_loaded_different_rank_MIN          (0)
  #define CH1_CR_SC_PH_THROTTLING_0_loaded_different_rank_MAX          (63) // 0x0000003F
  #define CH1_CR_SC_PH_THROTTLING_0_loaded_different_rank_DEF          (0x0000000C)
  #define CH1_CR_SC_PH_THROTTLING_0_loaded_different_rank_HSH          (0x06104490)

  #define CH1_CR_SC_PH_THROTTLING_0_unloaded_different_rank_OFF        (24)
  #define CH1_CR_SC_PH_THROTTLING_0_unloaded_different_rank_WID        ( 6)
  #define CH1_CR_SC_PH_THROTTLING_0_unloaded_different_rank_MSK        (0x3F000000)
  #define CH1_CR_SC_PH_THROTTLING_0_unloaded_different_rank_MIN        (0)
  #define CH1_CR_SC_PH_THROTTLING_0_unloaded_different_rank_MAX        (63) // 0x0000003F
  #define CH1_CR_SC_PH_THROTTLING_0_unloaded_different_rank_DEF        (0x00000003)
  #define CH1_CR_SC_PH_THROTTLING_0_unloaded_different_rank_HSH        (0x06184490)

#define CH1_CR_SC_PH_THROTTLING_1_REG                                  (0x00004494)

  #define CH1_CR_SC_PH_THROTTLING_1_loaded_same_rank_OFF               ( 0)
  #define CH1_CR_SC_PH_THROTTLING_1_loaded_same_rank_WID               ( 6)
  #define CH1_CR_SC_PH_THROTTLING_1_loaded_same_rank_MSK               (0x0000003F)
  #define CH1_CR_SC_PH_THROTTLING_1_loaded_same_rank_MIN               (0)
  #define CH1_CR_SC_PH_THROTTLING_1_loaded_same_rank_MAX               (63) // 0x0000003F
  #define CH1_CR_SC_PH_THROTTLING_1_loaded_same_rank_DEF               (0x00000004)
  #define CH1_CR_SC_PH_THROTTLING_1_loaded_same_rank_HSH               (0x06004494)

  #define CH1_CR_SC_PH_THROTTLING_1_unloaded_same_rank_OFF             ( 8)
  #define CH1_CR_SC_PH_THROTTLING_1_unloaded_same_rank_WID             ( 6)
  #define CH1_CR_SC_PH_THROTTLING_1_unloaded_same_rank_MSK             (0x00003F00)
  #define CH1_CR_SC_PH_THROTTLING_1_unloaded_same_rank_MIN             (0)
  #define CH1_CR_SC_PH_THROTTLING_1_unloaded_same_rank_MAX             (63) // 0x0000003F
  #define CH1_CR_SC_PH_THROTTLING_1_unloaded_same_rank_DEF             (0x00000000)
  #define CH1_CR_SC_PH_THROTTLING_1_unloaded_same_rank_HSH             (0x06084494)

  #define CH1_CR_SC_PH_THROTTLING_1_loaded_different_rank_OFF          (16)
  #define CH1_CR_SC_PH_THROTTLING_1_loaded_different_rank_WID          ( 6)
  #define CH1_CR_SC_PH_THROTTLING_1_loaded_different_rank_MSK          (0x003F0000)
  #define CH1_CR_SC_PH_THROTTLING_1_loaded_different_rank_MIN          (0)
  #define CH1_CR_SC_PH_THROTTLING_1_loaded_different_rank_MAX          (63) // 0x0000003F
  #define CH1_CR_SC_PH_THROTTLING_1_loaded_different_rank_DEF          (0x00000008)
  #define CH1_CR_SC_PH_THROTTLING_1_loaded_different_rank_HSH          (0x06104494)

  #define CH1_CR_SC_PH_THROTTLING_1_unloaded_different_rank_OFF        (24)
  #define CH1_CR_SC_PH_THROTTLING_1_unloaded_different_rank_WID        ( 6)
  #define CH1_CR_SC_PH_THROTTLING_1_unloaded_different_rank_MSK        (0x3F000000)
  #define CH1_CR_SC_PH_THROTTLING_1_unloaded_different_rank_MIN        (0)
  #define CH1_CR_SC_PH_THROTTLING_1_unloaded_different_rank_MAX        (63) // 0x0000003F
  #define CH1_CR_SC_PH_THROTTLING_1_unloaded_different_rank_DEF        (0x00000002)
  #define CH1_CR_SC_PH_THROTTLING_1_unloaded_different_rank_HSH        (0x06184494)

#define CH1_CR_SC_PH_THROTTLING_2_REG                                  (0x00004498)

  #define CH1_CR_SC_PH_THROTTLING_2_loaded_same_rank_OFF               ( 0)
  #define CH1_CR_SC_PH_THROTTLING_2_loaded_same_rank_WID               ( 6)
  #define CH1_CR_SC_PH_THROTTLING_2_loaded_same_rank_MSK               (0x0000003F)
  #define CH1_CR_SC_PH_THROTTLING_2_loaded_same_rank_MIN               (0)
  #define CH1_CR_SC_PH_THROTTLING_2_loaded_same_rank_MAX               (63) // 0x0000003F
  #define CH1_CR_SC_PH_THROTTLING_2_loaded_same_rank_DEF               (0x00000002)
  #define CH1_CR_SC_PH_THROTTLING_2_loaded_same_rank_HSH               (0x06004498)

  #define CH1_CR_SC_PH_THROTTLING_2_unloaded_same_rank_OFF             ( 8)
  #define CH1_CR_SC_PH_THROTTLING_2_unloaded_same_rank_WID             ( 6)
  #define CH1_CR_SC_PH_THROTTLING_2_unloaded_same_rank_MSK             (0x00003F00)
  #define CH1_CR_SC_PH_THROTTLING_2_unloaded_same_rank_MIN             (0)
  #define CH1_CR_SC_PH_THROTTLING_2_unloaded_same_rank_MAX             (63) // 0x0000003F
  #define CH1_CR_SC_PH_THROTTLING_2_unloaded_same_rank_DEF             (0x00000000)
  #define CH1_CR_SC_PH_THROTTLING_2_unloaded_same_rank_HSH             (0x06084498)

  #define CH1_CR_SC_PH_THROTTLING_2_loaded_different_rank_OFF          (16)
  #define CH1_CR_SC_PH_THROTTLING_2_loaded_different_rank_WID          ( 6)
  #define CH1_CR_SC_PH_THROTTLING_2_loaded_different_rank_MSK          (0x003F0000)
  #define CH1_CR_SC_PH_THROTTLING_2_loaded_different_rank_MIN          (0)
  #define CH1_CR_SC_PH_THROTTLING_2_loaded_different_rank_MAX          (63) // 0x0000003F
  #define CH1_CR_SC_PH_THROTTLING_2_loaded_different_rank_DEF          (0x00000006)
  #define CH1_CR_SC_PH_THROTTLING_2_loaded_different_rank_HSH          (0x06104498)

  #define CH1_CR_SC_PH_THROTTLING_2_unloaded_different_rank_OFF        (24)
  #define CH1_CR_SC_PH_THROTTLING_2_unloaded_different_rank_WID        ( 6)
  #define CH1_CR_SC_PH_THROTTLING_2_unloaded_different_rank_MSK        (0x3F000000)
  #define CH1_CR_SC_PH_THROTTLING_2_unloaded_different_rank_MIN        (0)
  #define CH1_CR_SC_PH_THROTTLING_2_unloaded_different_rank_MAX        (63) // 0x0000003F
  #define CH1_CR_SC_PH_THROTTLING_2_unloaded_different_rank_DEF        (0x00000000)
  #define CH1_CR_SC_PH_THROTTLING_2_unloaded_different_rank_HSH        (0x06184498)

#define CH1_CR_SC_PH_THROTTLING_3_REG                                  (0x0000449C)

  #define CH1_CR_SC_PH_THROTTLING_3_loaded_same_rank_OFF               ( 0)
  #define CH1_CR_SC_PH_THROTTLING_3_loaded_same_rank_WID               ( 6)
  #define CH1_CR_SC_PH_THROTTLING_3_loaded_same_rank_MSK               (0x0000003F)
  #define CH1_CR_SC_PH_THROTTLING_3_loaded_same_rank_MIN               (0)
  #define CH1_CR_SC_PH_THROTTLING_3_loaded_same_rank_MAX               (63) // 0x0000003F
  #define CH1_CR_SC_PH_THROTTLING_3_loaded_same_rank_DEF               (0x00000000)
  #define CH1_CR_SC_PH_THROTTLING_3_loaded_same_rank_HSH               (0x0600449C)

  #define CH1_CR_SC_PH_THROTTLING_3_unloaded_same_rank_OFF             ( 8)
  #define CH1_CR_SC_PH_THROTTLING_3_unloaded_same_rank_WID             ( 6)
  #define CH1_CR_SC_PH_THROTTLING_3_unloaded_same_rank_MSK             (0x00003F00)
  #define CH1_CR_SC_PH_THROTTLING_3_unloaded_same_rank_MIN             (0)
  #define CH1_CR_SC_PH_THROTTLING_3_unloaded_same_rank_MAX             (63) // 0x0000003F
  #define CH1_CR_SC_PH_THROTTLING_3_unloaded_same_rank_DEF             (0x00000000)
  #define CH1_CR_SC_PH_THROTTLING_3_unloaded_same_rank_HSH             (0x0608449C)

  #define CH1_CR_SC_PH_THROTTLING_3_loaded_different_rank_OFF          (16)
  #define CH1_CR_SC_PH_THROTTLING_3_loaded_different_rank_WID          ( 6)
  #define CH1_CR_SC_PH_THROTTLING_3_loaded_different_rank_MSK          (0x003F0000)
  #define CH1_CR_SC_PH_THROTTLING_3_loaded_different_rank_MIN          (0)
  #define CH1_CR_SC_PH_THROTTLING_3_loaded_different_rank_MAX          (63) // 0x0000003F
  #define CH1_CR_SC_PH_THROTTLING_3_loaded_different_rank_DEF          (0x00000000)
  #define CH1_CR_SC_PH_THROTTLING_3_loaded_different_rank_HSH          (0x0610449C)

  #define CH1_CR_SC_PH_THROTTLING_3_unloaded_different_rank_OFF        (24)
  #define CH1_CR_SC_PH_THROTTLING_3_unloaded_different_rank_WID        ( 6)
  #define CH1_CR_SC_PH_THROTTLING_3_unloaded_different_rank_MSK        (0x3F000000)
  #define CH1_CR_SC_PH_THROTTLING_3_unloaded_different_rank_MIN        (0)
  #define CH1_CR_SC_PH_THROTTLING_3_unloaded_different_rank_MAX        (63) // 0x0000003F
  #define CH1_CR_SC_PH_THROTTLING_3_unloaded_different_rank_DEF        (0x00000000)
  #define CH1_CR_SC_PH_THROTTLING_3_unloaded_different_rank_HSH        (0x0618449C)

#define CH1_CR_SC_WPQ_THRESHOLD_REG                                    (0x000044A0)

  #define CH1_CR_SC_WPQ_THRESHOLD_Low_WM_OFF                           ( 0)
  #define CH1_CR_SC_WPQ_THRESHOLD_Low_WM_WID                           ( 6)
  #define CH1_CR_SC_WPQ_THRESHOLD_Low_WM_MSK                           (0x0000003F)
  #define CH1_CR_SC_WPQ_THRESHOLD_Low_WM_MIN                           (0)
  #define CH1_CR_SC_WPQ_THRESHOLD_Low_WM_MAX                           (63) // 0x0000003F
  #define CH1_CR_SC_WPQ_THRESHOLD_Low_WM_DEF                           (0x0000000A)
  #define CH1_CR_SC_WPQ_THRESHOLD_Low_WM_HSH                           (0x060044A0)

  #define CH1_CR_SC_WPQ_THRESHOLD_Med_WM_OFF                           ( 6)
  #define CH1_CR_SC_WPQ_THRESHOLD_Med_WM_WID                           ( 6)
  #define CH1_CR_SC_WPQ_THRESHOLD_Med_WM_MSK                           (0x00000FC0)
  #define CH1_CR_SC_WPQ_THRESHOLD_Med_WM_MIN                           (0)
  #define CH1_CR_SC_WPQ_THRESHOLD_Med_WM_MAX                           (63) // 0x0000003F
  #define CH1_CR_SC_WPQ_THRESHOLD_Med_WM_DEF                           (0x00000014)
  #define CH1_CR_SC_WPQ_THRESHOLD_Med_WM_HSH                           (0x060644A0)

  #define CH1_CR_SC_WPQ_THRESHOLD_High_WM_OFF                          (12)
  #define CH1_CR_SC_WPQ_THRESHOLD_High_WM_WID                          ( 6)
  #define CH1_CR_SC_WPQ_THRESHOLD_High_WM_MSK                          (0x0003F000)
  #define CH1_CR_SC_WPQ_THRESHOLD_High_WM_MIN                          (0)
  #define CH1_CR_SC_WPQ_THRESHOLD_High_WM_MAX                          (63) // 0x0000003F
  #define CH1_CR_SC_WPQ_THRESHOLD_High_WM_DEF                          (0x00000024)
  #define CH1_CR_SC_WPQ_THRESHOLD_High_WM_HSH                          (0x060C44A0)

  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_OFF         (18)
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_WID         ( 4)
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_MSK         (0x003C0000)
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_MIN         (0)
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_MAX         (15) // 0x0000000F
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_DEF         (0x00000001)
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_HSH         (0x041244A0)

  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_OFF         (22)
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_WID         ( 4)
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_MSK         (0x03C00000)
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_MIN         (0)
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_MAX         (15) // 0x0000000F
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_DEF         (0x00000002)
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_HSH         (0x041644A0)

  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_OFF        (26)
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_WID        ( 4)
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_MSK        (0x3C000000)
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_MIN        (0)
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_MAX        (15) // 0x0000000F
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_DEF        (0x00000004)
  #define CH1_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_HSH        (0x041A44A0)

  #define CH1_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_OFF                   (30)
  #define CH1_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_WID                   ( 2)
  #define CH1_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_MSK                   (0xC0000000)
  #define CH1_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_MIN                   (0)
  #define CH1_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_MAX                   (3) // 0x00000003
  #define CH1_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_DEF                   (0x00000001)
  #define CH1_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_HSH                   (0x021E44A0)

#define CH1_CR_SC_PR_CNT_CONFIG_REG                                    (0x000044A8)

  #define CH1_CR_SC_PR_CNT_CONFIG_Ring_OFF                             ( 0)
  #define CH1_CR_SC_PR_CNT_CONFIG_Ring_WID                             (10)
  #define CH1_CR_SC_PR_CNT_CONFIG_Ring_MSK                             (0x000003FF)
  #define CH1_CR_SC_PR_CNT_CONFIG_Ring_MIN                             (0)
  #define CH1_CR_SC_PR_CNT_CONFIG_Ring_MAX                             (1023) // 0x000003FF
  #define CH1_CR_SC_PR_CNT_CONFIG_Ring_DEF                             (0x00000040)
  #define CH1_CR_SC_PR_CNT_CONFIG_Ring_HSH                             (0x4A0044A8)

  #define CH1_CR_SC_PR_CNT_CONFIG_SA_OFF                               (10)
  #define CH1_CR_SC_PR_CNT_CONFIG_SA_WID                               (10)
  #define CH1_CR_SC_PR_CNT_CONFIG_SA_MSK                               (0x000FFC00)
  #define CH1_CR_SC_PR_CNT_CONFIG_SA_MIN                               (0)
  #define CH1_CR_SC_PR_CNT_CONFIG_SA_MAX                               (1023) // 0x000003FF
  #define CH1_CR_SC_PR_CNT_CONFIG_SA_DEF                               (0x00000100)
  #define CH1_CR_SC_PR_CNT_CONFIG_SA_HSH                               (0x4A0A44A8)

  #define CH1_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_OFF      (20)
  #define CH1_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_WID      ( 9)
  #define CH1_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_MSK      (0x1FF00000)
  #define CH1_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_MIN      (0)
  #define CH1_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_MAX      (511) // 0x000001FF
  #define CH1_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_DEF      (0x00000000)
  #define CH1_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_HSH      (0x491444A8)

  #define CH1_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_OFF       (29)
  #define CH1_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_WID       (11)
  #define CH1_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_MSK       (0x000000FFE0000000ULL)
  #define CH1_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_MIN       (0)
  #define CH1_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_MAX       (2047) // 0x000007FF
  #define CH1_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_DEF       (0x00000010)
  #define CH1_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_HSH       (0x4B1D44A8)

  #define CH1_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_OFF  (40)
  #define CH1_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_WID  (11)
  #define CH1_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_MSK  (0x0007FF0000000000ULL)
  #define CH1_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_MIN  (0)
  #define CH1_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_MAX  (2047) // 0x000007FF
  #define CH1_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_DEF  (0x00000008)
  #define CH1_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_HSH  (0x4B2844A8)

#define CH1_CR_REUT_CH_MISC_CKE_CTRL_REG                               (0x00004590)

  #define CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_OFF                ( 0)
  #define CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_WID                ( 4)
  #define CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MSK                (0x0000000F)
  #define CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MIN                (0)
  #define CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MAX                (15) // 0x0000000F
  #define CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_DEF                (0x0000000F)
  #define CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_HSH                (0x04004590)

  #define CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_OFF                      (16)
  #define CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_WID                      ( 4)
  #define CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MSK                      (0x000F0000)
  #define CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MIN                      (0)
  #define CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MAX                      (15) // 0x0000000F
  #define CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_DEF                      (0x00000000)
  #define CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_HSH                      (0x04104590)

#define CH1_CR_REUT_CH_MISC_ODT_CTRL_REG                               (0x00004594)

  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_OFF                ( 0)
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_WID                ( 4)
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MSK                (0x0000000F)
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MIN                (0)
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MAX                (15) // 0x0000000F
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_DEF                (0x00000000)
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_HSH                (0x04004594)

  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_OFF                      (16)
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_WID                      ( 4)
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MSK                      (0x000F0000)
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MIN                      (0)
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MAX                      (15) // 0x0000000F
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_DEF                      (0x00000000)
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_HSH                      (0x04104594)

  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_OFF            (31)
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_WID            ( 1)
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MSK            (0x80000000)
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MIN            (0)
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MAX            (1) // 0x00000001
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_DEF            (0x00000000)
  #define CH1_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_HSH            (0x011F4594)

#define CH1_CR_SPID_LOW_POWER_CTL_REG                                  (0x00004598)

  #define CH1_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_OFF   ( 0)
  #define CH1_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_WID   ( 1)
  #define CH1_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_MSK   (0x00000001)
  #define CH1_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_MIN   (0)
  #define CH1_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_MAX   (1) // 0x00000001
  #define CH1_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_DEF   (0x00000000)
  #define CH1_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_HSH   (0x01004598)

  #define CH1_CR_SPID_LOW_POWER_CTL_idle_latency_OFF                   ( 1)
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_latency_WID                   ( 3)
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_latency_MSK                   (0x0000000E)
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_latency_MIN                   (0)
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_latency_MAX                   (7) // 0x00000007
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_latency_DEF                   (0x00000001)
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_latency_HSH                   (0x03014598)

  #define CH1_CR_SPID_LOW_POWER_CTL_idle_length_OFF                    ( 4)
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_length_WID                    ( 4)
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_length_MSK                    (0x000000F0)
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_length_MIN                    (0)
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_length_MAX                    (15) // 0x0000000F
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_length_DEF                    (0x00000004)
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_length_HSH                    (0x04044598)

  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_latency_OFF              ( 8)
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_latency_WID              ( 4)
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_latency_MSK              (0x00000F00)
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_latency_MIN              (0)
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_latency_MAX              (15) // 0x0000000F
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_latency_DEF              (0x00000004)
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_latency_HSH              (0x04084598)

  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_length_OFF               (12)
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_length_WID               ( 4)
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_length_MSK               (0x0000F000)
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_length_MIN               (0)
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_length_MAX               (15) // 0x0000000F
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_length_DEF               (0x00000001)
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_length_HSH               (0x040C4598)

  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_OFF            (16)
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_WID            ( 4)
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_MSK            (0x000F0000)
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_MIN            (0)
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_MAX            (15) // 0x0000000F
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_DEF            (0x00000004)
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_HSH            (0x04104598)

  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_length_OFF             (20)
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_length_WID             ( 4)
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_length_MSK             (0x00F00000)
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_length_MIN             (0)
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_length_MAX             (15) // 0x0000000F
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_length_DEF             (0x00000001)
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_length_HSH             (0x04144598)

  #define CH1_CR_SPID_LOW_POWER_CTL_ckevalid_length_OFF                (24)
  #define CH1_CR_SPID_LOW_POWER_CTL_ckevalid_length_WID                ( 4)
  #define CH1_CR_SPID_LOW_POWER_CTL_ckevalid_length_MSK                (0x0F000000)
  #define CH1_CR_SPID_LOW_POWER_CTL_ckevalid_length_MIN                (0)
  #define CH1_CR_SPID_LOW_POWER_CTL_ckevalid_length_MAX                (15) // 0x0000000F
  #define CH1_CR_SPID_LOW_POWER_CTL_ckevalid_length_DEF                (0x00000008)
  #define CH1_CR_SPID_LOW_POWER_CTL_ckevalid_length_HSH                (0x04184598)

  #define CH1_CR_SPID_LOW_POWER_CTL_ckevalid_enable_OFF                (28)
  #define CH1_CR_SPID_LOW_POWER_CTL_ckevalid_enable_WID                ( 1)
  #define CH1_CR_SPID_LOW_POWER_CTL_ckevalid_enable_MSK                (0x10000000)
  #define CH1_CR_SPID_LOW_POWER_CTL_ckevalid_enable_MIN                (0)
  #define CH1_CR_SPID_LOW_POWER_CTL_ckevalid_enable_MAX                (1) // 0x00000001
  #define CH1_CR_SPID_LOW_POWER_CTL_ckevalid_enable_DEF                (0x00000001)
  #define CH1_CR_SPID_LOW_POWER_CTL_ckevalid_enable_HSH                (0x011C4598)

  #define CH1_CR_SPID_LOW_POWER_CTL_idle_enable_OFF                    (29)
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_enable_WID                    ( 1)
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_enable_MSK                    (0x20000000)
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_enable_MIN                    (0)
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_enable_MAX                    (1) // 0x00000001
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_enable_DEF                    (0x00000001)
  #define CH1_CR_SPID_LOW_POWER_CTL_idle_enable_HSH                    (0x011D4598)

  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_enable_OFF               (30)
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_enable_WID               ( 1)
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_enable_MSK               (0x40000000)
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_enable_MIN               (0)
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_enable_MAX               (1) // 0x00000001
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_enable_DEF               (0x00000001)
  #define CH1_CR_SPID_LOW_POWER_CTL_powerdown_enable_HSH               (0x011E4598)

  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_OFF             (31)
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_WID             ( 1)
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_MSK             (0x80000000)
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_MIN             (0)
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_MAX             (1) // 0x00000001
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_DEF             (0x00000001)
  #define CH1_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_HSH             (0x011F4598)

#define CH1_CR_SC_GS_CFG_TRAINING_REG                                  (0x0000459C)

  #define CH1_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_OFF                ( 0)
  #define CH1_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_WID                ( 1)
  #define CH1_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_MSK                (0x00000001)
  #define CH1_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_MIN                (0)
  #define CH1_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_MAX                (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_DEF                (0x00000000)
  #define CH1_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_HSH                (0x0100459C)

  #define CH1_CR_SC_GS_CFG_TRAINING_reset_on_command_OFF               ( 1)
  #define CH1_CR_SC_GS_CFG_TRAINING_reset_on_command_WID               ( 4)
  #define CH1_CR_SC_GS_CFG_TRAINING_reset_on_command_MSK               (0x0000001E)
  #define CH1_CR_SC_GS_CFG_TRAINING_reset_on_command_MIN               (0)
  #define CH1_CR_SC_GS_CFG_TRAINING_reset_on_command_MAX               (15) // 0x0000000F
  #define CH1_CR_SC_GS_CFG_TRAINING_reset_on_command_DEF               (0x00000000)
  #define CH1_CR_SC_GS_CFG_TRAINING_reset_on_command_HSH               (0x0401459C)

  #define CH1_CR_SC_GS_CFG_TRAINING_reset_delay_OFF                    ( 5)
  #define CH1_CR_SC_GS_CFG_TRAINING_reset_delay_WID                    ( 3)
  #define CH1_CR_SC_GS_CFG_TRAINING_reset_delay_MSK                    (0x000000E0)
  #define CH1_CR_SC_GS_CFG_TRAINING_reset_delay_MIN                    (0)
  #define CH1_CR_SC_GS_CFG_TRAINING_reset_delay_MAX                    (7) // 0x00000007
  #define CH1_CR_SC_GS_CFG_TRAINING_reset_delay_DEF                    (0x00000000)
  #define CH1_CR_SC_GS_CFG_TRAINING_reset_delay_HSH                    (0x0305459C)

  #define CH1_CR_SC_GS_CFG_TRAINING_ignore_cke_OFF                     ( 8)
  #define CH1_CR_SC_GS_CFG_TRAINING_ignore_cke_WID                     ( 1)
  #define CH1_CR_SC_GS_CFG_TRAINING_ignore_cke_MSK                     (0x00000100)
  #define CH1_CR_SC_GS_CFG_TRAINING_ignore_cke_MIN                     (0)
  #define CH1_CR_SC_GS_CFG_TRAINING_ignore_cke_MAX                     (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_TRAINING_ignore_cke_DEF                     (0x00000000)
  #define CH1_CR_SC_GS_CFG_TRAINING_ignore_cke_HSH                     (0x0108459C)

  #define CH1_CR_SC_GS_CFG_TRAINING_mask_cs_OFF                        ( 9)
  #define CH1_CR_SC_GS_CFG_TRAINING_mask_cs_WID                        ( 1)
  #define CH1_CR_SC_GS_CFG_TRAINING_mask_cs_MSK                        (0x00000200)
  #define CH1_CR_SC_GS_CFG_TRAINING_mask_cs_MIN                        (0)
  #define CH1_CR_SC_GS_CFG_TRAINING_mask_cs_MAX                        (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_TRAINING_mask_cs_DEF                        (0x00000000)
  #define CH1_CR_SC_GS_CFG_TRAINING_mask_cs_HSH                        (0x0109459C)

  #define CH1_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_OFF                 (10)
  #define CH1_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_WID                 ( 1)
  #define CH1_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_MSK                 (0x00000400)
  #define CH1_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_MIN                 (0)
  #define CH1_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_MAX                 (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_DEF                 (0x00000000)
  #define CH1_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_HSH                 (0x010A459C)

  #define CH1_CR_SC_GS_CFG_TRAINING_disable_tristate_OFF               (11)
  #define CH1_CR_SC_GS_CFG_TRAINING_disable_tristate_WID               ( 1)
  #define CH1_CR_SC_GS_CFG_TRAINING_disable_tristate_MSK               (0x00000800)
  #define CH1_CR_SC_GS_CFG_TRAINING_disable_tristate_MIN               (0)
  #define CH1_CR_SC_GS_CFG_TRAINING_disable_tristate_MAX               (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_TRAINING_disable_tristate_DEF               (0x00000000)
  #define CH1_CR_SC_GS_CFG_TRAINING_disable_tristate_HSH               (0x010B459C)

  #define CH1_CR_SC_GS_CFG_TRAINING_cpgc_in_order_OFF                  (12)
  #define CH1_CR_SC_GS_CFG_TRAINING_cpgc_in_order_WID                  ( 1)
  #define CH1_CR_SC_GS_CFG_TRAINING_cpgc_in_order_MSK                  (0x00001000)
  #define CH1_CR_SC_GS_CFG_TRAINING_cpgc_in_order_MIN                  (0)
  #define CH1_CR_SC_GS_CFG_TRAINING_cpgc_in_order_MAX                  (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_TRAINING_cpgc_in_order_DEF                  (0x00000000)
  #define CH1_CR_SC_GS_CFG_TRAINING_cpgc_in_order_HSH                  (0x010C459C)

  #define CH1_CR_SC_GS_CFG_TRAINING_cadb_enable_OFF                    (13)
  #define CH1_CR_SC_GS_CFG_TRAINING_cadb_enable_WID                    ( 1)
  #define CH1_CR_SC_GS_CFG_TRAINING_cadb_enable_MSK                    (0x00002000)
  #define CH1_CR_SC_GS_CFG_TRAINING_cadb_enable_MIN                    (0)
  #define CH1_CR_SC_GS_CFG_TRAINING_cadb_enable_MAX                    (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_TRAINING_cadb_enable_DEF                    (0x00000000)
  #define CH1_CR_SC_GS_CFG_TRAINING_cadb_enable_HSH                    (0x010D459C)

  #define CH1_CR_SC_GS_CFG_TRAINING_deselect_enable_OFF                (14)
  #define CH1_CR_SC_GS_CFG_TRAINING_deselect_enable_WID                ( 1)
  #define CH1_CR_SC_GS_CFG_TRAINING_deselect_enable_MSK                (0x00004000)
  #define CH1_CR_SC_GS_CFG_TRAINING_deselect_enable_MIN                (0)
  #define CH1_CR_SC_GS_CFG_TRAINING_deselect_enable_MAX                (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_TRAINING_deselect_enable_DEF                (0x00000000)
  #define CH1_CR_SC_GS_CFG_TRAINING_deselect_enable_HSH                (0x010E459C)

  #define CH1_CR_SC_GS_CFG_TRAINING_Reset_CADB_OFF                     (15)
  #define CH1_CR_SC_GS_CFG_TRAINING_Reset_CADB_WID                     ( 1)
  #define CH1_CR_SC_GS_CFG_TRAINING_Reset_CADB_MSK                     (0x00008000)
  #define CH1_CR_SC_GS_CFG_TRAINING_Reset_CADB_MIN                     (0)
  #define CH1_CR_SC_GS_CFG_TRAINING_Reset_CADB_MAX                     (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_TRAINING_Reset_CADB_DEF                     (0x00000000)
  #define CH1_CR_SC_GS_CFG_TRAINING_Reset_CADB_HSH                     (0x010F459C)

  #define CH1_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_OFF    (16)
  #define CH1_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_WID    ( 1)
  #define CH1_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_MSK    (0x00010000)
  #define CH1_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_MIN    (0)
  #define CH1_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_MAX    (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_DEF    (0x00000000)
  #define CH1_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_HSH    (0x0110459C)

  #define CH1_CR_SC_GS_CFG_TRAINING_Block_xarb_OFF                     (17)
  #define CH1_CR_SC_GS_CFG_TRAINING_Block_xarb_WID                     ( 1)
  #define CH1_CR_SC_GS_CFG_TRAINING_Block_xarb_MSK                     (0x00020000)
  #define CH1_CR_SC_GS_CFG_TRAINING_Block_xarb_MIN                     (0)
  #define CH1_CR_SC_GS_CFG_TRAINING_Block_xarb_MAX                     (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_TRAINING_Block_xarb_DEF                     (0x00000000)
  #define CH1_CR_SC_GS_CFG_TRAINING_Block_xarb_HSH                     (0x0111459C)

  #define CH1_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_OFF        (18)
  #define CH1_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_WID        ( 1)
  #define CH1_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_MSK        (0x00040000)
  #define CH1_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_MIN        (0)
  #define CH1_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_MAX        (1) // 0x00000001
  #define CH1_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_DEF        (0x00000000)
  #define CH1_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_HSH        (0x0112459C)

#define CH1_CR_SCHED_THIRD_CBIT_REG                                    (0x000045A0)

  #define CH1_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_OFF        ( 0)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_WID        ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_MSK        (0x00000001)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_MIN        (0)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_MAX        (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_DEF        (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_HSH        (0x010045A0)

  #define CH1_CR_SCHED_THIRD_CBIT_lp_read_blkr_OFF                     ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_lp_read_blkr_WID                     ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_lp_read_blkr_MSK                     (0x00000002)
  #define CH1_CR_SCHED_THIRD_CBIT_lp_read_blkr_MIN                     (0)
  #define CH1_CR_SCHED_THIRD_CBIT_lp_read_blkr_MAX                     (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_lp_read_blkr_DEF                     (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_lp_read_blkr_HSH                     (0x010145A0)

  #define CH1_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_OFF              ( 2)
  #define CH1_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_WID              ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_MSK              (0x00000004)
  #define CH1_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_MIN              (0)
  #define CH1_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_MAX              (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_DEF              (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_HSH              (0x010245A0)

  #define CH1_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_OFF         ( 3)
  #define CH1_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_WID         ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_MSK         (0x00000008)
  #define CH1_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_MIN         (0)
  #define CH1_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_MAX         (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_DEF         (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_HSH         (0x010345A0)

  #define CH1_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_OFF  ( 4)
  #define CH1_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_WID  ( 6)
  #define CH1_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_MSK  (0x000003F0)
  #define CH1_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_MIN  (0)
  #define CH1_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_MAX  (63) // 0x0000003F
  #define CH1_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_DEF  (0x00000008)
  #define CH1_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_HSH  (0x060445A0)

  #define CH1_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_OFF              (10)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_WID              ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_MSK              (0x00000400)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_MIN              (0)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_MAX              (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_DEF              (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_HSH              (0x010A45A0)

  #define CH1_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_OFF        (11)
  #define CH1_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_WID        ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_MSK        (0x00000800)
  #define CH1_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_MIN        (0)
  #define CH1_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_MAX        (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_DEF        (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_HSH        (0x010B45A0)

  #define CH1_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_OFF               (12)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_WID               ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_MSK               (0x00001000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_MIN               (0)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_MAX               (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_DEF               (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_HSH               (0x010C45A0)

  #define CH1_CR_SCHED_THIRD_CBIT_invert_ALERT_n_OFF                   (13)
  #define CH1_CR_SCHED_THIRD_CBIT_invert_ALERT_n_WID                   ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_invert_ALERT_n_MSK                   (0x00002000)
  #define CH1_CR_SCHED_THIRD_CBIT_invert_ALERT_n_MIN                   (0)
  #define CH1_CR_SCHED_THIRD_CBIT_invert_ALERT_n_MAX                   (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_invert_ALERT_n_DEF                   (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_invert_ALERT_n_HSH                   (0x010D45A0)

  #define CH1_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_OFF     (14)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_WID     ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_MSK     (0x00004000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_MIN     (0)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_MAX     (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_DEF     (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_HSH     (0x010E45A0)

  #define CH1_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_OFF            (15)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_WID            ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_MSK            (0x00008000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_MIN            (0)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_MAX            (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_DEF            (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_HSH            (0x010F45A0)

  #define CH1_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_OFF           (16)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_WID           ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_MSK           (0x00010000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_MIN           (0)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_MAX           (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_DEF           (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_HSH           (0x011045A0)

  #define CH1_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_OFF          (17)
  #define CH1_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_WID          ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_MSK          (0x00020000)
  #define CH1_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_MIN          (0)
  #define CH1_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_MAX          (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_DEF          (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_HSH          (0x011145A0)

  #define CH1_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_OFF                 (18)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_WID                 ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_MSK                 (0x00040000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_MIN                 (0)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_MAX                 (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_DEF                 (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_HSH                 (0x011245A0)

  #define CH1_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_OFF                 (19)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_WID                 ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_MSK                 (0x00080000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_MIN                 (0)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_MAX                 (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_DEF                 (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_HSH                 (0x011345A0)

  #define CH1_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_OFF              (20)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_WID              ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_MSK              (0x00100000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_MIN              (0)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_MAX              (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_DEF              (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_HSH              (0x011445A0)

  #define CH1_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_OFF               (21)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_WID               ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_MSK               (0x00200000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_MIN               (0)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_MAX               (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_DEF               (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_HSH               (0x011545A0)

  #define CH1_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_OFF      (22)
  #define CH1_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_WID      ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_MSK      (0x00400000)
  #define CH1_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_MIN      (0)
  #define CH1_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_MAX      (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_DEF      (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_HSH      (0x011645A0)

  #define CH1_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_OFF              (23)
  #define CH1_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_WID              ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_MSK              (0x00800000)
  #define CH1_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_MIN              (0)
  #define CH1_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_MAX              (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_DEF              (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_HSH              (0x011745A0)

  #define CH1_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_OFF              (24)
  #define CH1_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_WID              ( 1)
  #define CH1_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_MSK              (0x01000000)
  #define CH1_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_MIN              (0)
  #define CH1_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_MAX              (1) // 0x00000001
  #define CH1_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_DEF              (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_HSH              (0x011845A0)

  #define CH1_CR_SCHED_THIRD_CBIT_spare_OFF                            (25)
  #define CH1_CR_SCHED_THIRD_CBIT_spare_WID                            ( 7)
  #define CH1_CR_SCHED_THIRD_CBIT_spare_MSK                            (0xFE000000)
  #define CH1_CR_SCHED_THIRD_CBIT_spare_MIN                            (0)
  #define CH1_CR_SCHED_THIRD_CBIT_spare_MAX                            (127) // 0x0000007F
  #define CH1_CR_SCHED_THIRD_CBIT_spare_DEF                            (0x00000000)
  #define CH1_CR_SCHED_THIRD_CBIT_spare_HSH                            (0x071945A0)

#define CH1_CR_DEADLOCK_BREAKER_REG                                    (0x000045A4)

  #define CH1_CR_DEADLOCK_BREAKER_No_CAS_threshold_OFF                 ( 0)
  #define CH1_CR_DEADLOCK_BREAKER_No_CAS_threshold_WID                 (16)
  #define CH1_CR_DEADLOCK_BREAKER_No_CAS_threshold_MSK                 (0x0000FFFF)
  #define CH1_CR_DEADLOCK_BREAKER_No_CAS_threshold_MIN                 (0)
  #define CH1_CR_DEADLOCK_BREAKER_No_CAS_threshold_MAX                 (65535) // 0x0000FFFF
  #define CH1_CR_DEADLOCK_BREAKER_No_CAS_threshold_DEF                 (0x00000000)
  #define CH1_CR_DEADLOCK_BREAKER_No_CAS_threshold_HSH                 (0x100045A4)

  #define CH1_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_OFF              (16)
  #define CH1_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_WID              ( 1)
  #define CH1_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_MSK              (0x00010000)
  #define CH1_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_MIN              (0)
  #define CH1_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_MAX              (1) // 0x00000001
  #define CH1_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_DEF              (0x00000000)
  #define CH1_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_HSH              (0x011045A4)

  #define CH1_CR_DEADLOCK_BREAKER_Preemption_threshold_en_OFF          (17)
  #define CH1_CR_DEADLOCK_BREAKER_Preemption_threshold_en_WID          ( 1)
  #define CH1_CR_DEADLOCK_BREAKER_Preemption_threshold_en_MSK          (0x00020000)
  #define CH1_CR_DEADLOCK_BREAKER_Preemption_threshold_en_MIN          (0)
  #define CH1_CR_DEADLOCK_BREAKER_Preemption_threshold_en_MAX          (1) // 0x00000001
  #define CH1_CR_DEADLOCK_BREAKER_Preemption_threshold_en_DEF          (0x00000000)
  #define CH1_CR_DEADLOCK_BREAKER_Preemption_threshold_en_HSH          (0x011145A4)

  #define CH1_CR_DEADLOCK_BREAKER_Stop_count_during_tt_OFF             (18)
  #define CH1_CR_DEADLOCK_BREAKER_Stop_count_during_tt_WID             ( 1)
  #define CH1_CR_DEADLOCK_BREAKER_Stop_count_during_tt_MSK             (0x00040000)
  #define CH1_CR_DEADLOCK_BREAKER_Stop_count_during_tt_MIN             (0)
  #define CH1_CR_DEADLOCK_BREAKER_Stop_count_during_tt_MAX             (1) // 0x00000001
  #define CH1_CR_DEADLOCK_BREAKER_Stop_count_during_tt_DEF             (0x00000000)
  #define CH1_CR_DEADLOCK_BREAKER_Stop_count_during_tt_HSH             (0x011245A4)

  #define CH1_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_OFF      (19)
  #define CH1_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_WID      ( 1)
  #define CH1_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_MSK      (0x00080000)
  #define CH1_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_MIN      (0)
  #define CH1_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_MAX      (1) // 0x00000001
  #define CH1_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_DEF      (0x00000000)
  #define CH1_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_HSH      (0x011345A4)

  #define CH1_CR_DEADLOCK_BREAKER_MajorMode_force_duration_OFF         (20)
  #define CH1_CR_DEADLOCK_BREAKER_MajorMode_force_duration_WID         ( 8)
  #define CH1_CR_DEADLOCK_BREAKER_MajorMode_force_duration_MSK         (0x0FF00000)
  #define CH1_CR_DEADLOCK_BREAKER_MajorMode_force_duration_MIN         (0)
  #define CH1_CR_DEADLOCK_BREAKER_MajorMode_force_duration_MAX         (255) // 0x000000FF
  #define CH1_CR_DEADLOCK_BREAKER_MajorMode_force_duration_DEF         (0x00000000)
  #define CH1_CR_DEADLOCK_BREAKER_MajorMode_force_duration_HSH         (0x081445A4)

  #define CH1_CR_DEADLOCK_BREAKER_MajorMode_force_en_OFF               (28)
  #define CH1_CR_DEADLOCK_BREAKER_MajorMode_force_en_WID               ( 1)
  #define CH1_CR_DEADLOCK_BREAKER_MajorMode_force_en_MSK               (0x10000000)
  #define CH1_CR_DEADLOCK_BREAKER_MajorMode_force_en_MIN               (0)
  #define CH1_CR_DEADLOCK_BREAKER_MajorMode_force_en_MAX               (1) // 0x00000001
  #define CH1_CR_DEADLOCK_BREAKER_MajorMode_force_en_DEF               (0x00000000)
  #define CH1_CR_DEADLOCK_BREAKER_MajorMode_force_en_HSH               (0x011C45A4)

  #define CH1_CR_DEADLOCK_BREAKER_Disable_blocking_rules_OFF           (29)
  #define CH1_CR_DEADLOCK_BREAKER_Disable_blocking_rules_WID           ( 1)
  #define CH1_CR_DEADLOCK_BREAKER_Disable_blocking_rules_MSK           (0x20000000)
  #define CH1_CR_DEADLOCK_BREAKER_Disable_blocking_rules_MIN           (0)
  #define CH1_CR_DEADLOCK_BREAKER_Disable_blocking_rules_MAX           (1) // 0x00000001
  #define CH1_CR_DEADLOCK_BREAKER_Disable_blocking_rules_DEF           (0x00000000)
  #define CH1_CR_DEADLOCK_BREAKER_Disable_blocking_rules_HSH           (0x011D45A4)

  #define CH1_CR_DEADLOCK_BREAKER_Rank_join_OFF                        (30)
  #define CH1_CR_DEADLOCK_BREAKER_Rank_join_WID                        ( 2)
  #define CH1_CR_DEADLOCK_BREAKER_Rank_join_MSK                        (0xC0000000)
  #define CH1_CR_DEADLOCK_BREAKER_Rank_join_MIN                        (0)
  #define CH1_CR_DEADLOCK_BREAKER_Rank_join_MAX                        (3) // 0x00000003
  #define CH1_CR_DEADLOCK_BREAKER_Rank_join_DEF                        (0x00000000)
  #define CH1_CR_DEADLOCK_BREAKER_Rank_join_HSH                        (0x021E45A4)

#define CH1_CR_XARB_TC_BUBBLE_INJ_REG                                  (0x000045A8)

  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_OFF                      ( 0)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_WID                      ( 6)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_MSK                      (0x0000003F)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_MIN                      (0)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_MAX                      (63) // 0x0000003F
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_DEF                      (0x00000004)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_HSH                      (0x060045A8)

  #define CH1_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_OFF     ( 6)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_WID     ( 2)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_MSK     (0x000000C0)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_MIN     (0)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_MAX     (3) // 0x00000003
  #define CH1_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_DEF     (0x00000000)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_HSH     (0x020645A8)

  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_OFF                      ( 8)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_WID                      ( 6)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_MSK                      (0x00003F00)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_MIN                      (0)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_MAX                      (63) // 0x0000003F
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_DEF                      (0x00000004)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_HSH                      (0x060845A8)

  #define CH1_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_OFF       (14)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_WID       ( 1)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_MSK       (0x00004000)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_MIN       (0)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_MAX       (1) // 0x00000001
  #define CH1_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_DEF       (0x00000000)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_HSH       (0x010E45A8)

  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_OFF                      (16)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_WID                      ( 8)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_MSK                      (0x00FF0000)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_MIN                      (0)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_MAX                      (255) // 0x000000FF
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_DEF                      (0x00000004)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_HSH                      (0x081045A8)

  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_OFF                      (24)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_WID                      ( 6)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_MSK                      (0x3F000000)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_MIN                      (0)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_MAX                      (63) // 0x0000003F
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_DEF                      (0x00000004)
  #define CH1_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_HSH                      (0x061845A8)

#define CH1_CR_XARB_CFG_BUBBLE_INJ_REG                                 (0x000045AC)

  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_OFF ( 0)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_WID ( 1)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_MSK (0x00000001)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_MIN (0)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_MAX (1) // 0x00000001
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_DEF (0x00000001)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_HSH (0x010045AC)

  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_OFF ( 1)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_WID ( 1)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_MSK (0x00000002)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_MIN (0)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_MAX (1) // 0x00000001
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_DEF (0x00000001)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_HSH (0x010145AC)

  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_OFF ( 2)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_WID ( 1)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_MSK (0x00000004)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_MIN (0)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_MAX (1) // 0x00000001
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_DEF (0x00000001)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_HSH (0x010245AC)

  #define CH1_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_OFF                     ( 3)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_WID                     ( 1)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_MSK                     (0x00000008)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_MIN                     (0)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_MAX                     (1) // 0x00000001
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_DEF                     (0x00000001)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_HSH                     (0x010345AC)

  #define CH1_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_OFF                     ( 4)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_WID                     ( 1)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_MSK                     (0x00000010)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_MIN                     (0)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_MAX                     (1) // 0x00000001
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_DEF                     (0x00000000)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_HSH                     (0x010445AC)

  #define CH1_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_OFF          ( 5)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_WID          ( 2)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_MSK          (0x00000060)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_MIN          (0)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_MAX          (3) // 0x00000003
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_DEF          (0x00000001)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_HSH          (0x020545AC)

  #define CH1_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_OFF                ( 7)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_WID                ( 1)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_MSK                (0x00000080)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_MIN                (0)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_MAX                (1) // 0x00000001
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_DEF                (0x00000000)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_HSH                (0x010745AC)

  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_OFF ( 8)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_WID ( 8)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_MSK (0x0000FF00)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_MIN (0)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_MAX (255) // 0x000000FF
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_DEF (0x00000020)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_HSH (0x080845AC)

  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_OFF (16)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_WID ( 8)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_MSK (0x00FF0000)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_MIN (0)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_MAX (255) // 0x000000FF
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_DEF (0x00000020)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_HSH (0x081045AC)

  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_OFF (24)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_WID ( 8)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_MSK (0xFF000000)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_MIN (0)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_MAX (255) // 0x000000FF
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_DEF (0x00000080)
  #define CH1_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_HSH (0x081845AC)

#define CH1_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_REG                     (0x000045B0)

  #define CH1_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_OFF     ( 0)
  #define CH1_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_WID     ( 8)
  #define CH1_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MSK     (0x000000FF)
  #define CH1_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MIN     (0)
  #define CH1_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MAX     (255) // 0x000000FF
  #define CH1_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_DEF     (0x0000000F)
  #define CH1_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_HSH     (0x080045B0)

  #define CH1_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_OFF  ( 8)
  #define CH1_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_WID  ( 1)
  #define CH1_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MSK  (0x00000100)
  #define CH1_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MIN  (0)
  #define CH1_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MAX  (1) // 0x00000001
  #define CH1_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_DEF  (0x00000000)
  #define CH1_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_HSH  (0x010845B0)

#define CH1_CR_SC_BLOCKING_RULES_CFG_REG                               (0x000045B4)

  #define CH1_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_OFF          ( 0)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_WID          ( 1)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_MSK          (0x00000001)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_MIN          (0)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_MAX          (1) // 0x00000001
  #define CH1_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_DEF          (0x00000000)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_HSH          (0x010045B4)

  #define CH1_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_OFF          ( 1)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_WID          ( 1)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_MSK          (0x00000002)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_MIN          (0)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_MAX          (1) // 0x00000001
  #define CH1_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_DEF          (0x00000000)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_HSH          (0x010145B4)

  #define CH1_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_OFF ( 2)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_WID ( 3)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_MSK (0x0000001C)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_MIN (0)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_MAX (7) // 0x00000007
  #define CH1_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_DEF (0x00000007)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_HSH (0x030245B4)

  #define CH1_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_OFF ( 5)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_WID ( 3)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_MSK (0x000000E0)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_MIN (0)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_MAX (7) // 0x00000007
  #define CH1_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_DEF (0x00000006)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_HSH (0x030545B4)

  #define CH1_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_OFF ( 8)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_WID ( 3)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_MSK (0x00000700)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_MIN (0)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_MAX (7) // 0x00000007
  #define CH1_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_DEF (0x00000004)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_HSH (0x030845B4)

  #define CH1_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_OFF                 (11)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_WID                 ( 1)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_MSK                 (0x00000800)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_MIN                 (0)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_MAX                 (1) // 0x00000001
  #define CH1_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_DEF                 (0x00000001)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_HSH                 (0x010B45B4)

  #define CH1_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_OFF      (12)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_WID      ( 1)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_MSK      (0x00001000)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_MIN      (0)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_MAX      (1) // 0x00000001
  #define CH1_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_DEF      (0x00000000)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_HSH      (0x010C45B4)

  #define CH1_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_OFF         (13)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_WID         ( 1)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_MSK         (0x00002000)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_MIN         (0)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_MAX         (1) // 0x00000001
  #define CH1_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_DEF         (0x00000001)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_HSH         (0x010D45B4)

  #define CH1_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_OFF           (14)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_WID           ( 1)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_MSK           (0x00004000)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_MIN           (0)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_MAX           (1) // 0x00000001
  #define CH1_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_DEF           (0x00000001)
  #define CH1_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_HSH           (0x010E45B4)

#define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_REG                           (0x00004604)

  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_OFF       ( 0)
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_WID       ( 4)
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MSK       (0x0000000F)
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MIN       (0)
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MAX       (15) // 0x0000000F
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_DEF       (0x0000000F)
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_HSH       (0x04004604)

  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_OFF ( 8)
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_WID ( 1)
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MSK (0x00000100)
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MIN (0)
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MAX (1) // 0x00000001
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_DEF (0x00000000)
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_HSH (0x01084604)

  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_OFF      (31)
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_WID      ( 1)
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MSK      (0x80000000)
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MIN      (0)
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MAX      (1) // 0x00000001
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_DEF      (0x00000000)
  #define CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_HSH      (0x011F4604)

#define CH1_CR_REUT_CH_MISC_ZQ_CTRL_REG                                (0x00004608)

  #define CH1_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_OFF                 ( 0)
  #define CH1_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_WID                 ( 4)
  #define CH1_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MSK                 (0x0000000F)
  #define CH1_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MIN                 (0)
  #define CH1_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MAX                 (15) // 0x0000000F
  #define CH1_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_DEF                 (0x00000000)
  #define CH1_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_HSH                 (0x04004608)

  #define CH1_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_OFF                 (31)
  #define CH1_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_WID                 ( 1)
  #define CH1_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MSK                 (0x80000000)
  #define CH1_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MIN                 (0)
  #define CH1_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MAX                 (1) // 0x00000001
  #define CH1_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_DEF                 (0x00000000)
  #define CH1_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_HSH                 (0x011F4608)

#define CH1_CR_DDR_MR_PARAMS_REG                                       (0x00004610)

  #define CH1_CR_DDR_MR_PARAMS_Rank_0_width_OFF                        ( 0)
  #define CH1_CR_DDR_MR_PARAMS_Rank_0_width_WID                        ( 2)
  #define CH1_CR_DDR_MR_PARAMS_Rank_0_width_MSK                        (0x00000003)
  #define CH1_CR_DDR_MR_PARAMS_Rank_0_width_MIN                        (0)
  #define CH1_CR_DDR_MR_PARAMS_Rank_0_width_MAX                        (3) // 0x00000003
  #define CH1_CR_DDR_MR_PARAMS_Rank_0_width_DEF                        (0x00000000)
  #define CH1_CR_DDR_MR_PARAMS_Rank_0_width_HSH                        (0x02004610)

  #define CH1_CR_DDR_MR_PARAMS_Rank_1_width_OFF                        ( 2)
  #define CH1_CR_DDR_MR_PARAMS_Rank_1_width_WID                        ( 2)
  #define CH1_CR_DDR_MR_PARAMS_Rank_1_width_MSK                        (0x0000000C)
  #define CH1_CR_DDR_MR_PARAMS_Rank_1_width_MIN                        (0)
  #define CH1_CR_DDR_MR_PARAMS_Rank_1_width_MAX                        (3) // 0x00000003
  #define CH1_CR_DDR_MR_PARAMS_Rank_1_width_DEF                        (0x00000000)
  #define CH1_CR_DDR_MR_PARAMS_Rank_1_width_HSH                        (0x02024610)

  #define CH1_CR_DDR_MR_PARAMS_Rank_2_width_OFF                        ( 4)
  #define CH1_CR_DDR_MR_PARAMS_Rank_2_width_WID                        ( 2)
  #define CH1_CR_DDR_MR_PARAMS_Rank_2_width_MSK                        (0x00000030)
  #define CH1_CR_DDR_MR_PARAMS_Rank_2_width_MIN                        (0)
  #define CH1_CR_DDR_MR_PARAMS_Rank_2_width_MAX                        (3) // 0x00000003
  #define CH1_CR_DDR_MR_PARAMS_Rank_2_width_DEF                        (0x00000000)
  #define CH1_CR_DDR_MR_PARAMS_Rank_2_width_HSH                        (0x02044610)

  #define CH1_CR_DDR_MR_PARAMS_Rank_3_width_OFF                        ( 6)
  #define CH1_CR_DDR_MR_PARAMS_Rank_3_width_WID                        ( 2)
  #define CH1_CR_DDR_MR_PARAMS_Rank_3_width_MSK                        (0x000000C0)
  #define CH1_CR_DDR_MR_PARAMS_Rank_3_width_MIN                        (0)
  #define CH1_CR_DDR_MR_PARAMS_Rank_3_width_MAX                        (3) // 0x00000003
  #define CH1_CR_DDR_MR_PARAMS_Rank_3_width_DEF                        (0x00000000)
  #define CH1_CR_DDR_MR_PARAMS_Rank_3_width_HSH                        (0x02064610)

  #define CH1_CR_DDR_MR_PARAMS_MR4_PERIOD_OFF                          ( 8)
  #define CH1_CR_DDR_MR_PARAMS_MR4_PERIOD_WID                          (16)
  #define CH1_CR_DDR_MR_PARAMS_MR4_PERIOD_MSK                          (0x00FFFF00)
  #define CH1_CR_DDR_MR_PARAMS_MR4_PERIOD_MIN                          (0)
  #define CH1_CR_DDR_MR_PARAMS_MR4_PERIOD_MAX                          (65535) // 0x0000FFFF
  #define CH1_CR_DDR_MR_PARAMS_MR4_PERIOD_DEF                          (0x00000000)
  #define CH1_CR_DDR_MR_PARAMS_MR4_PERIOD_HSH                          (0x10084610)

  #define CH1_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_OFF                  (24)
  #define CH1_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_WID                  ( 1)
  #define CH1_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MSK                  (0x01000000)
  #define CH1_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MIN                  (0)
  #define CH1_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MAX                  (1) // 0x00000001
  #define CH1_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_DEF                  (0x00000001)
  #define CH1_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_HSH                  (0x01184610)

#define CH1_CR_DDR_MR_COMMAND_REG                                      (0x00004614)

  #define CH1_CR_DDR_MR_COMMAND_Address_OFF                            ( 0)
  #define CH1_CR_DDR_MR_COMMAND_Address_WID                            ( 8)
  #define CH1_CR_DDR_MR_COMMAND_Address_MSK                            (0x000000FF)
  #define CH1_CR_DDR_MR_COMMAND_Address_MIN                            (0)
  #define CH1_CR_DDR_MR_COMMAND_Address_MAX                            (255) // 0x000000FF
  #define CH1_CR_DDR_MR_COMMAND_Address_DEF                            (0x00000000)
  #define CH1_CR_DDR_MR_COMMAND_Address_HSH                            (0x08004614)

  #define CH1_CR_DDR_MR_COMMAND_Data_OFF                               ( 8)
  #define CH1_CR_DDR_MR_COMMAND_Data_WID                               ( 8)
  #define CH1_CR_DDR_MR_COMMAND_Data_MSK                               (0x0000FF00)
  #define CH1_CR_DDR_MR_COMMAND_Data_MIN                               (0)
  #define CH1_CR_DDR_MR_COMMAND_Data_MAX                               (255) // 0x000000FF
  #define CH1_CR_DDR_MR_COMMAND_Data_DEF                               (0x00000000)
  #define CH1_CR_DDR_MR_COMMAND_Data_HSH                               (0x08084614)

  #define CH1_CR_DDR_MR_COMMAND_Rank_OFF                               (16)
  #define CH1_CR_DDR_MR_COMMAND_Rank_WID                               ( 2)
  #define CH1_CR_DDR_MR_COMMAND_Rank_MSK                               (0x00030000)
  #define CH1_CR_DDR_MR_COMMAND_Rank_MIN                               (0)
  #define CH1_CR_DDR_MR_COMMAND_Rank_MAX                               (3) // 0x00000003
  #define CH1_CR_DDR_MR_COMMAND_Rank_DEF                               (0x00000000)
  #define CH1_CR_DDR_MR_COMMAND_Rank_HSH                               (0x02104614)

  #define CH1_CR_DDR_MR_COMMAND_Command_OFF                            (18)
  #define CH1_CR_DDR_MR_COMMAND_Command_WID                            ( 2)
  #define CH1_CR_DDR_MR_COMMAND_Command_MSK                            (0x000C0000)
  #define CH1_CR_DDR_MR_COMMAND_Command_MIN                            (0)
  #define CH1_CR_DDR_MR_COMMAND_Command_MAX                            (3) // 0x00000003
  #define CH1_CR_DDR_MR_COMMAND_Command_DEF                            (0x00000000)
  #define CH1_CR_DDR_MR_COMMAND_Command_HSH                            (0x02124614)

  #define CH1_CR_DDR_MR_COMMAND_DRAM_mask_OFF                          (20)
  #define CH1_CR_DDR_MR_COMMAND_DRAM_mask_WID                          ( 9)
  #define CH1_CR_DDR_MR_COMMAND_DRAM_mask_MSK                          (0x1FF00000)
  #define CH1_CR_DDR_MR_COMMAND_DRAM_mask_MIN                          (0)
  #define CH1_CR_DDR_MR_COMMAND_DRAM_mask_MAX                          (511) // 0x000001FF
  #define CH1_CR_DDR_MR_COMMAND_DRAM_mask_DEF                          (0x00000000)
  #define CH1_CR_DDR_MR_COMMAND_DRAM_mask_HSH                          (0x09144614)

  #define CH1_CR_DDR_MR_COMMAND_Assume_idle_OFF                        (29)
  #define CH1_CR_DDR_MR_COMMAND_Assume_idle_WID                        ( 1)
  #define CH1_CR_DDR_MR_COMMAND_Assume_idle_MSK                        (0x20000000)
  #define CH1_CR_DDR_MR_COMMAND_Assume_idle_MIN                        (0)
  #define CH1_CR_DDR_MR_COMMAND_Assume_idle_MAX                        (1) // 0x00000001
  #define CH1_CR_DDR_MR_COMMAND_Assume_idle_DEF                        (0x00000000)
  #define CH1_CR_DDR_MR_COMMAND_Assume_idle_HSH                        (0x011D4614)

  #define CH1_CR_DDR_MR_COMMAND_DDR4_MA13_OFF                          (30)
  #define CH1_CR_DDR_MR_COMMAND_DDR4_MA13_WID                          ( 1)
  #define CH1_CR_DDR_MR_COMMAND_DDR4_MA13_MSK                          (0x40000000)
  #define CH1_CR_DDR_MR_COMMAND_DDR4_MA13_MIN                          (0)
  #define CH1_CR_DDR_MR_COMMAND_DDR4_MA13_MAX                          (1) // 0x00000001
  #define CH1_CR_DDR_MR_COMMAND_DDR4_MA13_DEF                          (0x00000000)
  #define CH1_CR_DDR_MR_COMMAND_DDR4_MA13_HSH                          (0x011E4614)

  #define CH1_CR_DDR_MR_COMMAND_Busy_OFF                               (31)
  #define CH1_CR_DDR_MR_COMMAND_Busy_WID                               ( 1)
  #define CH1_CR_DDR_MR_COMMAND_Busy_MSK                               (0x80000000)
  #define CH1_CR_DDR_MR_COMMAND_Busy_MIN                               (0)
  #define CH1_CR_DDR_MR_COMMAND_Busy_MAX                               (1) // 0x00000001
  #define CH1_CR_DDR_MR_COMMAND_Busy_DEF                               (0x00000000)
  #define CH1_CR_DDR_MR_COMMAND_Busy_HSH                               (0x011F4614)

#define CH1_CR_DDR_MR_RESULT_0_REG                                     (0x00004618)

  #define CH1_CR_DDR_MR_RESULT_0_Device_0_OFF                          ( 0)
  #define CH1_CR_DDR_MR_RESULT_0_Device_0_WID                          ( 8)
  #define CH1_CR_DDR_MR_RESULT_0_Device_0_MSK                          (0x000000FF)
  #define CH1_CR_DDR_MR_RESULT_0_Device_0_MIN                          (0)
  #define CH1_CR_DDR_MR_RESULT_0_Device_0_MAX                          (255) // 0x000000FF
  #define CH1_CR_DDR_MR_RESULT_0_Device_0_DEF                          (0x00000000)
  #define CH1_CR_DDR_MR_RESULT_0_Device_0_HSH                          (0x08004618)

  #define CH1_CR_DDR_MR_RESULT_0_Device_1_OFF                          ( 8)
  #define CH1_CR_DDR_MR_RESULT_0_Device_1_WID                          ( 8)
  #define CH1_CR_DDR_MR_RESULT_0_Device_1_MSK                          (0x0000FF00)
  #define CH1_CR_DDR_MR_RESULT_0_Device_1_MIN                          (0)
  #define CH1_CR_DDR_MR_RESULT_0_Device_1_MAX                          (255) // 0x000000FF
  #define CH1_CR_DDR_MR_RESULT_0_Device_1_DEF                          (0x00000000)
  #define CH1_CR_DDR_MR_RESULT_0_Device_1_HSH                          (0x08084618)

  #define CH1_CR_DDR_MR_RESULT_0_Device_2_OFF                          (16)
  #define CH1_CR_DDR_MR_RESULT_0_Device_2_WID                          ( 8)
  #define CH1_CR_DDR_MR_RESULT_0_Device_2_MSK                          (0x00FF0000)
  #define CH1_CR_DDR_MR_RESULT_0_Device_2_MIN                          (0)
  #define CH1_CR_DDR_MR_RESULT_0_Device_2_MAX                          (255) // 0x000000FF
  #define CH1_CR_DDR_MR_RESULT_0_Device_2_DEF                          (0x00000000)
  #define CH1_CR_DDR_MR_RESULT_0_Device_2_HSH                          (0x08104618)

  #define CH1_CR_DDR_MR_RESULT_0_Device_3_OFF                          (24)
  #define CH1_CR_DDR_MR_RESULT_0_Device_3_WID                          ( 8)
  #define CH1_CR_DDR_MR_RESULT_0_Device_3_MSK                          (0xFF000000)
  #define CH1_CR_DDR_MR_RESULT_0_Device_3_MIN                          (0)
  #define CH1_CR_DDR_MR_RESULT_0_Device_3_MAX                          (255) // 0x000000FF
  #define CH1_CR_DDR_MR_RESULT_0_Device_3_DEF                          (0x00000000)
  #define CH1_CR_DDR_MR_RESULT_0_Device_3_HSH                          (0x08184618)

#define CH1_CR_DDR_MR_RESULT_1_REG                                     (0x0000461C)

  #define CH1_CR_DDR_MR_RESULT_1_Device_4_OFF                          ( 0)
  #define CH1_CR_DDR_MR_RESULT_1_Device_4_WID                          ( 8)
  #define CH1_CR_DDR_MR_RESULT_1_Device_4_MSK                          (0x000000FF)
  #define CH1_CR_DDR_MR_RESULT_1_Device_4_MIN                          (0)
  #define CH1_CR_DDR_MR_RESULT_1_Device_4_MAX                          (255) // 0x000000FF
  #define CH1_CR_DDR_MR_RESULT_1_Device_4_DEF                          (0x00000000)
  #define CH1_CR_DDR_MR_RESULT_1_Device_4_HSH                          (0x0800461C)

  #define CH1_CR_DDR_MR_RESULT_1_Device_5_OFF                          ( 8)
  #define CH1_CR_DDR_MR_RESULT_1_Device_5_WID                          ( 8)
  #define CH1_CR_DDR_MR_RESULT_1_Device_5_MSK                          (0x0000FF00)
  #define CH1_CR_DDR_MR_RESULT_1_Device_5_MIN                          (0)
  #define CH1_CR_DDR_MR_RESULT_1_Device_5_MAX                          (255) // 0x000000FF
  #define CH1_CR_DDR_MR_RESULT_1_Device_5_DEF                          (0x00000000)
  #define CH1_CR_DDR_MR_RESULT_1_Device_5_HSH                          (0x0808461C)

  #define CH1_CR_DDR_MR_RESULT_1_Device_6_OFF                          (16)
  #define CH1_CR_DDR_MR_RESULT_1_Device_6_WID                          ( 8)
  #define CH1_CR_DDR_MR_RESULT_1_Device_6_MSK                          (0x00FF0000)
  #define CH1_CR_DDR_MR_RESULT_1_Device_6_MIN                          (0)
  #define CH1_CR_DDR_MR_RESULT_1_Device_6_MAX                          (255) // 0x000000FF
  #define CH1_CR_DDR_MR_RESULT_1_Device_6_DEF                          (0x00000000)
  #define CH1_CR_DDR_MR_RESULT_1_Device_6_HSH                          (0x0810461C)

  #define CH1_CR_DDR_MR_RESULT_1_Device_7_OFF                          (24)
  #define CH1_CR_DDR_MR_RESULT_1_Device_7_WID                          ( 8)
  #define CH1_CR_DDR_MR_RESULT_1_Device_7_MSK                          (0xFF000000)
  #define CH1_CR_DDR_MR_RESULT_1_Device_7_MIN                          (0)
  #define CH1_CR_DDR_MR_RESULT_1_Device_7_MAX                          (255) // 0x000000FF
  #define CH1_CR_DDR_MR_RESULT_1_Device_7_DEF                          (0x00000000)
  #define CH1_CR_DDR_MR_RESULT_1_Device_7_HSH                          (0x0818461C)

#define CH1_CR_DDR_MR_RESULT_2_REG                                     (0x00004620)

  #define CH1_CR_DDR_MR_RESULT_2_Device_8_OFF                          ( 0)
  #define CH1_CR_DDR_MR_RESULT_2_Device_8_WID                          ( 8)
  #define CH1_CR_DDR_MR_RESULT_2_Device_8_MSK                          (0x000000FF)
  #define CH1_CR_DDR_MR_RESULT_2_Device_8_MIN                          (0)
  #define CH1_CR_DDR_MR_RESULT_2_Device_8_MAX                          (255) // 0x000000FF
  #define CH1_CR_DDR_MR_RESULT_2_Device_8_DEF                          (0x00000000)
  #define CH1_CR_DDR_MR_RESULT_2_Device_8_HSH                          (0x08004620)

#define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_REG                          (0x00004624)

  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_OFF                 ( 0)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_WID                 ( 3)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MSK                 (0x00000007)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MIN                 (0)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MAX                 (7) // 0x00000007
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_DEF                 (0x00000003)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_HSH                 (0x03004624)

  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_OFF                 ( 8)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_WID                 ( 3)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MSK                 (0x00000700)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MIN                 (0)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MAX                 (7) // 0x00000007
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_DEF                 (0x00000003)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_HSH                 (0x03084624)

  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_OFF                 (16)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_WID                 ( 3)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MSK                 (0x00070000)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MIN                 (0)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MAX                 (7) // 0x00000007
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_DEF                 (0x00000003)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_HSH                 (0x03104624)

  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_OFF                 (24)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_WID                 ( 3)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MSK                 (0x07000000)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MIN                 (0)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MAX                 (7) // 0x00000007
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_DEF                 (0x00000003)
  #define CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_HSH                 (0x03184624)

#define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_REG                           (0x00004628)

  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_OFF                  ( 0)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_WID                  ( 2)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MSK                  (0x00000003)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MIN                  (0)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_DEF                  (0x00000001)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_HSH                  (0x02004628)

  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_OFF                  ( 8)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_WID                  ( 2)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MSK                  (0x00000300)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MIN                  (0)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_DEF                  (0x00000001)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_HSH                  (0x02084628)

  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_OFF                  (16)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_WID                  ( 2)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MSK                  (0x00030000)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MIN                  (0)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_DEF                  (0x00000001)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_HSH                  (0x02104628)

  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_OFF                  (24)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_WID                  ( 2)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MSK                  (0x03000000)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MIN                  (0)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_DEF                  (0x00000001)
  #define CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_HSH                  (0x02184628)

#define CH1_CR_DESWIZZLE_LOW_REG                                       (0x00004630)

  #define CH1_CR_DESWIZZLE_LOW_Bit_0_OFF                               ( 0)
  #define CH1_CR_DESWIZZLE_LOW_Bit_0_WID                               ( 3)
  #define CH1_CR_DESWIZZLE_LOW_Bit_0_MSK                               (0x00000007)
  #define CH1_CR_DESWIZZLE_LOW_Bit_0_MIN                               (0)
  #define CH1_CR_DESWIZZLE_LOW_Bit_0_MAX                               (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_LOW_Bit_0_DEF                               (0x00000000)
  #define CH1_CR_DESWIZZLE_LOW_Bit_0_HSH                               (0x03004630)

  #define CH1_CR_DESWIZZLE_LOW_Bit_1_OFF                               ( 4)
  #define CH1_CR_DESWIZZLE_LOW_Bit_1_WID                               ( 3)
  #define CH1_CR_DESWIZZLE_LOW_Bit_1_MSK                               (0x00000070)
  #define CH1_CR_DESWIZZLE_LOW_Bit_1_MIN                               (0)
  #define CH1_CR_DESWIZZLE_LOW_Bit_1_MAX                               (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_LOW_Bit_1_DEF                               (0x00000001)
  #define CH1_CR_DESWIZZLE_LOW_Bit_1_HSH                               (0x03044630)

  #define CH1_CR_DESWIZZLE_LOW_Bit_2_OFF                               ( 8)
  #define CH1_CR_DESWIZZLE_LOW_Bit_2_WID                               ( 3)
  #define CH1_CR_DESWIZZLE_LOW_Bit_2_MSK                               (0x00000700)
  #define CH1_CR_DESWIZZLE_LOW_Bit_2_MIN                               (0)
  #define CH1_CR_DESWIZZLE_LOW_Bit_2_MAX                               (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_LOW_Bit_2_DEF                               (0x00000002)
  #define CH1_CR_DESWIZZLE_LOW_Bit_2_HSH                               (0x03084630)

  #define CH1_CR_DESWIZZLE_LOW_Bit_16_OFF                              (12)
  #define CH1_CR_DESWIZZLE_LOW_Bit_16_WID                              ( 3)
  #define CH1_CR_DESWIZZLE_LOW_Bit_16_MSK                              (0x00007000)
  #define CH1_CR_DESWIZZLE_LOW_Bit_16_MIN                              (0)
  #define CH1_CR_DESWIZZLE_LOW_Bit_16_MAX                              (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_LOW_Bit_16_DEF                              (0x00000000)
  #define CH1_CR_DESWIZZLE_LOW_Bit_16_HSH                              (0x030C4630)

  #define CH1_CR_DESWIZZLE_LOW_Bit_17_OFF                              (16)
  #define CH1_CR_DESWIZZLE_LOW_Bit_17_WID                              ( 3)
  #define CH1_CR_DESWIZZLE_LOW_Bit_17_MSK                              (0x00070000)
  #define CH1_CR_DESWIZZLE_LOW_Bit_17_MIN                              (0)
  #define CH1_CR_DESWIZZLE_LOW_Bit_17_MAX                              (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_LOW_Bit_17_DEF                              (0x00000001)
  #define CH1_CR_DESWIZZLE_LOW_Bit_17_HSH                              (0x03104630)

  #define CH1_CR_DESWIZZLE_LOW_Bit_18_OFF                              (20)
  #define CH1_CR_DESWIZZLE_LOW_Bit_18_WID                              ( 3)
  #define CH1_CR_DESWIZZLE_LOW_Bit_18_MSK                              (0x00700000)
  #define CH1_CR_DESWIZZLE_LOW_Bit_18_MIN                              (0)
  #define CH1_CR_DESWIZZLE_LOW_Bit_18_MAX                              (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_LOW_Bit_18_DEF                              (0x00000002)
  #define CH1_CR_DESWIZZLE_LOW_Bit_18_HSH                              (0x03144630)

  #define CH1_CR_DESWIZZLE_LOW_Byte_0_OFF                              (24)
  #define CH1_CR_DESWIZZLE_LOW_Byte_0_WID                              ( 3)
  #define CH1_CR_DESWIZZLE_LOW_Byte_0_MSK                              (0x07000000)
  #define CH1_CR_DESWIZZLE_LOW_Byte_0_MIN                              (0)
  #define CH1_CR_DESWIZZLE_LOW_Byte_0_MAX                              (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_LOW_Byte_0_DEF                              (0x00000000)
  #define CH1_CR_DESWIZZLE_LOW_Byte_0_HSH                              (0x03184630)

  #define CH1_CR_DESWIZZLE_LOW_Byte_2_OFF                              (28)
  #define CH1_CR_DESWIZZLE_LOW_Byte_2_WID                              ( 3)
  #define CH1_CR_DESWIZZLE_LOW_Byte_2_MSK                              (0x70000000)
  #define CH1_CR_DESWIZZLE_LOW_Byte_2_MIN                              (0)
  #define CH1_CR_DESWIZZLE_LOW_Byte_2_MAX                              (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_LOW_Byte_2_DEF                              (0x00000002)
  #define CH1_CR_DESWIZZLE_LOW_Byte_2_HSH                              (0x031C4630)

#define CH1_CR_DESWIZZLE_HIGH_REG                                      (0x00004634)

  #define CH1_CR_DESWIZZLE_HIGH_Bit_32_OFF                             ( 0)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_32_WID                             ( 3)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_32_MSK                             (0x00000007)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_32_MIN                             (0)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_32_MAX                             (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_HIGH_Bit_32_DEF                             (0x00000000)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_32_HSH                             (0x03004634)

  #define CH1_CR_DESWIZZLE_HIGH_Bit_33_OFF                             ( 4)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_33_WID                             ( 3)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_33_MSK                             (0x00000070)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_33_MIN                             (0)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_33_MAX                             (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_HIGH_Bit_33_DEF                             (0x00000001)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_33_HSH                             (0x03044634)

  #define CH1_CR_DESWIZZLE_HIGH_Bit_34_OFF                             ( 8)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_34_WID                             ( 3)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_34_MSK                             (0x00000700)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_34_MIN                             (0)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_34_MAX                             (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_HIGH_Bit_34_DEF                             (0x00000002)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_34_HSH                             (0x03084634)

  #define CH1_CR_DESWIZZLE_HIGH_Bit_48_OFF                             (12)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_48_WID                             ( 3)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_48_MSK                             (0x00007000)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_48_MIN                             (0)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_48_MAX                             (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_HIGH_Bit_48_DEF                             (0x00000000)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_48_HSH                             (0x030C4634)

  #define CH1_CR_DESWIZZLE_HIGH_Bit_49_OFF                             (16)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_49_WID                             ( 3)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_49_MSK                             (0x00070000)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_49_MIN                             (0)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_49_MAX                             (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_HIGH_Bit_49_DEF                             (0x00000001)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_49_HSH                             (0x03104634)

  #define CH1_CR_DESWIZZLE_HIGH_Bit_50_OFF                             (20)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_50_WID                             ( 3)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_50_MSK                             (0x00700000)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_50_MIN                             (0)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_50_MAX                             (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_HIGH_Bit_50_DEF                             (0x00000002)
  #define CH1_CR_DESWIZZLE_HIGH_Bit_50_HSH                             (0x03144634)

  #define CH1_CR_DESWIZZLE_HIGH_Byte_4_OFF                             (24)
  #define CH1_CR_DESWIZZLE_HIGH_Byte_4_WID                             ( 3)
  #define CH1_CR_DESWIZZLE_HIGH_Byte_4_MSK                             (0x07000000)
  #define CH1_CR_DESWIZZLE_HIGH_Byte_4_MIN                             (0)
  #define CH1_CR_DESWIZZLE_HIGH_Byte_4_MAX                             (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_HIGH_Byte_4_DEF                             (0x00000004)
  #define CH1_CR_DESWIZZLE_HIGH_Byte_4_HSH                             (0x03184634)

  #define CH1_CR_DESWIZZLE_HIGH_Byte_6_OFF                             (28)
  #define CH1_CR_DESWIZZLE_HIGH_Byte_6_WID                             ( 3)
  #define CH1_CR_DESWIZZLE_HIGH_Byte_6_MSK                             (0x70000000)
  #define CH1_CR_DESWIZZLE_HIGH_Byte_6_MIN                             (0)
  #define CH1_CR_DESWIZZLE_HIGH_Byte_6_MAX                             (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_HIGH_Byte_6_DEF                             (0x00000006)
  #define CH1_CR_DESWIZZLE_HIGH_Byte_6_HSH                             (0x031C4634)

#define CH1_CR_TC_RFP_REG                                              (0x00004638)

  #define CH1_CR_TC_RFP_OREF_RI_OFF                                    ( 0)
  #define CH1_CR_TC_RFP_OREF_RI_WID                                    ( 8)
  #define CH1_CR_TC_RFP_OREF_RI_MSK                                    (0x000000FF)
  #define CH1_CR_TC_RFP_OREF_RI_MIN                                    (0)
  #define CH1_CR_TC_RFP_OREF_RI_MAX                                    (255) // 0x000000FF
  #define CH1_CR_TC_RFP_OREF_RI_DEF                                    (0x0000000F)
  #define CH1_CR_TC_RFP_OREF_RI_HSH                                    (0x08004638)

  #define CH1_CR_TC_RFP_Refresh_HP_WM_OFF                              ( 8)
  #define CH1_CR_TC_RFP_Refresh_HP_WM_WID                              ( 4)
  #define CH1_CR_TC_RFP_Refresh_HP_WM_MSK                              (0x00000F00)
  #define CH1_CR_TC_RFP_Refresh_HP_WM_MIN                              (0)
  #define CH1_CR_TC_RFP_Refresh_HP_WM_MAX                              (15) // 0x0000000F
  #define CH1_CR_TC_RFP_Refresh_HP_WM_DEF                              (0x00000008)
  #define CH1_CR_TC_RFP_Refresh_HP_WM_HSH                              (0x04084638)

  #define CH1_CR_TC_RFP_Refresh_panic_wm_OFF                           (12)
  #define CH1_CR_TC_RFP_Refresh_panic_wm_WID                           ( 4)
  #define CH1_CR_TC_RFP_Refresh_panic_wm_MSK                           (0x0000F000)
  #define CH1_CR_TC_RFP_Refresh_panic_wm_MIN                           (0)
  #define CH1_CR_TC_RFP_Refresh_panic_wm_MAX                           (15) // 0x0000000F
  #define CH1_CR_TC_RFP_Refresh_panic_wm_DEF                           (0x00000009)
  #define CH1_CR_TC_RFP_Refresh_panic_wm_HSH                           (0x040C4638)

  #define CH1_CR_TC_RFP_CounttREFIWhileRefEnOff_OFF                    (16)
  #define CH1_CR_TC_RFP_CounttREFIWhileRefEnOff_WID                    ( 1)
  #define CH1_CR_TC_RFP_CounttREFIWhileRefEnOff_MSK                    (0x00010000)
  #define CH1_CR_TC_RFP_CounttREFIWhileRefEnOff_MIN                    (0)
  #define CH1_CR_TC_RFP_CounttREFIWhileRefEnOff_MAX                    (1) // 0x00000001
  #define CH1_CR_TC_RFP_CounttREFIWhileRefEnOff_DEF                    (0x00000000)
  #define CH1_CR_TC_RFP_CounttREFIWhileRefEnOff_HSH                    (0x01104638)

  #define CH1_CR_TC_RFP_HPRefOnMRS_OFF                                 (17)
  #define CH1_CR_TC_RFP_HPRefOnMRS_WID                                 ( 1)
  #define CH1_CR_TC_RFP_HPRefOnMRS_MSK                                 (0x00020000)
  #define CH1_CR_TC_RFP_HPRefOnMRS_MIN                                 (0)
  #define CH1_CR_TC_RFP_HPRefOnMRS_MAX                                 (1) // 0x00000001
  #define CH1_CR_TC_RFP_HPRefOnMRS_DEF                                 (0x00000001)
  #define CH1_CR_TC_RFP_HPRefOnMRS_HSH                                 (0x01114638)

  #define CH1_CR_TC_RFP_AlwaysRefOnMRS_OFF                             (18)
  #define CH1_CR_TC_RFP_AlwaysRefOnMRS_WID                             ( 1)
  #define CH1_CR_TC_RFP_AlwaysRefOnMRS_MSK                             (0x00040000)
  #define CH1_CR_TC_RFP_AlwaysRefOnMRS_MIN                             (0)
  #define CH1_CR_TC_RFP_AlwaysRefOnMRS_MAX                             (1) // 0x00000001
  #define CH1_CR_TC_RFP_AlwaysRefOnMRS_DEF                             (0x00000000)
  #define CH1_CR_TC_RFP_AlwaysRefOnMRS_HSH                             (0x01124638)

  #define CH1_CR_TC_RFP_tREFIx9_OFF                                    (25)
  #define CH1_CR_TC_RFP_tREFIx9_WID                                    ( 7)
  #define CH1_CR_TC_RFP_tREFIx9_MSK                                    (0xFE000000)
  #define CH1_CR_TC_RFP_tREFIx9_MIN                                    (0)
  #define CH1_CR_TC_RFP_tREFIx9_MAX                                    (127) // 0x0000007F
  #define CH1_CR_TC_RFP_tREFIx9_DEF                                    (0x00000023)
  #define CH1_CR_TC_RFP_tREFIx9_HSH                                    (0x07194638)

#define CH1_CR_TC_RFTP_REG                                             (0x0000463C)

  #define CH1_CR_TC_RFTP_tREFI_OFF                                     ( 0)
  #define CH1_CR_TC_RFTP_tREFI_WID                                     (16)
  #define CH1_CR_TC_RFTP_tREFI_MSK                                     (0x0000FFFF)
  #define CH1_CR_TC_RFTP_tREFI_MIN                                     (0)
  #define CH1_CR_TC_RFTP_tREFI_MAX                                     (65535) // 0x0000FFFF
  #define CH1_CR_TC_RFTP_tREFI_DEF                                     (0x00001004)
  #define CH1_CR_TC_RFTP_tREFI_HSH                                     (0x1000463C)

  #define CH1_CR_TC_RFTP_tRFC_OFF                                      (16)
  #define CH1_CR_TC_RFTP_tRFC_WID                                      (10)
  #define CH1_CR_TC_RFTP_tRFC_MSK                                      (0x03FF0000)
  #define CH1_CR_TC_RFTP_tRFC_MIN                                      (0)
  #define CH1_CR_TC_RFTP_tRFC_MAX                                      (1023) // 0x000003FF
  #define CH1_CR_TC_RFTP_tRFC_DEF                                      (0x000000B4)
  #define CH1_CR_TC_RFTP_tRFC_HSH                                      (0x0A10463C)

#define CH1_CR_TC_SRFTP_REG                                            (0x00004640)

  #define CH1_CR_TC_SRFTP_tXSDLL_OFF                                   ( 0)
  #define CH1_CR_TC_SRFTP_tXSDLL_WID                                   (12)
  #define CH1_CR_TC_SRFTP_tXSDLL_MSK                                   (0x00000FFF)
  #define CH1_CR_TC_SRFTP_tXSDLL_MIN                                   (0)
  #define CH1_CR_TC_SRFTP_tXSDLL_MAX                                   (4095) // 0x00000FFF
  #define CH1_CR_TC_SRFTP_tXSDLL_DEF                                   (0x00000200)
  #define CH1_CR_TC_SRFTP_tXSDLL_HSH                                   (0x0C004640)

  #define CH1_CR_TC_SRFTP_tZQOPER_OFF                                  (16)
  #define CH1_CR_TC_SRFTP_tZQOPER_WID                                  (10)
  #define CH1_CR_TC_SRFTP_tZQOPER_MSK                                  (0x03FF0000)
  #define CH1_CR_TC_SRFTP_tZQOPER_MIN                                  (0)
  #define CH1_CR_TC_SRFTP_tZQOPER_MAX                                  (1023) // 0x000003FF
  #define CH1_CR_TC_SRFTP_tZQOPER_DEF                                  (0x00000100)
  #define CH1_CR_TC_SRFTP_tZQOPER_HSH                                  (0x0A104640)

  #define CH1_CR_TC_SRFTP_tMOD_OFF                                     (26)
  #define CH1_CR_TC_SRFTP_tMOD_WID                                     ( 6)
  #define CH1_CR_TC_SRFTP_tMOD_MSK                                     (0xFC000000)
  #define CH1_CR_TC_SRFTP_tMOD_MIN                                     (0)
  #define CH1_CR_TC_SRFTP_tMOD_MAX                                     (63) // 0x0000003F
  #define CH1_CR_TC_SRFTP_tMOD_DEF                                     (0x00000000)
  #define CH1_CR_TC_SRFTP_tMOD_HSH                                     (0x061A4640)

#define CH1_CR_MC_REFRESH_STAGGER_REG                                  (0x00004644)

  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Interval_OFF                   ( 0)
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Interval_WID                   (11)
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Interval_MSK                   (0x000007FF)
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Interval_MIN                   (0)
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Interval_MAX                   (2047) // 0x000007FF
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Interval_DEF                   (0x00000000)
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Interval_HSH                   (0x0B004644)

  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_OFF                 (11)
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_WID                 ( 1)
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MSK                 (0x00000800)
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MIN                 (0)
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MAX                 (1) // 0x00000001
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_DEF                 (0x00000000)
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_HSH                 (0x010B4644)

  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_OFF               (12)
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_WID               ( 1)
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MSK               (0x00001000)
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MIN               (0)
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MAX               (1) // 0x00000001
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_DEF               (0x00000000)
  #define CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_HSH               (0x010C4644)

  #define CH1_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_OFF         (13)
  #define CH1_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_WID         ( 1)
  #define CH1_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MSK         (0x00002000)
  #define CH1_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MIN         (0)
  #define CH1_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MAX         (1) // 0x00000001
  #define CH1_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_DEF         (0x00000000)
  #define CH1_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_HSH         (0x010D4644)

  #define CH1_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_OFF            (14)
  #define CH1_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_WID            ( 1)
  #define CH1_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MSK            (0x00004000)
  #define CH1_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MIN            (0)
  #define CH1_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MAX            (1) // 0x00000001
  #define CH1_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_DEF            (0x00000000)
  #define CH1_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_HSH            (0x010E4644)

#define CH1_CR_TC_ZQCAL_REG                                            (0x00004648)

  #define CH1_CR_TC_ZQCAL_ZQCS_period_OFF                              ( 0)
  #define CH1_CR_TC_ZQCAL_ZQCS_period_WID                              (10)
  #define CH1_CR_TC_ZQCAL_ZQCS_period_MSK                              (0x000003FF)
  #define CH1_CR_TC_ZQCAL_ZQCS_period_MIN                              (0)
  #define CH1_CR_TC_ZQCAL_ZQCS_period_MAX                              (1023) // 0x000003FF
  #define CH1_CR_TC_ZQCAL_ZQCS_period_DEF                              (0x00000080)
  #define CH1_CR_TC_ZQCAL_ZQCS_period_HSH                              (0x0A004648)

  #define CH1_CR_TC_ZQCAL_tZQCS_OFF                                    (10)
  #define CH1_CR_TC_ZQCAL_tZQCS_WID                                    (10)
  #define CH1_CR_TC_ZQCAL_tZQCS_MSK                                    (0x000FFC00)
  #define CH1_CR_TC_ZQCAL_tZQCS_MIN                                    (0)
  #define CH1_CR_TC_ZQCAL_tZQCS_MAX                                    (1023) // 0x000003FF
  #define CH1_CR_TC_ZQCAL_tZQCS_DEF                                    (0x00000040)
  #define CH1_CR_TC_ZQCAL_tZQCS_HSH                                    (0x0A0A4648)

  #define CH1_CR_TC_ZQCAL_tZQCAL_OFF                                   (20)
  #define CH1_CR_TC_ZQCAL_tZQCAL_WID                                   (12)
  #define CH1_CR_TC_ZQCAL_tZQCAL_MSK                                   (0xFFF00000)
  #define CH1_CR_TC_ZQCAL_tZQCAL_MIN                                   (0)
  #define CH1_CR_TC_ZQCAL_tZQCAL_MAX                                   (4095) // 0x00000FFF
  #define CH1_CR_TC_ZQCAL_tZQCAL_DEF                                   (0x00000320)
  #define CH1_CR_TC_ZQCAL_tZQCAL_HSH                                   (0x0C144648)

#define CH1_CR_TC_MR2_SHADDOW_REG                                      (0x0000464C)

  #define CH1_CR_TC_MR2_SHADDOW_MR2_shaddow_OFF                        ( 0)
  #define CH1_CR_TC_MR2_SHADDOW_MR2_shaddow_WID                        (14)
  #define CH1_CR_TC_MR2_SHADDOW_MR2_shaddow_MSK                        (0x00003FFF)
  #define CH1_CR_TC_MR2_SHADDOW_MR2_shaddow_MIN                        (0)
  #define CH1_CR_TC_MR2_SHADDOW_MR2_shaddow_MAX                        (16383) // 0x00003FFF
  #define CH1_CR_TC_MR2_SHADDOW_MR2_shaddow_DEF                        (0x00000000)
  #define CH1_CR_TC_MR2_SHADDOW_MR2_shaddow_HSH                        (0x0E00464C)

  #define CH1_CR_TC_MR2_SHADDOW_SRT_avail_OFF                          (14)
  #define CH1_CR_TC_MR2_SHADDOW_SRT_avail_WID                          ( 2)
  #define CH1_CR_TC_MR2_SHADDOW_SRT_avail_MSK                          (0x0000C000)
  #define CH1_CR_TC_MR2_SHADDOW_SRT_avail_MIN                          (0)
  #define CH1_CR_TC_MR2_SHADDOW_SRT_avail_MAX                          (3) // 0x00000003
  #define CH1_CR_TC_MR2_SHADDOW_SRT_avail_DEF                          (0x00000000)
  #define CH1_CR_TC_MR2_SHADDOW_SRT_avail_HSH                          (0x020E464C)

#define CH1_CR_TC_MR4_SHADDOW_REG                                      (0x00004650)

  #define CH1_CR_TC_MR4_SHADDOW_MR4_sh_low_OFF                         ( 0)
  #define CH1_CR_TC_MR4_SHADDOW_MR4_sh_low_WID                         ( 2)
  #define CH1_CR_TC_MR4_SHADDOW_MR4_sh_low_MSK                         (0x00000003)
  #define CH1_CR_TC_MR4_SHADDOW_MR4_sh_low_MIN                         (0)
  #define CH1_CR_TC_MR4_SHADDOW_MR4_sh_low_MAX                         (3) // 0x00000003
  #define CH1_CR_TC_MR4_SHADDOW_MR4_sh_low_DEF                         (0x00000000)
  #define CH1_CR_TC_MR4_SHADDOW_MR4_sh_low_HSH                         (0x02004650)

  #define CH1_CR_TC_MR4_SHADDOW_MR4_sh_high_OFF                        ( 4)
  #define CH1_CR_TC_MR4_SHADDOW_MR4_sh_high_WID                        (10)
  #define CH1_CR_TC_MR4_SHADDOW_MR4_sh_high_MSK                        (0x00003FF0)
  #define CH1_CR_TC_MR4_SHADDOW_MR4_sh_high_MIN                        (0)
  #define CH1_CR_TC_MR4_SHADDOW_MR4_sh_high_MAX                        (1023) // 0x000003FF
  #define CH1_CR_TC_MR4_SHADDOW_MR4_sh_high_DEF                        (0x00000000)
  #define CH1_CR_TC_MR4_SHADDOW_MR4_sh_high_HSH                        (0x0A044650)

#define CH1_CR_MC_INIT_STATE_REG                                       (0x00004654)

  #define CH1_CR_MC_INIT_STATE_Rank_occupancy_OFF                      ( 0)
  #define CH1_CR_MC_INIT_STATE_Rank_occupancy_WID                      ( 8)
  #define CH1_CR_MC_INIT_STATE_Rank_occupancy_MSK                      (0x000000FF)
  #define CH1_CR_MC_INIT_STATE_Rank_occupancy_MIN                      (0)
  #define CH1_CR_MC_INIT_STATE_Rank_occupancy_MAX                      (255) // 0x000000FF
  #define CH1_CR_MC_INIT_STATE_Rank_occupancy_DEF                      (0x0000000F)
  #define CH1_CR_MC_INIT_STATE_Rank_occupancy_HSH                      (0x08004654)

  #define CH1_CR_MC_INIT_STATE_SRX_reset_OFF                           ( 8)
  #define CH1_CR_MC_INIT_STATE_SRX_reset_WID                           ( 1)
  #define CH1_CR_MC_INIT_STATE_SRX_reset_MSK                           (0x00000100)
  #define CH1_CR_MC_INIT_STATE_SRX_reset_MIN                           (0)
  #define CH1_CR_MC_INIT_STATE_SRX_reset_MAX                           (1) // 0x00000001
  #define CH1_CR_MC_INIT_STATE_SRX_reset_DEF                           (0x00000000)
  #define CH1_CR_MC_INIT_STATE_SRX_reset_HSH                           (0x01084654)

  #define CH1_CR_MC_INIT_STATE_LPDDR4_current_FSP_OFF                  ( 9)
  #define CH1_CR_MC_INIT_STATE_LPDDR4_current_FSP_WID                  ( 1)
  #define CH1_CR_MC_INIT_STATE_LPDDR4_current_FSP_MSK                  (0x00000200)
  #define CH1_CR_MC_INIT_STATE_LPDDR4_current_FSP_MIN                  (0)
  #define CH1_CR_MC_INIT_STATE_LPDDR4_current_FSP_MAX                  (1) // 0x00000001
  #define CH1_CR_MC_INIT_STATE_LPDDR4_current_FSP_DEF                  (0x00000000)
  #define CH1_CR_MC_INIT_STATE_LPDDR4_current_FSP_HSH                  (0x01094654)

  #define CH1_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_OFF         (10)
  #define CH1_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_WID         ( 1)
  #define CH1_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_MSK         (0x00000400)
  #define CH1_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_MIN         (0)
  #define CH1_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_MAX         (1) // 0x00000001
  #define CH1_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_DEF         (0x00000000)
  #define CH1_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_HSH         (0x010A4654)

  #define CH1_CR_MC_INIT_STATE_Reset_refresh_debt_OFF                  (11)
  #define CH1_CR_MC_INIT_STATE_Reset_refresh_debt_WID                  ( 1)
  #define CH1_CR_MC_INIT_STATE_Reset_refresh_debt_MSK                  (0x00000800)
  #define CH1_CR_MC_INIT_STATE_Reset_refresh_debt_MIN                  (0)
  #define CH1_CR_MC_INIT_STATE_Reset_refresh_debt_MAX                  (1) // 0x00000001
  #define CH1_CR_MC_INIT_STATE_Reset_refresh_debt_DEF                  (0x00000000)
  #define CH1_CR_MC_INIT_STATE_Reset_refresh_debt_HSH                  (0x010B4654)

#define CH1_CR_WDB_VISA_SEL_REG                                        (0x00004658)

  #define CH1_CR_WDB_VISA_SEL_VISAByteSel_OFF                          ( 0)
  #define CH1_CR_WDB_VISA_SEL_VISAByteSel_WID                          ( 3)
  #define CH1_CR_WDB_VISA_SEL_VISAByteSel_MSK                          (0x00000007)
  #define CH1_CR_WDB_VISA_SEL_VISAByteSel_MIN                          (0)
  #define CH1_CR_WDB_VISA_SEL_VISAByteSel_MAX                          (7) // 0x00000007
  #define CH1_CR_WDB_VISA_SEL_VISAByteSel_DEF                          (0x00000000)
  #define CH1_CR_WDB_VISA_SEL_VISAByteSel_HSH                          (0x03004658)

  #define CH1_CR_WDB_VISA_SEL_RefFSMRankSel_OFF                        ( 8)
  #define CH1_CR_WDB_VISA_SEL_RefFSMRankSel_WID                        ( 2)
  #define CH1_CR_WDB_VISA_SEL_RefFSMRankSel_MSK                        (0x00000300)
  #define CH1_CR_WDB_VISA_SEL_RefFSMRankSel_MIN                        (0)
  #define CH1_CR_WDB_VISA_SEL_RefFSMRankSel_MAX                        (3) // 0x00000003
  #define CH1_CR_WDB_VISA_SEL_RefFSMRankSel_DEF                        (0x00000000)
  #define CH1_CR_WDB_VISA_SEL_RefFSMRankSel_HSH                        (0x02084658)

  #define CH1_CR_WDB_VISA_SEL_Ref_counterSel_OFF                       (10)
  #define CH1_CR_WDB_VISA_SEL_Ref_counterSel_WID                       ( 3)
  #define CH1_CR_WDB_VISA_SEL_Ref_counterSel_MSK                       (0x00001C00)
  #define CH1_CR_WDB_VISA_SEL_Ref_counterSel_MIN                       (0)
  #define CH1_CR_WDB_VISA_SEL_Ref_counterSel_MAX                       (7) // 0x00000007
  #define CH1_CR_WDB_VISA_SEL_Ref_counterSel_DEF                       (0x00000007)
  #define CH1_CR_WDB_VISA_SEL_Ref_counterSel_HSH                       (0x030A4658)

  #define CH1_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_OFF             (13)
  #define CH1_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_WID             ( 1)
  #define CH1_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_MSK             (0x00002000)
  #define CH1_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_MIN             (0)
  #define CH1_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_MAX             (1) // 0x00000001
  #define CH1_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_DEF             (0x00000000)
  #define CH1_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_HSH             (0x010D4658)

#define CH1_CR_PM_DIMM_IDLE_ENERGY_REG                                 (0x00004660)

  #define CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_OFF             ( 0)
  #define CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_WID             ( 6)
  #define CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MSK             (0x0000003F)
  #define CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MIN             (0)
  #define CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MAX             (63) // 0x0000003F
  #define CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_DEF             (0x00000000)
  #define CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_HSH             (0x06004660)

  #define CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_OFF             ( 8)
  #define CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_WID             ( 6)
  #define CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MSK             (0x00003F00)
  #define CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MIN             (0)
  #define CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MAX             (63) // 0x0000003F
  #define CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_DEF             (0x00000000)
  #define CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_HSH             (0x06084660)

#define CH1_CR_PM_DIMM_PD_ENERGY_REG                                   (0x00004664)

  #define CH1_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_OFF                 ( 0)
  #define CH1_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_WID                 ( 6)
  #define CH1_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MSK                 (0x0000003F)
  #define CH1_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MIN                 (0)
  #define CH1_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MAX                 (63) // 0x0000003F
  #define CH1_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_DEF                 (0x00000000)
  #define CH1_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_HSH                 (0x06004664)

  #define CH1_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_OFF                 ( 8)
  #define CH1_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_WID                 ( 6)
  #define CH1_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MSK                 (0x00003F00)
  #define CH1_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MIN                 (0)
  #define CH1_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MAX                 (63) // 0x0000003F
  #define CH1_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_DEF                 (0x00000000)
  #define CH1_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_HSH                 (0x06084664)

#define CH1_CR_PM_DIMM_ACT_ENERGY_REG                                  (0x00004668)

  #define CH1_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_OFF               ( 0)
  #define CH1_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_WID               ( 8)
  #define CH1_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MSK               (0x000000FF)
  #define CH1_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MIN               (0)
  #define CH1_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MAX               (255) // 0x000000FF
  #define CH1_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_DEF               (0x00000000)
  #define CH1_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_HSH               (0x08004668)

  #define CH1_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_OFF               ( 8)
  #define CH1_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_WID               ( 8)
  #define CH1_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MSK               (0x0000FF00)
  #define CH1_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MIN               (0)
  #define CH1_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MAX               (255) // 0x000000FF
  #define CH1_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_DEF               (0x00000000)
  #define CH1_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_HSH               (0x08084668)

#define CH1_CR_PM_DIMM_RD_ENERGY_REG                                   (0x0000466C)

  #define CH1_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_OFF                 ( 0)
  #define CH1_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_WID                 ( 8)
  #define CH1_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MSK                 (0x000000FF)
  #define CH1_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MIN                 (0)
  #define CH1_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MAX                 (255) // 0x000000FF
  #define CH1_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_DEF                 (0x00000000)
  #define CH1_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_HSH                 (0x0800466C)

  #define CH1_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_OFF                 ( 8)
  #define CH1_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_WID                 ( 8)
  #define CH1_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MSK                 (0x0000FF00)
  #define CH1_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MIN                 (0)
  #define CH1_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MAX                 (255) // 0x000000FF
  #define CH1_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_DEF                 (0x00000000)
  #define CH1_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_HSH                 (0x0808466C)

#define CH1_CR_PM_DIMM_WR_ENERGY_REG                                   (0x00004670)

  #define CH1_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_OFF                 ( 0)
  #define CH1_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_WID                 ( 8)
  #define CH1_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MSK                 (0x000000FF)
  #define CH1_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MIN                 (0)
  #define CH1_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MAX                 (255) // 0x000000FF
  #define CH1_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_DEF                 (0x00000000)
  #define CH1_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_HSH                 (0x08004670)

  #define CH1_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_OFF                 ( 8)
  #define CH1_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_WID                 ( 8)
  #define CH1_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MSK                 (0x0000FF00)
  #define CH1_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MIN                 (0)
  #define CH1_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MAX                 (255) // 0x000000FF
  #define CH1_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_DEF                 (0x00000000)
  #define CH1_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_HSH                 (0x08084670)

#define CH1_CR_ECC_INJECT_COUNT_REG                                    (0x00004674)

  #define CH1_CR_ECC_INJECT_COUNT_Count_OFF                            ( 0)
  #define CH1_CR_ECC_INJECT_COUNT_Count_WID                            (32)
  #define CH1_CR_ECC_INJECT_COUNT_Count_MSK                            (0xFFFFFFFF)
  #define CH1_CR_ECC_INJECT_COUNT_Count_MIN                            (0)
  #define CH1_CR_ECC_INJECT_COUNT_Count_MAX                            (4294967295) // 0xFFFFFFFF
  #define CH1_CR_ECC_INJECT_COUNT_Count_DEF                            (0xFFFFFFFF)
  #define CH1_CR_ECC_INJECT_COUNT_Count_HSH                            (0x20004674)

#define CH1_CR_SC_WR_DELAY_REG                                         (0x00004678)

  #define CH1_CR_SC_WR_DELAY_Dec_tCWL_OFF                              ( 0)
  #define CH1_CR_SC_WR_DELAY_Dec_tCWL_WID                              ( 6)
  #define CH1_CR_SC_WR_DELAY_Dec_tCWL_MSK                              (0x0000003F)
  #define CH1_CR_SC_WR_DELAY_Dec_tCWL_MIN                              (0)
  #define CH1_CR_SC_WR_DELAY_Dec_tCWL_MAX                              (63) // 0x0000003F
  #define CH1_CR_SC_WR_DELAY_Dec_tCWL_DEF                              (0x00000003)
  #define CH1_CR_SC_WR_DELAY_Dec_tCWL_HSH                              (0x06004678)

  #define CH1_CR_SC_WR_DELAY_Add_tCWL_OFF                              ( 6)
  #define CH1_CR_SC_WR_DELAY_Add_tCWL_WID                              ( 6)
  #define CH1_CR_SC_WR_DELAY_Add_tCWL_MSK                              (0x00000FC0)
  #define CH1_CR_SC_WR_DELAY_Add_tCWL_MIN                              (0)
  #define CH1_CR_SC_WR_DELAY_Add_tCWL_MAX                              (63) // 0x0000003F
  #define CH1_CR_SC_WR_DELAY_Add_tCWL_DEF                              (0x00000000)
  #define CH1_CR_SC_WR_DELAY_Add_tCWL_HSH                              (0x06064678)

  #define CH1_CR_SC_WR_DELAY_Add_1Qclk_delay_OFF                       (12)
  #define CH1_CR_SC_WR_DELAY_Add_1Qclk_delay_WID                       ( 1)
  #define CH1_CR_SC_WR_DELAY_Add_1Qclk_delay_MSK                       (0x00001000)
  #define CH1_CR_SC_WR_DELAY_Add_1Qclk_delay_MIN                       (0)
  #define CH1_CR_SC_WR_DELAY_Add_1Qclk_delay_MAX                       (1) // 0x00000001
  #define CH1_CR_SC_WR_DELAY_Add_1Qclk_delay_DEF                       (0x00000000)
  #define CH1_CR_SC_WR_DELAY_Add_1Qclk_delay_HSH                       (0x010C4678)

#define CH1_CR_READ_RETURN_DFT_REG                                     (0x0000467C)

  #define CH1_CR_READ_RETURN_DFT_ECC_OFF                               ( 0)
  #define CH1_CR_READ_RETURN_DFT_ECC_WID                               ( 8)
  #define CH1_CR_READ_RETURN_DFT_ECC_MSK                               (0x000000FF)
  #define CH1_CR_READ_RETURN_DFT_ECC_MIN                               (0)
  #define CH1_CR_READ_RETURN_DFT_ECC_MAX                               (255) // 0x000000FF
  #define CH1_CR_READ_RETURN_DFT_ECC_DEF                               (0x00000000)
  #define CH1_CR_READ_RETURN_DFT_ECC_HSH                               (0x0800467C)

  #define CH1_CR_READ_RETURN_DFT_RRD_DFT_Mode_OFF                      ( 8)
  #define CH1_CR_READ_RETURN_DFT_RRD_DFT_Mode_WID                      ( 2)
  #define CH1_CR_READ_RETURN_DFT_RRD_DFT_Mode_MSK                      (0x00000300)
  #define CH1_CR_READ_RETURN_DFT_RRD_DFT_Mode_MIN                      (0)
  #define CH1_CR_READ_RETURN_DFT_RRD_DFT_Mode_MAX                      (3) // 0x00000003
  #define CH1_CR_READ_RETURN_DFT_RRD_DFT_Mode_DEF                      (0x00000000)
  #define CH1_CR_READ_RETURN_DFT_RRD_DFT_Mode_HSH                      (0x0208467C)

  #define CH1_CR_READ_RETURN_DFT_LFSR_Seed_Index_OFF                   (10)
  #define CH1_CR_READ_RETURN_DFT_LFSR_Seed_Index_WID                   ( 5)
  #define CH1_CR_READ_RETURN_DFT_LFSR_Seed_Index_MSK                   (0x00007C00)
  #define CH1_CR_READ_RETURN_DFT_LFSR_Seed_Index_MIN                   (0)
  #define CH1_CR_READ_RETURN_DFT_LFSR_Seed_Index_MAX                   (31) // 0x0000001F
  #define CH1_CR_READ_RETURN_DFT_LFSR_Seed_Index_DEF                   (0x00000000)
  #define CH1_CR_READ_RETURN_DFT_LFSR_Seed_Index_HSH                   (0x050A467C)

  #define CH1_CR_READ_RETURN_DFT_Inversion_Mode_OFF                    (15)
  #define CH1_CR_READ_RETURN_DFT_Inversion_Mode_WID                    ( 1)
  #define CH1_CR_READ_RETURN_DFT_Inversion_Mode_MSK                    (0x00008000)
  #define CH1_CR_READ_RETURN_DFT_Inversion_Mode_MIN                    (0)
  #define CH1_CR_READ_RETURN_DFT_Inversion_Mode_MAX                    (1) // 0x00000001
  #define CH1_CR_READ_RETURN_DFT_Inversion_Mode_DEF                    (0x00000000)
  #define CH1_CR_READ_RETURN_DFT_Inversion_Mode_HSH                    (0x010F467C)

  #define CH1_CR_READ_RETURN_DFT_AddressBased_OFF                      (16)
  #define CH1_CR_READ_RETURN_DFT_AddressBased_WID                      ( 1)
  #define CH1_CR_READ_RETURN_DFT_AddressBased_MSK                      (0x00010000)
  #define CH1_CR_READ_RETURN_DFT_AddressBased_MIN                      (0)
  #define CH1_CR_READ_RETURN_DFT_AddressBased_MAX                      (1) // 0x00000001
  #define CH1_CR_READ_RETURN_DFT_AddressBased_DEF                      (0x00000000)
  #define CH1_CR_READ_RETURN_DFT_AddressBased_HSH                      (0x0110467C)

#define CH1_CR_DESWIZZLE_LOW_ERM_REG                                   (0x00004680)

  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_0_OFF                           ( 0)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_0_WID                           ( 3)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_0_MSK                           (0x00000007)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_0_MIN                           (0)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_0_MAX                           (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_0_DEF                           (0x00000000)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_0_HSH                           (0x03004680)

  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_1_OFF                           ( 4)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_1_WID                           ( 3)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_1_MSK                           (0x00000070)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_1_MIN                           (0)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_1_MAX                           (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_1_DEF                           (0x00000001)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_1_HSH                           (0x03044680)

  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_2_OFF                           ( 8)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_2_WID                           ( 3)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_2_MSK                           (0x00000700)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_2_MIN                           (0)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_2_MAX                           (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_2_DEF                           (0x00000002)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_2_HSH                           (0x03084680)

  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_16_OFF                          (12)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_16_WID                          ( 3)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_16_MSK                          (0x00007000)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_16_MIN                          (0)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_16_MAX                          (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_16_DEF                          (0x00000000)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_16_HSH                          (0x030C4680)

  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_17_OFF                          (16)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_17_WID                          ( 3)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_17_MSK                          (0x00070000)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_17_MIN                          (0)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_17_MAX                          (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_17_DEF                          (0x00000001)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_17_HSH                          (0x03104680)

  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_18_OFF                          (20)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_18_WID                          ( 3)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_18_MSK                          (0x00700000)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_18_MIN                          (0)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_18_MAX                          (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_18_DEF                          (0x00000002)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Bit_18_HSH                          (0x03144680)

  #define CH1_CR_DESWIZZLE_LOW_ERM_Byte_0_OFF                          (24)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Byte_0_WID                          ( 3)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Byte_0_MSK                          (0x07000000)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Byte_0_MIN                          (0)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Byte_0_MAX                          (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_LOW_ERM_Byte_0_DEF                          (0x00000000)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Byte_0_HSH                          (0x03184680)

  #define CH1_CR_DESWIZZLE_LOW_ERM_Byte_2_OFF                          (28)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Byte_2_WID                          ( 3)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Byte_2_MSK                          (0x70000000)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Byte_2_MIN                          (0)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Byte_2_MAX                          (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_LOW_ERM_Byte_2_DEF                          (0x00000002)
  #define CH1_CR_DESWIZZLE_LOW_ERM_Byte_2_HSH                          (0x031C4680)

#define CH1_CR_DESWIZZLE_HIGH_ERM_REG                                  (0x00004684)

  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_32_OFF                         ( 0)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_32_WID                         ( 3)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_32_MSK                         (0x00000007)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_32_MIN                         (0)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_32_MAX                         (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_32_DEF                         (0x00000000)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_32_HSH                         (0x03004684)

  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_33_OFF                         ( 4)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_33_WID                         ( 3)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_33_MSK                         (0x00000070)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_33_MIN                         (0)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_33_MAX                         (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_33_DEF                         (0x00000001)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_33_HSH                         (0x03044684)

  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_34_OFF                         ( 8)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_34_WID                         ( 3)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_34_MSK                         (0x00000700)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_34_MIN                         (0)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_34_MAX                         (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_34_DEF                         (0x00000002)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_34_HSH                         (0x03084684)

  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_48_OFF                         (12)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_48_WID                         ( 3)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_48_MSK                         (0x00007000)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_48_MIN                         (0)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_48_MAX                         (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_48_DEF                         (0x00000000)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_48_HSH                         (0x030C4684)

  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_49_OFF                         (16)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_49_WID                         ( 3)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_49_MSK                         (0x00070000)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_49_MIN                         (0)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_49_MAX                         (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_49_DEF                         (0x00000001)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_49_HSH                         (0x03104684)

  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_50_OFF                         (20)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_50_WID                         ( 3)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_50_MSK                         (0x00700000)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_50_MIN                         (0)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_50_MAX                         (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_50_DEF                         (0x00000002)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Bit_50_HSH                         (0x03144684)

  #define CH1_CR_DESWIZZLE_HIGH_ERM_Byte_4_OFF                         (24)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Byte_4_WID                         ( 3)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Byte_4_MSK                         (0x07000000)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Byte_4_MIN                         (0)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Byte_4_MAX                         (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Byte_4_DEF                         (0x00000004)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Byte_4_HSH                         (0x03184684)

  #define CH1_CR_DESWIZZLE_HIGH_ERM_Byte_6_OFF                         (28)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Byte_6_WID                         ( 3)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Byte_6_MSK                         (0x70000000)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Byte_6_MIN                         (0)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Byte_6_MAX                         (7) // 0x00000007
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Byte_6_DEF                         (0x00000006)
  #define CH1_CR_DESWIZZLE_HIGH_ERM_Byte_6_HSH                         (0x031C4684)

#define CH1_CR_SC_PBR_REG                                              (0x00004688)

  #define CH1_CR_SC_PBR_PBR_Disable_OFF                                ( 0)
  #define CH1_CR_SC_PBR_PBR_Disable_WID                                ( 1)
  #define CH1_CR_SC_PBR_PBR_Disable_MSK                                (0x00000001)
  #define CH1_CR_SC_PBR_PBR_Disable_MIN                                (0)
  #define CH1_CR_SC_PBR_PBR_Disable_MAX                                (1) // 0x00000001
  #define CH1_CR_SC_PBR_PBR_Disable_DEF                                (0x00000001)
  #define CH1_CR_SC_PBR_PBR_Disable_HSH                                (0x01004688)

  #define CH1_CR_SC_PBR_PBR_OOO_Dis_OFF                                ( 1)
  #define CH1_CR_SC_PBR_PBR_OOO_Dis_WID                                ( 1)
  #define CH1_CR_SC_PBR_PBR_OOO_Dis_MSK                                (0x00000002)
  #define CH1_CR_SC_PBR_PBR_OOO_Dis_MIN                                (0)
  #define CH1_CR_SC_PBR_PBR_OOO_Dis_MAX                                (1) // 0x00000001
  #define CH1_CR_SC_PBR_PBR_OOO_Dis_DEF                                (0x00000000)
  #define CH1_CR_SC_PBR_PBR_OOO_Dis_HSH                                (0x01014688)

  #define CH1_CR_SC_PBR_PBR_Issue_NOP_OFF                              ( 2)
  #define CH1_CR_SC_PBR_PBR_Issue_NOP_WID                              ( 1)
  #define CH1_CR_SC_PBR_PBR_Issue_NOP_MSK                              (0x00000004)
  #define CH1_CR_SC_PBR_PBR_Issue_NOP_MIN                              (0)
  #define CH1_CR_SC_PBR_PBR_Issue_NOP_MAX                              (1) // 0x00000001
  #define CH1_CR_SC_PBR_PBR_Issue_NOP_DEF                              (0x00000000)
  #define CH1_CR_SC_PBR_PBR_Issue_NOP_HSH                              (0x01024688)

  #define CH1_CR_SC_PBR_PBR_Disable_on_hot_OFF                         ( 3)
  #define CH1_CR_SC_PBR_PBR_Disable_on_hot_WID                         ( 1)
  #define CH1_CR_SC_PBR_PBR_Disable_on_hot_MSK                         (0x00000008)
  #define CH1_CR_SC_PBR_PBR_Disable_on_hot_MIN                         (0)
  #define CH1_CR_SC_PBR_PBR_Disable_on_hot_MAX                         (1) // 0x00000001
  #define CH1_CR_SC_PBR_PBR_Disable_on_hot_DEF                         (0x00000000)
  #define CH1_CR_SC_PBR_PBR_Disable_on_hot_HSH                         (0x01034688)

  #define CH1_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_OFF                       ( 4)
  #define CH1_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_WID                       ( 6)
  #define CH1_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_MSK                       (0x000003F0)
  #define CH1_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_MIN                       (0)
  #define CH1_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_MAX                       (63) // 0x0000003F
  #define CH1_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_DEF                       (0x00000001)
  #define CH1_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_HSH                       (0x06044688)

  #define CH1_CR_SC_PBR_tRFCpb_OFF                                     (10)
  #define CH1_CR_SC_PBR_tRFCpb_WID                                     (10)
  #define CH1_CR_SC_PBR_tRFCpb_MSK                                     (0x000FFC00)
  #define CH1_CR_SC_PBR_tRFCpb_MIN                                     (0)
  #define CH1_CR_SC_PBR_tRFCpb_MAX                                     (1023) // 0x000003FF
  #define CH1_CR_SC_PBR_tRFCpb_DEF                                     (0x0000003C)
  #define CH1_CR_SC_PBR_tRFCpb_HSH                                     (0x0A0A4688)

  #define CH1_CR_SC_PBR_Refresh_ABR_release_OFF                        (20)
  #define CH1_CR_SC_PBR_Refresh_ABR_release_WID                        ( 4)
  #define CH1_CR_SC_PBR_Refresh_ABR_release_MSK                        (0x00F00000)
  #define CH1_CR_SC_PBR_Refresh_ABR_release_MIN                        (0)
  #define CH1_CR_SC_PBR_Refresh_ABR_release_MAX                        (15) // 0x0000000F
  #define CH1_CR_SC_PBR_Refresh_ABR_release_DEF                        (0x00000007)
  #define CH1_CR_SC_PBR_Refresh_ABR_release_HSH                        (0x04144688)

  #define CH1_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_OFF         (24)
  #define CH1_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_WID         ( 1)
  #define CH1_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_MSK         (0x01000000)
  #define CH1_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_MIN         (0)
  #define CH1_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_MAX         (1) // 0x00000001
  #define CH1_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_DEF         (0x00000001)
  #define CH1_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_HSH         (0x01184688)

  #define CH1_CR_SC_PBR_SPARE_OFF                                      (25)
  #define CH1_CR_SC_PBR_SPARE_WID                                      ( 7)
  #define CH1_CR_SC_PBR_SPARE_MSK                                      (0xFE000000)
  #define CH1_CR_SC_PBR_SPARE_MIN                                      (0)
  #define CH1_CR_SC_PBR_SPARE_MAX                                      (127) // 0x0000007F
  #define CH1_CR_SC_PBR_SPARE_DEF                                      (0x00000000)
  #define CH1_CR_SC_PBR_SPARE_HSH                                      (0x07194688)

#define CH1_CR_MC_CPGC_CMI_REG                                         (0x0000468C)

  #define CH1_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_OFF                    ( 0)
  #define CH1_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_WID                    ( 8)
  #define CH1_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_MSK                    (0x000000FF)
  #define CH1_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_MIN                    (0)
  #define CH1_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_MAX                    (255) // 0x000000FF
  #define CH1_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_DEF                    (0x00000004)
  #define CH1_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_HSH                    (0x0800468C)

  #define CH1_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_OFF                    ( 8)
  #define CH1_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_WID                    ( 8)
  #define CH1_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_MSK                    (0x0000FF00)
  #define CH1_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_MIN                    (0)
  #define CH1_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_MAX                    (255) // 0x000000FF
  #define CH1_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_DEF                    (0x00000004)
  #define CH1_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_HSH                    (0x0808468C)

  #define CH1_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_OFF                    (16)
  #define CH1_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_WID                    ( 8)
  #define CH1_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_MSK                    (0x00FF0000)
  #define CH1_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_MIN                    (0)
  #define CH1_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_MAX                    (255) // 0x000000FF
  #define CH1_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_DEF                    (0x00000003)
  #define CH1_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_HSH                    (0x0810468C)

  #define CH1_CR_MC_CPGC_CMI_CPGC_ACTIVE_OFF                           (24)
  #define CH1_CR_MC_CPGC_CMI_CPGC_ACTIVE_WID                           ( 1)
  #define CH1_CR_MC_CPGC_CMI_CPGC_ACTIVE_MSK                           (0x01000000)
  #define CH1_CR_MC_CPGC_CMI_CPGC_ACTIVE_MIN                           (0)
  #define CH1_CR_MC_CPGC_CMI_CPGC_ACTIVE_MAX                           (1) // 0x00000001
  #define CH1_CR_MC_CPGC_CMI_CPGC_ACTIVE_DEF                           (0x00000000)
  #define CH1_CR_MC_CPGC_CMI_CPGC_ACTIVE_HSH                           (0x0118468C)

  #define CH1_CR_MC_CPGC_CMI_CPGC_sync_cpl_OFF                         (25)
  #define CH1_CR_MC_CPGC_CMI_CPGC_sync_cpl_WID                         ( 1)
  #define CH1_CR_MC_CPGC_CMI_CPGC_sync_cpl_MSK                         (0x02000000)
  #define CH1_CR_MC_CPGC_CMI_CPGC_sync_cpl_MIN                         (0)
  #define CH1_CR_MC_CPGC_CMI_CPGC_sync_cpl_MAX                         (1) // 0x00000001
  #define CH1_CR_MC_CPGC_CMI_CPGC_sync_cpl_DEF                         (0x00000001)
  #define CH1_CR_MC_CPGC_CMI_CPGC_sync_cpl_HSH                         (0x0119468C)

  #define CH1_CR_MC_CPGC_CMI_CPGC_sync_phase_OFF                       (26)
  #define CH1_CR_MC_CPGC_CMI_CPGC_sync_phase_WID                       ( 1)
  #define CH1_CR_MC_CPGC_CMI_CPGC_sync_phase_MSK                       (0x04000000)
  #define CH1_CR_MC_CPGC_CMI_CPGC_sync_phase_MIN                       (0)
  #define CH1_CR_MC_CPGC_CMI_CPGC_sync_phase_MAX                       (1) // 0x00000001
  #define CH1_CR_MC_CPGC_CMI_CPGC_sync_phase_DEF                       (0x00000000)
  #define CH1_CR_MC_CPGC_CMI_CPGC_sync_phase_HSH                       (0x011A468C)

  #define CH1_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_OFF         (27)
  #define CH1_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_WID         ( 1)
  #define CH1_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_MSK         (0x08000000)
  #define CH1_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_MIN         (0)
  #define CH1_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_MAX         (1) // 0x00000001
  #define CH1_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_DEF         (0x00000000)
  #define CH1_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_HSH         (0x011B468C)

  #define CH1_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_OFF                         (28)
  #define CH1_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_WID                         ( 3)
  #define CH1_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_MSK                         (0x70000000)
  #define CH1_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_MIN                         (0)
  #define CH1_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_MAX                         (7) // 0x00000007
  #define CH1_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_DEF                         (0x00000000)
  #define CH1_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_HSH                         (0x031C468C)

  #define CH1_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_OFF                    (31)
  #define CH1_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_WID                    ( 1)
  #define CH1_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_MSK                    (0x80000000)
  #define CH1_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_MIN                    (0)
  #define CH1_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_MAX                    (1) // 0x00000001
  #define CH1_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_DEF                    (0x00000000)
  #define CH1_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_HSH                    (0x011F468C)

#define CH1_CR_MC_CPGC_MISC_DFT_REG                                    (0x00004690)

  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_OFF                   ( 0)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_WID                   ( 1)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_MSK                   (0x00000001)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_MIN                   (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_MAX                   (1) // 0x00000001
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_DEF                   (0x00000000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_HSH                   (0x01004690)

  #define CH1_CR_MC_CPGC_MISC_DFT_Col_align_OFF                        ( 1)
  #define CH1_CR_MC_CPGC_MISC_DFT_Col_align_WID                        ( 3)
  #define CH1_CR_MC_CPGC_MISC_DFT_Col_align_MSK                        (0x0000000E)
  #define CH1_CR_MC_CPGC_MISC_DFT_Col_align_MIN                        (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_Col_align_MAX                        (7) // 0x00000007
  #define CH1_CR_MC_CPGC_MISC_DFT_Col_align_DEF                        (0x00000003)
  #define CH1_CR_MC_CPGC_MISC_DFT_Col_align_HSH                        (0x03014690)

  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_OFF                  ( 4)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_WID                  ( 1)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_MSK                  (0x00000010)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_MIN                  (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_MAX                  (1) // 0x00000001
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_DEF                  (0x00000000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_HSH                  (0x01044690)

  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_OFF                   ( 5)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_WID                   ( 1)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_MSK                   (0x00000020)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_MIN                   (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_MAX                   (1) // 0x00000001
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_DEF                   (0x00000000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_HSH                   (0x01054690)

  #define CH1_CR_MC_CPGC_MISC_DFT_Row_align_OFF                        ( 6)
  #define CH1_CR_MC_CPGC_MISC_DFT_Row_align_WID                        ( 3)
  #define CH1_CR_MC_CPGC_MISC_DFT_Row_align_MSK                        (0x000001C0)
  #define CH1_CR_MC_CPGC_MISC_DFT_Row_align_MIN                        (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_Row_align_MAX                        (7) // 0x00000007
  #define CH1_CR_MC_CPGC_MISC_DFT_Row_align_DEF                        (0x00000003)
  #define CH1_CR_MC_CPGC_MISC_DFT_Row_align_HSH                        (0x03064690)

  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_OFF                   ( 9)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_WID                   ( 1)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_MSK                   (0x00000200)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_MIN                   (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_MAX                   (1) // 0x00000001
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_DEF                   (0x00000000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_HSH                   (0x01094690)

  #define CH1_CR_MC_CPGC_MISC_DFT_dis_BankGroup_OFF                    (10)
  #define CH1_CR_MC_CPGC_MISC_DFT_dis_BankGroup_WID                    ( 1)
  #define CH1_CR_MC_CPGC_MISC_DFT_dis_BankGroup_MSK                    (0x00000400)
  #define CH1_CR_MC_CPGC_MISC_DFT_dis_BankGroup_MIN                    (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_dis_BankGroup_MAX                    (1) // 0x00000001
  #define CH1_CR_MC_CPGC_MISC_DFT_dis_BankGroup_DEF                    (0x00000000)
  #define CH1_CR_MC_CPGC_MISC_DFT_dis_BankGroup_HSH                    (0x010A4690)

  #define CH1_CR_MC_CPGC_MISC_DFT_Rank_as_it_OFF                       (11)
  #define CH1_CR_MC_CPGC_MISC_DFT_Rank_as_it_WID                       ( 1)
  #define CH1_CR_MC_CPGC_MISC_DFT_Rank_as_it_MSK                       (0x00000800)
  #define CH1_CR_MC_CPGC_MISC_DFT_Rank_as_it_MIN                       (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_Rank_as_it_MAX                       (1) // 0x00000001
  #define CH1_CR_MC_CPGC_MISC_DFT_Rank_as_it_DEF                       (0x00000000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Rank_as_it_HSH                       (0x010B4690)

  #define CH1_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_OFF              (12)
  #define CH1_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_WID              ( 1)
  #define CH1_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_MSK              (0x00001000)
  #define CH1_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_MIN              (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_MAX              (1) // 0x00000001
  #define CH1_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_DEF              (0x00000000)
  #define CH1_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_HSH              (0x010C4690)

  #define CH1_CR_MC_CPGC_MISC_DFT_Inverse_channel_OFF                  (13)
  #define CH1_CR_MC_CPGC_MISC_DFT_Inverse_channel_WID                  ( 1)
  #define CH1_CR_MC_CPGC_MISC_DFT_Inverse_channel_MSK                  (0x00002000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Inverse_channel_MIN                  (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_Inverse_channel_MAX                  (1) // 0x00000001
  #define CH1_CR_MC_CPGC_MISC_DFT_Inverse_channel_DEF                  (0x00000000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Inverse_channel_HSH                  (0x010D4690)

  #define CH1_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_OFF                   (14)
  #define CH1_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_WID                   ( 1)
  #define CH1_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_MSK                   (0x00004000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_MIN                   (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_MAX                   (1) // 0x00000001
  #define CH1_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_DEF                   (0x00000000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_HSH                   (0x010E4690)

  #define CH1_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_OFF                   (15)
  #define CH1_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_WID                   ( 1)
  #define CH1_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_MSK                   (0x00008000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_MIN                   (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_MAX                   (1) // 0x00000001
  #define CH1_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_DEF                   (0x00000000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_HSH                   (0x010F4690)

  #define CH1_CR_MC_CPGC_MISC_DFT_Reset_CPGC_OFF                       (16)
  #define CH1_CR_MC_CPGC_MISC_DFT_Reset_CPGC_WID                       ( 1)
  #define CH1_CR_MC_CPGC_MISC_DFT_Reset_CPGC_MSK                       (0x00010000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Reset_CPGC_MIN                       (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_Reset_CPGC_MAX                       (1) // 0x00000001
  #define CH1_CR_MC_CPGC_MISC_DFT_Reset_CPGC_DEF                       (0x00000000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Reset_CPGC_HSH                       (0x01104690)

  #define CH1_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_OFF      (17)
  #define CH1_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_WID      ( 1)
  #define CH1_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_MSK      (0x00020000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_MIN      (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_MAX      (1) // 0x00000001
  #define CH1_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_DEF      (0x00000000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_HSH      (0x01114690)

  #define CH1_CR_MC_CPGC_MISC_DFT_BG1_mask_OFF                         (18)
  #define CH1_CR_MC_CPGC_MISC_DFT_BG1_mask_WID                         ( 1)
  #define CH1_CR_MC_CPGC_MISC_DFT_BG1_mask_MSK                         (0x00040000)
  #define CH1_CR_MC_CPGC_MISC_DFT_BG1_mask_MIN                         (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_BG1_mask_MAX                         (1) // 0x00000001
  #define CH1_CR_MC_CPGC_MISC_DFT_BG1_mask_DEF                         (0x00000000)
  #define CH1_CR_MC_CPGC_MISC_DFT_BG1_mask_HSH                         (0x01124690)

  #define CH1_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_OFF                 (19)
  #define CH1_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_WID                 ( 1)
  #define CH1_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_MSK                 (0x00080000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_MIN                 (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_MAX                 (1) // 0x00000001
  #define CH1_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_DEF                 (0x00000000)
  #define CH1_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_HSH                 (0x01134690)

  #define CH1_CR_MC_CPGC_MISC_DFT_DDR4_alert_OFF                       (20)
  #define CH1_CR_MC_CPGC_MISC_DFT_DDR4_alert_WID                       ( 1)
  #define CH1_CR_MC_CPGC_MISC_DFT_DDR4_alert_MSK                       (0x00100000)
  #define CH1_CR_MC_CPGC_MISC_DFT_DDR4_alert_MIN                       (0)
  #define CH1_CR_MC_CPGC_MISC_DFT_DDR4_alert_MAX                       (1) // 0x00000001
  #define CH1_CR_MC_CPGC_MISC_DFT_DDR4_alert_DEF                       (0x00000000)
  #define CH1_CR_MC_CPGC_MISC_DFT_DDR4_alert_HSH                       (0x01144690)

#define CH1_CR_TC_LPDDR4_MISC_REG                                      (0x00004694)

  #define CH1_CR_TC_LPDDR4_MISC_tOSCO_OFF                              ( 0)
  #define CH1_CR_TC_LPDDR4_MISC_tOSCO_WID                              ( 7)
  #define CH1_CR_TC_LPDDR4_MISC_tOSCO_MSK                              (0x0000007F)
  #define CH1_CR_TC_LPDDR4_MISC_tOSCO_MIN                              (0)
  #define CH1_CR_TC_LPDDR4_MISC_tOSCO_MAX                              (127) // 0x0000007F
  #define CH1_CR_TC_LPDDR4_MISC_tOSCO_DEF                              (0x00000056)
  #define CH1_CR_TC_LPDDR4_MISC_tOSCO_HSH                              (0x07004694)

#define CH1_CR_PM_ALL_RANKS_CKE_LOW_COUNT_REG                          (0x000046B0)

  #define CH1_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_OFF                  ( 0)
  #define CH1_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_WID                  (32)
  #define CH1_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MSK                  (0xFFFFFFFF)
  #define CH1_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MIN                  (0)
  #define CH1_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MAX                  (4294967295) // 0xFFFFFFFF
  #define CH1_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_DEF                  (0x00000000)
  #define CH1_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_HSH                  (0x200046B0)

#define CH1_CR_TC_SREXITTP_REG                                         (0x000046C4)

  #define CH1_CR_TC_SREXITTP_tXSR_OFF                                  ( 0)
  #define CH1_CR_TC_SREXITTP_tXSR_WID                                  (10)
  #define CH1_CR_TC_SREXITTP_tXSR_MSK                                  (0x000003FF)
  #define CH1_CR_TC_SREXITTP_tXSR_MIN                                  (0)
  #define CH1_CR_TC_SREXITTP_tXSR_MAX                                  (1023) // 0x000003FF
  #define CH1_CR_TC_SREXITTP_tXSR_DEF                                  (0x00000000)
  #define CH1_CR_TC_SREXITTP_tXSR_HSH                                  (0x0A0046C4)

  #define CH1_CR_TC_SREXITTP_count_block_wr_on_srx_OFF                 (10)
  #define CH1_CR_TC_SREXITTP_count_block_wr_on_srx_WID                 ( 7)
  #define CH1_CR_TC_SREXITTP_count_block_wr_on_srx_MSK                 (0x0001FC00)
  #define CH1_CR_TC_SREXITTP_count_block_wr_on_srx_MIN                 (0)
  #define CH1_CR_TC_SREXITTP_count_block_wr_on_srx_MAX                 (127) // 0x0000007F
  #define CH1_CR_TC_SREXITTP_count_block_wr_on_srx_DEF                 (0x00000014)
  #define CH1_CR_TC_SREXITTP_count_block_wr_on_srx_HSH                 (0x070A46C4)

  #define CH1_CR_TC_SREXITTP_serial_zq_between_sub_ch_OFF              (17)
  #define CH1_CR_TC_SREXITTP_serial_zq_between_sub_ch_WID              ( 1)
  #define CH1_CR_TC_SREXITTP_serial_zq_between_sub_ch_MSK              (0x00020000)
  #define CH1_CR_TC_SREXITTP_serial_zq_between_sub_ch_MIN              (0)
  #define CH1_CR_TC_SREXITTP_serial_zq_between_sub_ch_MAX              (1) // 0x00000001
  #define CH1_CR_TC_SREXITTP_serial_zq_between_sub_ch_DEF              (0x00000000)
  #define CH1_CR_TC_SREXITTP_serial_zq_between_sub_ch_HSH              (0x011146C4)

#define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_REG                           (0x000046C8)

  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_OFF          ( 0)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_WID          (16)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_MSK          (0x0000FFFF)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_MIN          (0)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_MAX          (65535) // 0x0000FFFF
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_DEF          (0x00000100)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_HSH          (0x100046C8)

  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_OFF    (16)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_WID    ( 8)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_MSK    (0x00FF0000)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_MIN    (0)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_MAX    (255) // 0x000000FF
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_DEF    (0x00000007)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_HSH    (0x081046C8)

  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_OFF         (24)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_WID         ( 1)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_MSK         (0x01000000)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_MIN         (0)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_MAX         (1) // 0x00000001
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_DEF         (0x00000000)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_HSH         (0x011846C8)

  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_OFF (26)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_WID ( 1)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_MSK (0x04000000)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_MIN (0)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_MAX (1) // 0x00000001
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_DEF (0x00000000)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_HSH (0x011A46C8)

  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_OFF   (27)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_WID   ( 1)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_MSK   (0x08000000)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_MIN   (0)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_MAX   (1) // 0x00000001
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_DEF   (0x00000000)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_HSH   (0x011B46C8)

  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_OFF (28)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_WID ( 1)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_MSK (0x10000000)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_MIN (0)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_MAX (1) // 0x00000001
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_DEF (0x00000000)
  #define CH1_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_HSH (0x011C46C8)

#define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_REG                             (0x000046D0)

  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_OFF        ( 0)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_WID        ( 1)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MSK        (0x00000001)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MIN        (0)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MAX        (1) // 0x00000001
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_DEF        (0x00000000)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_HSH        (0x010046D0)

  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_OFF ( 8)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_WID ( 6)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MSK (0x00003F00)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MIN (0)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MAX (63) // 0x0000003F
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_DEF (0x00000000)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_HSH (0x060846D0)

  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_OFF (16)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_WID ( 6)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MSK (0x003F0000)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MIN (0)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MAX (63) // 0x0000003F
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_DEF (0x00000000)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_HSH (0x061046D0)

  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_OFF   (22)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_WID   ( 2)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_MSK   (0x00C00000)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_MIN   (0)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_MAX   (3) // 0x00000003
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_DEF   (0x00000000)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_HSH   (0x021646D0)

#define CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_REG                          (0x000046D4)

  #define CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_OFF ( 0)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_WID ( 6)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_MSK (0x0000003F)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_MIN (0)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_MAX (63) // 0x0000003F
  #define CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_DEF (0x00000000)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_HSH (0x060046D4)

  #define CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_OFF ( 8)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_WID ( 6)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_MSK (0x00003F00)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_MIN (0)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_MAX (63) // 0x0000003F
  #define CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_DEF (0x00000000)
  #define CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_HSH (0x060846D4)

#define CH1_CR_WDB_RD_WR_DFX_DATA_REG                                  (0x000046D8)

  #define CH1_CR_WDB_RD_WR_DFX_DATA_DATA_OFF                           ( 0)
  #define CH1_CR_WDB_RD_WR_DFX_DATA_DATA_WID                           (64)
  #define CH1_CR_WDB_RD_WR_DFX_DATA_DATA_MSK                           (0xFFFFFFFFFFFFFFFFULL)
  #define CH1_CR_WDB_RD_WR_DFX_DATA_DATA_MIN                           (0)
  #define CH1_CR_WDB_RD_WR_DFX_DATA_DATA_MAX                           (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define CH1_CR_WDB_RD_WR_DFX_DATA_DATA_DEF                           (0x00000000)
  #define CH1_CR_WDB_RD_WR_DFX_DATA_DATA_HSH                           (0x400046D8)

#define CH1_CR_WDB_RD_WR_DFX_CTL_REG                                   (0x000046E0)

  #define CH1_CR_WDB_RD_WR_DFX_CTL_GO_OFF                              ( 0)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_GO_WID                              ( 1)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_GO_MSK                              (0x00000001)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_GO_MIN                              (0)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_GO_MAX                              (1) // 0x00000001
  #define CH1_CR_WDB_RD_WR_DFX_CTL_GO_DEF                              (0x00000000)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_GO_HSH                              (0x010046E0)

  #define CH1_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_OFF                       ( 1)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_WID                       ( 8)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_MSK                       (0x000001FE)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_MIN                       (0)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_MAX                       (255) // 0x000000FF
  #define CH1_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_DEF                       (0x00000000)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_HSH                       (0x080146E0)

  #define CH1_CR_WDB_RD_WR_DFX_CTL_Op_OFF                              ( 9)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_Op_WID                              ( 1)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_Op_MSK                              (0x00000200)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_Op_MIN                              (0)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_Op_MAX                              (1) // 0x00000001
  #define CH1_CR_WDB_RD_WR_DFX_CTL_Op_DEF                              (0x00000000)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_Op_HSH                              (0x010946E0)

  #define CH1_CR_WDB_RD_WR_DFX_CTL_SubCh_OFF                           (10)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_SubCh_WID                           ( 1)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_SubCh_MSK                           (0x00000400)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_SubCh_MIN                           (0)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_SubCh_MAX                           (1) // 0x00000001
  #define CH1_CR_WDB_RD_WR_DFX_CTL_SubCh_DEF                           (0x00000000)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_SubCh_HSH                           (0x010A46E0)

  #define CH1_CR_WDB_RD_WR_DFX_CTL_WID_OFF                             (11)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_WID_WID                             ( 6)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_WID_MSK                             (0x0001F800)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_WID_MIN                             (0)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_WID_MAX                             (63) // 0x0000003F
  #define CH1_CR_WDB_RD_WR_DFX_CTL_WID_DEF                             (0x00000000)
  #define CH1_CR_WDB_RD_WR_DFX_CTL_WID_HSH                             (0x060B46E0)

#define CH1_CR_REF_FSM_STATUS_REG                                      (0x000046E4)

  #define CH1_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_OFF            ( 0)
  #define CH1_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_WID            ( 4)
  #define CH1_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_MSK            (0x0000000F)
  #define CH1_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_MIN            (0)
  #define CH1_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_MAX            (15) // 0x0000000F
  #define CH1_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_DEF            (0x00000000)
  #define CH1_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_HSH            (0x040046E4)

  #define CH1_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_OFF                 ( 4)
  #define CH1_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_WID                 ( 5)
  #define CH1_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_MSK                 (0x000001F0)
  #define CH1_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_MIN                 (0)
  #define CH1_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_MAX                 (31) // 0x0000001F
  #define CH1_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_DEF                 (0x00000000)
  #define CH1_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_HSH                 (0x050446E4)

  #define CH1_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_OFF            ( 9)
  #define CH1_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_WID            ( 2)
  #define CH1_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_MSK            (0x00000600)
  #define CH1_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_MIN            (0)
  #define CH1_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_MAX            (3) // 0x00000003
  #define CH1_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_DEF            (0x00000000)
  #define CH1_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_HSH            (0x020946E4)

  #define CH1_CR_REF_FSM_STATUS_ZQCS_FSM_status_OFF                    (11)
  #define CH1_CR_REF_FSM_STATUS_ZQCS_FSM_status_WID                    ( 3)
  #define CH1_CR_REF_FSM_STATUS_ZQCS_FSM_status_MSK                    (0x00003800)
  #define CH1_CR_REF_FSM_STATUS_ZQCS_FSM_status_MIN                    (0)
  #define CH1_CR_REF_FSM_STATUS_ZQCS_FSM_status_MAX                    (7) // 0x00000007
  #define CH1_CR_REF_FSM_STATUS_ZQCS_FSM_status_DEF                    (0x00000000)
  #define CH1_CR_REF_FSM_STATUS_ZQCS_FSM_status_HSH                    (0x030B46E4)

  #define CH1_CR_REF_FSM_STATUS_EXE_REF_FSM_status_OFF                 (14)
  #define CH1_CR_REF_FSM_STATUS_EXE_REF_FSM_status_WID                 ( 3)
  #define CH1_CR_REF_FSM_STATUS_EXE_REF_FSM_status_MSK                 (0x0001C000)
  #define CH1_CR_REF_FSM_STATUS_EXE_REF_FSM_status_MIN                 (0)
  #define CH1_CR_REF_FSM_STATUS_EXE_REF_FSM_status_MAX                 (7) // 0x00000007
  #define CH1_CR_REF_FSM_STATUS_EXE_REF_FSM_status_DEF                 (0x00000000)
  #define CH1_CR_REF_FSM_STATUS_EXE_REF_FSM_status_HSH                 (0x030E46E4)

  #define CH1_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_OFF                (17)
  #define CH1_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_WID                ( 3)
  #define CH1_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_MSK                (0x000E0000)
  #define CH1_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_MIN                (0)
  #define CH1_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_MAX                (7) // 0x00000007
  #define CH1_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_DEF                (0x00000000)
  #define CH1_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_HSH                (0x031146E4)

  #define CH1_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_OFF                 (20)
  #define CH1_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_WID                 ( 4)
  #define CH1_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_MSK                 (0x00F00000)
  #define CH1_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_MIN                 (0)
  #define CH1_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_MAX                 (15) // 0x0000000F
  #define CH1_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_DEF                 (0x00000000)
  #define CH1_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_HSH                 (0x041446E4)

  #define CH1_CR_REF_FSM_STATUS_counter_status_OFF                     (24)
  #define CH1_CR_REF_FSM_STATUS_counter_status_WID                     ( 8)
  #define CH1_CR_REF_FSM_STATUS_counter_status_MSK                     (0xFF000000)
  #define CH1_CR_REF_FSM_STATUS_counter_status_MIN                     (0)
  #define CH1_CR_REF_FSM_STATUS_counter_status_MAX                     (255) // 0x000000FF
  #define CH1_CR_REF_FSM_STATUS_counter_status_DEF                     (0x00000000)
  #define CH1_CR_REF_FSM_STATUS_counter_status_HSH                     (0x081846E4)

#define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_REG                       (0x00004720)

  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_OFF         ( 0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_WID         ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_MSK         (0x00000007)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_MIN         (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_DEF         (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_HSH         (0x43004720)

  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_OFF         ( 4)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_WID         ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_MSK         (0x00000070)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_MIN         (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_DEF         (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_HSH         (0x43044720)

  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_OFF         ( 8)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_WID         ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_MSK         (0x00000700)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_MIN         (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_DEF         (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_HSH         (0x43084720)

  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_OFF         (12)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_WID         ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_MSK         (0x00007000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_MIN         (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_DEF         (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_HSH         (0x430C4720)

  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_OFF         (16)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_WID         ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_MSK         (0x00070000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_MIN         (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_DEF         (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_HSH         (0x43104720)

  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_OFF         (20)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_WID         ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_MSK         (0x00700000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_MIN         (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_DEF         (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_HSH         (0x43144720)

  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_OFF         (24)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_WID         ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_MSK         (0x07000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_MIN         (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_DEF         (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_HSH         (0x43184720)

  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_OFF         (28)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_WID         ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_MSK         (0x70000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_MIN         (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_DEF         (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_HSH         (0x431C4720)

  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_OFF         (32)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_WID         ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_MSK         (0x0000000700000000ULL)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_MIN         (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_DEF         (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_HSH         (0x43204720)

  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_OFF         (36)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_WID         ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_MSK         (0x0000007000000000ULL)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_MIN         (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_DEF         (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_HSH         (0x43244720)

  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_OFF         (40)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_WID         ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_MSK         (0x0000070000000000ULL)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_MIN         (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_DEF         (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_HSH         (0x43284720)

  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_OFF         (44)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_WID         ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_MSK         (0x0000700000000000ULL)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_MIN         (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_DEF         (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_HSH         (0x432C4720)

  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_OFF         (48)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_WID         ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_MSK         (0x0007000000000000ULL)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_MIN         (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_DEF         (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_HSH         (0x43304720)

  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_OFF         (52)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_WID         ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_MSK         (0x0070000000000000ULL)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_MIN         (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_DEF         (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_HSH         (0x43344720)

  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_OFF         (56)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_WID         ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_MSK         (0x0700000000000000ULL)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_MIN         (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_DEF         (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_HSH         (0x43384720)

  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_OFF         (60)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_WID         ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_MSK         (0x7000000000000000ULL)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_MIN         (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_DEF         (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_HSH         (0x433C4720)

#define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_REG                        (0x00004728)

  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_OFF          ( 0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_WID          ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_MSK          (0x00000007)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_MIN          (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_MAX          (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_DEF          (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_HSH          (0x43004728)

  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_OFF          ( 4)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_WID          ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_MSK          (0x00000070)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_MIN          (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_MAX          (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_DEF          (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_HSH          (0x43044728)

  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_OFF          ( 8)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_WID          ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_MSK          (0x00000700)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_MIN          (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_MAX          (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_DEF          (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_HSH          (0x43084728)

  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_OFF          (12)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_WID          ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_MSK          (0x00007000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_MIN          (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_MAX          (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_DEF          (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_HSH          (0x430C4728)

  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_OFF          (16)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_WID          ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_MSK          (0x00070000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_MIN          (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_MAX          (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_DEF          (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_HSH          (0x43104728)

  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_OFF          (20)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_WID          ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_MSK          (0x00700000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_MIN          (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_MAX          (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_DEF          (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_HSH          (0x43144728)

  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_OFF          (24)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_WID          ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_MSK          (0x07000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_MIN          (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_MAX          (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_DEF          (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_HSH          (0x43184728)

  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_OFF          (28)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_WID          ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_MSK          (0x70000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_MIN          (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_MAX          (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_DEF          (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_HSH          (0x431C4728)

  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_OFF          (32)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_WID          ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_MSK          (0x0000000700000000ULL)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_MIN          (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_MAX          (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_DEF          (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_HSH          (0x43204728)

  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_OFF          (36)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_WID          ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_MSK          (0x0000007000000000ULL)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_MIN          (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_MAX          (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_DEF          (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_HSH          (0x43244728)

  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_OFF          (40)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_WID          ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_MSK          (0x0000070000000000ULL)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_MIN          (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_MAX          (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_DEF          (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_HSH          (0x43284728)

  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_OFF          (44)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_WID          ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_MSK          (0x0000700000000000ULL)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_MIN          (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_MAX          (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_DEF          (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_HSH          (0x432C4728)

  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_OFF          (48)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_WID          ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_MSK          (0x0007000000000000ULL)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_MIN          (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_MAX          (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_DEF          (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_HSH          (0x43304728)

  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_OFF          (52)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_WID          ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_MSK          (0x0070000000000000ULL)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_MIN          (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_MAX          (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_DEF          (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_HSH          (0x43344728)

  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_OFF          (56)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_WID          ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_MSK          (0x0700000000000000ULL)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_MIN          (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_MAX          (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_DEF          (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_HSH          (0x43384728)

  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_OFF          (60)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_WID          ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_MSK          (0x7000000000000000ULL)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_MIN          (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_MAX          (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_DEF          (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_HSH          (0x433C4728)

#define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_REG                        (0x00004730)

  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_OFF                ( 0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_WID                ( 7)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_MSK                (0x0000007F)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_MIN                (0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_MAX                (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_HSH                (0x47004730)

  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_OFF                ( 8)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_WID                ( 7)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_MSK                (0x00007F00)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_MIN                (0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_MAX                (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_HSH                (0x47084730)

  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_OFF                (16)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_WID                ( 7)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_MSK                (0x007F0000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_MIN                (0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_MAX                (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_HSH                (0x47104730)

  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_OFF                (24)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_WID                ( 7)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_MSK                (0x7F000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_MIN                (0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_MAX                (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_HSH                (0x47184730)

  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_OFF                (32)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_WID                ( 7)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_MSK                (0x0000007F00000000ULL)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_MIN                (0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_MAX                (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_HSH                (0x47204730)

  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_OFF                (40)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_WID                ( 7)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_MSK                (0x00007F0000000000ULL)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_MIN                (0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_MAX                (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_HSH                (0x47284730)

  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_OFF                (48)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_WID                ( 7)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_MSK                (0x007F000000000000ULL)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_MIN                (0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_MAX                (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_HSH                (0x47304730)

  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_OFF                (56)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_WID                ( 7)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_MSK                (0x7F00000000000000ULL)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_MIN                (0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_MAX                (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_HSH                (0x47384730)

#define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_REG                        (0x00004738)

  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_OFF                ( 0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_WID                ( 7)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_MSK                (0x0000007F)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_MIN                (0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_MAX                (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_HSH                (0x47004738)

  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_OFF                ( 8)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_WID                ( 7)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_MSK                (0x00007F00)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_MIN                (0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_MAX                (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_HSH                (0x47084738)

  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_OFF                (16)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_WID                ( 7)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_MSK                (0x007F0000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_MIN                (0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_MAX                (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_HSH                (0x47104738)

  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_OFF                (24)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_WID                ( 7)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_MSK                (0x7F000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_MIN                (0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_MAX                (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_HSH                (0x47184738)

  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_OFF                (32)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_WID                ( 7)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_MSK                (0x0000007F00000000ULL)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_MIN                (0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_MAX                (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_HSH                (0x47204738)

  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_OFF                (40)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_WID                ( 7)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_MSK                (0x00007F0000000000ULL)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_MIN                (0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_MAX                (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_HSH                (0x47284738)

  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_OFF                (48)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_WID                ( 7)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_MSK                (0x007F000000000000ULL)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_MIN                (0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_MAX                (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_HSH                (0x47304738)

  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_OFF                (56)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_WID                ( 7)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_MSK                (0x7F00000000000000ULL)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_MIN                (0)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_MAX                (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_HSH                (0x47384738)

#define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_REG                          (0x00004744)

  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_OFF            ( 0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_WID            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_MSK            (0x00000003)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_MIN            (0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_MAX            (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_DEF            (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_HSH            (0x02004744)

  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_OFF            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_WID            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_MSK            (0x0000000C)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_MIN            (0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_MAX            (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_DEF            (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_HSH            (0x02024744)

  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_OFF            ( 4)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_WID            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_MSK            (0x00000030)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_MIN            (0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_MAX            (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_DEF            (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_HSH            (0x02044744)

  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_OFF            ( 6)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_WID            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_MSK            (0x000000C0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_MIN            (0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_MAX            (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_DEF            (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_HSH            (0x02064744)

  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_OFF            ( 8)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_WID            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_MSK            (0x00000300)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_MIN            (0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_MAX            (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_DEF            (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_HSH            (0x02084744)

  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_OFF            (10)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_WID            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_MSK            (0x00000C00)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_MIN            (0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_MAX            (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_DEF            (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_HSH            (0x020A4744)

  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_OFF            (12)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_WID            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_MSK            (0x00003000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_MIN            (0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_MAX            (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_DEF            (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_HSH            (0x020C4744)

  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_OFF            (14)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_WID            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_MSK            (0x0000C000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_MIN            (0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_MAX            (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_DEF            (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_HSH            (0x020E4744)

  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_OFF            (16)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_WID            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_MSK            (0x00030000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_MIN            (0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_MAX            (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_DEF            (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_HSH            (0x02104744)

  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_OFF            (18)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_WID            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_MSK            (0x000C0000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_MIN            (0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_MAX            (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_DEF            (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_HSH            (0x02124744)

  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_OFF            (20)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_WID            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_MSK            (0x00300000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_MIN            (0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_MAX            (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_DEF            (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_HSH            (0x02144744)

  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_OFF            (22)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_WID            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_MSK            (0x00C00000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_MIN            (0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_MAX            (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_DEF            (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_HSH            (0x02164744)

  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_OFF            (24)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_WID            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_MSK            (0x03000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_MIN            (0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_MAX            (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_DEF            (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_HSH            (0x02184744)

  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_OFF            (26)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_WID            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_MSK            (0x0C000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_MIN            (0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_MAX            (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_DEF            (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_HSH            (0x021A4744)

  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_OFF            (28)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_WID            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_MSK            (0x30000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_MIN            (0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_MAX            (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_DEF            (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_HSH            (0x021C4744)

  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_OFF            (30)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_WID            ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_MSK            (0xC0000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_MIN            (0)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_MAX            (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_DEF            (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_HSH            (0x021E4744)

#define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_REG                            (0x00004748)

  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_OFF              ( 0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_WID              ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_MSK              (0x00000007)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_MIN              (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_DEF              (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_HSH              (0x43004748)

  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_OFF              ( 4)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_WID              ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_MSK              (0x00000070)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_MIN              (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_DEF              (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_HSH              (0x43044748)

  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_OFF              ( 8)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_WID              ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_MSK              (0x00000700)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_MIN              (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_DEF              (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_HSH              (0x43084748)

  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_OFF              (12)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_WID              ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_MSK              (0x00007000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_MIN              (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_DEF              (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_HSH              (0x430C4748)

  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_OFF              (16)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_WID              ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_MSK              (0x00070000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_MIN              (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_DEF              (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_HSH              (0x43104748)

  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_OFF              (20)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_WID              ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_MSK              (0x00700000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_MIN              (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_DEF              (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_HSH              (0x43144748)

  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_OFF              (24)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_WID              ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_MSK              (0x07000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_MIN              (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_DEF              (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_HSH              (0x43184748)

  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_OFF              (28)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_WID              ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_MSK              (0x70000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_MIN              (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_DEF              (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_HSH              (0x431C4748)

  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_OFF              (32)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_WID              ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_MSK              (0x0000000700000000ULL)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_MIN              (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_DEF              (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_HSH              (0x43204748)

  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_OFF              (36)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_WID              ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_MSK              (0x0000007000000000ULL)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_MIN              (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_DEF              (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_HSH              (0x43244748)

  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_OFF              (40)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_WID              ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_MSK              (0x0000070000000000ULL)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_MIN              (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_DEF              (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_HSH              (0x43284748)

  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_OFF              (44)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_WID              ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_MSK              (0x0000700000000000ULL)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_MIN              (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_DEF              (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_HSH              (0x432C4748)

  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_OFF              (48)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_WID              ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_MSK              (0x0007000000000000ULL)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_MIN              (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_DEF              (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_HSH              (0x43304748)

  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_OFF              (52)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_WID              ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_MSK              (0x0070000000000000ULL)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_MIN              (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_DEF              (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_HSH              (0x43344748)

  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_OFF              (56)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_WID              ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_MSK              (0x0700000000000000ULL)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_MIN              (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_DEF              (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_HSH              (0x43384748)

  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_OFF              (60)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_WID              ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_MSK              (0x7000000000000000ULL)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_MIN              (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_DEF              (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_HSH              (0x433C4748)

#define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_REG                      (0x00004750)

  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_OFF        ( 0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_WID        ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_MSK        (0x00000007)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_MIN        (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_DEF        (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_HSH        (0x43004750)

  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_OFF        ( 4)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_WID        ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_MSK        (0x00000070)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_MIN        (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_DEF        (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_HSH        (0x43044750)

  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_OFF        ( 8)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_WID        ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_MSK        (0x00000700)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_MIN        (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_DEF        (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_HSH        (0x43084750)

  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_OFF        (12)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_WID        ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_MSK        (0x00007000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_MIN        (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_DEF        (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_HSH        (0x430C4750)

  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_OFF        (16)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_WID        ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_MSK        (0x00070000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_MIN        (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_DEF        (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_HSH        (0x43104750)

  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_OFF        (20)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_WID        ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_MSK        (0x00700000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_MIN        (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_DEF        (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_HSH        (0x43144750)

  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_OFF        (24)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_WID        ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_MSK        (0x07000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_MIN        (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_DEF        (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_HSH        (0x43184750)

  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_OFF        (28)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_WID        ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_MSK        (0x70000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_MIN        (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_DEF        (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_HSH        (0x431C4750)

  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_OFF        (32)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_WID        ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_MSK        (0x0000000700000000ULL)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_MIN        (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_DEF        (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_HSH        (0x43204750)

  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_OFF        (36)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_WID        ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_MSK        (0x0000007000000000ULL)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_MIN        (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_DEF        (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_HSH        (0x43244750)

  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_OFF        (40)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_WID        ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_MSK        (0x0000070000000000ULL)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_MIN        (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_DEF        (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_HSH        (0x43284750)

  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_OFF        (44)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_WID        ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_MSK        (0x0000700000000000ULL)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_MIN        (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_DEF        (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_HSH        (0x432C4750)

  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_OFF        (48)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_WID        ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_MSK        (0x0007000000000000ULL)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_MIN        (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_DEF        (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_HSH        (0x43304750)

  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_OFF        (52)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_WID        ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_MSK        (0x0070000000000000ULL)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_MIN        (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_DEF        (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_HSH        (0x43344750)

  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_OFF        (56)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_WID        ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_MSK        (0x0700000000000000ULL)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_MIN        (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_DEF        (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_HSH        (0x43384750)

  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_OFF        (60)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_WID        ( 3)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_MSK        (0x7000000000000000ULL)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_MIN        (0)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_DEF        (0x00000000)
  #define CH1_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_HSH        (0x433C4750)

#define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_REG                             (0x00004758)

  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_OFF               ( 0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_WID               ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_MSK               (0x00000007)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_MIN               (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_DEF               (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_HSH               (0x43004758)

  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_OFF               ( 4)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_WID               ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_MSK               (0x00000070)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_MIN               (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_DEF               (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_HSH               (0x43044758)

  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_OFF               ( 8)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_WID               ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_MSK               (0x00000700)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_MIN               (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_DEF               (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_HSH               (0x43084758)

  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_OFF               (12)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_WID               ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_MSK               (0x00007000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_MIN               (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_DEF               (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_HSH               (0x430C4758)

  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_OFF               (16)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_WID               ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_MSK               (0x00070000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_MIN               (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_DEF               (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_HSH               (0x43104758)

  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_OFF               (20)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_WID               ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_MSK               (0x00700000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_MIN               (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_DEF               (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_HSH               (0x43144758)

  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_OFF               (24)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_WID               ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_MSK               (0x07000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_MIN               (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_DEF               (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_HSH               (0x43184758)

  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_OFF               (28)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_WID               ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_MSK               (0x70000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_MIN               (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_DEF               (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_HSH               (0x431C4758)

  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_OFF               (32)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_WID               ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_MSK               (0x0000000700000000ULL)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_MIN               (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_DEF               (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_HSH               (0x43204758)

  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_OFF               (36)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_WID               ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_MSK               (0x0000007000000000ULL)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_MIN               (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_DEF               (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_HSH               (0x43244758)

  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_OFF               (40)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_WID               ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_MSK               (0x0000070000000000ULL)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_MIN               (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_DEF               (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_HSH               (0x43284758)

  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_OFF               (44)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_WID               ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_MSK               (0x0000700000000000ULL)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_MIN               (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_DEF               (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_HSH               (0x432C4758)

  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_OFF               (48)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_WID               ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_MSK               (0x0007000000000000ULL)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_MIN               (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_DEF               (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_HSH               (0x43304758)

  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_OFF               (52)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_WID               ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_MSK               (0x0070000000000000ULL)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_MIN               (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_DEF               (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_HSH               (0x43344758)

  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_OFF               (56)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_WID               ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_MSK               (0x0700000000000000ULL)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_MIN               (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_DEF               (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_HSH               (0x43384758)

  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_OFF               (60)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_WID               ( 3)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_MSK               (0x7000000000000000ULL)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_MIN               (0)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_DEF               (0x00000000)
  #define CH1_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_HSH               (0x433C4758)

#define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_REG                         (0x00004760)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_OFF                  ( 0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_WID                  ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_MSK                  (0x00000007)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_MIN                  (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_MAX                  (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_DEF                  (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_HSH                  (0x43004760)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_OFF                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_WID                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_MSK                (0x00000038)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_MIN                (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_MAX                (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_DEF                (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_HSH                (0x43034760)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_OFF                ( 6)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_WID                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_MSK                (0x000001C0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_MIN                (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_MAX                (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_DEF                (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_HSH                (0x43064760)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_OFF               ( 9)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_WID               ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_MSK               (0x0000FE00)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_MIN               (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_MAX               (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_DEF               (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_HSH               (0x47094760)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_OFF               (16)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_WID               ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_MSK               (0x007F0000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_MIN               (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_MAX               (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_DEF               (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_HSH               (0x47104760)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_OFF                  (23)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_WID                  ( 6)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_MSK                  (0x1F800000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_MIN                  (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_MAX                  (63) // 0x0000003F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_DEF                  (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_HSH                  (0x46174760)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_OFF          (29)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_WID          ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_MSK          (0x0000000FE0000000ULL)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_MIN          (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_MAX          (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_DEF          (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_HSH          (0x471D4760)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_OFF          (36)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_WID          ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_MSK          (0x000007F000000000ULL)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_MIN          (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_MAX          (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_DEF          (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_HSH          (0x47244760)

#define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_REG                         (0x00004768)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_OFF                  ( 0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_WID                  ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_MSK                  (0x00000007)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_MIN                  (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_MAX                  (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_DEF                  (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_HSH                  (0x43004768)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_OFF                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_WID                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_MSK                (0x00000038)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_MIN                (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_MAX                (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_DEF                (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_HSH                (0x43034768)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_OFF                ( 6)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_WID                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_MSK                (0x000001C0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_MIN                (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_MAX                (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_DEF                (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_HSH                (0x43064768)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_OFF               ( 9)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_WID               ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_MSK               (0x0000FE00)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_MIN               (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_MAX               (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_DEF               (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_HSH               (0x47094768)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_OFF               (16)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_WID               ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_MSK               (0x007F0000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_MIN               (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_MAX               (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_DEF               (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_HSH               (0x47104768)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_OFF                  (23)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_WID                  ( 6)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_MSK                  (0x1F800000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_MIN                  (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_MAX                  (63) // 0x0000003F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_DEF                  (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_HSH                  (0x46174768)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_OFF          (29)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_WID          ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_MSK          (0x0000000FE0000000ULL)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_MIN          (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_MAX          (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_DEF          (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_HSH          (0x471D4768)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_OFF          (36)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_WID          ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_MSK          (0x000007F000000000ULL)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_MIN          (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_MAX          (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_DEF          (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_HSH          (0x47244768)

#define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_0_REG_A0                      (0x00004780)

#define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_REG                         (0x00004770)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_OFF                  ( 0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_WID                  ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_MSK                  (0x00000007)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_MIN                  (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_MAX                  (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_DEF                  (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_HSH                  (0x43004770)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_OFF                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_WID                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_MSK                (0x00000038)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_MIN                (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_MAX                (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_DEF                (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_HSH                (0x43034770)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_OFF                ( 6)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_WID                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_MSK                (0x000001C0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_MIN                (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_MAX                (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_DEF                (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_HSH                (0x43064770)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_OFF               ( 9)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_WID               ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_MSK               (0x0000FE00)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_MIN               (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_MAX               (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_DEF               (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_HSH               (0x47094770)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_OFF               (16)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_WID               ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_MSK               (0x007F0000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_MIN               (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_MAX               (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_DEF               (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_HSH               (0x47104770)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_OFF                  (23)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_WID                  ( 6)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_MSK                  (0x1F800000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_MIN                  (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_MAX                  (63) // 0x0000003F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_DEF                  (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_HSH                  (0x46174770)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_OFF          (29)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_WID          ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_MSK          (0x0000000FE0000000ULL)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_MIN          (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_MAX          (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_DEF          (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_HSH          (0x471D4770)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_OFF          (36)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_WID          ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_MSK          (0x000007F000000000ULL)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_MIN          (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_MAX          (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_DEF          (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_HSH          (0x47244770)

#define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_REG                         (0x00004778)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_OFF                  ( 0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_WID                  ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_MSK                  (0x00000007)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_MIN                  (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_MAX                  (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_DEF                  (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_HSH                  (0x43004778)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_OFF                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_WID                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_MSK                (0x00000038)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_MIN                (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_MAX                (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_DEF                (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_HSH                (0x43034778)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_OFF                ( 6)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_WID                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_MSK                (0x000001C0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_MIN                (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_MAX                (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_DEF                (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_HSH                (0x43064778)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_OFF               ( 9)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_WID               ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_MSK               (0x0000FE00)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_MIN               (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_MAX               (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_DEF               (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_HSH               (0x47094778)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_OFF               (16)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_WID               ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_MSK               (0x007F0000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_MIN               (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_MAX               (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_DEF               (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_HSH               (0x47104778)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_OFF                  (23)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_WID                  ( 6)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_MSK                  (0x1F800000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_MIN                  (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_MAX                  (63) // 0x0000003F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_DEF                  (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_HSH                  (0x46174778)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_OFF          (29)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_WID          ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_MSK          (0x0000000FE0000000ULL)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_MIN          (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_MAX          (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_DEF          (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_HSH          (0x471D4778)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_OFF          (36)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_WID          ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_MSK          (0x000007F000000000ULL)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_MIN          (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_MAX          (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_DEF          (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_HSH          (0x47244778)

#define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_REG                         (0x00004780)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_OFF                  ( 0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_WID                  ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_MSK                  (0x00000007)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_MIN                  (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_MAX                  (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_DEF                  (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_HSH                  (0x43004780)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_OFF                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_WID                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_MSK                (0x00000038)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_MIN                (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_MAX                (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_DEF                (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_HSH                (0x43034780)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_OFF                ( 6)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_WID                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_MSK                (0x000001C0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_MIN                (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_MAX                (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_DEF                (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_HSH                (0x43064780)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_OFF               ( 9)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_WID               ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_MSK               (0x0000FE00)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_MIN               (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_MAX               (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_DEF               (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_HSH               (0x47094780)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_OFF               (16)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_WID               ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_MSK               (0x007F0000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_MIN               (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_MAX               (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_DEF               (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_HSH               (0x47104780)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_OFF                  (23)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_WID                  ( 6)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_MSK                  (0x1F800000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_MIN                  (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_MAX                  (63) // 0x0000003F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_DEF                  (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_HSH                  (0x46174780)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_OFF          (29)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_WID          ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_MSK          (0x0000000FE0000000ULL)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_MIN          (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_MAX          (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_DEF          (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_HSH          (0x471D4780)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_OFF          (36)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_WID          ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_MSK          (0x000007F000000000ULL)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_MIN          (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_MAX          (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_DEF          (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_HSH          (0x47244780)

#define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_REG                         (0x00004788)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_OFF                  ( 0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_WID                  ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_MSK                  (0x00000007)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_MIN                  (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_MAX                  (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_DEF                  (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_HSH                  (0x43004788)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_OFF                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_WID                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_MSK                (0x00000038)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_MIN                (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_MAX                (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_DEF                (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_HSH                (0x43034788)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_OFF                ( 6)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_WID                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_MSK                (0x000001C0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_MIN                (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_MAX                (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_DEF                (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_HSH                (0x43064788)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_OFF               ( 9)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_WID               ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_MSK               (0x0000FE00)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_MIN               (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_MAX               (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_DEF               (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_HSH               (0x47094788)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_OFF               (16)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_WID               ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_MSK               (0x007F0000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_MIN               (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_MAX               (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_DEF               (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_HSH               (0x47104788)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_OFF                  (23)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_WID                  ( 6)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_MSK                  (0x1F800000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_MIN                  (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_MAX                  (63) // 0x0000003F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_DEF                  (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_HSH                  (0x46174788)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_OFF          (29)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_WID          ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_MSK          (0x0000000FE0000000ULL)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_MIN          (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_MAX          (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_DEF          (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_HSH          (0x471D4788)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_OFF          (36)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_WID          ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_MSK          (0x000007F000000000ULL)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_MIN          (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_MAX          (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_DEF          (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_HSH          (0x47244788)

#define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_REG                         (0x00004790)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_OFF                  ( 0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_WID                  ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_MSK                  (0x00000007)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_MIN                  (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_MAX                  (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_DEF                  (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_HSH                  (0x43004790)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_OFF                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_WID                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_MSK                (0x00000038)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_MIN                (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_MAX                (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_DEF                (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_HSH                (0x43034790)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_OFF                ( 6)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_WID                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_MSK                (0x000001C0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_MIN                (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_MAX                (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_DEF                (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_HSH                (0x43064790)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_OFF               ( 9)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_WID               ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_MSK               (0x0000FE00)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_MIN               (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_MAX               (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_DEF               (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_HSH               (0x47094790)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_OFF               (16)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_WID               ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_MSK               (0x007F0000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_MIN               (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_MAX               (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_DEF               (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_HSH               (0x47104790)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_OFF                  (23)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_WID                  ( 6)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_MSK                  (0x1F800000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_MIN                  (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_MAX                  (63) // 0x0000003F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_DEF                  (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_HSH                  (0x46174790)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_OFF          (29)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_WID          ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_MSK          (0x0000000FE0000000ULL)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_MIN          (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_MAX          (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_DEF          (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_HSH          (0x471D4790)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_OFF          (36)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_WID          ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_MSK          (0x000007F000000000ULL)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_MIN          (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_MAX          (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_DEF          (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_HSH          (0x47244790)

#define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_REG                         (0x00004798)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_OFF                  ( 0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_WID                  ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_MSK                  (0x00000007)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_MIN                  (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_MAX                  (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_DEF                  (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_HSH                  (0x43004798)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_OFF                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_WID                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_MSK                (0x00000038)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_MIN                (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_MAX                (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_DEF                (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_HSH                (0x43034798)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_OFF                ( 6)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_WID                ( 3)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_MSK                (0x000001C0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_MIN                (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_MAX                (7) // 0x00000007
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_DEF                (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_HSH                (0x43064798)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_OFF               ( 9)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_WID               ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_MSK               (0x0000FE00)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_MIN               (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_MAX               (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_DEF               (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_HSH               (0x47094798)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_OFF               (16)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_WID               ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_MSK               (0x007F0000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_MIN               (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_MAX               (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_DEF               (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_HSH               (0x47104798)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_OFF                  (23)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_WID                  ( 6)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_MSK                  (0x1F800000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_MIN                  (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_MAX                  (63) // 0x0000003F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_DEF                  (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_HSH                  (0x46174798)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_OFF          (29)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_WID          ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_MSK          (0x0000000FE0000000ULL)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_MIN          (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_MAX          (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_DEF          (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_HSH          (0x471D4798)

  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_OFF          (36)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_WID          ( 7)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_MSK          (0x000007F000000000ULL)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_MIN          (0)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_MAX          (127) // 0x0000007F
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_DEF          (0x00000000)
  #define CH1_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_HSH          (0x47244798)

#define CH1_CR_DDR4_MR0_MR1_CONTENT_REG                                (0x000047A0)

  #define CH1_CR_DDR4_MR0_MR1_CONTENT_MR0_OFF                          ( 0)
  #define CH1_CR_DDR4_MR0_MR1_CONTENT_MR0_WID                          (14)
  #define CH1_CR_DDR4_MR0_MR1_CONTENT_MR0_MSK                          (0x00003FFF)
  #define CH1_CR_DDR4_MR0_MR1_CONTENT_MR0_MIN                          (0)
  #define CH1_CR_DDR4_MR0_MR1_CONTENT_MR0_MAX                          (16383) // 0x00003FFF
  #define CH1_CR_DDR4_MR0_MR1_CONTENT_MR0_DEF                          (0x00000000)
  #define CH1_CR_DDR4_MR0_MR1_CONTENT_MR0_HSH                          (0x0E0047A0)

  #define CH1_CR_DDR4_MR0_MR1_CONTENT_MR1_OFF                          (16)
  #define CH1_CR_DDR4_MR0_MR1_CONTENT_MR1_WID                          (14)
  #define CH1_CR_DDR4_MR0_MR1_CONTENT_MR1_MSK                          (0x3FFF0000)
  #define CH1_CR_DDR4_MR0_MR1_CONTENT_MR1_MIN                          (0)
  #define CH1_CR_DDR4_MR0_MR1_CONTENT_MR1_MAX                          (16383) // 0x00003FFF
  #define CH1_CR_DDR4_MR0_MR1_CONTENT_MR1_DEF                          (0x00000000)
  #define CH1_CR_DDR4_MR0_MR1_CONTENT_MR1_HSH                          (0x0E1047A0)

#define CH1_CR_DDR4_MR2_MR3_CONTENT_REG                                (0x000047A4)

  #define CH1_CR_DDR4_MR2_MR3_CONTENT_MR2_OFF                          ( 0)
  #define CH1_CR_DDR4_MR2_MR3_CONTENT_MR2_WID                          (14)
  #define CH1_CR_DDR4_MR2_MR3_CONTENT_MR2_MSK                          (0x00003FFF)
  #define CH1_CR_DDR4_MR2_MR3_CONTENT_MR2_MIN                          (0)
  #define CH1_CR_DDR4_MR2_MR3_CONTENT_MR2_MAX                          (16383) // 0x00003FFF
  #define CH1_CR_DDR4_MR2_MR3_CONTENT_MR2_DEF                          (0x00000000)
  #define CH1_CR_DDR4_MR2_MR3_CONTENT_MR2_HSH                          (0x0E0047A4)

  #define CH1_CR_DDR4_MR2_MR3_CONTENT_MR3_OFF                          (16)
  #define CH1_CR_DDR4_MR2_MR3_CONTENT_MR3_WID                          (14)
  #define CH1_CR_DDR4_MR2_MR3_CONTENT_MR3_MSK                          (0x3FFF0000)
  #define CH1_CR_DDR4_MR2_MR3_CONTENT_MR3_MIN                          (0)
  #define CH1_CR_DDR4_MR2_MR3_CONTENT_MR3_MAX                          (16383) // 0x00003FFF
  #define CH1_CR_DDR4_MR2_MR3_CONTENT_MR3_DEF                          (0x00000000)
  #define CH1_CR_DDR4_MR2_MR3_CONTENT_MR3_HSH                          (0x0E1047A4)

#define CH1_CR_DDR4_MR4_MR5_CONTENT_REG                                (0x000047A8)

  #define CH1_CR_DDR4_MR4_MR5_CONTENT_MR4_OFF                          ( 0)
  #define CH1_CR_DDR4_MR4_MR5_CONTENT_MR4_WID                          (14)
  #define CH1_CR_DDR4_MR4_MR5_CONTENT_MR4_MSK                          (0x00003FFF)
  #define CH1_CR_DDR4_MR4_MR5_CONTENT_MR4_MIN                          (0)
  #define CH1_CR_DDR4_MR4_MR5_CONTENT_MR4_MAX                          (16383) // 0x00003FFF
  #define CH1_CR_DDR4_MR4_MR5_CONTENT_MR4_DEF                          (0x00000000)
  #define CH1_CR_DDR4_MR4_MR5_CONTENT_MR4_HSH                          (0x0E0047A8)

  #define CH1_CR_DDR4_MR4_MR5_CONTENT_MR5_OFF                          (16)
  #define CH1_CR_DDR4_MR4_MR5_CONTENT_MR5_WID                          (14)
  #define CH1_CR_DDR4_MR4_MR5_CONTENT_MR5_MSK                          (0x3FFF0000)
  #define CH1_CR_DDR4_MR4_MR5_CONTENT_MR5_MIN                          (0)
  #define CH1_CR_DDR4_MR4_MR5_CONTENT_MR5_MAX                          (16383) // 0x00003FFF
  #define CH1_CR_DDR4_MR4_MR5_CONTENT_MR5_DEF                          (0x00000000)
  #define CH1_CR_DDR4_MR4_MR5_CONTENT_MR5_HSH                          (0x0E1047A8)

#define CH1_CR_DDR4_MR6_MR7_CONTENT_REG                                (0x000047AC)

  #define CH1_CR_DDR4_MR6_MR7_CONTENT_MR6_OFF                          ( 0)
  #define CH1_CR_DDR4_MR6_MR7_CONTENT_MR6_WID                          (14)
  #define CH1_CR_DDR4_MR6_MR7_CONTENT_MR6_MSK                          (0x00003FFF)
  #define CH1_CR_DDR4_MR6_MR7_CONTENT_MR6_MIN                          (0)
  #define CH1_CR_DDR4_MR6_MR7_CONTENT_MR6_MAX                          (16383) // 0x00003FFF
  #define CH1_CR_DDR4_MR6_MR7_CONTENT_MR6_DEF                          (0x00000000)
  #define CH1_CR_DDR4_MR6_MR7_CONTENT_MR6_HSH                          (0x0E0047AC)

  #define CH1_CR_DDR4_MR6_MR7_CONTENT_MR7_OFF                          (16)
  #define CH1_CR_DDR4_MR6_MR7_CONTENT_MR7_WID                          (14)
  #define CH1_CR_DDR4_MR6_MR7_CONTENT_MR7_MSK                          (0x3FFF0000)
  #define CH1_CR_DDR4_MR6_MR7_CONTENT_MR7_MIN                          (0)
  #define CH1_CR_DDR4_MR6_MR7_CONTENT_MR7_MAX                          (16383) // 0x00003FFF
  #define CH1_CR_DDR4_MR6_MR7_CONTENT_MR7_DEF                          (0x00000000)
  #define CH1_CR_DDR4_MR6_MR7_CONTENT_MR7_HSH                          (0x0E1047AC)

#define CH1_CR_DDR4_MR2_RTT_WR_VALUES_REG                              (0x000047B0)

  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_OFF                ( 0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_WID                ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MSK                (0x00000007)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MIN                (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MAX                (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_HSH                (0x430047B0)

  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_OFF                ( 4)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_WID                ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MSK                (0x00000070)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MIN                (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MAX                (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_HSH                (0x430447B0)

  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_OFF                ( 8)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_WID                ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MSK                (0x00000700)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MIN                (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MAX                (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_HSH                (0x430847B0)

  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_OFF                (12)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_WID                ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MSK                (0x00007000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MIN                (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MAX                (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_HSH                (0x430C47B0)

  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_OFF                (16)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_WID                ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MSK                (0x00070000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MIN                (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MAX                (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_HSH                (0x431047B0)

  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_OFF                (20)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_WID                ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MSK                (0x00700000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MIN                (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MAX                (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_HSH                (0x431447B0)

  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_OFF                (24)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_WID                ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MSK                (0x07000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MIN                (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MAX                (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_HSH                (0x431847B0)

  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_OFF                (28)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_WID                ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MSK                (0x70000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MIN                (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MAX                (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_HSH                (0x431C47B0)

  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_OFF                (32)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_WID                ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MSK                (0x0000000700000000ULL)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MIN                (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MAX                (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_HSH                (0x432047B0)

  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_OFF                (36)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_WID                ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MSK                (0x0000007000000000ULL)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MIN                (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MAX                (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_HSH                (0x432447B0)

  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_OFF                (40)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_WID                ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MSK                (0x0000070000000000ULL)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MIN                (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MAX                (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_HSH                (0x432847B0)

  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_OFF                (44)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_WID                ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MSK                (0x0000700000000000ULL)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MIN                (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MAX                (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_HSH                (0x432C47B0)

  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_OFF                (48)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_WID                ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MSK                (0x0007000000000000ULL)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MIN                (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MAX                (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_HSH                (0x433047B0)

  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_OFF                (52)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_WID                ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MSK                (0x0070000000000000ULL)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MIN                (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MAX                (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_HSH                (0x433447B0)

  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_OFF                (56)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_WID                ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MSK                (0x0700000000000000ULL)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MIN                (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MAX                (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_HSH                (0x433847B0)

  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_OFF                (60)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_WID                ( 3)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MSK                (0x7000000000000000ULL)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MIN                (0)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MAX                (7) // 0x00000007
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_DEF                (0x00000000)
  #define CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_HSH                (0x433C47B0)

#define CH1_CR_DDR4_MR6_VREF_VALUES_0_REG                              (0x000047B8)

  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte0_OFF                      ( 0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte0_WID                      ( 7)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MSK                      (0x0000007F)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MIN                      (0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MAX                      (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte0_DEF                      (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte0_HSH                      (0x470047B8)

  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte1_OFF                      ( 8)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte1_WID                      ( 7)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MSK                      (0x00007F00)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MIN                      (0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MAX                      (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte1_DEF                      (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte1_HSH                      (0x470847B8)

  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte2_OFF                      (16)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte2_WID                      ( 7)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MSK                      (0x007F0000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MIN                      (0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MAX                      (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte2_DEF                      (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte2_HSH                      (0x471047B8)

  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte3_OFF                      (24)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte3_WID                      ( 7)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MSK                      (0x7F000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MIN                      (0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MAX                      (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte3_DEF                      (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte3_HSH                      (0x471847B8)

  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte4_OFF                      (32)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte4_WID                      ( 7)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MSK                      (0x0000007F00000000ULL)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MIN                      (0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MAX                      (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte4_DEF                      (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte4_HSH                      (0x472047B8)

  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte5_OFF                      (40)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte5_WID                      ( 7)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MSK                      (0x00007F0000000000ULL)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MIN                      (0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MAX                      (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte5_DEF                      (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte5_HSH                      (0x472847B8)

  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte6_OFF                      (48)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte6_WID                      ( 7)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MSK                      (0x007F000000000000ULL)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MIN                      (0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MAX                      (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte6_DEF                      (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte6_HSH                      (0x473047B8)

  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte7_OFF                      (56)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte7_WID                      ( 7)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MSK                      (0x7F00000000000000ULL)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MIN                      (0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MAX                      (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte7_DEF                      (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte7_HSH                      (0x473847B8)

#define CH1_CR_DDR4_MR6_VREF_VALUES_1_REG                              (0x000047C0)

  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte0_OFF                      ( 0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte0_WID                      ( 7)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MSK                      (0x0000007F)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MIN                      (0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MAX                      (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte0_DEF                      (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte0_HSH                      (0x470047C0)

  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte1_OFF                      ( 8)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte1_WID                      ( 7)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MSK                      (0x00007F00)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MIN                      (0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MAX                      (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte1_DEF                      (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte1_HSH                      (0x470847C0)

  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte2_OFF                      (16)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte2_WID                      ( 7)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MSK                      (0x007F0000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MIN                      (0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MAX                      (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte2_DEF                      (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte2_HSH                      (0x471047C0)

  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte3_OFF                      (24)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte3_WID                      ( 7)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MSK                      (0x7F000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MIN                      (0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MAX                      (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte3_DEF                      (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte3_HSH                      (0x471847C0)

  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte4_OFF                      (32)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte4_WID                      ( 7)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MSK                      (0x0000007F00000000ULL)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MIN                      (0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MAX                      (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte4_DEF                      (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte4_HSH                      (0x472047C0)

  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte5_OFF                      (40)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte5_WID                      ( 7)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MSK                      (0x00007F0000000000ULL)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MIN                      (0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MAX                      (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte5_DEF                      (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte5_HSH                      (0x472847C0)

  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte6_OFF                      (48)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte6_WID                      ( 7)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MSK                      (0x007F000000000000ULL)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MIN                      (0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MAX                      (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte6_DEF                      (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte6_HSH                      (0x473047C0)

  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte7_OFF                      (56)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte7_WID                      ( 7)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MSK                      (0x7F00000000000000ULL)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MIN                      (0)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MAX                      (127) // 0x0000007F
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte7_DEF                      (0x00000000)
  #define CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte7_HSH                      (0x473847C0)

#define CH1_CR_LPDDR_MR_CONTENT_REG                                    (0x000047C8)

  #define CH1_CR_LPDDR_MR_CONTENT_MR1_OFF                              ( 0)
  #define CH1_CR_LPDDR_MR_CONTENT_MR1_WID                              ( 8)
  #define CH1_CR_LPDDR_MR_CONTENT_MR1_MSK                              (0x000000FF)
  #define CH1_CR_LPDDR_MR_CONTENT_MR1_MIN                              (0)
  #define CH1_CR_LPDDR_MR_CONTENT_MR1_MAX                              (255) // 0x000000FF
  #define CH1_CR_LPDDR_MR_CONTENT_MR1_DEF                              (0x00000000)
  #define CH1_CR_LPDDR_MR_CONTENT_MR1_HSH                              (0x480047C8)

  #define CH1_CR_LPDDR_MR_CONTENT_MR2_OFF                              ( 8)
  #define CH1_CR_LPDDR_MR_CONTENT_MR2_WID                              ( 8)
  #define CH1_CR_LPDDR_MR_CONTENT_MR2_MSK                              (0x0000FF00)
  #define CH1_CR_LPDDR_MR_CONTENT_MR2_MIN                              (0)
  #define CH1_CR_LPDDR_MR_CONTENT_MR2_MAX                              (255) // 0x000000FF
  #define CH1_CR_LPDDR_MR_CONTENT_MR2_DEF                              (0x00000000)
  #define CH1_CR_LPDDR_MR_CONTENT_MR2_HSH                              (0x480847C8)

  #define CH1_CR_LPDDR_MR_CONTENT_MR3_OFF                              (16)
  #define CH1_CR_LPDDR_MR_CONTENT_MR3_WID                              ( 8)
  #define CH1_CR_LPDDR_MR_CONTENT_MR3_MSK                              (0x00FF0000)
  #define CH1_CR_LPDDR_MR_CONTENT_MR3_MIN                              (0)
  #define CH1_CR_LPDDR_MR_CONTENT_MR3_MAX                              (255) // 0x000000FF
  #define CH1_CR_LPDDR_MR_CONTENT_MR3_DEF                              (0x00000000)
  #define CH1_CR_LPDDR_MR_CONTENT_MR3_HSH                              (0x481047C8)

  #define CH1_CR_LPDDR_MR_CONTENT_MR11_OFF                             (24)
  #define CH1_CR_LPDDR_MR_CONTENT_MR11_WID                             ( 8)
  #define CH1_CR_LPDDR_MR_CONTENT_MR11_MSK                             (0xFF000000)
  #define CH1_CR_LPDDR_MR_CONTENT_MR11_MIN                             (0)
  #define CH1_CR_LPDDR_MR_CONTENT_MR11_MAX                             (255) // 0x000000FF
  #define CH1_CR_LPDDR_MR_CONTENT_MR11_DEF                             (0x00000000)
  #define CH1_CR_LPDDR_MR_CONTENT_MR11_HSH                             (0x481847C8)

  #define CH1_CR_LPDDR_MR_CONTENT_MR12_OFF                             (32)
  #define CH1_CR_LPDDR_MR_CONTENT_MR12_WID                             ( 8)
  #define CH1_CR_LPDDR_MR_CONTENT_MR12_MSK                             (0x000000FF00000000ULL)
  #define CH1_CR_LPDDR_MR_CONTENT_MR12_MIN                             (0)
  #define CH1_CR_LPDDR_MR_CONTENT_MR12_MAX                             (255) // 0x000000FF
  #define CH1_CR_LPDDR_MR_CONTENT_MR12_DEF                             (0x00000000)
  #define CH1_CR_LPDDR_MR_CONTENT_MR12_HSH                             (0x482047C8)

  #define CH1_CR_LPDDR_MR_CONTENT_MR13_OFF                             (40)
  #define CH1_CR_LPDDR_MR_CONTENT_MR13_WID                             ( 8)
  #define CH1_CR_LPDDR_MR_CONTENT_MR13_MSK                             (0x0000FF0000000000ULL)
  #define CH1_CR_LPDDR_MR_CONTENT_MR13_MIN                             (0)
  #define CH1_CR_LPDDR_MR_CONTENT_MR13_MAX                             (255) // 0x000000FF
  #define CH1_CR_LPDDR_MR_CONTENT_MR13_DEF                             (0x00000000)
  #define CH1_CR_LPDDR_MR_CONTENT_MR13_HSH                             (0x482847C8)

  #define CH1_CR_LPDDR_MR_CONTENT_MR22_OFF                             (48)
  #define CH1_CR_LPDDR_MR_CONTENT_MR22_WID                             ( 8)
  #define CH1_CR_LPDDR_MR_CONTENT_MR22_MSK                             (0x00FF000000000000ULL)
  #define CH1_CR_LPDDR_MR_CONTENT_MR22_MIN                             (0)
  #define CH1_CR_LPDDR_MR_CONTENT_MR22_MAX                             (255) // 0x000000FF
  #define CH1_CR_LPDDR_MR_CONTENT_MR22_DEF                             (0x00000000)
  #define CH1_CR_LPDDR_MR_CONTENT_MR22_HSH                             (0x483047C8)

  #define CH1_CR_LPDDR_MR_CONTENT_MR23_OFF                             (56)
  #define CH1_CR_LPDDR_MR_CONTENT_MR23_WID                             ( 8)
  #define CH1_CR_LPDDR_MR_CONTENT_MR23_MSK                             (0xFF00000000000000ULL)
  #define CH1_CR_LPDDR_MR_CONTENT_MR23_MIN                             (0)
  #define CH1_CR_LPDDR_MR_CONTENT_MR23_MAX                             (255) // 0x000000FF
  #define CH1_CR_LPDDR_MR_CONTENT_MR23_DEF                             (0x0000003F)
  #define CH1_CR_LPDDR_MR_CONTENT_MR23_HSH                             (0x483847C8)

#define CH1_CR_MRS_FSM_CONTROL_REG                                     (0x000047D0)

  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_OFF                   ( 0)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_WID                   ( 8)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MSK                   (0x000000FF)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MIN                   (0)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MAX                   (255) // 0x000000FF
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_DEF                   (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_HSH                   (0x480047D0)

  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_OFF  ( 8)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_WID  ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_MSK  (0x00000100)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_MIN  (0)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_MAX  (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_DEF  (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_HSH  (0x410847D0)

  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_OFF       ( 9)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_WID       ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MSK       (0x00000200)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MIN       (0)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MAX       (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_DEF       (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_HSH       (0x410947D0)

  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_OFF       (10)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_WID       ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MSK       (0x00000400)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MIN       (0)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MAX       (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_DEF       (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_HSH       (0x410A47D0)

  #define CH1_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_OFF             (11)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_WID             ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_MSK             (0x00000800)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_MIN             (0)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_MAX             (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_DEF             (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_HSH             (0x410B47D0)

  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_OFF              (12)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_WID              ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_MSK              (0x00001000)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_MIN              (0)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_MAX              (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_DEF              (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_HSH              (0x410C47D0)

  #define CH1_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_OFF                  (13)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_WID                  ( 9)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_MSK                  (0x003FE000)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_MIN                  (0)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_MAX                  (511) // 0x000001FF
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_DEF                  (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_HSH                  (0x490D47D0)

  #define CH1_CR_MRS_FSM_CONTROL_do_ZQCL_OFF                           (22)
  #define CH1_CR_MRS_FSM_CONTROL_do_ZQCL_WID                           ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_do_ZQCL_MSK                           (0x00400000)
  #define CH1_CR_MRS_FSM_CONTROL_do_ZQCL_MIN                           (0)
  #define CH1_CR_MRS_FSM_CONTROL_do_ZQCL_MAX                           (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_do_ZQCL_DEF                           (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_do_ZQCL_HSH                           (0x411647D0)

  #define CH1_CR_MRS_FSM_CONTROL_zero_rank1_MR11_OFF                   (23)
  #define CH1_CR_MRS_FSM_CONTROL_zero_rank1_MR11_WID                   ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MSK                   (0x00800000)
  #define CH1_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MIN                   (0)
  #define CH1_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MAX                   (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_zero_rank1_MR11_DEF                   (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_zero_rank1_MR11_HSH                   (0x411747D0)

  #define CH1_CR_MRS_FSM_CONTROL_reset_flow_OFF                        (24)
  #define CH1_CR_MRS_FSM_CONTROL_reset_flow_WID                        ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_reset_flow_MSK                        (0x01000000)
  #define CH1_CR_MRS_FSM_CONTROL_reset_flow_MIN                        (0)
  #define CH1_CR_MRS_FSM_CONTROL_reset_flow_MAX                        (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_reset_flow_DEF                        (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_reset_flow_HSH                        (0x411847D0)

  #define CH1_CR_MRS_FSM_CONTROL_vref_time_per_byte_OFF                (25)
  #define CH1_CR_MRS_FSM_CONTROL_vref_time_per_byte_WID                ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_vref_time_per_byte_MSK                (0x02000000)
  #define CH1_CR_MRS_FSM_CONTROL_vref_time_per_byte_MIN                (0)
  #define CH1_CR_MRS_FSM_CONTROL_vref_time_per_byte_MAX                (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_vref_time_per_byte_DEF                (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_vref_time_per_byte_HSH                (0x411947D0)

  #define CH1_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_OFF                   (26)
  #define CH1_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_WID                   ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_MSK                   (0x04000000)
  #define CH1_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_MIN                   (0)
  #define CH1_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_MAX                   (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_DEF                   (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_HSH                   (0x411A47D0)

  #define CH1_CR_MRS_FSM_CONTROL_add_initial_vref_OFF                  (27)
  #define CH1_CR_MRS_FSM_CONTROL_add_initial_vref_WID                  ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_add_initial_vref_MSK                  (0x08000000)
  #define CH1_CR_MRS_FSM_CONTROL_add_initial_vref_MIN                  (0)
  #define CH1_CR_MRS_FSM_CONTROL_add_initial_vref_MAX                  (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_add_initial_vref_DEF                  (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_add_initial_vref_HSH                  (0x411B47D0)

  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_OFF                 (28)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_WID                 ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_MSK                 (0x10000000)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_MIN                 (0)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_MAX                 (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_DEF                 (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_HSH                 (0x411C47D0)

  #define CH1_CR_MRS_FSM_CONTROL_do_dq_osc_start_OFF                   (29)
  #define CH1_CR_MRS_FSM_CONTROL_do_dq_osc_start_WID                   ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_do_dq_osc_start_MSK                   (0x20000000)
  #define CH1_CR_MRS_FSM_CONTROL_do_dq_osc_start_MIN                   (0)
  #define CH1_CR_MRS_FSM_CONTROL_do_dq_osc_start_MAX                   (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_do_dq_osc_start_DEF                   (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_do_dq_osc_start_HSH                   (0x411D47D0)

  #define CH1_CR_MRS_FSM_CONTROL_tVREFDQ_OFF                           (32)
  #define CH1_CR_MRS_FSM_CONTROL_tVREFDQ_WID                           (10)
  #define CH1_CR_MRS_FSM_CONTROL_tVREFDQ_MSK                           (0x000003FF00000000ULL)
  #define CH1_CR_MRS_FSM_CONTROL_tVREFDQ_MIN                           (0)
  #define CH1_CR_MRS_FSM_CONTROL_tVREFDQ_MAX                           (1023) // 0x000003FF
  #define CH1_CR_MRS_FSM_CONTROL_tVREFDQ_DEF                           (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_tVREFDQ_HSH                           (0x4A2047D0)

  #define CH1_CR_MRS_FSM_CONTROL_cbit_count_each_rank_OFF              (42)
  #define CH1_CR_MRS_FSM_CONTROL_cbit_count_each_rank_WID              ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_cbit_count_each_rank_MSK              (0x0000040000000000ULL)
  #define CH1_CR_MRS_FSM_CONTROL_cbit_count_each_rank_MIN              (0)
  #define CH1_CR_MRS_FSM_CONTROL_cbit_count_each_rank_MAX              (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_cbit_count_each_rank_DEF              (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_cbit_count_each_rank_HSH              (0x412A47D0)

  #define CH1_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_OFF                    (43)
  #define CH1_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_WID                    ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_MSK                    (0x0000080000000000ULL)
  #define CH1_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_MIN                    (0)
  #define CH1_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_MAX                    (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_DEF                    (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_HSH                    (0x412B47D0)

  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_OFF       (44)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_WID       ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_MSK       (0x0000100000000000ULL)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_MIN       (0)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_MAX       (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_DEF       (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_HSH       (0x412C47D0)

  #define CH1_CR_MRS_FSM_CONTROL_TwoDPC_support_OFF                    (45)
  #define CH1_CR_MRS_FSM_CONTROL_TwoDPC_support_WID                    ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_TwoDPC_support_MSK                    (0x0000200000000000ULL)
  #define CH1_CR_MRS_FSM_CONTROL_TwoDPC_support_MIN                    (0)
  #define CH1_CR_MRS_FSM_CONTROL_TwoDPC_support_MAX                    (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_TwoDPC_support_DEF                    (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_TwoDPC_support_HSH                    (0x412D47D0)

  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_OFF (46)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_WID ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_MSK (0x0000400000000000ULL)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_MIN (0)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_MAX (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_DEF (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_HSH (0x412E47D0)

  #define CH1_CR_MRS_FSM_CONTROL_Fast_PDA_OFF                          (47)
  #define CH1_CR_MRS_FSM_CONTROL_Fast_PDA_WID                          ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_Fast_PDA_MSK                          (0x0000800000000000ULL)
  #define CH1_CR_MRS_FSM_CONTROL_Fast_PDA_MIN                          (0)
  #define CH1_CR_MRS_FSM_CONTROL_Fast_PDA_MAX                          (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_Fast_PDA_DEF                          (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_Fast_PDA_HSH                          (0x412F47D0)

  #define CH1_CR_MRS_FSM_CONTROL_always_count_tFC_OFF                  (48)
  #define CH1_CR_MRS_FSM_CONTROL_always_count_tFC_WID                  ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_always_count_tFC_MSK                  (0x0001000000000000ULL)
  #define CH1_CR_MRS_FSM_CONTROL_always_count_tFC_MIN                  (0)
  #define CH1_CR_MRS_FSM_CONTROL_always_count_tFC_MAX                  (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_always_count_tFC_DEF                  (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_always_count_tFC_HSH                  (0x413047D0)

  #define CH1_CR_MRS_FSM_CONTROL_PDA_wr_delay_OFF                      (49)
  #define CH1_CR_MRS_FSM_CONTROL_PDA_wr_delay_WID                      ( 6)
  #define CH1_CR_MRS_FSM_CONTROL_PDA_wr_delay_MSK                      (0x007E000000000000ULL)
  #define CH1_CR_MRS_FSM_CONTROL_PDA_wr_delay_MIN                      (0)
  #define CH1_CR_MRS_FSM_CONTROL_PDA_wr_delay_MAX                      (63) // 0x0000003F
  #define CH1_CR_MRS_FSM_CONTROL_PDA_wr_delay_DEF                      (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_PDA_wr_delay_HSH                      (0x463147D0)

  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_OFF              (55)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_WID              ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_MSK              (0x0080000000000000ULL)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_MIN              (0)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_MAX              (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_DEF              (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_HSH              (0x413747D0)

  #define CH1_CR_MRS_FSM_CONTROL_Clear_VRCG_OFF                        (56)
  #define CH1_CR_MRS_FSM_CONTROL_Clear_VRCG_WID                        ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_Clear_VRCG_MSK                        (0x0100000000000000ULL)
  #define CH1_CR_MRS_FSM_CONTROL_Clear_VRCG_MIN                        (0)
  #define CH1_CR_MRS_FSM_CONTROL_Clear_VRCG_MAX                        (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_Clear_VRCG_DEF                        (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_Clear_VRCG_HSH                        (0x413847D0)

  #define CH1_CR_MRS_FSM_CONTROL_GV_auto_enable_OFF                    (57)
  #define CH1_CR_MRS_FSM_CONTROL_GV_auto_enable_WID                    ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_GV_auto_enable_MSK                    (0x0200000000000000ULL)
  #define CH1_CR_MRS_FSM_CONTROL_GV_auto_enable_MIN                    (0)
  #define CH1_CR_MRS_FSM_CONTROL_GV_auto_enable_MAX                    (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_GV_auto_enable_DEF                    (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_GV_auto_enable_HSH                    (0x413947D0)

  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_OFF           (58)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_WID           ( 1)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_MSK           (0x0400000000000000ULL)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_MIN           (0)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_MAX           (1) // 0x00000001
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_DEF           (0x00000000)
  #define CH1_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_HSH           (0x413A47D0)

#define CH1_CR_MRS_FSM_RUN_REG                                         (0x000047D8)

  #define CH1_CR_MRS_FSM_RUN_Run_OFF                                   ( 0)
  #define CH1_CR_MRS_FSM_RUN_Run_WID                                   ( 1)
  #define CH1_CR_MRS_FSM_RUN_Run_MSK                                   (0x00000001)
  #define CH1_CR_MRS_FSM_RUN_Run_MIN                                   (0)
  #define CH1_CR_MRS_FSM_RUN_Run_MAX                                   (1) // 0x00000001
  #define CH1_CR_MRS_FSM_RUN_Run_DEF                                   (0x00000000)
  #define CH1_CR_MRS_FSM_RUN_Run_HSH                                   (0x010047D8)

#define CH1_CR_DDR4_MR1_ODIC_VALUES_REG                                (0x000047DC)

  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_OFF                  ( 0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_WID                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MSK                  (0x00000003)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MIN                  (0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_DEF                  (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_HSH                  (0x020047DC)

  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_OFF                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_WID                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MSK                  (0x0000000C)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MIN                  (0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_DEF                  (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_HSH                  (0x020247DC)

  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_OFF                  ( 4)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_WID                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MSK                  (0x00000030)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MIN                  (0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_DEF                  (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_HSH                  (0x020447DC)

  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_OFF                  ( 6)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_WID                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MSK                  (0x000000C0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MIN                  (0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_DEF                  (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_HSH                  (0x020647DC)

  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_OFF                  ( 8)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_WID                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MSK                  (0x00000300)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MIN                  (0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_DEF                  (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_HSH                  (0x020847DC)

  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_OFF                  (10)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_WID                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MSK                  (0x00000C00)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MIN                  (0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_DEF                  (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_HSH                  (0x020A47DC)

  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_OFF                  (12)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_WID                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MSK                  (0x00003000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MIN                  (0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_DEF                  (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_HSH                  (0x020C47DC)

  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_OFF                  (14)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_WID                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MSK                  (0x0000C000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MIN                  (0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_DEF                  (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_HSH                  (0x020E47DC)

  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_OFF                  (16)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_WID                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MSK                  (0x00030000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MIN                  (0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_DEF                  (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_HSH                  (0x021047DC)

  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_OFF                  (18)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_WID                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MSK                  (0x000C0000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MIN                  (0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_DEF                  (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_HSH                  (0x021247DC)

  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_OFF                  (20)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_WID                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MSK                  (0x00300000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MIN                  (0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_DEF                  (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_HSH                  (0x021447DC)

  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_OFF                  (22)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_WID                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MSK                  (0x00C00000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MIN                  (0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_DEF                  (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_HSH                  (0x021647DC)

  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_OFF                  (24)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_WID                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MSK                  (0x03000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MIN                  (0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_DEF                  (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_HSH                  (0x021847DC)

  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_OFF                  (26)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_WID                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MSK                  (0x0C000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MIN                  (0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_DEF                  (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_HSH                  (0x021A47DC)

  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_OFF                  (28)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_WID                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MSK                  (0x30000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MIN                  (0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_DEF                  (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_HSH                  (0x021C47DC)

  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_OFF                  (30)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_WID                  ( 2)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MSK                  (0xC0000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MIN                  (0)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MAX                  (3) // 0x00000003
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_DEF                  (0x00000000)
  #define CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_HSH                  (0x021E47DC)

#define CH1_CR_PL_AGENT_CFG_DTF_REG                                    (0x000047E0)

  #define CH1_CR_PL_AGENT_CFG_DTF_data_trace_mode_OFF                  ( 0)
  #define CH1_CR_PL_AGENT_CFG_DTF_data_trace_mode_WID                  ( 2)
  #define CH1_CR_PL_AGENT_CFG_DTF_data_trace_mode_MSK                  (0x00000003)
  #define CH1_CR_PL_AGENT_CFG_DTF_data_trace_mode_MIN                  (0)
  #define CH1_CR_PL_AGENT_CFG_DTF_data_trace_mode_MAX                  (3) // 0x00000003
  #define CH1_CR_PL_AGENT_CFG_DTF_data_trace_mode_DEF                  (0x00000000)
  #define CH1_CR_PL_AGENT_CFG_DTF_data_trace_mode_HSH                  (0x020047E0)

  #define CH1_CR_PL_AGENT_CFG_DTF_UI_to_trace_OFF                      ( 2)
  #define CH1_CR_PL_AGENT_CFG_DTF_UI_to_trace_WID                      ( 3)
  #define CH1_CR_PL_AGENT_CFG_DTF_UI_to_trace_MSK                      (0x0000001C)
  #define CH1_CR_PL_AGENT_CFG_DTF_UI_to_trace_MIN                      (0)
  #define CH1_CR_PL_AGENT_CFG_DTF_UI_to_trace_MAX                      (7) // 0x00000007
  #define CH1_CR_PL_AGENT_CFG_DTF_UI_to_trace_DEF                      (0x00000000)
  #define CH1_CR_PL_AGENT_CFG_DTF_UI_to_trace_HSH                      (0x030247E0)

  #define CH1_CR_PL_AGENT_CFG_DTF_byte_to_trace_OFF                    ( 5)
  #define CH1_CR_PL_AGENT_CFG_DTF_byte_to_trace_WID                    ( 3)
  #define CH1_CR_PL_AGENT_CFG_DTF_byte_to_trace_MSK                    (0x000000E0)
  #define CH1_CR_PL_AGENT_CFG_DTF_byte_to_trace_MIN                    (0)
  #define CH1_CR_PL_AGENT_CFG_DTF_byte_to_trace_MAX                    (7) // 0x00000007
  #define CH1_CR_PL_AGENT_CFG_DTF_byte_to_trace_DEF                    (0x00000000)
  #define CH1_CR_PL_AGENT_CFG_DTF_byte_to_trace_HSH                    (0x030547E0)

  #define CH1_CR_PL_AGENT_CFG_DTF_ECC_EN_OFF                           ( 8)
  #define CH1_CR_PL_AGENT_CFG_DTF_ECC_EN_WID                           ( 1)
  #define CH1_CR_PL_AGENT_CFG_DTF_ECC_EN_MSK                           (0x00000100)
  #define CH1_CR_PL_AGENT_CFG_DTF_ECC_EN_MIN                           (0)
  #define CH1_CR_PL_AGENT_CFG_DTF_ECC_EN_MAX                           (1) // 0x00000001
  #define CH1_CR_PL_AGENT_CFG_DTF_ECC_EN_DEF                           (0x00000000)
  #define CH1_CR_PL_AGENT_CFG_DTF_ECC_EN_HSH                           (0x010847E0)

  #define CH1_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_OFF                 ( 9)
  #define CH1_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_WID                 ( 3)
  #define CH1_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_MSK                 (0x00000E00)
  #define CH1_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_MIN                 (0)
  #define CH1_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_MAX                 (7) // 0x00000007
  #define CH1_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_DEF                 (0x00000000)
  #define CH1_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_HSH                 (0x030947E0)

  #define CH1_CR_PL_AGENT_CFG_DTF_trace_read_data_OFF                  (12)
  #define CH1_CR_PL_AGENT_CFG_DTF_trace_read_data_WID                  ( 1)
  #define CH1_CR_PL_AGENT_CFG_DTF_trace_read_data_MSK                  (0x00001000)
  #define CH1_CR_PL_AGENT_CFG_DTF_trace_read_data_MIN                  (0)
  #define CH1_CR_PL_AGENT_CFG_DTF_trace_read_data_MAX                  (1) // 0x00000001
  #define CH1_CR_PL_AGENT_CFG_DTF_trace_read_data_DEF                  (0x00000000)
  #define CH1_CR_PL_AGENT_CFG_DTF_trace_read_data_HSH                  (0x010C47E0)

  #define CH1_CR_PL_AGENT_CFG_DTF_trace_write_data_OFF                 (13)
  #define CH1_CR_PL_AGENT_CFG_DTF_trace_write_data_WID                 ( 1)
  #define CH1_CR_PL_AGENT_CFG_DTF_trace_write_data_MSK                 (0x00002000)
  #define CH1_CR_PL_AGENT_CFG_DTF_trace_write_data_MIN                 (0)
  #define CH1_CR_PL_AGENT_CFG_DTF_trace_write_data_MAX                 (1) // 0x00000001
  #define CH1_CR_PL_AGENT_CFG_DTF_trace_write_data_DEF                 (0x00000001)
  #define CH1_CR_PL_AGENT_CFG_DTF_trace_write_data_HSH                 (0x010D47E0)

  #define CH1_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_OFF                   (14)
  #define CH1_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_WID                   ( 1)
  #define CH1_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_MSK                   (0x00004000)
  #define CH1_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_MIN                   (0)
  #define CH1_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_MAX                   (1) // 0x00000001
  #define CH1_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_DEF                   (0x00000000)
  #define CH1_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_HSH                   (0x010E47E0)

  #define CH1_CR_PL_AGENT_CFG_DTF_SCHTrace_OFF                         (15)
  #define CH1_CR_PL_AGENT_CFG_DTF_SCHTrace_WID                         ( 1)
  #define CH1_CR_PL_AGENT_CFG_DTF_SCHTrace_MSK                         (0x00008000)
  #define CH1_CR_PL_AGENT_CFG_DTF_SCHTrace_MIN                         (0)
  #define CH1_CR_PL_AGENT_CFG_DTF_SCHTrace_MAX                         (1) // 0x00000001
  #define CH1_CR_PL_AGENT_CFG_DTF_SCHTrace_DEF                         (0x00000000)
  #define CH1_CR_PL_AGENT_CFG_DTF_SCHTrace_HSH                         (0x010F47E0)

  #define CH1_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_OFF           (16)
  #define CH1_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_WID           ( 1)
  #define CH1_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_MSK           (0x00010000)
  #define CH1_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_MIN           (0)
  #define CH1_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_MAX           (1) // 0x00000001
  #define CH1_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_DEF           (0x00000000)
  #define CH1_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_HSH           (0x011047E0)

#define CH1_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_REG                       (0x000047E4)

  #define CH1_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_OFF       ( 0)
  #define CH1_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_WID       ( 8)
  #define CH1_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MSK       (0x000000FF)
  #define CH1_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MIN       (0)
  #define CH1_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MAX       (255) // 0x000000FF
  #define CH1_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_DEF       (0x0000000F)
  #define CH1_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_HSH       (0x080047E4)

  #define CH1_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_OFF    ( 8)
  #define CH1_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_WID    ( 1)
  #define CH1_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MSK    (0x00000100)
  #define CH1_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MIN    (0)
  #define CH1_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MAX    (1) // 0x00000001
  #define CH1_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_DEF    (0x00000000)
  #define CH1_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_HSH    (0x010847E4)

#define CH1_CR_DDR4_ECC_DEVICE_VALUES_REG                              (0x000047E8)

  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_OFF                 ( 0)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_WID                 ( 2)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_MSK                 (0x00000003)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_MIN                 (0)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_MAX                 (3) // 0x00000003
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_DEF                 (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_HSH                 (0x420047E8)

  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_OFF                 ( 2)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_WID                 ( 2)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_MSK                 (0x0000000C)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_MIN                 (0)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_MAX                 (3) // 0x00000003
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_DEF                 (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_HSH                 (0x420247E8)

  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_OFF               ( 4)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_WID               ( 3)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_MSK               (0x00000070)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_MIN               (0)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_DEF               (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_HSH               (0x430447E8)

  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_OFF               ( 7)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_WID               ( 3)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_MSK               (0x00000380)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_MIN               (0)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_MAX               (7) // 0x00000007
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_DEF               (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_HSH               (0x430747E8)

  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_OFF                 (10)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_WID                 ( 7)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_MSK                 (0x0001FC00)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_MIN                 (0)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_MAX                 (127) // 0x0000007F
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_DEF                 (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_HSH                 (0x470A47E8)

  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_OFF                 (17)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_WID                 ( 7)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_MSK                 (0x00FE0000)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_MIN                 (0)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_MAX                 (127) // 0x0000007F
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_DEF                 (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_HSH                 (0x471147E8)

  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_OFF              (24)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_WID              ( 3)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_MSK              (0x07000000)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_MIN              (0)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_DEF              (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_HSH              (0x431847E8)

  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_OFF              (27)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_WID              ( 3)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_MSK              (0x38000000)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_MIN              (0)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_MAX              (7) // 0x00000007
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_DEF              (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_HSH              (0x431B47E8)

  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_OFF             (30)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_WID             ( 3)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_MSK             (0x00000001C0000000ULL)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_MIN             (0)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_MAX             (7) // 0x00000007
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_DEF             (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_HSH             (0x431E47E8)

  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_OFF             (33)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_WID             ( 3)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_MSK             (0x0000000E00000000ULL)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_MIN             (0)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_MAX             (7) // 0x00000007
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_DEF             (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_HSH             (0x432147E8)

#define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_REG                        (0x000047F0)

  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_OFF           ( 0)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_WID           ( 2)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_MSK           (0x00000003)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_MIN           (0)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_MAX           (3) // 0x00000003
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_DEF           (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_HSH           (0x420047F0)

  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_OFF           ( 2)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_WID           ( 2)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_MSK           (0x0000000C)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_MIN           (0)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_MAX           (3) // 0x00000003
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_DEF           (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_HSH           (0x420247F0)

  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_OFF         ( 4)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_WID         ( 3)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_MSK         (0x00000070)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_MIN         (0)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_DEF         (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_HSH         (0x430447F0)

  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_OFF         ( 7)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_WID         ( 3)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_MSK         (0x00000380)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_MIN         (0)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_MAX         (7) // 0x00000007
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_DEF         (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_HSH         (0x430747F0)

  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_OFF           (10)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_WID           ( 7)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_MSK           (0x0001FC00)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_MIN           (0)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_MAX           (127) // 0x0000007F
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_DEF           (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_HSH           (0x470A47F0)

  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_OFF           (17)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_WID           ( 7)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_MSK           (0x00FE0000)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_MIN           (0)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_MAX           (127) // 0x0000007F
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_DEF           (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_HSH           (0x471147F0)

  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_OFF        (24)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_WID        ( 3)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_MSK        (0x07000000)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_MIN        (0)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_DEF        (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_HSH        (0x431847F0)

  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_OFF        (27)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_WID        ( 3)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_MSK        (0x38000000)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_MIN        (0)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_MAX        (7) // 0x00000007
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_DEF        (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_HSH        (0x431B47F0)

  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_OFF       (30)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_WID       ( 3)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_MSK       (0x00000001C0000000ULL)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_MIN       (0)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_MAX       (7) // 0x00000007
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_DEF       (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_HSH       (0x431E47F0)

  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_OFF       (33)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_WID       ( 3)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_MSK       (0x0000000E00000000ULL)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_MIN       (0)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_MAX       (7) // 0x00000007
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_DEF       (0x00000000)
  #define CH1_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_HSH       (0x432147F0)

#define CH1_CR_MCMNTS_SPARE_REG                                        (0x000047FC)

  #define CH1_CR_MCMNTS_SPARE_Spare_RW_OFF                             ( 0)
  #define CH1_CR_MCMNTS_SPARE_Spare_RW_WID                             ( 8)
  #define CH1_CR_MCMNTS_SPARE_Spare_RW_MSK                             (0x000000FF)
  #define CH1_CR_MCMNTS_SPARE_Spare_RW_MIN                             (0)
  #define CH1_CR_MCMNTS_SPARE_Spare_RW_MAX                             (255) // 0x000000FF
  #define CH1_CR_MCMNTS_SPARE_Spare_RW_DEF                             (0x00000000)
  #define CH1_CR_MCMNTS_SPARE_Spare_RW_HSH                             (0x080047FC)

  #define CH1_CR_MCMNTS_SPARE_ForceX2Ref_OFF                           ( 8)
  #define CH1_CR_MCMNTS_SPARE_ForceX2Ref_WID                           ( 1)
  #define CH1_CR_MCMNTS_SPARE_ForceX2Ref_MSK                           (0x00000100)
  #define CH1_CR_MCMNTS_SPARE_ForceX2Ref_MIN                           (0)
  #define CH1_CR_MCMNTS_SPARE_ForceX2Ref_MAX                           (1) // 0x00000001
  #define CH1_CR_MCMNTS_SPARE_ForceX2Ref_DEF                           (0x00000000)
  #define CH1_CR_MCMNTS_SPARE_ForceX2Ref_HSH                           (0x010847FC)

  #define CH1_CR_MCMNTS_SPARE_ForceX4Ref_OFF                           ( 9)
  #define CH1_CR_MCMNTS_SPARE_ForceX4Ref_WID                           ( 1)
  #define CH1_CR_MCMNTS_SPARE_ForceX4Ref_MSK                           (0x00000200)
  #define CH1_CR_MCMNTS_SPARE_ForceX4Ref_MIN                           (0)
  #define CH1_CR_MCMNTS_SPARE_ForceX4Ref_MAX                           (1) // 0x00000001
  #define CH1_CR_MCMNTS_SPARE_ForceX4Ref_DEF                           (0x00000000)
  #define CH1_CR_MCMNTS_SPARE_ForceX4Ref_HSH                           (0x010947FC)

  #define CH1_CR_MCMNTS_SPARE_DisLowRefRate_OFF                        (10)
  #define CH1_CR_MCMNTS_SPARE_DisLowRefRate_WID                        ( 1)
  #define CH1_CR_MCMNTS_SPARE_DisLowRefRate_MSK                        (0x00000400)
  #define CH1_CR_MCMNTS_SPARE_DisLowRefRate_MIN                        (0)
  #define CH1_CR_MCMNTS_SPARE_DisLowRefRate_MAX                        (1) // 0x00000001
  #define CH1_CR_MCMNTS_SPARE_DisLowRefRate_DEF                        (0x00000000)
  #define CH1_CR_MCMNTS_SPARE_DisLowRefRate_HSH                        (0x010A47FC)

  #define CH1_CR_MCMNTS_SPARE_disRegardZQonSRtime_OFF                  (11)
  #define CH1_CR_MCMNTS_SPARE_disRegardZQonSRtime_WID                  ( 1)
  #define CH1_CR_MCMNTS_SPARE_disRegardZQonSRtime_MSK                  (0x00000800)
  #define CH1_CR_MCMNTS_SPARE_disRegardZQonSRtime_MIN                  (0)
  #define CH1_CR_MCMNTS_SPARE_disRegardZQonSRtime_MAX                  (1) // 0x00000001
  #define CH1_CR_MCMNTS_SPARE_disRegardZQonSRtime_DEF                  (0x00000000)
  #define CH1_CR_MCMNTS_SPARE_disRegardZQonSRtime_HSH                  (0x010B47FC)

  #define CH1_CR_MCMNTS_SPARE_Decoder_EBH_OFF                          (12)
  #define CH1_CR_MCMNTS_SPARE_Decoder_EBH_WID                          ( 2)
  #define CH1_CR_MCMNTS_SPARE_Decoder_EBH_MSK                          (0x00003000)
  #define CH1_CR_MCMNTS_SPARE_Decoder_EBH_MIN                          (0)
  #define CH1_CR_MCMNTS_SPARE_Decoder_EBH_MAX                          (3) // 0x00000003
  #define CH1_CR_MCMNTS_SPARE_Decoder_EBH_DEF                          (0x00000000)
  #define CH1_CR_MCMNTS_SPARE_Decoder_EBH_HSH                          (0x020C47FC)

  #define CH1_CR_MCMNTS_SPARE_DisSREXcnt_OFF                           (15)
  #define CH1_CR_MCMNTS_SPARE_DisSREXcnt_WID                           ( 1)
  #define CH1_CR_MCMNTS_SPARE_DisSREXcnt_MSK                           (0x00008000)
  #define CH1_CR_MCMNTS_SPARE_DisSREXcnt_MIN                           (0)
  #define CH1_CR_MCMNTS_SPARE_DisSREXcnt_MAX                           (1) // 0x00000001
  #define CH1_CR_MCMNTS_SPARE_DisSREXcnt_DEF                           (0x00000000)
  #define CH1_CR_MCMNTS_SPARE_DisSREXcnt_HSH                           (0x010F47FC)

  #define CH1_CR_MCMNTS_SPARE_Spare_RW_V_OFF                           (16)
  #define CH1_CR_MCMNTS_SPARE_Spare_RW_V_WID                           (16)
  #define CH1_CR_MCMNTS_SPARE_Spare_RW_V_MSK                           (0xFFFF0000)
  #define CH1_CR_MCMNTS_SPARE_Spare_RW_V_MIN                           (0)
  #define CH1_CR_MCMNTS_SPARE_Spare_RW_V_MAX                           (65535) // 0x0000FFFF
  #define CH1_CR_MCMNTS_SPARE_Spare_RW_V_DEF                           (0x00000000)
  #define CH1_CR_MCMNTS_SPARE_Spare_RW_V_HSH                           (0x101047FC)

#define BC_CR_TC_PRE_REG                                               (0x00004C00)

  #define BC_CR_TC_PRE_tRP_OFF                                         ( 0)
  #define BC_CR_TC_PRE_tRP_WID                                         ( 6)
  #define BC_CR_TC_PRE_tRP_MSK                                         (0x0000003F)
  #define BC_CR_TC_PRE_tRP_MIN                                         (0)
  #define BC_CR_TC_PRE_tRP_MAX                                         (63) // 0x0000003F
  #define BC_CR_TC_PRE_tRP_DEF                                         (0x00000008)
  #define BC_CR_TC_PRE_tRP_HSH                                         (0x06004C00)

  #define BC_CR_TC_PRE_tRPab_ext_OFF                                   ( 6)
  #define BC_CR_TC_PRE_tRPab_ext_WID                                   ( 3)
  #define BC_CR_TC_PRE_tRPab_ext_MSK                                   (0x000001C0)
  #define BC_CR_TC_PRE_tRPab_ext_MIN                                   (0)
  #define BC_CR_TC_PRE_tRPab_ext_MAX                                   (7) // 0x00000007
  #define BC_CR_TC_PRE_tRPab_ext_DEF                                   (0x00000000)
  #define BC_CR_TC_PRE_tRPab_ext_HSH                                   (0x03064C00)

  #define BC_CR_TC_PRE_tRAS_OFF                                        ( 9)
  #define BC_CR_TC_PRE_tRAS_WID                                        ( 7)
  #define BC_CR_TC_PRE_tRAS_MSK                                        (0x0000FE00)
  #define BC_CR_TC_PRE_tRAS_MIN                                        (0)
  #define BC_CR_TC_PRE_tRAS_MAX                                        (127) // 0x0000007F
  #define BC_CR_TC_PRE_tRAS_DEF                                        (0x0000001C)
  #define BC_CR_TC_PRE_tRAS_HSH                                        (0x07094C00)

  #define BC_CR_TC_PRE_tRDPRE_OFF                                      (16)
  #define BC_CR_TC_PRE_tRDPRE_WID                                      ( 5)
  #define BC_CR_TC_PRE_tRDPRE_MSK                                      (0x001F0000)
  #define BC_CR_TC_PRE_tRDPRE_MIN                                      (0)
  #define BC_CR_TC_PRE_tRDPRE_MAX                                      (31) // 0x0000001F
  #define BC_CR_TC_PRE_tRDPRE_DEF                                      (0x00000006)
  #define BC_CR_TC_PRE_tRDPRE_HSH                                      (0x05104C00)

  #define BC_CR_TC_PRE_tPPD_OFF                                        (21)
  #define BC_CR_TC_PRE_tPPD_WID                                        ( 3)
  #define BC_CR_TC_PRE_tPPD_MSK                                        (0x00E00000)
  #define BC_CR_TC_PRE_tPPD_MIN                                        (0)
  #define BC_CR_TC_PRE_tPPD_MAX                                        (7) // 0x00000007
  #define BC_CR_TC_PRE_tPPD_DEF                                        (0x00000004)
  #define BC_CR_TC_PRE_tPPD_HSH                                        (0x03154C00)

  #define BC_CR_TC_PRE_tWRPRE_OFF                                      (24)
  #define BC_CR_TC_PRE_tWRPRE_WID                                      ( 8)
  #define BC_CR_TC_PRE_tWRPRE_MSK                                      (0xFF000000)
  #define BC_CR_TC_PRE_tWRPRE_MIN                                      (0)
  #define BC_CR_TC_PRE_tWRPRE_MAX                                      (255) // 0x000000FF
  #define BC_CR_TC_PRE_tWRPRE_DEF                                      (0x00000018)
  #define BC_CR_TC_PRE_tWRPRE_HSH                                      (0x08184C00)

#define BC_CR_TC_ACT_REG                                               (0x00004C04)

  #define BC_CR_TC_ACT_tFAW_OFF                                        ( 0)
  #define BC_CR_TC_ACT_tFAW_WID                                        ( 7)
  #define BC_CR_TC_ACT_tFAW_MSK                                        (0x0000007F)
  #define BC_CR_TC_ACT_tFAW_MIN                                        (0)
  #define BC_CR_TC_ACT_tFAW_MAX                                        (127) // 0x0000007F
  #define BC_CR_TC_ACT_tFAW_DEF                                        (0x00000010)
  #define BC_CR_TC_ACT_tFAW_HSH                                        (0x07004C04)

  #define BC_CR_TC_ACT_tRRD_sg_OFF                                     ( 8)
  #define BC_CR_TC_ACT_tRRD_sg_WID                                     ( 5)
  #define BC_CR_TC_ACT_tRRD_sg_MSK                                     (0x00001F00)
  #define BC_CR_TC_ACT_tRRD_sg_MIN                                     (0)
  #define BC_CR_TC_ACT_tRRD_sg_MAX                                     (31) // 0x0000001F
  #define BC_CR_TC_ACT_tRRD_sg_DEF                                     (0x00000004)
  #define BC_CR_TC_ACT_tRRD_sg_HSH                                     (0x05084C04)

  #define BC_CR_TC_ACT_tRRD_dg_OFF                                     (13)
  #define BC_CR_TC_ACT_tRRD_dg_WID                                     ( 5)
  #define BC_CR_TC_ACT_tRRD_dg_MSK                                     (0x0003E000)
  #define BC_CR_TC_ACT_tRRD_dg_MIN                                     (0)
  #define BC_CR_TC_ACT_tRRD_dg_MAX                                     (31) // 0x0000001F
  #define BC_CR_TC_ACT_tRRD_dg_DEF                                     (0x00000004)
  #define BC_CR_TC_ACT_tRRD_dg_HSH                                     (0x050D4C04)

  #define BC_CR_TC_ACT_derating_ext_OFF                                (18)
  #define BC_CR_TC_ACT_derating_ext_WID                                ( 3)
  #define BC_CR_TC_ACT_derating_ext_MSK                                (0x001C0000)
  #define BC_CR_TC_ACT_derating_ext_MIN                                (0)
  #define BC_CR_TC_ACT_derating_ext_MAX                                (7) // 0x00000007
  #define BC_CR_TC_ACT_derating_ext_DEF                                (0x00000002)
  #define BC_CR_TC_ACT_derating_ext_HSH                                (0x03124C04)

  #define BC_CR_TC_ACT_tRCD_wr_OFF                                     (21)
  #define BC_CR_TC_ACT_tRCD_wr_WID                                     ( 6)
  #define BC_CR_TC_ACT_tRCD_wr_MSK                                     (0x07E00000)
  #define BC_CR_TC_ACT_tRCD_wr_MIN                                     (0)
  #define BC_CR_TC_ACT_tRCD_wr_MAX                                     (63) // 0x0000003F
  #define BC_CR_TC_ACT_tRCD_wr_DEF                                     (0x00000008)
  #define BC_CR_TC_ACT_tRCD_wr_HSH                                     (0x06154C04)

#define BC_CR_TC_RDRD_REG                                              (0x00004C0C)

  #define BC_CR_TC_RDRD_tRDRD_sg_OFF                                   ( 0)
  #define BC_CR_TC_RDRD_tRDRD_sg_WID                                   ( 6)
  #define BC_CR_TC_RDRD_tRDRD_sg_MSK                                   (0x0000003F)
  #define BC_CR_TC_RDRD_tRDRD_sg_MIN                                   (0)
  #define BC_CR_TC_RDRD_tRDRD_sg_MAX                                   (63) // 0x0000003F
  #define BC_CR_TC_RDRD_tRDRD_sg_DEF                                   (0x00000004)
  #define BC_CR_TC_RDRD_tRDRD_sg_HSH                                   (0x06004C0C)

  #define BC_CR_TC_RDRD_tRDRD_dg_OFF                                   ( 8)
  #define BC_CR_TC_RDRD_tRDRD_dg_WID                                   ( 6)
  #define BC_CR_TC_RDRD_tRDRD_dg_MSK                                   (0x00003F00)
  #define BC_CR_TC_RDRD_tRDRD_dg_MIN                                   (0)
  #define BC_CR_TC_RDRD_tRDRD_dg_MAX                                   (63) // 0x0000003F
  #define BC_CR_TC_RDRD_tRDRD_dg_DEF                                   (0x00000004)
  #define BC_CR_TC_RDRD_tRDRD_dg_HSH                                   (0x06084C0C)

  #define BC_CR_TC_RDRD_tRDRD_dr_OFF                                   (16)
  #define BC_CR_TC_RDRD_tRDRD_dr_WID                                   ( 6)
  #define BC_CR_TC_RDRD_tRDRD_dr_MSK                                   (0x003F0000)
  #define BC_CR_TC_RDRD_tRDRD_dr_MIN                                   (0)
  #define BC_CR_TC_RDRD_tRDRD_dr_MAX                                   (63) // 0x0000003F
  #define BC_CR_TC_RDRD_tRDRD_dr_DEF                                   (0x00000004)
  #define BC_CR_TC_RDRD_tRDRD_dr_HSH                                   (0x06104C0C)

  #define BC_CR_TC_RDRD_tRDRD_dd_OFF                                   (24)
  #define BC_CR_TC_RDRD_tRDRD_dd_WID                                   ( 6)
  #define BC_CR_TC_RDRD_tRDRD_dd_MSK                                   (0x3F000000)
  #define BC_CR_TC_RDRD_tRDRD_dd_MIN                                   (0)
  #define BC_CR_TC_RDRD_tRDRD_dd_MAX                                   (63) // 0x0000003F
  #define BC_CR_TC_RDRD_tRDRD_dd_DEF                                   (0x00000004)
  #define BC_CR_TC_RDRD_tRDRD_dd_HSH                                   (0x06184C0C)

#define BC_CR_TC_RDWR_REG                                              (0x00004C10)

  #define BC_CR_TC_RDWR_tRDWR_sg_OFF                                   ( 0)
  #define BC_CR_TC_RDWR_tRDWR_sg_WID                                   ( 6)
  #define BC_CR_TC_RDWR_tRDWR_sg_MSK                                   (0x0000003F)
  #define BC_CR_TC_RDWR_tRDWR_sg_MIN                                   (0)
  #define BC_CR_TC_RDWR_tRDWR_sg_MAX                                   (63) // 0x0000003F
  #define BC_CR_TC_RDWR_tRDWR_sg_DEF                                   (0x00000004)
  #define BC_CR_TC_RDWR_tRDWR_sg_HSH                                   (0x06004C10)

  #define BC_CR_TC_RDWR_tRDWR_dg_OFF                                   ( 8)
  #define BC_CR_TC_RDWR_tRDWR_dg_WID                                   ( 6)
  #define BC_CR_TC_RDWR_tRDWR_dg_MSK                                   (0x00003F00)
  #define BC_CR_TC_RDWR_tRDWR_dg_MIN                                   (0)
  #define BC_CR_TC_RDWR_tRDWR_dg_MAX                                   (63) // 0x0000003F
  #define BC_CR_TC_RDWR_tRDWR_dg_DEF                                   (0x00000004)
  #define BC_CR_TC_RDWR_tRDWR_dg_HSH                                   (0x06084C10)

  #define BC_CR_TC_RDWR_tRDWR_dr_OFF                                   (16)
  #define BC_CR_TC_RDWR_tRDWR_dr_WID                                   ( 6)
  #define BC_CR_TC_RDWR_tRDWR_dr_MSK                                   (0x003F0000)
  #define BC_CR_TC_RDWR_tRDWR_dr_MIN                                   (0)
  #define BC_CR_TC_RDWR_tRDWR_dr_MAX                                   (63) // 0x0000003F
  #define BC_CR_TC_RDWR_tRDWR_dr_DEF                                   (0x00000004)
  #define BC_CR_TC_RDWR_tRDWR_dr_HSH                                   (0x06104C10)

  #define BC_CR_TC_RDWR_tRDWR_dd_OFF                                   (24)
  #define BC_CR_TC_RDWR_tRDWR_dd_WID                                   ( 6)
  #define BC_CR_TC_RDWR_tRDWR_dd_MSK                                   (0x3F000000)
  #define BC_CR_TC_RDWR_tRDWR_dd_MIN                                   (0)
  #define BC_CR_TC_RDWR_tRDWR_dd_MAX                                   (63) // 0x0000003F
  #define BC_CR_TC_RDWR_tRDWR_dd_DEF                                   (0x00000004)
  #define BC_CR_TC_RDWR_tRDWR_dd_HSH                                   (0x06184C10)

#define BC_CR_TC_WRRD_REG                                              (0x00004C14)

  #define BC_CR_TC_WRRD_tWRRD_sg_OFF                                   ( 0)
  #define BC_CR_TC_WRRD_tWRRD_sg_WID                                   ( 8)
  #define BC_CR_TC_WRRD_tWRRD_sg_MSK                                   (0x000000FF)
  #define BC_CR_TC_WRRD_tWRRD_sg_MIN                                   (0)
  #define BC_CR_TC_WRRD_tWRRD_sg_MAX                                   (255) // 0x000000FF
  #define BC_CR_TC_WRRD_tWRRD_sg_DEF                                   (0x00000004)
  #define BC_CR_TC_WRRD_tWRRD_sg_HSH                                   (0x08004C14)

  #define BC_CR_TC_WRRD_tWRRD_dg_OFF                                   ( 8)
  #define BC_CR_TC_WRRD_tWRRD_dg_WID                                   ( 7)
  #define BC_CR_TC_WRRD_tWRRD_dg_MSK                                   (0x00007F00)
  #define BC_CR_TC_WRRD_tWRRD_dg_MIN                                   (0)
  #define BC_CR_TC_WRRD_tWRRD_dg_MAX                                   (127) // 0x0000007F
  #define BC_CR_TC_WRRD_tWRRD_dg_DEF                                   (0x00000004)
  #define BC_CR_TC_WRRD_tWRRD_dg_HSH                                   (0x07084C14)

  #define BC_CR_TC_WRRD_tWRRD_dr_OFF                                   (16)
  #define BC_CR_TC_WRRD_tWRRD_dr_WID                                   ( 6)
  #define BC_CR_TC_WRRD_tWRRD_dr_MSK                                   (0x003F0000)
  #define BC_CR_TC_WRRD_tWRRD_dr_MIN                                   (0)
  #define BC_CR_TC_WRRD_tWRRD_dr_MAX                                   (63) // 0x0000003F
  #define BC_CR_TC_WRRD_tWRRD_dr_DEF                                   (0x00000004)
  #define BC_CR_TC_WRRD_tWRRD_dr_HSH                                   (0x06104C14)

  #define BC_CR_TC_WRRD_tWRRD_dd_OFF                                   (24)
  #define BC_CR_TC_WRRD_tWRRD_dd_WID                                   ( 6)
  #define BC_CR_TC_WRRD_tWRRD_dd_MSK                                   (0x3F000000)
  #define BC_CR_TC_WRRD_tWRRD_dd_MIN                                   (0)
  #define BC_CR_TC_WRRD_tWRRD_dd_MAX                                   (63) // 0x0000003F
  #define BC_CR_TC_WRRD_tWRRD_dd_DEF                                   (0x00000004)
  #define BC_CR_TC_WRRD_tWRRD_dd_HSH                                   (0x06184C14)

#define BC_CR_TC_WRWR_REG                                              (0x00004C18)

  #define BC_CR_TC_WRWR_tWRWR_sg_OFF                                   ( 0)
  #define BC_CR_TC_WRWR_tWRWR_sg_WID                                   ( 6)
  #define BC_CR_TC_WRWR_tWRWR_sg_MSK                                   (0x0000003F)
  #define BC_CR_TC_WRWR_tWRWR_sg_MIN                                   (0)
  #define BC_CR_TC_WRWR_tWRWR_sg_MAX                                   (63) // 0x0000003F
  #define BC_CR_TC_WRWR_tWRWR_sg_DEF                                   (0x00000004)
  #define BC_CR_TC_WRWR_tWRWR_sg_HSH                                   (0x06004C18)

  #define BC_CR_TC_WRWR_tWRWR_dg_OFF                                   ( 8)
  #define BC_CR_TC_WRWR_tWRWR_dg_WID                                   ( 6)
  #define BC_CR_TC_WRWR_tWRWR_dg_MSK                                   (0x00003F00)
  #define BC_CR_TC_WRWR_tWRWR_dg_MIN                                   (0)
  #define BC_CR_TC_WRWR_tWRWR_dg_MAX                                   (63) // 0x0000003F
  #define BC_CR_TC_WRWR_tWRWR_dg_DEF                                   (0x00000004)
  #define BC_CR_TC_WRWR_tWRWR_dg_HSH                                   (0x06084C18)

  #define BC_CR_TC_WRWR_tWRWR_dr_OFF                                   (16)
  #define BC_CR_TC_WRWR_tWRWR_dr_WID                                   ( 6)
  #define BC_CR_TC_WRWR_tWRWR_dr_MSK                                   (0x003F0000)
  #define BC_CR_TC_WRWR_tWRWR_dr_MIN                                   (0)
  #define BC_CR_TC_WRWR_tWRWR_dr_MAX                                   (63) // 0x0000003F
  #define BC_CR_TC_WRWR_tWRWR_dr_DEF                                   (0x00000004)
  #define BC_CR_TC_WRWR_tWRWR_dr_HSH                                   (0x06104C18)

  #define BC_CR_TC_WRWR_tWRWR_dd_OFF                                   (24)
  #define BC_CR_TC_WRWR_tWRWR_dd_WID                                   ( 6)
  #define BC_CR_TC_WRWR_tWRWR_dd_MSK                                   (0x3F000000)
  #define BC_CR_TC_WRWR_tWRWR_dd_MIN                                   (0)
  #define BC_CR_TC_WRWR_tWRWR_dd_MAX                                   (63) // 0x0000003F
  #define BC_CR_TC_WRWR_tWRWR_dd_DEF                                   (0x00000004)
  #define BC_CR_TC_WRWR_tWRWR_dd_HSH                                   (0x06184C18)

#define BC_CR_SC_ROUNDTRIP_LATENCY_REG                                 (0x00004C20)

  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_OFF                ( 0)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_WID                ( 7)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MSK                (0x0000007F)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MIN                (0)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MAX                (127) // 0x0000007F
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_DEF                (0x00000019)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_HSH                (0x47004C20)

  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_OFF                ( 8)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_WID                ( 7)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MSK                (0x00007F00)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MIN                (0)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MAX                (127) // 0x0000007F
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_DEF                (0x00000019)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_HSH                (0x47084C20)

  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_OFF                (16)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_WID                ( 7)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MSK                (0x007F0000)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MIN                (0)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MAX                (127) // 0x0000007F
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_DEF                (0x00000019)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_HSH                (0x47104C20)

  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_OFF                (24)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_WID                ( 7)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MSK                (0x7F000000)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MIN                (0)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MAX                (127) // 0x0000007F
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_DEF                (0x00000019)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_HSH                (0x47184C20)

  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_OFF                (32)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_WID                ( 7)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_MSK                (0x0000007F00000000ULL)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_MIN                (0)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_MAX                (127) // 0x0000007F
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_DEF                (0x00000019)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_4_latency_HSH                (0x47204C20)

  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_OFF                (40)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_WID                ( 7)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_MSK                (0x00007F0000000000ULL)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_MIN                (0)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_MAX                (127) // 0x0000007F
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_DEF                (0x00000019)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_5_latency_HSH                (0x47284C20)

  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_OFF                (48)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_WID                ( 7)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_MSK                (0x007F000000000000ULL)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_MIN                (0)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_MAX                (127) // 0x0000007F
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_DEF                (0x00000019)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_6_latency_HSH                (0x47304C20)

  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_OFF                (56)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_WID                ( 7)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_MSK                (0x7F00000000000000ULL)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_MIN                (0)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_MAX                (127) // 0x0000007F
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_DEF                (0x00000019)
  #define BC_CR_SC_ROUNDTRIP_LATENCY_Rank_7_latency_HSH                (0x47384C20)

#define BC_CR_SCHED_CBIT_REG                                           (0x00004C28)

  #define BC_CR_SCHED_CBIT_dis_opp_cas_OFF                             ( 0)
  #define BC_CR_SCHED_CBIT_dis_opp_cas_WID                             ( 1)
  #define BC_CR_SCHED_CBIT_dis_opp_cas_MSK                             (0x00000001)
  #define BC_CR_SCHED_CBIT_dis_opp_cas_MIN                             (0)
  #define BC_CR_SCHED_CBIT_dis_opp_cas_MAX                             (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_opp_cas_DEF                             (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_opp_cas_HSH                             (0x01004C28)

  #define BC_CR_SCHED_CBIT_dis_opp_is_cas_OFF                          ( 1)
  #define BC_CR_SCHED_CBIT_dis_opp_is_cas_WID                          ( 1)
  #define BC_CR_SCHED_CBIT_dis_opp_is_cas_MSK                          (0x00000002)
  #define BC_CR_SCHED_CBIT_dis_opp_is_cas_MIN                          (0)
  #define BC_CR_SCHED_CBIT_dis_opp_is_cas_MAX                          (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_opp_is_cas_DEF                          (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_opp_is_cas_HSH                          (0x01014C28)

  #define BC_CR_SCHED_CBIT_dis_opp_ras_OFF                             ( 2)
  #define BC_CR_SCHED_CBIT_dis_opp_ras_WID                             ( 1)
  #define BC_CR_SCHED_CBIT_dis_opp_ras_MSK                             (0x00000004)
  #define BC_CR_SCHED_CBIT_dis_opp_ras_MIN                             (0)
  #define BC_CR_SCHED_CBIT_dis_opp_ras_MAX                             (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_opp_ras_DEF                             (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_opp_ras_HSH                             (0x01024C28)

  #define BC_CR_SCHED_CBIT_dis_opp_is_ras_OFF                          ( 3)
  #define BC_CR_SCHED_CBIT_dis_opp_is_ras_WID                          ( 1)
  #define BC_CR_SCHED_CBIT_dis_opp_is_ras_MSK                          (0x00000008)
  #define BC_CR_SCHED_CBIT_dis_opp_is_ras_MIN                          (0)
  #define BC_CR_SCHED_CBIT_dis_opp_is_ras_MAX                          (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_opp_is_ras_DEF                          (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_opp_is_ras_HSH                          (0x01034C28)

  #define BC_CR_SCHED_CBIT_dis_2c_byp_OFF                              ( 4)
  #define BC_CR_SCHED_CBIT_dis_2c_byp_WID                              ( 1)
  #define BC_CR_SCHED_CBIT_dis_2c_byp_MSK                              (0x00000010)
  #define BC_CR_SCHED_CBIT_dis_2c_byp_MIN                              (0)
  #define BC_CR_SCHED_CBIT_dis_2c_byp_MAX                              (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_2c_byp_DEF                              (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_2c_byp_HSH                              (0x01044C28)

  #define BC_CR_SCHED_CBIT_dis_deprd_opt_OFF                           ( 5)
  #define BC_CR_SCHED_CBIT_dis_deprd_opt_WID                           ( 1)
  #define BC_CR_SCHED_CBIT_dis_deprd_opt_MSK                           (0x00000020)
  #define BC_CR_SCHED_CBIT_dis_deprd_opt_MIN                           (0)
  #define BC_CR_SCHED_CBIT_dis_deprd_opt_MAX                           (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_deprd_opt_DEF                           (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_deprd_opt_HSH                           (0x01054C28)

  #define BC_CR_SCHED_CBIT_dis_pt_it_OFF                               ( 6)
  #define BC_CR_SCHED_CBIT_dis_pt_it_WID                               ( 1)
  #define BC_CR_SCHED_CBIT_dis_pt_it_MSK                               (0x00000040)
  #define BC_CR_SCHED_CBIT_dis_pt_it_MIN                               (0)
  #define BC_CR_SCHED_CBIT_dis_pt_it_MAX                               (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_pt_it_DEF                               (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_pt_it_HSH                               (0x01064C28)

  #define BC_CR_SCHED_CBIT_dis_prcnt_ring_OFF                          ( 7)
  #define BC_CR_SCHED_CBIT_dis_prcnt_ring_WID                          ( 1)
  #define BC_CR_SCHED_CBIT_dis_prcnt_ring_MSK                          (0x00000080)
  #define BC_CR_SCHED_CBIT_dis_prcnt_ring_MIN                          (0)
  #define BC_CR_SCHED_CBIT_dis_prcnt_ring_MAX                          (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_prcnt_ring_DEF                          (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_prcnt_ring_HSH                          (0x01074C28)

  #define BC_CR_SCHED_CBIT_dis_prcnt_sa_OFF                            ( 8)
  #define BC_CR_SCHED_CBIT_dis_prcnt_sa_WID                            ( 1)
  #define BC_CR_SCHED_CBIT_dis_prcnt_sa_MSK                            (0x00000100)
  #define BC_CR_SCHED_CBIT_dis_prcnt_sa_MIN                            (0)
  #define BC_CR_SCHED_CBIT_dis_prcnt_sa_MAX                            (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_prcnt_sa_DEF                            (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_prcnt_sa_HSH                            (0x01084C28)

  #define BC_CR_SCHED_CBIT_dis_blkr_ph_OFF                             ( 9)
  #define BC_CR_SCHED_CBIT_dis_blkr_ph_WID                             ( 1)
  #define BC_CR_SCHED_CBIT_dis_blkr_ph_MSK                             (0x00000200)
  #define BC_CR_SCHED_CBIT_dis_blkr_ph_MIN                             (0)
  #define BC_CR_SCHED_CBIT_dis_blkr_ph_MAX                             (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_blkr_ph_DEF                             (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_blkr_ph_HSH                             (0x01094C28)

  #define BC_CR_SCHED_CBIT_dis_blkr_pe_OFF                             (10)
  #define BC_CR_SCHED_CBIT_dis_blkr_pe_WID                             ( 1)
  #define BC_CR_SCHED_CBIT_dis_blkr_pe_MSK                             (0x00000400)
  #define BC_CR_SCHED_CBIT_dis_blkr_pe_MIN                             (0)
  #define BC_CR_SCHED_CBIT_dis_blkr_pe_MAX                             (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_blkr_pe_DEF                             (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_blkr_pe_HSH                             (0x010A4C28)

  #define BC_CR_SCHED_CBIT_dis_blkr_pm_OFF                             (11)
  #define BC_CR_SCHED_CBIT_dis_blkr_pm_WID                             ( 1)
  #define BC_CR_SCHED_CBIT_dis_blkr_pm_MSK                             (0x00000800)
  #define BC_CR_SCHED_CBIT_dis_blkr_pm_MIN                             (0)
  #define BC_CR_SCHED_CBIT_dis_blkr_pm_MAX                             (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_blkr_pm_DEF                             (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_blkr_pm_HSH                             (0x010B4C28)

  #define BC_CR_SCHED_CBIT_dis_odt_OFF                                 (12)
  #define BC_CR_SCHED_CBIT_dis_odt_WID                                 ( 1)
  #define BC_CR_SCHED_CBIT_dis_odt_MSK                                 (0x00001000)
  #define BC_CR_SCHED_CBIT_dis_odt_MIN                                 (0)
  #define BC_CR_SCHED_CBIT_dis_odt_MAX                                 (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_odt_DEF                                 (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_odt_HSH                                 (0x010C4C28)

  #define BC_CR_SCHED_CBIT_OE_alw_off_OFF                              (13)
  #define BC_CR_SCHED_CBIT_OE_alw_off_WID                              ( 1)
  #define BC_CR_SCHED_CBIT_OE_alw_off_MSK                              (0x00002000)
  #define BC_CR_SCHED_CBIT_OE_alw_off_MIN                              (0)
  #define BC_CR_SCHED_CBIT_OE_alw_off_MAX                              (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_OE_alw_off_DEF                              (0x00000000)
  #define BC_CR_SCHED_CBIT_OE_alw_off_HSH                              (0x010D4C28)

  #define BC_CR_SCHED_CBIT_block_rpq_OFF                               (14)
  #define BC_CR_SCHED_CBIT_block_rpq_WID                               ( 1)
  #define BC_CR_SCHED_CBIT_block_rpq_MSK                               (0x00004000)
  #define BC_CR_SCHED_CBIT_block_rpq_MIN                               (0)
  #define BC_CR_SCHED_CBIT_block_rpq_MAX                               (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_block_rpq_DEF                               (0x00000000)
  #define BC_CR_SCHED_CBIT_block_rpq_HSH                               (0x010E4C28)

  #define BC_CR_SCHED_CBIT_block_ipq_OFF                               (15)
  #define BC_CR_SCHED_CBIT_block_ipq_WID                               ( 1)
  #define BC_CR_SCHED_CBIT_block_ipq_MSK                               (0x00008000)
  #define BC_CR_SCHED_CBIT_block_ipq_MIN                               (0)
  #define BC_CR_SCHED_CBIT_block_ipq_MAX                               (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_block_ipq_DEF                               (0x00000000)
  #define BC_CR_SCHED_CBIT_block_ipq_HSH                               (0x010F4C28)

  #define BC_CR_SCHED_CBIT_block_wpq_OFF                               (16)
  #define BC_CR_SCHED_CBIT_block_wpq_WID                               ( 1)
  #define BC_CR_SCHED_CBIT_block_wpq_MSK                               (0x00010000)
  #define BC_CR_SCHED_CBIT_block_wpq_MIN                               (0)
  #define BC_CR_SCHED_CBIT_block_wpq_MAX                               (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_block_wpq_DEF                               (0x00000000)
  #define BC_CR_SCHED_CBIT_block_wpq_HSH                               (0x01104C28)

  #define BC_CR_SCHED_CBIT_dis_zq_OFF                                  (17)
  #define BC_CR_SCHED_CBIT_dis_zq_WID                                  ( 1)
  #define BC_CR_SCHED_CBIT_dis_zq_MSK                                  (0x00020000)
  #define BC_CR_SCHED_CBIT_dis_zq_MIN                                  (0)
  #define BC_CR_SCHED_CBIT_dis_zq_MAX                                  (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_zq_DEF                                  (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_zq_HSH                                  (0x01114C28)

  #define BC_CR_SCHED_CBIT_dis_tt_OFF                                  (18)
  #define BC_CR_SCHED_CBIT_dis_tt_WID                                  ( 1)
  #define BC_CR_SCHED_CBIT_dis_tt_MSK                                  (0x00040000)
  #define BC_CR_SCHED_CBIT_dis_tt_MIN                                  (0)
  #define BC_CR_SCHED_CBIT_dis_tt_MAX                                  (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_tt_DEF                                  (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_tt_HSH                                  (0x01124C28)

  #define BC_CR_SCHED_CBIT_dis_opp_ref_OFF                             (19)
  #define BC_CR_SCHED_CBIT_dis_opp_ref_WID                             ( 1)
  #define BC_CR_SCHED_CBIT_dis_opp_ref_MSK                             (0x00080000)
  #define BC_CR_SCHED_CBIT_dis_opp_ref_MIN                             (0)
  #define BC_CR_SCHED_CBIT_dis_opp_ref_MAX                             (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_opp_ref_DEF                             (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_opp_ref_HSH                             (0x01134C28)

  #define BC_CR_SCHED_CBIT_long_zq_OFF                                 (20)
  #define BC_CR_SCHED_CBIT_long_zq_WID                                 ( 1)
  #define BC_CR_SCHED_CBIT_long_zq_MSK                                 (0x00100000)
  #define BC_CR_SCHED_CBIT_long_zq_MIN                                 (0)
  #define BC_CR_SCHED_CBIT_long_zq_MAX                                 (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_long_zq_DEF                                 (0x00000000)
  #define BC_CR_SCHED_CBIT_long_zq_HSH                                 (0x01144C28)

  #define BC_CR_SCHED_CBIT_dis_srx_zq_OFF                              (21)
  #define BC_CR_SCHED_CBIT_dis_srx_zq_WID                              ( 1)
  #define BC_CR_SCHED_CBIT_dis_srx_zq_MSK                              (0x00200000)
  #define BC_CR_SCHED_CBIT_dis_srx_zq_MIN                              (0)
  #define BC_CR_SCHED_CBIT_dis_srx_zq_MAX                              (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_srx_zq_DEF                              (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_srx_zq_HSH                              (0x01154C28)

  #define BC_CR_SCHED_CBIT_serialize_zq_OFF                            (22)
  #define BC_CR_SCHED_CBIT_serialize_zq_WID                            ( 1)
  #define BC_CR_SCHED_CBIT_serialize_zq_MSK                            (0x00400000)
  #define BC_CR_SCHED_CBIT_serialize_zq_MIN                            (0)
  #define BC_CR_SCHED_CBIT_serialize_zq_MAX                            (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_serialize_zq_DEF                            (0x00000000)
  #define BC_CR_SCHED_CBIT_serialize_zq_HSH                            (0x01164C28)

  #define BC_CR_SCHED_CBIT_zq_fast_exec_OFF                            (23)
  #define BC_CR_SCHED_CBIT_zq_fast_exec_WID                            ( 1)
  #define BC_CR_SCHED_CBIT_zq_fast_exec_MSK                            (0x00800000)
  #define BC_CR_SCHED_CBIT_zq_fast_exec_MIN                            (0)
  #define BC_CR_SCHED_CBIT_zq_fast_exec_MAX                            (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_zq_fast_exec_DEF                            (0x00000000)
  #define BC_CR_SCHED_CBIT_zq_fast_exec_HSH                            (0x01174C28)

  #define BC_CR_SCHED_CBIT_dis_starved_read_rank_block_OFF             (24)
  #define BC_CR_SCHED_CBIT_dis_starved_read_rank_block_WID             ( 1)
  #define BC_CR_SCHED_CBIT_dis_starved_read_rank_block_MSK             (0x01000000)
  #define BC_CR_SCHED_CBIT_dis_starved_read_rank_block_MIN             (0)
  #define BC_CR_SCHED_CBIT_dis_starved_read_rank_block_MAX             (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_starved_read_rank_block_DEF             (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_starved_read_rank_block_HSH             (0x01184C28)

  #define BC_CR_SCHED_CBIT_dis_idle_preempt_OFF                        (25)
  #define BC_CR_SCHED_CBIT_dis_idle_preempt_WID                        ( 1)
  #define BC_CR_SCHED_CBIT_dis_idle_preempt_MSK                        (0x02000000)
  #define BC_CR_SCHED_CBIT_dis_idle_preempt_MIN                        (0)
  #define BC_CR_SCHED_CBIT_dis_idle_preempt_MAX                        (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_idle_preempt_DEF                        (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_idle_preempt_HSH                        (0x01194C28)

  #define BC_CR_SCHED_CBIT_find_first_allocation_OFF                   (26)
  #define BC_CR_SCHED_CBIT_find_first_allocation_WID                   ( 1)
  #define BC_CR_SCHED_CBIT_find_first_allocation_MSK                   (0x04000000)
  #define BC_CR_SCHED_CBIT_find_first_allocation_MIN                   (0)
  #define BC_CR_SCHED_CBIT_find_first_allocation_MAX                   (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_find_first_allocation_DEF                   (0x00000000)
  #define BC_CR_SCHED_CBIT_find_first_allocation_HSH                   (0x011A4C28)

  #define BC_CR_SCHED_CBIT_duplicate_spid_rank_OFF                     (27)
  #define BC_CR_SCHED_CBIT_duplicate_spid_rank_WID                     ( 1)
  #define BC_CR_SCHED_CBIT_duplicate_spid_rank_MSK                     (0x08000000)
  #define BC_CR_SCHED_CBIT_duplicate_spid_rank_MIN                     (0)
  #define BC_CR_SCHED_CBIT_duplicate_spid_rank_MAX                     (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_duplicate_spid_rank_DEF                     (0x00000000)
  #define BC_CR_SCHED_CBIT_duplicate_spid_rank_HSH                     (0x011B4C28)

  #define BC_CR_SCHED_CBIT_wio_merge_lpmode_2_3_OFF                    (28)
  #define BC_CR_SCHED_CBIT_wio_merge_lpmode_2_3_WID                    ( 1)
  #define BC_CR_SCHED_CBIT_wio_merge_lpmode_2_3_MSK                    (0x10000000)
  #define BC_CR_SCHED_CBIT_wio_merge_lpmode_2_3_MIN                    (0)
  #define BC_CR_SCHED_CBIT_wio_merge_lpmode_2_3_MAX                    (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_wio_merge_lpmode_2_3_DEF                    (0x00000000)
  #define BC_CR_SCHED_CBIT_wio_merge_lpmode_2_3_HSH                    (0x011C4C28)

  #define BC_CR_SCHED_CBIT_dis_5cyc_write_gap_OFF                      (29)
  #define BC_CR_SCHED_CBIT_dis_5cyc_write_gap_WID                      ( 1)
  #define BC_CR_SCHED_CBIT_dis_5cyc_write_gap_MSK                      (0x20000000)
  #define BC_CR_SCHED_CBIT_dis_5cyc_write_gap_MIN                      (0)
  #define BC_CR_SCHED_CBIT_dis_5cyc_write_gap_MAX                      (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_5cyc_write_gap_DEF                      (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_5cyc_write_gap_HSH                      (0x011D4C28)

  #define BC_CR_SCHED_CBIT_dis_5cyc_read_gap_OFF                       (30)
  #define BC_CR_SCHED_CBIT_dis_5cyc_read_gap_WID                       ( 1)
  #define BC_CR_SCHED_CBIT_dis_5cyc_read_gap_MSK                       (0x40000000)
  #define BC_CR_SCHED_CBIT_dis_5cyc_read_gap_MIN                       (0)
  #define BC_CR_SCHED_CBIT_dis_5cyc_read_gap_MAX                       (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_5cyc_read_gap_DEF                       (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_5cyc_read_gap_HSH                       (0x011E4C28)

  #define BC_CR_SCHED_CBIT_dis_clk_gate_OFF                            (31)
  #define BC_CR_SCHED_CBIT_dis_clk_gate_WID                            ( 1)
  #define BC_CR_SCHED_CBIT_dis_clk_gate_MSK                            (0x80000000)
  #define BC_CR_SCHED_CBIT_dis_clk_gate_MIN                            (0)
  #define BC_CR_SCHED_CBIT_dis_clk_gate_MAX                            (1) // 0x00000001
  #define BC_CR_SCHED_CBIT_dis_clk_gate_DEF                            (0x00000000)
  #define BC_CR_SCHED_CBIT_dis_clk_gate_HSH                            (0x011F4C28)

#define BC_CR_SCHED_SECOND_CBIT_REG                                    (0x00004C2C)

  #define BC_CR_SCHED_SECOND_CBIT_dis_srx_mr4_OFF                      ( 0)
  #define BC_CR_SCHED_SECOND_CBIT_dis_srx_mr4_WID                      ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MSK                      (0x00000001)
  #define BC_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MIN                      (0)
  #define BC_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MAX                      (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_dis_srx_mr4_DEF                      (0x00000000)
  #define BC_CR_SCHED_SECOND_CBIT_dis_srx_mr4_HSH                      (0x01004C2C)

  #define BC_CR_SCHED_SECOND_CBIT_dis_ck_tristate_OFF                  ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_dis_ck_tristate_WID                  ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MSK                  (0x00000002)
  #define BC_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MIN                  (0)
  #define BC_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MAX                  (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_dis_ck_tristate_DEF                  (0x00000000)
  #define BC_CR_SCHED_SECOND_CBIT_dis_ck_tristate_HSH                  (0x01014C2C)

  #define BC_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_OFF              ( 2)
  #define BC_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_WID              ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MSK              (0x00000004)
  #define BC_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MIN              (0)
  #define BC_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MAX              (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_DEF              (0x00000001)
  #define BC_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_HSH              (0x01024C2C)

  #define BC_CR_SCHED_SECOND_CBIT_dis_bus_retain_OFF                   ( 3)
  #define BC_CR_SCHED_SECOND_CBIT_dis_bus_retain_WID                   ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_dis_bus_retain_MSK                   (0x00000008)
  #define BC_CR_SCHED_SECOND_CBIT_dis_bus_retain_MIN                   (0)
  #define BC_CR_SCHED_SECOND_CBIT_dis_bus_retain_MAX                   (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_dis_bus_retain_DEF                   (0x00000000)
  #define BC_CR_SCHED_SECOND_CBIT_dis_bus_retain_HSH                   (0x01034C2C)

  #define BC_CR_SCHED_SECOND_CBIT_dis_async_odt_OFF                    ( 4)
  #define BC_CR_SCHED_SECOND_CBIT_dis_async_odt_WID                    ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_dis_async_odt_MSK                    (0x00000010)
  #define BC_CR_SCHED_SECOND_CBIT_dis_async_odt_MIN                    (0)
  #define BC_CR_SCHED_SECOND_CBIT_dis_async_odt_MAX                    (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_dis_async_odt_DEF                    (0x00000000)
  #define BC_CR_SCHED_SECOND_CBIT_dis_async_odt_HSH                    (0x01044C2C)

  #define BC_CR_SCHED_SECOND_CBIT_dis_SRX_reset_OFF                    ( 5)
  #define BC_CR_SCHED_SECOND_CBIT_dis_SRX_reset_WID                    ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MSK                    (0x00000020)
  #define BC_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MIN                    (0)
  #define BC_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MAX                    (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_dis_SRX_reset_DEF                    (0x00000000)
  #define BC_CR_SCHED_SECOND_CBIT_dis_SRX_reset_HSH                    (0x01054C2C)

  #define BC_CR_SCHED_SECOND_CBIT_SPARE_CBIT_OFF                       ( 6)
  #define BC_CR_SCHED_SECOND_CBIT_SPARE_CBIT_WID                       ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_SPARE_CBIT_MSK                       (0x00000040)
  #define BC_CR_SCHED_SECOND_CBIT_SPARE_CBIT_MIN                       (0)
  #define BC_CR_SCHED_SECOND_CBIT_SPARE_CBIT_MAX                       (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_SPARE_CBIT_DEF                       (0x00000000)
  #define BC_CR_SCHED_SECOND_CBIT_SPARE_CBIT_HSH                       (0x01064C2C)

  #define BC_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_OFF                  ( 7)
  #define BC_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_WID                  ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MSK                  (0x00000080)
  #define BC_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MIN                  (0)
  #define BC_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MAX                  (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_DEF                  (0x00000000)
  #define BC_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_HSH                  (0x01074C2C)

  #define BC_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_OFF           ( 8)
  #define BC_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_WID           ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MSK           (0x00000100)
  #define BC_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MIN           (0)
  #define BC_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MAX           (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_DEF           (0x00000000)
  #define BC_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_HSH           (0x01084C2C)

  #define BC_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_OFF             ( 9)
  #define BC_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_WID             ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MSK             (0x00000200)
  #define BC_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MIN             (0)
  #define BC_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MAX             (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_DEF             (0x00000000)
  #define BC_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_HSH             (0x01094C2C)

  #define BC_CR_SCHED_SECOND_CBIT_echo_mask_OFF                        (10)
  #define BC_CR_SCHED_SECOND_CBIT_echo_mask_WID                        ( 9)
  #define BC_CR_SCHED_SECOND_CBIT_echo_mask_MSK                        (0x0007FC00)
  #define BC_CR_SCHED_SECOND_CBIT_echo_mask_MIN                        (0)
  #define BC_CR_SCHED_SECOND_CBIT_echo_mask_MAX                        (511) // 0x000001FF
  #define BC_CR_SCHED_SECOND_CBIT_echo_mask_DEF                        (0x00000000)
  #define BC_CR_SCHED_SECOND_CBIT_echo_mask_HSH                        (0x090A4C2C)

  #define BC_CR_SCHED_SECOND_CBIT_dis_early_go_OFF                     (19)
  #define BC_CR_SCHED_SECOND_CBIT_dis_early_go_WID                     ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_dis_early_go_MSK                     (0x00080000)
  #define BC_CR_SCHED_SECOND_CBIT_dis_early_go_MIN                     (0)
  #define BC_CR_SCHED_SECOND_CBIT_dis_early_go_MAX                     (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_dis_early_go_DEF                     (0x00000000)
  #define BC_CR_SCHED_SECOND_CBIT_dis_early_go_HSH                     (0x01134C2C)

  #define BC_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_OFF               (20)
  #define BC_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_WID               ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_MSK               (0x00100000)
  #define BC_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_MIN               (0)
  #define BC_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_MAX               (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_DEF               (0x00000000)
  #define BC_CR_SCHED_SECOND_CBIT_dis_new_wr_to_full_HSH               (0x01144C2C)

  #define BC_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_OFF                   (21)
  #define BC_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_WID                   ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_MSK                   (0x00200000)
  #define BC_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_MIN                   (0)
  #define BC_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_MAX                   (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_DEF                   (0x00000001)
  #define BC_CR_SCHED_SECOND_CBIT_WIO2_DBIac_Dis_HSH                   (0x01154C2C)

  #define BC_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_OFF             (22)
  #define BC_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_WID             ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_MSK             (0x00400000)
  #define BC_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_MIN             (0)
  #define BC_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_MAX             (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_DEF             (0x00000000)
  #define BC_CR_SCHED_SECOND_CBIT_drainless_SAGV_do_zq_HSH             (0x01164C2C)

  #define BC_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_OFF (23)
  #define BC_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_WID ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_MSK (0x00800000)
  #define BC_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_MIN (0)
  #define BC_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_MAX (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_DEF (0x00000000)
  #define BC_CR_SCHED_SECOND_CBIT_do_temp_reading_after_drainless_SAGV_HSH (0x01174C2C)

  #define BC_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_OFF        (24)
  #define BC_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_WID        ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_MSK        (0x01000000)
  #define BC_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_MIN        (0)
  #define BC_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_MAX        (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_DEF        (0x00000000)
  #define BC_CR_SCHED_SECOND_CBIT_ignore_refresh_between_SR_HSH        (0x01184C2C)

  #define BC_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_OFF        (25)
  #define BC_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_WID        ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_MSK        (0x02000000)
  #define BC_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_MIN        (0)
  #define BC_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_MAX        (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_DEF        (0x00000001)
  #define BC_CR_SCHED_SECOND_CBIT_DisWrActThrottleOnAnyRead_HSH        (0x01194C2C)

  #define BC_CR_SCHED_SECOND_CBIT_enable_fdata_nak_OFF                 (26)
  #define BC_CR_SCHED_SECOND_CBIT_enable_fdata_nak_WID                 ( 1)
  #define BC_CR_SCHED_SECOND_CBIT_enable_fdata_nak_MSK                 (0x04000000)
  #define BC_CR_SCHED_SECOND_CBIT_enable_fdata_nak_MIN                 (0)
  #define BC_CR_SCHED_SECOND_CBIT_enable_fdata_nak_MAX                 (1) // 0x00000001
  #define BC_CR_SCHED_SECOND_CBIT_enable_fdata_nak_DEF                 (0x00000001)
  #define BC_CR_SCHED_SECOND_CBIT_enable_fdata_nak_HSH                 (0x011A4C2C)

  #define BC_CR_SCHED_SECOND_CBIT_spare_OFF                            (27)
  #define BC_CR_SCHED_SECOND_CBIT_spare_WID                            ( 5)
  #define BC_CR_SCHED_SECOND_CBIT_spare_MSK                            (0xF8000000)
  #define BC_CR_SCHED_SECOND_CBIT_spare_MIN                            (0)
  #define BC_CR_SCHED_SECOND_CBIT_spare_MAX                            (31) // 0x0000001F
  #define BC_CR_SCHED_SECOND_CBIT_spare_DEF                            (0x00000000)
  #define BC_CR_SCHED_SECOND_CBIT_spare_HSH                            (0x051B4C2C)

#define BC_CR_DFT_MISC_REG                                             (0x00004C30)

  #define BC_CR_DFT_MISC_WDAR_OFF                                      ( 0)
  #define BC_CR_DFT_MISC_WDAR_WID                                      ( 1)
  #define BC_CR_DFT_MISC_WDAR_MSK                                      (0x00000001)
  #define BC_CR_DFT_MISC_WDAR_MIN                                      (0)
  #define BC_CR_DFT_MISC_WDAR_MAX                                      (1) // 0x00000001
  #define BC_CR_DFT_MISC_WDAR_DEF                                      (0x00000000)
  #define BC_CR_DFT_MISC_WDAR_HSH                                      (0x01004C30)

  #define BC_CR_DFT_MISC_WDB_Block_En_OFF                              ( 1)
  #define BC_CR_DFT_MISC_WDB_Block_En_WID                              ( 1)
  #define BC_CR_DFT_MISC_WDB_Block_En_MSK                              (0x00000002)
  #define BC_CR_DFT_MISC_WDB_Block_En_MIN                              (0)
  #define BC_CR_DFT_MISC_WDB_Block_En_MAX                              (1) // 0x00000001
  #define BC_CR_DFT_MISC_WDB_Block_En_DEF                              (0x00000000)
  #define BC_CR_DFT_MISC_WDB_Block_En_HSH                              (0x01014C30)

  #define BC_CR_DFT_MISC_isolate_data_return_OFF                       ( 4)
  #define BC_CR_DFT_MISC_isolate_data_return_WID                       ( 1)
  #define BC_CR_DFT_MISC_isolate_data_return_MSK                       (0x00000010)
  #define BC_CR_DFT_MISC_isolate_data_return_MIN                       (0)
  #define BC_CR_DFT_MISC_isolate_data_return_MAX                       (1) // 0x00000001
  #define BC_CR_DFT_MISC_isolate_data_return_DEF                       (0x00000000)
  #define BC_CR_DFT_MISC_isolate_data_return_HSH                       (0x01044C30)

  #define BC_CR_DFT_MISC_dft_block_enable_OFF                          (17)
  #define BC_CR_DFT_MISC_dft_block_enable_WID                          ( 1)
  #define BC_CR_DFT_MISC_dft_block_enable_MSK                          (0x00020000)
  #define BC_CR_DFT_MISC_dft_block_enable_MIN                          (0)
  #define BC_CR_DFT_MISC_dft_block_enable_MAX                          (1) // 0x00000001
  #define BC_CR_DFT_MISC_dft_block_enable_DEF                          (0x00000000)
  #define BC_CR_DFT_MISC_dft_block_enable_HSH                          (0x01114C30)

  #define BC_CR_DFT_MISC_SAM_overloading_OFF                           (18)
  #define BC_CR_DFT_MISC_SAM_overloading_WID                           ( 3)
  #define BC_CR_DFT_MISC_SAM_overloading_MSK                           (0x001C0000)
  #define BC_CR_DFT_MISC_SAM_overloading_MIN                           (0)
  #define BC_CR_DFT_MISC_SAM_overloading_MAX                           (7) // 0x00000007
  #define BC_CR_DFT_MISC_SAM_overloading_DEF                           (0x00000000)
  #define BC_CR_DFT_MISC_SAM_overloading_HSH                           (0x03124C30)

  #define BC_CR_DFT_MISC_Stretch_mode_en_OFF                           (24)
  #define BC_CR_DFT_MISC_Stretch_mode_en_WID                           ( 1)
  #define BC_CR_DFT_MISC_Stretch_mode_en_MSK                           (0x01000000)
  #define BC_CR_DFT_MISC_Stretch_mode_en_MIN                           (0)
  #define BC_CR_DFT_MISC_Stretch_mode_en_MAX                           (1) // 0x00000001
  #define BC_CR_DFT_MISC_Stretch_mode_en_DEF                           (0x00000000)
  #define BC_CR_DFT_MISC_Stretch_mode_en_HSH                           (0x01184C30)

  #define BC_CR_DFT_MISC_STF_OFF                                       (25)
  #define BC_CR_DFT_MISC_STF_WID                                       ( 5)
  #define BC_CR_DFT_MISC_STF_MSK                                       (0x3E000000)
  #define BC_CR_DFT_MISC_STF_MIN                                       (0)
  #define BC_CR_DFT_MISC_STF_MAX                                       (31) // 0x0000001F
  #define BC_CR_DFT_MISC_STF_DEF                                       (0x00000000)
  #define BC_CR_DFT_MISC_STF_HSH                                       (0x05194C30)

  #define BC_CR_DFT_MISC_Stretch_delay_from_write_OFF                  (30)
  #define BC_CR_DFT_MISC_Stretch_delay_from_write_WID                  ( 1)
  #define BC_CR_DFT_MISC_Stretch_delay_from_write_MSK                  (0x40000000)
  #define BC_CR_DFT_MISC_Stretch_delay_from_write_MIN                  (0)
  #define BC_CR_DFT_MISC_Stretch_delay_from_write_MAX                  (1) // 0x00000001
  #define BC_CR_DFT_MISC_Stretch_delay_from_write_DEF                  (0x00000000)
  #define BC_CR_DFT_MISC_Stretch_delay_from_write_HSH                  (0x011E4C30)

#define BC_CR_ECC_DFT_REG                                              (0x00004C34)

  #define BC_CR_ECC_DFT_ECC_Inject_OFF                                 ( 0)
  #define BC_CR_ECC_DFT_ECC_Inject_WID                                 ( 3)
  #define BC_CR_ECC_DFT_ECC_Inject_MSK                                 (0x00000007)
  #define BC_CR_ECC_DFT_ECC_Inject_MIN                                 (0)
  #define BC_CR_ECC_DFT_ECC_Inject_MAX                                 (7) // 0x00000007
  #define BC_CR_ECC_DFT_ECC_Inject_DEF                                 (0x00000000)
  #define BC_CR_ECC_DFT_ECC_Inject_HSH                                 (0x03004C34)

  #define BC_CR_ECC_DFT_ECC_correction_disable_OFF                     ( 4)
  #define BC_CR_ECC_DFT_ECC_correction_disable_WID                     ( 1)
  #define BC_CR_ECC_DFT_ECC_correction_disable_MSK                     (0x00000010)
  #define BC_CR_ECC_DFT_ECC_correction_disable_MIN                     (0)
  #define BC_CR_ECC_DFT_ECC_correction_disable_MAX                     (1) // 0x00000001
  #define BC_CR_ECC_DFT_ECC_correction_disable_DEF                     (0x00000000)
  #define BC_CR_ECC_DFT_ECC_correction_disable_HSH                     (0x01044C34)

  #define BC_CR_ECC_DFT_DIS_MCA_LOG_OFF                                ( 8)
  #define BC_CR_ECC_DFT_DIS_MCA_LOG_WID                                ( 1)
  #define BC_CR_ECC_DFT_DIS_MCA_LOG_MSK                                (0x00000100)
  #define BC_CR_ECC_DFT_DIS_MCA_LOG_MIN                                (0)
  #define BC_CR_ECC_DFT_DIS_MCA_LOG_MAX                                (1) // 0x00000001
  #define BC_CR_ECC_DFT_DIS_MCA_LOG_DEF                                (0x00000000)
  #define BC_CR_ECC_DFT_DIS_MCA_LOG_HSH                                (0x01084C34)

  #define BC_CR_ECC_DFT_DIS_PCH_EVENT_OFF                              ( 9)
  #define BC_CR_ECC_DFT_DIS_PCH_EVENT_WID                              ( 1)
  #define BC_CR_ECC_DFT_DIS_PCH_EVENT_MSK                              (0x00000200)
  #define BC_CR_ECC_DFT_DIS_PCH_EVENT_MIN                              (0)
  #define BC_CR_ECC_DFT_DIS_PCH_EVENT_MAX                              (1) // 0x00000001
  #define BC_CR_ECC_DFT_DIS_PCH_EVENT_DEF                              (0x00000000)
  #define BC_CR_ECC_DFT_DIS_PCH_EVENT_HSH                              (0x01094C34)

  #define BC_CR_ECC_DFT_DIS_RCH_POISON_OFF                             (10)
  #define BC_CR_ECC_DFT_DIS_RCH_POISON_WID                             ( 1)
  #define BC_CR_ECC_DFT_DIS_RCH_POISON_MSK                             (0x00000400)
  #define BC_CR_ECC_DFT_DIS_RCH_POISON_MIN                             (0)
  #define BC_CR_ECC_DFT_DIS_RCH_POISON_MAX                             (1) // 0x00000001
  #define BC_CR_ECC_DFT_DIS_RCH_POISON_DEF                             (0x00000001)
  #define BC_CR_ECC_DFT_DIS_RCH_POISON_HSH                             (0x010A4C34)

  #define BC_CR_ECC_DFT_DIS_RCH_ERROR_OFF                              (11)
  #define BC_CR_ECC_DFT_DIS_RCH_ERROR_WID                              ( 1)
  #define BC_CR_ECC_DFT_DIS_RCH_ERROR_MSK                              (0x00000800)
  #define BC_CR_ECC_DFT_DIS_RCH_ERROR_MIN                              (0)
  #define BC_CR_ECC_DFT_DIS_RCH_ERROR_MAX                              (1) // 0x00000001
  #define BC_CR_ECC_DFT_DIS_RCH_ERROR_DEF                              (0x00000001)
  #define BC_CR_ECC_DFT_DIS_RCH_ERROR_HSH                              (0x010B4C34)

  #define BC_CR_ECC_DFT_ECC_trigger_OFF                                (16)
  #define BC_CR_ECC_DFT_ECC_trigger_WID                                ( 2)
  #define BC_CR_ECC_DFT_ECC_trigger_MSK                                (0x00030000)
  #define BC_CR_ECC_DFT_ECC_trigger_MIN                                (0)
  #define BC_CR_ECC_DFT_ECC_trigger_MAX                                (3) // 0x00000003
  #define BC_CR_ECC_DFT_ECC_trigger_DEF                                (0x00000000)
  #define BC_CR_ECC_DFT_ECC_trigger_HSH                                (0x02104C34)

#define BC_CR_SC_PCIT_REG                                              (0x00004C3C)

  #define BC_CR_SC_PCIT_PCIT_OFF                                       ( 0)
  #define BC_CR_SC_PCIT_PCIT_WID                                       ( 8)
  #define BC_CR_SC_PCIT_PCIT_MSK                                       (0x000000FF)
  #define BC_CR_SC_PCIT_PCIT_MIN                                       (0)
  #define BC_CR_SC_PCIT_PCIT_MAX                                       (255) // 0x000000FF
  #define BC_CR_SC_PCIT_PCIT_DEF                                       (0x00000040)
  #define BC_CR_SC_PCIT_PCIT_HSH                                       (0x08004C3C)

  #define BC_CR_SC_PCIT_PCIT_GT_OFF                                    (16)
  #define BC_CR_SC_PCIT_PCIT_GT_WID                                    ( 8)
  #define BC_CR_SC_PCIT_PCIT_GT_MSK                                    (0x00FF0000)
  #define BC_CR_SC_PCIT_PCIT_GT_MIN                                    (0)
  #define BC_CR_SC_PCIT_PCIT_GT_MAX                                    (255) // 0x000000FF
  #define BC_CR_SC_PCIT_PCIT_GT_DEF                                    (0x00000000)
  #define BC_CR_SC_PCIT_PCIT_GT_HSH                                    (0x08104C3C)

#define BC_CR_PM_PDWN_CONFIG_REG                                       (0x00004C40)

  #define BC_CR_PM_PDWN_CONFIG_PDWN_idle_counter_OFF                   ( 0)
  #define BC_CR_PM_PDWN_CONFIG_PDWN_idle_counter_WID                   (12)
  #define BC_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MSK                   (0x00000FFF)
  #define BC_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MIN                   (0)
  #define BC_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MAX                   (4095) // 0x00000FFF
  #define BC_CR_PM_PDWN_CONFIG_PDWN_idle_counter_DEF                   (0x00000000)
  #define BC_CR_PM_PDWN_CONFIG_PDWN_idle_counter_HSH                   (0x0C004C40)

  #define BC_CR_PM_PDWN_CONFIG_APD_OFF                                 (12)
  #define BC_CR_PM_PDWN_CONFIG_APD_WID                                 ( 1)
  #define BC_CR_PM_PDWN_CONFIG_APD_MSK                                 (0x00001000)
  #define BC_CR_PM_PDWN_CONFIG_APD_MIN                                 (0)
  #define BC_CR_PM_PDWN_CONFIG_APD_MAX                                 (1) // 0x00000001
  #define BC_CR_PM_PDWN_CONFIG_APD_DEF                                 (0x00000000)
  #define BC_CR_PM_PDWN_CONFIG_APD_HSH                                 (0x010C4C40)

  #define BC_CR_PM_PDWN_CONFIG_PPD_OFF                                 (13)
  #define BC_CR_PM_PDWN_CONFIG_PPD_WID                                 ( 1)
  #define BC_CR_PM_PDWN_CONFIG_PPD_MSK                                 (0x00002000)
  #define BC_CR_PM_PDWN_CONFIG_PPD_MIN                                 (0)
  #define BC_CR_PM_PDWN_CONFIG_PPD_MAX                                 (1) // 0x00000001
  #define BC_CR_PM_PDWN_CONFIG_PPD_DEF                                 (0x00000000)
  #define BC_CR_PM_PDWN_CONFIG_PPD_HSH                                 (0x010D4C40)

  #define BC_CR_PM_PDWN_CONFIG_Slow_Exit_OFF                           (14)
  #define BC_CR_PM_PDWN_CONFIG_Slow_Exit_WID                           ( 1)
  #define BC_CR_PM_PDWN_CONFIG_Slow_Exit_MSK                           (0x00004000)
  #define BC_CR_PM_PDWN_CONFIG_Slow_Exit_MIN                           (0)
  #define BC_CR_PM_PDWN_CONFIG_Slow_Exit_MAX                           (1) // 0x00000001
  #define BC_CR_PM_PDWN_CONFIG_Slow_Exit_DEF                           (0x00000000)
  #define BC_CR_PM_PDWN_CONFIG_Slow_Exit_HSH                           (0x010E4C40)

  #define BC_CR_PM_PDWN_CONFIG_Global_PD_OFF                           (15)
  #define BC_CR_PM_PDWN_CONFIG_Global_PD_WID                           ( 1)
  #define BC_CR_PM_PDWN_CONFIG_Global_PD_MSK                           (0x00008000)
  #define BC_CR_PM_PDWN_CONFIG_Global_PD_MIN                           (0)
  #define BC_CR_PM_PDWN_CONFIG_Global_PD_MAX                           (1) // 0x00000001
  #define BC_CR_PM_PDWN_CONFIG_Global_PD_DEF                           (0x00000000)
  #define BC_CR_PM_PDWN_CONFIG_Global_PD_HSH                           (0x010F4C40)

  #define BC_CR_PM_PDWN_CONFIG_TT_idle_counter_OFF                     (16)
  #define BC_CR_PM_PDWN_CONFIG_TT_idle_counter_WID                     ( 8)
  #define BC_CR_PM_PDWN_CONFIG_TT_idle_counter_MSK                     (0x00FF0000)
  #define BC_CR_PM_PDWN_CONFIG_TT_idle_counter_MIN                     (0)
  #define BC_CR_PM_PDWN_CONFIG_TT_idle_counter_MAX                     (255) // 0x000000FF
  #define BC_CR_PM_PDWN_CONFIG_TT_idle_counter_DEF                     (0x00000000)
  #define BC_CR_PM_PDWN_CONFIG_TT_idle_counter_HSH                     (0x08104C40)

  #define BC_CR_PM_PDWN_CONFIG_dis_cke_tt_OFF                          (24)
  #define BC_CR_PM_PDWN_CONFIG_dis_cke_tt_WID                          ( 1)
  #define BC_CR_PM_PDWN_CONFIG_dis_cke_tt_MSK                          (0x01000000)
  #define BC_CR_PM_PDWN_CONFIG_dis_cke_tt_MIN                          (0)
  #define BC_CR_PM_PDWN_CONFIG_dis_cke_tt_MAX                          (1) // 0x00000001
  #define BC_CR_PM_PDWN_CONFIG_dis_cke_tt_DEF                          (0x00000000)
  #define BC_CR_PM_PDWN_CONFIG_dis_cke_tt_HSH                          (0x01184C40)

  #define BC_CR_PM_PDWN_CONFIG_write_threshold_OFF                     (25)
  #define BC_CR_PM_PDWN_CONFIG_write_threshold_WID                     ( 6)
  #define BC_CR_PM_PDWN_CONFIG_write_threshold_MSK                     (0x7E000000)
  #define BC_CR_PM_PDWN_CONFIG_write_threshold_MIN                     (0)
  #define BC_CR_PM_PDWN_CONFIG_write_threshold_MAX                     (63) // 0x0000003F
  #define BC_CR_PM_PDWN_CONFIG_write_threshold_DEF                     (0x00000000)
  #define BC_CR_PM_PDWN_CONFIG_write_threshold_HSH                     (0x06194C40)

  #define BC_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_OFF  (31)
  #define BC_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_WID  ( 1)
  #define BC_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_MSK  (0x80000000)
  #define BC_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_MIN  (0)
  #define BC_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_MAX  (1) // 0x00000001
  #define BC_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_DEF  (0x00000000)
  #define BC_CR_PM_PDWN_CONFIG_allow_opp_ref_below_write_threhold_HSH  (0x011F4C40)

#define BC_CR_WMM_READ_CONFIG_REG                                      (0x00004C44)

  #define BC_CR_WMM_READ_CONFIG_Dis_Opp_rd_OFF                         ( 0)
  #define BC_CR_WMM_READ_CONFIG_Dis_Opp_rd_WID                         ( 1)
  #define BC_CR_WMM_READ_CONFIG_Dis_Opp_rd_MSK                         (0x00000001)
  #define BC_CR_WMM_READ_CONFIG_Dis_Opp_rd_MIN                         (0)
  #define BC_CR_WMM_READ_CONFIG_Dis_Opp_rd_MAX                         (1) // 0x00000001
  #define BC_CR_WMM_READ_CONFIG_Dis_Opp_rd_DEF                         (0x00000000)
  #define BC_CR_WMM_READ_CONFIG_Dis_Opp_rd_HSH                         (0x01004C44)

  #define BC_CR_WMM_READ_CONFIG_ACT_Enable_OFF                         ( 1)
  #define BC_CR_WMM_READ_CONFIG_ACT_Enable_WID                         ( 1)
  #define BC_CR_WMM_READ_CONFIG_ACT_Enable_MSK                         (0x00000002)
  #define BC_CR_WMM_READ_CONFIG_ACT_Enable_MIN                         (0)
  #define BC_CR_WMM_READ_CONFIG_ACT_Enable_MAX                         (1) // 0x00000001
  #define BC_CR_WMM_READ_CONFIG_ACT_Enable_DEF                         (0x00000001)
  #define BC_CR_WMM_READ_CONFIG_ACT_Enable_HSH                         (0x01014C44)

  #define BC_CR_WMM_READ_CONFIG_PRE_Enable_OFF                         ( 2)
  #define BC_CR_WMM_READ_CONFIG_PRE_Enable_WID                         ( 1)
  #define BC_CR_WMM_READ_CONFIG_PRE_Enable_MSK                         (0x00000004)
  #define BC_CR_WMM_READ_CONFIG_PRE_Enable_MIN                         (0)
  #define BC_CR_WMM_READ_CONFIG_PRE_Enable_MAX                         (1) // 0x00000001
  #define BC_CR_WMM_READ_CONFIG_PRE_Enable_DEF                         (0x00000001)
  #define BC_CR_WMM_READ_CONFIG_PRE_Enable_HSH                         (0x01024C44)

  #define BC_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_OFF                        ( 3)
  #define BC_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_WID                        ( 4)
  #define BC_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MSK                        (0x00000078)
  #define BC_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MIN                        (0)
  #define BC_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MAX                        (15) // 0x0000000F
  #define BC_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_DEF                        (0x00000008)
  #define BC_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_HSH                        (0x04034C44)

#define BC_CR_ECCERRLOG0_REG                                           (0x00004C48)

  #define BC_CR_ECCERRLOG0_CERRSTS_OFF                                 ( 0)
  #define BC_CR_ECCERRLOG0_CERRSTS_WID                                 ( 1)
  #define BC_CR_ECCERRLOG0_CERRSTS_MSK                                 (0x00000001)
  #define BC_CR_ECCERRLOG0_CERRSTS_MIN                                 (0)
  #define BC_CR_ECCERRLOG0_CERRSTS_MAX                                 (1) // 0x00000001
  #define BC_CR_ECCERRLOG0_CERRSTS_DEF                                 (0x00000000)
  #define BC_CR_ECCERRLOG0_CERRSTS_HSH                                 (0x01004C48)

  #define BC_CR_ECCERRLOG0_MERRSTS_OFF                                 ( 1)
  #define BC_CR_ECCERRLOG0_MERRSTS_WID                                 ( 1)
  #define BC_CR_ECCERRLOG0_MERRSTS_MSK                                 (0x00000002)
  #define BC_CR_ECCERRLOG0_MERRSTS_MIN                                 (0)
  #define BC_CR_ECCERRLOG0_MERRSTS_MAX                                 (1) // 0x00000001
  #define BC_CR_ECCERRLOG0_MERRSTS_DEF                                 (0x00000000)
  #define BC_CR_ECCERRLOG0_MERRSTS_HSH                                 (0x01014C48)

  #define BC_CR_ECCERRLOG0_ERRSYND_OFF                                 (16)
  #define BC_CR_ECCERRLOG0_ERRSYND_WID                                 ( 8)
  #define BC_CR_ECCERRLOG0_ERRSYND_MSK                                 (0x00FF0000)
  #define BC_CR_ECCERRLOG0_ERRSYND_MIN                                 (0)
  #define BC_CR_ECCERRLOG0_ERRSYND_MAX                                 (255) // 0x000000FF
  #define BC_CR_ECCERRLOG0_ERRSYND_DEF                                 (0x00000000)
  #define BC_CR_ECCERRLOG0_ERRSYND_HSH                                 (0x08104C48)

  #define BC_CR_ECCERRLOG0_ERRCHUNK_OFF                                (24)
  #define BC_CR_ECCERRLOG0_ERRCHUNK_WID                                ( 3)
  #define BC_CR_ECCERRLOG0_ERRCHUNK_MSK                                (0x07000000)
  #define BC_CR_ECCERRLOG0_ERRCHUNK_MIN                                (0)
  #define BC_CR_ECCERRLOG0_ERRCHUNK_MAX                                (7) // 0x00000007
  #define BC_CR_ECCERRLOG0_ERRCHUNK_DEF                                (0x00000000)
  #define BC_CR_ECCERRLOG0_ERRCHUNK_HSH                                (0x03184C48)

  #define BC_CR_ECCERRLOG0_ERRRANK_OFF                                 (27)
  #define BC_CR_ECCERRLOG0_ERRRANK_WID                                 ( 2)
  #define BC_CR_ECCERRLOG0_ERRRANK_MSK                                 (0x18000000)
  #define BC_CR_ECCERRLOG0_ERRRANK_MIN                                 (0)
  #define BC_CR_ECCERRLOG0_ERRRANK_MAX                                 (3) // 0x00000003
  #define BC_CR_ECCERRLOG0_ERRRANK_DEF                                 (0x00000000)
  #define BC_CR_ECCERRLOG0_ERRRANK_HSH                                 (0x021B4C48)

  #define BC_CR_ECCERRLOG0_ERRBANK_OFF                                 (29)
  #define BC_CR_ECCERRLOG0_ERRBANK_WID                                 ( 3)
  #define BC_CR_ECCERRLOG0_ERRBANK_MSK                                 (0xE0000000)
  #define BC_CR_ECCERRLOG0_ERRBANK_MIN                                 (0)
  #define BC_CR_ECCERRLOG0_ERRBANK_MAX                                 (7) // 0x00000007
  #define BC_CR_ECCERRLOG0_ERRBANK_DEF                                 (0x00000000)
  #define BC_CR_ECCERRLOG0_ERRBANK_HSH                                 (0x031D4C48)

#define BC_CR_ECCERRLOG1_REG                                           (0x00004C4C)

  #define BC_CR_ECCERRLOG1_ERRROW_OFF                                  ( 0)
  #define BC_CR_ECCERRLOG1_ERRROW_WID                                  (17)
  #define BC_CR_ECCERRLOG1_ERRROW_MSK                                  (0x0001FFFF)
  #define BC_CR_ECCERRLOG1_ERRROW_MIN                                  (0)
  #define BC_CR_ECCERRLOG1_ERRROW_MAX                                  (131071) // 0x0001FFFF
  #define BC_CR_ECCERRLOG1_ERRROW_DEF                                  (0x00000000)
  #define BC_CR_ECCERRLOG1_ERRROW_HSH                                  (0x11004C4C)

  #define BC_CR_ECCERRLOG1_ERRCOL_OFF                                  (17)
  #define BC_CR_ECCERRLOG1_ERRCOL_WID                                  (12)
  #define BC_CR_ECCERRLOG1_ERRCOL_MSK                                  (0x1FFE0000)
  #define BC_CR_ECCERRLOG1_ERRCOL_MIN                                  (0)
  #define BC_CR_ECCERRLOG1_ERRCOL_MAX                                  (4095) // 0x00000FFF
  #define BC_CR_ECCERRLOG1_ERRCOL_DEF                                  (0x00000000)
  #define BC_CR_ECCERRLOG1_ERRCOL_HSH                                  (0x0C114C4C)

  #define BC_CR_ECCERRLOG1_ERRBANKGROUP_OFF                            (29)
  #define BC_CR_ECCERRLOG1_ERRBANKGROUP_WID                            ( 2)
  #define BC_CR_ECCERRLOG1_ERRBANKGROUP_MSK                            (0x60000000)
  #define BC_CR_ECCERRLOG1_ERRBANKGROUP_MIN                            (0)
  #define BC_CR_ECCERRLOG1_ERRBANKGROUP_MAX                            (3) // 0x00000003
  #define BC_CR_ECCERRLOG1_ERRBANKGROUP_DEF                            (0x00000000)
  #define BC_CR_ECCERRLOG1_ERRBANKGROUP_HSH                            (0x021D4C4C)

#define BC_CR_TC_PWRDN_REG                                             (0x00004C50)

  #define BC_CR_TC_PWRDN_tCKE_OFF                                      ( 0)
  #define BC_CR_TC_PWRDN_tCKE_WID                                      ( 5)
  #define BC_CR_TC_PWRDN_tCKE_MSK                                      (0x0000001F)
  #define BC_CR_TC_PWRDN_tCKE_MIN                                      (0)
  #define BC_CR_TC_PWRDN_tCKE_MAX                                      (31) // 0x0000001F
  #define BC_CR_TC_PWRDN_tCKE_DEF                                      (0x00000004)
  #define BC_CR_TC_PWRDN_tCKE_HSH                                      (0x45004C50)

  #define BC_CR_TC_PWRDN_tXP_OFF                                       ( 8)
  #define BC_CR_TC_PWRDN_tXP_WID                                       ( 5)
  #define BC_CR_TC_PWRDN_tXP_MSK                                       (0x00001F00)
  #define BC_CR_TC_PWRDN_tXP_MIN                                       (0)
  #define BC_CR_TC_PWRDN_tXP_MAX                                       (31) // 0x0000001F
  #define BC_CR_TC_PWRDN_tXP_DEF                                       (0x00000004)
  #define BC_CR_TC_PWRDN_tXP_HSH                                       (0x45084C50)

  #define BC_CR_TC_PWRDN_tXPDLL_OFF                                    (16)
  #define BC_CR_TC_PWRDN_tXPDLL_WID                                    ( 6)
  #define BC_CR_TC_PWRDN_tXPDLL_MSK                                    (0x003F0000)
  #define BC_CR_TC_PWRDN_tXPDLL_MIN                                    (0)
  #define BC_CR_TC_PWRDN_tXPDLL_MAX                                    (63) // 0x0000003F
  #define BC_CR_TC_PWRDN_tXPDLL_DEF                                    (0x00000004)
  #define BC_CR_TC_PWRDN_tXPDLL_HSH                                    (0x46104C50)

  #define BC_CR_TC_PWRDN_tPRPDEN_OFF                                   (22)
  #define BC_CR_TC_PWRDN_tPRPDEN_WID                                   ( 2)
  #define BC_CR_TC_PWRDN_tPRPDEN_MSK                                   (0x00C00000)
  #define BC_CR_TC_PWRDN_tPRPDEN_MIN                                   (0)
  #define BC_CR_TC_PWRDN_tPRPDEN_MAX                                   (3) // 0x00000003
  #define BC_CR_TC_PWRDN_tPRPDEN_DEF                                   (0x00000001)
  #define BC_CR_TC_PWRDN_tPRPDEN_HSH                                   (0x42164C50)

  #define BC_CR_TC_PWRDN_tRDPDEN_OFF                                   (24)
  #define BC_CR_TC_PWRDN_tRDPDEN_WID                                   ( 7)
  #define BC_CR_TC_PWRDN_tRDPDEN_MSK                                   (0x7F000000)
  #define BC_CR_TC_PWRDN_tRDPDEN_MIN                                   (0)
  #define BC_CR_TC_PWRDN_tRDPDEN_MAX                                   (127) // 0x0000007F
  #define BC_CR_TC_PWRDN_tRDPDEN_DEF                                   (0x00000004)
  #define BC_CR_TC_PWRDN_tRDPDEN_HSH                                   (0x47184C50)

  #define BC_CR_TC_PWRDN_tWRPDEN_OFF                                   (32)
  #define BC_CR_TC_PWRDN_tWRPDEN_WID                                   ( 8)
  #define BC_CR_TC_PWRDN_tWRPDEN_MSK                                   (0x000000FF00000000ULL)
  #define BC_CR_TC_PWRDN_tWRPDEN_MIN                                   (0)
  #define BC_CR_TC_PWRDN_tWRPDEN_MAX                                   (255) // 0x000000FF
  #define BC_CR_TC_PWRDN_tWRPDEN_DEF                                   (0x00000004)
  #define BC_CR_TC_PWRDN_tWRPDEN_HSH                                   (0x48204C50)

#define BC_CR_QUEUE_ENTRY_DISABLE_RPQ_REG                              (0x00004C58)

  #define BC_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_OFF                ( 0)
  #define BC_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_WID                (32)
  #define BC_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MSK                (0xFFFFFFFF)
  #define BC_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MIN                (0)
  #define BC_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MAX                (4294967295) // 0xFFFFFFFF
  #define BC_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_DEF                (0x00000000)
  #define BC_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_HSH                (0x20004C58)

#define BC_CR_QUEUE_ENTRY_DISABLE_IPQ_REG                              (0x00004C5C)

  #define BC_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_OFF                ( 0)
  #define BC_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_WID                (16)
  #define BC_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MSK                (0x0000FFFF)
  #define BC_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MIN                (0)
  #define BC_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MAX                (65535) // 0x0000FFFF
  #define BC_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_DEF                (0x00000000)
  #define BC_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_HSH                (0x10004C5C)

#define BC_CR_QUEUE_ENTRY_DISABLE_WPQ_REG                              (0x00004C60)

  #define BC_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_OFF                ( 0)
  #define BC_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_WID                (64)
  #define BC_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MSK                (0xFFFFFFFFFFFFFFFFULL)
  #define BC_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MIN                (0)
  #define BC_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MAX                (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define BC_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_DEF                (0x00000000)
  #define BC_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_HSH                (0x40004C60)

#define BC_CR_SC_WDBWM_REG                                             (0x00004C68)

  #define BC_CR_SC_WDBWM_WMM_entry_wm_OFF                              ( 0)
  #define BC_CR_SC_WDBWM_WMM_entry_wm_WID                              ( 7)
  #define BC_CR_SC_WDBWM_WMM_entry_wm_MSK                              (0x0000007F)
  #define BC_CR_SC_WDBWM_WMM_entry_wm_MIN                              (0)
  #define BC_CR_SC_WDBWM_WMM_entry_wm_MAX                              (127) // 0x0000007F
  #define BC_CR_SC_WDBWM_WMM_entry_wm_DEF                              (0x00000038)
  #define BC_CR_SC_WDBWM_WMM_entry_wm_HSH                              (0x47004C68)

  #define BC_CR_SC_WDBWM_WMM_exit_wm_OFF                               ( 8)
  #define BC_CR_SC_WDBWM_WMM_exit_wm_WID                               ( 7)
  #define BC_CR_SC_WDBWM_WMM_exit_wm_MSK                               (0x00007F00)
  #define BC_CR_SC_WDBWM_WMM_exit_wm_MIN                               (0)
  #define BC_CR_SC_WDBWM_WMM_exit_wm_MAX                               (127) // 0x0000007F
  #define BC_CR_SC_WDBWM_WMM_exit_wm_DEF                               (0x00000030)
  #define BC_CR_SC_WDBWM_WMM_exit_wm_HSH                               (0x47084C68)

  #define BC_CR_SC_WDBWM_WIM_wm_OFF                                    (16)
  #define BC_CR_SC_WDBWM_WIM_wm_WID                                    ( 7)
  #define BC_CR_SC_WDBWM_WIM_wm_MSK                                    (0x007F0000)
  #define BC_CR_SC_WDBWM_WIM_wm_MIN                                    (0)
  #define BC_CR_SC_WDBWM_WIM_wm_MAX                                    (127) // 0x0000007F
  #define BC_CR_SC_WDBWM_WIM_wm_DEF                                    (0x0000003C)
  #define BC_CR_SC_WDBWM_WIM_wm_HSH                                    (0x47104C68)

  #define BC_CR_SC_WDBWM_Write_Isoc_CAS_count_OFF                      (24)
  #define BC_CR_SC_WDBWM_Write_Isoc_CAS_count_WID                      ( 8)
  #define BC_CR_SC_WDBWM_Write_Isoc_CAS_count_MSK                      (0xFF000000)
  #define BC_CR_SC_WDBWM_Write_Isoc_CAS_count_MIN                      (0)
  #define BC_CR_SC_WDBWM_Write_Isoc_CAS_count_MAX                      (255) // 0x000000FF
  #define BC_CR_SC_WDBWM_Write_Isoc_CAS_count_DEF                      (0x00000040)
  #define BC_CR_SC_WDBWM_Write_Isoc_CAS_count_HSH                      (0x48184C68)

  #define BC_CR_SC_WDBWM_Read_CAS_count_OFF                            (32)
  #define BC_CR_SC_WDBWM_Read_CAS_count_WID                            ( 8)
  #define BC_CR_SC_WDBWM_Read_CAS_count_MSK                            (0x000000FF00000000ULL)
  #define BC_CR_SC_WDBWM_Read_CAS_count_MIN                            (0)
  #define BC_CR_SC_WDBWM_Read_CAS_count_MAX                            (255) // 0x000000FF
  #define BC_CR_SC_WDBWM_Read_CAS_count_DEF                            (0x00000040)
  #define BC_CR_SC_WDBWM_Read_CAS_count_HSH                            (0x48204C68)

  #define BC_CR_SC_WDBWM_Write_CAS_count_OFF                           (40)
  #define BC_CR_SC_WDBWM_Write_CAS_count_WID                           ( 8)
  #define BC_CR_SC_WDBWM_Write_CAS_count_MSK                           (0x0000FF0000000000ULL)
  #define BC_CR_SC_WDBWM_Write_CAS_count_MIN                           (0)
  #define BC_CR_SC_WDBWM_Write_CAS_count_MAX                           (255) // 0x000000FF
  #define BC_CR_SC_WDBWM_Write_CAS_count_DEF                           (0x00000040)
  #define BC_CR_SC_WDBWM_Write_CAS_count_HSH                           (0x48284C68)

  #define BC_CR_SC_WDBWM_Write_CAS_count_for_VC1_OFF                   (48)
  #define BC_CR_SC_WDBWM_Write_CAS_count_for_VC1_WID                   ( 8)
  #define BC_CR_SC_WDBWM_Write_CAS_count_for_VC1_MSK                   (0x00FF000000000000ULL)
  #define BC_CR_SC_WDBWM_Write_CAS_count_for_VC1_MIN                   (0)
  #define BC_CR_SC_WDBWM_Write_CAS_count_for_VC1_MAX                   (255) // 0x000000FF
  #define BC_CR_SC_WDBWM_Write_CAS_count_for_VC1_DEF                   (0x00000040)
  #define BC_CR_SC_WDBWM_Write_CAS_count_for_VC1_HSH                   (0x48304C68)

  #define BC_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_OFF          (56)
  #define BC_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_WID          ( 7)
  #define BC_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_MSK          (0x7F00000000000000ULL)
  #define BC_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_MIN          (0)
  #define BC_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_MAX          (127) // 0x0000007F
  #define BC_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_DEF          (0x00000016)
  #define BC_CR_SC_WDBWM_Write_threshold_for_lp_read_bklr_HSH          (0x47384C68)

  #define BC_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_OFF                    (63)
  #define BC_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_WID                    ( 1)
  #define BC_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_MSK                    (0x8000000000000000ULL)
  #define BC_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_MIN                    (0)
  #define BC_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_MAX                    (1) // 0x00000001
  #define BC_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_DEF                    (0x00000000)
  #define BC_CR_SC_WDBWM_En_Wr_in_WIM_during_TT_HSH                    (0x413F4C68)

#define BC_CR_TC_ODT_REG                                               (0x00004C70)

  #define BC_CR_TC_ODT_ODT_read_duration_OFF                           ( 0)
  #define BC_CR_TC_ODT_ODT_read_duration_WID                           ( 4)
  #define BC_CR_TC_ODT_ODT_read_duration_MSK                           (0x0000000F)
  #define BC_CR_TC_ODT_ODT_read_duration_MIN                           (0)
  #define BC_CR_TC_ODT_ODT_read_duration_MAX                           (15) // 0x0000000F
  #define BC_CR_TC_ODT_ODT_read_duration_DEF                           (0x00000000)
  #define BC_CR_TC_ODT_ODT_read_duration_HSH                           (0x44004C70)

  #define BC_CR_TC_ODT_ODT_Read_Delay_OFF                              ( 4)
  #define BC_CR_TC_ODT_ODT_Read_Delay_WID                              ( 4)
  #define BC_CR_TC_ODT_ODT_Read_Delay_MSK                              (0x000000F0)
  #define BC_CR_TC_ODT_ODT_Read_Delay_MIN                              (0)
  #define BC_CR_TC_ODT_ODT_Read_Delay_MAX                              (15) // 0x0000000F
  #define BC_CR_TC_ODT_ODT_Read_Delay_DEF                              (0x00000000)
  #define BC_CR_TC_ODT_ODT_Read_Delay_HSH                              (0x44044C70)

  #define BC_CR_TC_ODT_ODT_write_duration_OFF                          ( 8)
  #define BC_CR_TC_ODT_ODT_write_duration_WID                          ( 4)
  #define BC_CR_TC_ODT_ODT_write_duration_MSK                          (0x00000F00)
  #define BC_CR_TC_ODT_ODT_write_duration_MIN                          (0)
  #define BC_CR_TC_ODT_ODT_write_duration_MAX                          (15) // 0x0000000F
  #define BC_CR_TC_ODT_ODT_write_duration_DEF                          (0x00000000)
  #define BC_CR_TC_ODT_ODT_write_duration_HSH                          (0x44084C70)

  #define BC_CR_TC_ODT_ODT_Write_Delay_OFF                             (12)
  #define BC_CR_TC_ODT_ODT_Write_Delay_WID                             ( 4)
  #define BC_CR_TC_ODT_ODT_Write_Delay_MSK                             (0x0000F000)
  #define BC_CR_TC_ODT_ODT_Write_Delay_MIN                             (0)
  #define BC_CR_TC_ODT_ODT_Write_Delay_MAX                             (15) // 0x0000000F
  #define BC_CR_TC_ODT_ODT_Write_Delay_DEF                             (0x00000000)
  #define BC_CR_TC_ODT_ODT_Write_Delay_HSH                             (0x440C4C70)

  #define BC_CR_TC_ODT_tCL_OFF                                         (16)
  #define BC_CR_TC_ODT_tCL_WID                                         ( 6)
  #define BC_CR_TC_ODT_tCL_MSK                                         (0x003F0000)
  #define BC_CR_TC_ODT_tCL_MIN                                         (0)
  #define BC_CR_TC_ODT_tCL_MAX                                         (63) // 0x0000003F
  #define BC_CR_TC_ODT_tCL_DEF                                         (0x00000005)
  #define BC_CR_TC_ODT_tCL_HSH                                         (0x46104C70)

  #define BC_CR_TC_ODT_tCWL_OFF                                        (22)
  #define BC_CR_TC_ODT_tCWL_WID                                        ( 6)
  #define BC_CR_TC_ODT_tCWL_MSK                                        (0x0FC00000)
  #define BC_CR_TC_ODT_tCWL_MIN                                        (0)
  #define BC_CR_TC_ODT_tCWL_MAX                                        (63) // 0x0000003F
  #define BC_CR_TC_ODT_tCWL_DEF                                        (0x00000006)
  #define BC_CR_TC_ODT_tCWL_HSH                                        (0x46164C70)

  #define BC_CR_TC_ODT_Write_Early_ODT_OFF                             (28)
  #define BC_CR_TC_ODT_Write_Early_ODT_WID                             ( 1)
  #define BC_CR_TC_ODT_Write_Early_ODT_MSK                             (0x10000000)
  #define BC_CR_TC_ODT_Write_Early_ODT_MIN                             (0)
  #define BC_CR_TC_ODT_Write_Early_ODT_MAX                             (1) // 0x00000001
  #define BC_CR_TC_ODT_Write_Early_ODT_DEF                             (0x00000000)
  #define BC_CR_TC_ODT_Write_Early_ODT_HSH                             (0x411C4C70)

  #define BC_CR_TC_ODT_tAONPD_OFF                                      (32)
  #define BC_CR_TC_ODT_tAONPD_WID                                      ( 5)
  #define BC_CR_TC_ODT_tAONPD_MSK                                      (0x0000001F00000000ULL)
  #define BC_CR_TC_ODT_tAONPD_MIN                                      (0)
  #define BC_CR_TC_ODT_tAONPD_MAX                                      (31) // 0x0000001F
  #define BC_CR_TC_ODT_tAONPD_DEF                                      (0x00000004)
  #define BC_CR_TC_ODT_tAONPD_HSH                                      (0x45204C70)

#define BC_CR_MCSCHEDS_SPARE_REG                                       (0x00004C78)

  #define BC_CR_MCSCHEDS_SPARE_Spare_RW_OFF                            ( 0)
  #define BC_CR_MCSCHEDS_SPARE_Spare_RW_WID                            (16)
  #define BC_CR_MCSCHEDS_SPARE_Spare_RW_MSK                            (0x0000FFFF)
  #define BC_CR_MCSCHEDS_SPARE_Spare_RW_MIN                            (0)
  #define BC_CR_MCSCHEDS_SPARE_Spare_RW_MAX                            (65535) // 0x0000FFFF
  #define BC_CR_MCSCHEDS_SPARE_Spare_RW_DEF                            (0x00000000)
  #define BC_CR_MCSCHEDS_SPARE_Spare_RW_HSH                            (0x10004C78)

  #define BC_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_OFF               (16)
  #define BC_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_WID               ( 7)
  #define BC_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_MSK               (0x007F0000)
  #define BC_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_MIN               (0)
  #define BC_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_MAX               (127) // 0x0000007F
  #define BC_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_DEF               (0x00000030)
  #define BC_CR_MCSCHEDS_SPARE_WMM_exit_wm_for_FBRMM_HSH               (0x07104C78)

  #define BC_CR_MCSCHEDS_SPARE_Spare_RW_V_OFF                          (23)
  #define BC_CR_MCSCHEDS_SPARE_Spare_RW_V_WID                          ( 9)
  #define BC_CR_MCSCHEDS_SPARE_Spare_RW_V_MSK                          (0xFF800000)
  #define BC_CR_MCSCHEDS_SPARE_Spare_RW_V_MIN                          (0)
  #define BC_CR_MCSCHEDS_SPARE_Spare_RW_V_MAX                          (511) // 0x000001FF
  #define BC_CR_MCSCHEDS_SPARE_Spare_RW_V_DEF                          (0x00000000)
  #define BC_CR_MCSCHEDS_SPARE_Spare_RW_V_HSH                          (0x09174C78)

#define BC_CR_SC_ODT_MATRIX_REG                                        (0x00004C80)

  #define BC_CR_SC_ODT_MATRIX_Read_Rank_0_OFF                          ( 0)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_0_WID                          ( 4)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_0_MSK                          (0x0000000F)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_0_MIN                          (0)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_0_MAX                          (15) // 0x0000000F
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_0_DEF                          (0x00000000)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_0_HSH                          (0x04004C80)

  #define BC_CR_SC_ODT_MATRIX_Read_Rank_1_OFF                          ( 4)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_1_WID                          ( 4)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_1_MSK                          (0x000000F0)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_1_MIN                          (0)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_1_MAX                          (15) // 0x0000000F
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_1_DEF                          (0x00000000)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_1_HSH                          (0x04044C80)

  #define BC_CR_SC_ODT_MATRIX_Read_Rank_2_OFF                          ( 8)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_2_WID                          ( 4)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_2_MSK                          (0x00000F00)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_2_MIN                          (0)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_2_MAX                          (15) // 0x0000000F
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_2_DEF                          (0x00000000)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_2_HSH                          (0x04084C80)

  #define BC_CR_SC_ODT_MATRIX_Read_Rank_3_OFF                          (12)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_3_WID                          ( 4)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_3_MSK                          (0x0000F000)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_3_MIN                          (0)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_3_MAX                          (15) // 0x0000000F
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_3_DEF                          (0x00000000)
  #define BC_CR_SC_ODT_MATRIX_Read_Rank_3_HSH                          (0x040C4C80)

  #define BC_CR_SC_ODT_MATRIX_Write_Rank_0_OFF                         (16)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_0_WID                         ( 4)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_0_MSK                         (0x000F0000)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_0_MIN                         (0)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_0_MAX                         (15) // 0x0000000F
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_0_DEF                         (0x00000000)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_0_HSH                         (0x04104C80)

  #define BC_CR_SC_ODT_MATRIX_Write_Rank_1_OFF                         (20)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_1_WID                         ( 4)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_1_MSK                         (0x00F00000)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_1_MIN                         (0)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_1_MAX                         (15) // 0x0000000F
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_1_DEF                         (0x00000000)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_1_HSH                         (0x04144C80)

  #define BC_CR_SC_ODT_MATRIX_Write_Rank_2_OFF                         (24)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_2_WID                         ( 4)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_2_MSK                         (0x0F000000)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_2_MIN                         (0)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_2_MAX                         (15) // 0x0000000F
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_2_DEF                         (0x00000000)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_2_HSH                         (0x04184C80)

  #define BC_CR_SC_ODT_MATRIX_Write_Rank_3_OFF                         (28)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_3_WID                         ( 4)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_3_MSK                         (0xF0000000)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_3_MIN                         (0)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_3_MAX                         (15) // 0x0000000F
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_3_DEF                         (0x00000000)
  #define BC_CR_SC_ODT_MATRIX_Write_Rank_3_HSH                         (0x041C4C80)

#define BC_CR_DFT_BLOCK_REG                                            (0x00004C84)

  #define BC_CR_DFT_BLOCK_dft_block_cycles_OFF                         ( 0)
  #define BC_CR_DFT_BLOCK_dft_block_cycles_WID                         (16)
  #define BC_CR_DFT_BLOCK_dft_block_cycles_MSK                         (0x0000FFFF)
  #define BC_CR_DFT_BLOCK_dft_block_cycles_MIN                         (0)
  #define BC_CR_DFT_BLOCK_dft_block_cycles_MAX                         (65535) // 0x0000FFFF
  #define BC_CR_DFT_BLOCK_dft_block_cycles_DEF                         (0x00000000)
  #define BC_CR_DFT_BLOCK_dft_block_cycles_HSH                         (0x10004C84)

  #define BC_CR_DFT_BLOCK_dft_nonblock_cycles_OFF                      (16)
  #define BC_CR_DFT_BLOCK_dft_nonblock_cycles_WID                      (16)
  #define BC_CR_DFT_BLOCK_dft_nonblock_cycles_MSK                      (0xFFFF0000)
  #define BC_CR_DFT_BLOCK_dft_nonblock_cycles_MIN                      (0)
  #define BC_CR_DFT_BLOCK_dft_nonblock_cycles_MAX                      (65535) // 0x0000FFFF
  #define BC_CR_DFT_BLOCK_dft_nonblock_cycles_DEF                      (0x00000000)
  #define BC_CR_DFT_BLOCK_dft_nonblock_cycles_HSH                      (0x10104C84)

#define BC_CR_SC_GS_CFG_REG                                            (0x00004C88)

  #define BC_CR_SC_GS_CFG_DRAM_technology_OFF                          ( 0)
  #define BC_CR_SC_GS_CFG_DRAM_technology_WID                          ( 3)
  #define BC_CR_SC_GS_CFG_DRAM_technology_MSK                          (0x00000007)
  #define BC_CR_SC_GS_CFG_DRAM_technology_MIN                          (0)
  #define BC_CR_SC_GS_CFG_DRAM_technology_MAX                          (7) // 0x00000007
  #define BC_CR_SC_GS_CFG_DRAM_technology_DEF                          (0x00000000)
  #define BC_CR_SC_GS_CFG_DRAM_technology_HSH                          (0x43004C88)

  #define BC_CR_SC_GS_CFG_CMD_stretch_OFF                              ( 3)
  #define BC_CR_SC_GS_CFG_CMD_stretch_WID                              ( 2)
  #define BC_CR_SC_GS_CFG_CMD_stretch_MSK                              (0x00000018)
  #define BC_CR_SC_GS_CFG_CMD_stretch_MIN                              (0)
  #define BC_CR_SC_GS_CFG_CMD_stretch_MAX                              (3) // 0x00000003
  #define BC_CR_SC_GS_CFG_CMD_stretch_DEF                              (0x00000000)
  #define BC_CR_SC_GS_CFG_CMD_stretch_HSH                              (0x42034C88)

  #define BC_CR_SC_GS_CFG_N_to_1_ratio_OFF                             ( 5)
  #define BC_CR_SC_GS_CFG_N_to_1_ratio_WID                             ( 3)
  #define BC_CR_SC_GS_CFG_N_to_1_ratio_MSK                             (0x000000E0)
  #define BC_CR_SC_GS_CFG_N_to_1_ratio_MIN                             (0)
  #define BC_CR_SC_GS_CFG_N_to_1_ratio_MAX                             (7) // 0x00000007
  #define BC_CR_SC_GS_CFG_N_to_1_ratio_DEF                             (0x00000001)
  #define BC_CR_SC_GS_CFG_N_to_1_ratio_HSH                             (0x43054C88)

  #define BC_CR_SC_GS_CFG_Address_mirror_OFF                           ( 8)
  #define BC_CR_SC_GS_CFG_Address_mirror_WID                           ( 4)
  #define BC_CR_SC_GS_CFG_Address_mirror_MSK                           (0x00000F00)
  #define BC_CR_SC_GS_CFG_Address_mirror_MIN                           (0)
  #define BC_CR_SC_GS_CFG_Address_mirror_MAX                           (15) // 0x0000000F
  #define BC_CR_SC_GS_CFG_Address_mirror_DEF                           (0x00000000)
  #define BC_CR_SC_GS_CFG_Address_mirror_HSH                           (0x44084C88)

  #define BC_CR_SC_GS_CFG_tCPDED_OFF                                   (12)
  #define BC_CR_SC_GS_CFG_tCPDED_WID                                   ( 3)
  #define BC_CR_SC_GS_CFG_tCPDED_MSK                                   (0x00007000)
  #define BC_CR_SC_GS_CFG_tCPDED_MIN                                   (0)
  #define BC_CR_SC_GS_CFG_tCPDED_MAX                                   (7) // 0x00000007
  #define BC_CR_SC_GS_CFG_tCPDED_DEF                                   (0x00000001)
  #define BC_CR_SC_GS_CFG_tCPDED_HSH                                   (0x430C4C88)

  #define BC_CR_SC_GS_CFG_disable_tristate_OFF                         (15)
  #define BC_CR_SC_GS_CFG_disable_tristate_WID                         ( 1)
  #define BC_CR_SC_GS_CFG_disable_tristate_MSK                         (0x00008000)
  #define BC_CR_SC_GS_CFG_disable_tristate_MIN                         (0)
  #define BC_CR_SC_GS_CFG_disable_tristate_MAX                         (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_disable_tristate_DEF                         (0x00000000)
  #define BC_CR_SC_GS_CFG_disable_tristate_HSH                         (0x410F4C88)

  #define BC_CR_SC_GS_CFG_ck_to_cke_OFF                                (16)
  #define BC_CR_SC_GS_CFG_ck_to_cke_WID                                ( 3)
  #define BC_CR_SC_GS_CFG_ck_to_cke_MSK                                (0x00070000)
  #define BC_CR_SC_GS_CFG_ck_to_cke_MIN                                (0)
  #define BC_CR_SC_GS_CFG_ck_to_cke_MAX                                (7) // 0x00000007
  #define BC_CR_SC_GS_CFG_ck_to_cke_DEF                                (0x00000002)
  #define BC_CR_SC_GS_CFG_ck_to_cke_HSH                                (0x43104C88)

  #define BC_CR_SC_GS_CFG_tCAL_OFF                                     (19)
  #define BC_CR_SC_GS_CFG_tCAL_WID                                     ( 3)
  #define BC_CR_SC_GS_CFG_tCAL_MSK                                     (0x00380000)
  #define BC_CR_SC_GS_CFG_tCAL_MIN                                     (0)
  #define BC_CR_SC_GS_CFG_tCAL_MAX                                     (7) // 0x00000007
  #define BC_CR_SC_GS_CFG_tCAL_DEF                                     (0x00000000)
  #define BC_CR_SC_GS_CFG_tCAL_HSH                                     (0x43134C88)

  #define BC_CR_SC_GS_CFG_frequency_point_OFF                          (22)
  #define BC_CR_SC_GS_CFG_frequency_point_WID                          ( 2)
  #define BC_CR_SC_GS_CFG_frequency_point_MSK                          (0x00C00000)
  #define BC_CR_SC_GS_CFG_frequency_point_MIN                          (0)
  #define BC_CR_SC_GS_CFG_frequency_point_MAX                          (3) // 0x00000003
  #define BC_CR_SC_GS_CFG_frequency_point_DEF                          (0x00000000)
  #define BC_CR_SC_GS_CFG_frequency_point_HSH                          (0x42164C88)

  #define BC_CR_SC_GS_CFG_enable_odt_matrix_OFF                        (24)
  #define BC_CR_SC_GS_CFG_enable_odt_matrix_WID                        ( 1)
  #define BC_CR_SC_GS_CFG_enable_odt_matrix_MSK                        (0x01000000)
  #define BC_CR_SC_GS_CFG_enable_odt_matrix_MIN                        (0)
  #define BC_CR_SC_GS_CFG_enable_odt_matrix_MAX                        (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_enable_odt_matrix_DEF                        (0x00000000)
  #define BC_CR_SC_GS_CFG_enable_odt_matrix_HSH                        (0x41184C88)

  #define BC_CR_SC_GS_CFG_cs_to_cke_OFF                                (25)
  #define BC_CR_SC_GS_CFG_cs_to_cke_WID                                ( 3)
  #define BC_CR_SC_GS_CFG_cs_to_cke_MSK                                (0x0E000000)
  #define BC_CR_SC_GS_CFG_cs_to_cke_MIN                                (0)
  #define BC_CR_SC_GS_CFG_cs_to_cke_MAX                                (7) // 0x00000007
  #define BC_CR_SC_GS_CFG_cs_to_cke_DEF                                (0x00000002)
  #define BC_CR_SC_GS_CFG_cs_to_cke_HSH                                (0x43194C88)

  #define BC_CR_SC_GS_CFG_x8_device_OFF                                (28)
  #define BC_CR_SC_GS_CFG_x8_device_WID                                ( 2)
  #define BC_CR_SC_GS_CFG_x8_device_MSK                                (0x30000000)
  #define BC_CR_SC_GS_CFG_x8_device_MIN                                (0)
  #define BC_CR_SC_GS_CFG_x8_device_MAX                                (3) // 0x00000003
  #define BC_CR_SC_GS_CFG_x8_device_DEF                                (0x00000000)
  #define BC_CR_SC_GS_CFG_x8_device_HSH                                (0x421C4C88)

  #define BC_CR_SC_GS_CFG_no_gear2_param_divide_OFF                    (30)
  #define BC_CR_SC_GS_CFG_no_gear2_param_divide_WID                    ( 1)
  #define BC_CR_SC_GS_CFG_no_gear2_param_divide_MSK                    (0x40000000)
  #define BC_CR_SC_GS_CFG_no_gear2_param_divide_MIN                    (0)
  #define BC_CR_SC_GS_CFG_no_gear2_param_divide_MAX                    (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_no_gear2_param_divide_DEF                    (0x00000000)
  #define BC_CR_SC_GS_CFG_no_gear2_param_divide_HSH                    (0x411E4C88)

  #define BC_CR_SC_GS_CFG_gear2_OFF                                    (31)
  #define BC_CR_SC_GS_CFG_gear2_WID                                    ( 1)
  #define BC_CR_SC_GS_CFG_gear2_MSK                                    (0x80000000)
  #define BC_CR_SC_GS_CFG_gear2_MIN                                    (0)
  #define BC_CR_SC_GS_CFG_gear2_MAX                                    (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_gear2_DEF                                    (0x00000000)
  #define BC_CR_SC_GS_CFG_gear2_HSH                                    (0x411F4C88)

  #define BC_CR_SC_GS_CFG_ddr4_1dpc_OFF                                (32)
  #define BC_CR_SC_GS_CFG_ddr4_1dpc_WID                                ( 2)
  #define BC_CR_SC_GS_CFG_ddr4_1dpc_MSK                                (0x0000000300000000ULL)
  #define BC_CR_SC_GS_CFG_ddr4_1dpc_MIN                                (0)
  #define BC_CR_SC_GS_CFG_ddr4_1dpc_MAX                                (3) // 0x00000003
  #define BC_CR_SC_GS_CFG_ddr4_1dpc_DEF                                (0x00000000)
  #define BC_CR_SC_GS_CFG_ddr4_1dpc_HSH                                (0x42204C88)

  #define BC_CR_SC_GS_CFG_Limit_MM_Transitions_OFF                     (34)
  #define BC_CR_SC_GS_CFG_Limit_MM_Transitions_WID                     ( 1)
  #define BC_CR_SC_GS_CFG_Limit_MM_Transitions_MSK                     (0x0000000400000000ULL)
  #define BC_CR_SC_GS_CFG_Limit_MM_Transitions_MIN                     (0)
  #define BC_CR_SC_GS_CFG_Limit_MM_Transitions_MAX                     (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_Limit_MM_Transitions_DEF                     (0x00000001)
  #define BC_CR_SC_GS_CFG_Limit_MM_Transitions_HSH                     (0x41224C88)

  #define BC_CR_SC_GS_CFG_pl_trace_only_cs_cmd_OFF                     (35)
  #define BC_CR_SC_GS_CFG_pl_trace_only_cs_cmd_WID                     ( 1)
  #define BC_CR_SC_GS_CFG_pl_trace_only_cs_cmd_MSK                     (0x0000000800000000ULL)
  #define BC_CR_SC_GS_CFG_pl_trace_only_cs_cmd_MIN                     (0)
  #define BC_CR_SC_GS_CFG_pl_trace_only_cs_cmd_MAX                     (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_pl_trace_only_cs_cmd_DEF                     (0x00000000)
  #define BC_CR_SC_GS_CFG_pl_trace_only_cs_cmd_HSH                     (0x41234C88)

  #define BC_CR_SC_GS_CFG_two_cycle_cke_idle_OFF                       (36)
  #define BC_CR_SC_GS_CFG_two_cycle_cke_idle_WID                       ( 1)
  #define BC_CR_SC_GS_CFG_two_cycle_cke_idle_MSK                       (0x0000001000000000ULL)
  #define BC_CR_SC_GS_CFG_two_cycle_cke_idle_MIN                       (0)
  #define BC_CR_SC_GS_CFG_two_cycle_cke_idle_MAX                       (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_two_cycle_cke_idle_DEF                       (0x00000000)
  #define BC_CR_SC_GS_CFG_two_cycle_cke_idle_HSH                       (0x41244C88)

  #define BC_CR_SC_GS_CFG_disable_ca_tristate_OFF                      (37)
  #define BC_CR_SC_GS_CFG_disable_ca_tristate_WID                      ( 1)
  #define BC_CR_SC_GS_CFG_disable_ca_tristate_MSK                      (0x0000002000000000ULL)
  #define BC_CR_SC_GS_CFG_disable_ca_tristate_MIN                      (0)
  #define BC_CR_SC_GS_CFG_disable_ca_tristate_MAX                      (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_disable_ca_tristate_DEF                      (0x00000000)
  #define BC_CR_SC_GS_CFG_disable_ca_tristate_HSH                      (0x41254C88)

  #define BC_CR_SC_GS_CFG_disable_ck_tristate_OFF                      (38)
  #define BC_CR_SC_GS_CFG_disable_ck_tristate_WID                      ( 1)
  #define BC_CR_SC_GS_CFG_disable_ck_tristate_MSK                      (0x0000004000000000ULL)
  #define BC_CR_SC_GS_CFG_disable_ck_tristate_MIN                      (0)
  #define BC_CR_SC_GS_CFG_disable_ck_tristate_MAX                      (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_disable_ck_tristate_DEF                      (0x00000000)
  #define BC_CR_SC_GS_CFG_disable_ck_tristate_HSH                      (0x41264C88)

#define BC_CR_SC_PH_THROTTLING_0_REG                                   (0x00004C90)

  #define BC_CR_SC_PH_THROTTLING_0_loaded_same_rank_OFF                ( 0)
  #define BC_CR_SC_PH_THROTTLING_0_loaded_same_rank_WID                ( 6)
  #define BC_CR_SC_PH_THROTTLING_0_loaded_same_rank_MSK                (0x0000003F)
  #define BC_CR_SC_PH_THROTTLING_0_loaded_same_rank_MIN                (0)
  #define BC_CR_SC_PH_THROTTLING_0_loaded_same_rank_MAX                (63) // 0x0000003F
  #define BC_CR_SC_PH_THROTTLING_0_loaded_same_rank_DEF                (0x00000008)
  #define BC_CR_SC_PH_THROTTLING_0_loaded_same_rank_HSH                (0x06004C90)

  #define BC_CR_SC_PH_THROTTLING_0_unloaded_same_rank_OFF              ( 8)
  #define BC_CR_SC_PH_THROTTLING_0_unloaded_same_rank_WID              ( 6)
  #define BC_CR_SC_PH_THROTTLING_0_unloaded_same_rank_MSK              (0x00003F00)
  #define BC_CR_SC_PH_THROTTLING_0_unloaded_same_rank_MIN              (0)
  #define BC_CR_SC_PH_THROTTLING_0_unloaded_same_rank_MAX              (63) // 0x0000003F
  #define BC_CR_SC_PH_THROTTLING_0_unloaded_same_rank_DEF              (0x00000001)
  #define BC_CR_SC_PH_THROTTLING_0_unloaded_same_rank_HSH              (0x06084C90)

  #define BC_CR_SC_PH_THROTTLING_0_loaded_different_rank_OFF           (16)
  #define BC_CR_SC_PH_THROTTLING_0_loaded_different_rank_WID           ( 6)
  #define BC_CR_SC_PH_THROTTLING_0_loaded_different_rank_MSK           (0x003F0000)
  #define BC_CR_SC_PH_THROTTLING_0_loaded_different_rank_MIN           (0)
  #define BC_CR_SC_PH_THROTTLING_0_loaded_different_rank_MAX           (63) // 0x0000003F
  #define BC_CR_SC_PH_THROTTLING_0_loaded_different_rank_DEF           (0x0000000C)
  #define BC_CR_SC_PH_THROTTLING_0_loaded_different_rank_HSH           (0x06104C90)

  #define BC_CR_SC_PH_THROTTLING_0_unloaded_different_rank_OFF         (24)
  #define BC_CR_SC_PH_THROTTLING_0_unloaded_different_rank_WID         ( 6)
  #define BC_CR_SC_PH_THROTTLING_0_unloaded_different_rank_MSK         (0x3F000000)
  #define BC_CR_SC_PH_THROTTLING_0_unloaded_different_rank_MIN         (0)
  #define BC_CR_SC_PH_THROTTLING_0_unloaded_different_rank_MAX         (63) // 0x0000003F
  #define BC_CR_SC_PH_THROTTLING_0_unloaded_different_rank_DEF         (0x00000003)
  #define BC_CR_SC_PH_THROTTLING_0_unloaded_different_rank_HSH         (0x06184C90)

#define BC_CR_SC_PH_THROTTLING_1_REG                                   (0x00004C94)

  #define BC_CR_SC_PH_THROTTLING_1_loaded_same_rank_OFF                ( 0)
  #define BC_CR_SC_PH_THROTTLING_1_loaded_same_rank_WID                ( 6)
  #define BC_CR_SC_PH_THROTTLING_1_loaded_same_rank_MSK                (0x0000003F)
  #define BC_CR_SC_PH_THROTTLING_1_loaded_same_rank_MIN                (0)
  #define BC_CR_SC_PH_THROTTLING_1_loaded_same_rank_MAX                (63) // 0x0000003F
  #define BC_CR_SC_PH_THROTTLING_1_loaded_same_rank_DEF                (0x00000004)
  #define BC_CR_SC_PH_THROTTLING_1_loaded_same_rank_HSH                (0x06004C94)

  #define BC_CR_SC_PH_THROTTLING_1_unloaded_same_rank_OFF              ( 8)
  #define BC_CR_SC_PH_THROTTLING_1_unloaded_same_rank_WID              ( 6)
  #define BC_CR_SC_PH_THROTTLING_1_unloaded_same_rank_MSK              (0x00003F00)
  #define BC_CR_SC_PH_THROTTLING_1_unloaded_same_rank_MIN              (0)
  #define BC_CR_SC_PH_THROTTLING_1_unloaded_same_rank_MAX              (63) // 0x0000003F
  #define BC_CR_SC_PH_THROTTLING_1_unloaded_same_rank_DEF              (0x00000000)
  #define BC_CR_SC_PH_THROTTLING_1_unloaded_same_rank_HSH              (0x06084C94)

  #define BC_CR_SC_PH_THROTTLING_1_loaded_different_rank_OFF           (16)
  #define BC_CR_SC_PH_THROTTLING_1_loaded_different_rank_WID           ( 6)
  #define BC_CR_SC_PH_THROTTLING_1_loaded_different_rank_MSK           (0x003F0000)
  #define BC_CR_SC_PH_THROTTLING_1_loaded_different_rank_MIN           (0)
  #define BC_CR_SC_PH_THROTTLING_1_loaded_different_rank_MAX           (63) // 0x0000003F
  #define BC_CR_SC_PH_THROTTLING_1_loaded_different_rank_DEF           (0x00000008)
  #define BC_CR_SC_PH_THROTTLING_1_loaded_different_rank_HSH           (0x06104C94)

  #define BC_CR_SC_PH_THROTTLING_1_unloaded_different_rank_OFF         (24)
  #define BC_CR_SC_PH_THROTTLING_1_unloaded_different_rank_WID         ( 6)
  #define BC_CR_SC_PH_THROTTLING_1_unloaded_different_rank_MSK         (0x3F000000)
  #define BC_CR_SC_PH_THROTTLING_1_unloaded_different_rank_MIN         (0)
  #define BC_CR_SC_PH_THROTTLING_1_unloaded_different_rank_MAX         (63) // 0x0000003F
  #define BC_CR_SC_PH_THROTTLING_1_unloaded_different_rank_DEF         (0x00000002)
  #define BC_CR_SC_PH_THROTTLING_1_unloaded_different_rank_HSH         (0x06184C94)

#define BC_CR_SC_PH_THROTTLING_2_REG                                   (0x00004C98)

  #define BC_CR_SC_PH_THROTTLING_2_loaded_same_rank_OFF                ( 0)
  #define BC_CR_SC_PH_THROTTLING_2_loaded_same_rank_WID                ( 6)
  #define BC_CR_SC_PH_THROTTLING_2_loaded_same_rank_MSK                (0x0000003F)
  #define BC_CR_SC_PH_THROTTLING_2_loaded_same_rank_MIN                (0)
  #define BC_CR_SC_PH_THROTTLING_2_loaded_same_rank_MAX                (63) // 0x0000003F
  #define BC_CR_SC_PH_THROTTLING_2_loaded_same_rank_DEF                (0x00000002)
  #define BC_CR_SC_PH_THROTTLING_2_loaded_same_rank_HSH                (0x06004C98)

  #define BC_CR_SC_PH_THROTTLING_2_unloaded_same_rank_OFF              ( 8)
  #define BC_CR_SC_PH_THROTTLING_2_unloaded_same_rank_WID              ( 6)
  #define BC_CR_SC_PH_THROTTLING_2_unloaded_same_rank_MSK              (0x00003F00)
  #define BC_CR_SC_PH_THROTTLING_2_unloaded_same_rank_MIN              (0)
  #define BC_CR_SC_PH_THROTTLING_2_unloaded_same_rank_MAX              (63) // 0x0000003F
  #define BC_CR_SC_PH_THROTTLING_2_unloaded_same_rank_DEF              (0x00000000)
  #define BC_CR_SC_PH_THROTTLING_2_unloaded_same_rank_HSH              (0x06084C98)

  #define BC_CR_SC_PH_THROTTLING_2_loaded_different_rank_OFF           (16)
  #define BC_CR_SC_PH_THROTTLING_2_loaded_different_rank_WID           ( 6)
  #define BC_CR_SC_PH_THROTTLING_2_loaded_different_rank_MSK           (0x003F0000)
  #define BC_CR_SC_PH_THROTTLING_2_loaded_different_rank_MIN           (0)
  #define BC_CR_SC_PH_THROTTLING_2_loaded_different_rank_MAX           (63) // 0x0000003F
  #define BC_CR_SC_PH_THROTTLING_2_loaded_different_rank_DEF           (0x00000006)
  #define BC_CR_SC_PH_THROTTLING_2_loaded_different_rank_HSH           (0x06104C98)

  #define BC_CR_SC_PH_THROTTLING_2_unloaded_different_rank_OFF         (24)
  #define BC_CR_SC_PH_THROTTLING_2_unloaded_different_rank_WID         ( 6)
  #define BC_CR_SC_PH_THROTTLING_2_unloaded_different_rank_MSK         (0x3F000000)
  #define BC_CR_SC_PH_THROTTLING_2_unloaded_different_rank_MIN         (0)
  #define BC_CR_SC_PH_THROTTLING_2_unloaded_different_rank_MAX         (63) // 0x0000003F
  #define BC_CR_SC_PH_THROTTLING_2_unloaded_different_rank_DEF         (0x00000000)
  #define BC_CR_SC_PH_THROTTLING_2_unloaded_different_rank_HSH         (0x06184C98)

#define BC_CR_SC_PH_THROTTLING_3_REG                                   (0x00004C9C)

  #define BC_CR_SC_PH_THROTTLING_3_loaded_same_rank_OFF                ( 0)
  #define BC_CR_SC_PH_THROTTLING_3_loaded_same_rank_WID                ( 6)
  #define BC_CR_SC_PH_THROTTLING_3_loaded_same_rank_MSK                (0x0000003F)
  #define BC_CR_SC_PH_THROTTLING_3_loaded_same_rank_MIN                (0)
  #define BC_CR_SC_PH_THROTTLING_3_loaded_same_rank_MAX                (63) // 0x0000003F
  #define BC_CR_SC_PH_THROTTLING_3_loaded_same_rank_DEF                (0x00000000)
  #define BC_CR_SC_PH_THROTTLING_3_loaded_same_rank_HSH                (0x06004C9C)

  #define BC_CR_SC_PH_THROTTLING_3_unloaded_same_rank_OFF              ( 8)
  #define BC_CR_SC_PH_THROTTLING_3_unloaded_same_rank_WID              ( 6)
  #define BC_CR_SC_PH_THROTTLING_3_unloaded_same_rank_MSK              (0x00003F00)
  #define BC_CR_SC_PH_THROTTLING_3_unloaded_same_rank_MIN              (0)
  #define BC_CR_SC_PH_THROTTLING_3_unloaded_same_rank_MAX              (63) // 0x0000003F
  #define BC_CR_SC_PH_THROTTLING_3_unloaded_same_rank_DEF              (0x00000000)
  #define BC_CR_SC_PH_THROTTLING_3_unloaded_same_rank_HSH              (0x06084C9C)

  #define BC_CR_SC_PH_THROTTLING_3_loaded_different_rank_OFF           (16)
  #define BC_CR_SC_PH_THROTTLING_3_loaded_different_rank_WID           ( 6)
  #define BC_CR_SC_PH_THROTTLING_3_loaded_different_rank_MSK           (0x003F0000)
  #define BC_CR_SC_PH_THROTTLING_3_loaded_different_rank_MIN           (0)
  #define BC_CR_SC_PH_THROTTLING_3_loaded_different_rank_MAX           (63) // 0x0000003F
  #define BC_CR_SC_PH_THROTTLING_3_loaded_different_rank_DEF           (0x00000000)
  #define BC_CR_SC_PH_THROTTLING_3_loaded_different_rank_HSH           (0x06104C9C)

  #define BC_CR_SC_PH_THROTTLING_3_unloaded_different_rank_OFF         (24)
  #define BC_CR_SC_PH_THROTTLING_3_unloaded_different_rank_WID         ( 6)
  #define BC_CR_SC_PH_THROTTLING_3_unloaded_different_rank_MSK         (0x3F000000)
  #define BC_CR_SC_PH_THROTTLING_3_unloaded_different_rank_MIN         (0)
  #define BC_CR_SC_PH_THROTTLING_3_unloaded_different_rank_MAX         (63) // 0x0000003F
  #define BC_CR_SC_PH_THROTTLING_3_unloaded_different_rank_DEF         (0x00000000)
  #define BC_CR_SC_PH_THROTTLING_3_unloaded_different_rank_HSH         (0x06184C9C)

#define BC_CR_SC_WPQ_THRESHOLD_REG                                     (0x00004CA0)

  #define BC_CR_SC_WPQ_THRESHOLD_Low_WM_OFF                            ( 0)
  #define BC_CR_SC_WPQ_THRESHOLD_Low_WM_WID                            ( 6)
  #define BC_CR_SC_WPQ_THRESHOLD_Low_WM_MSK                            (0x0000003F)
  #define BC_CR_SC_WPQ_THRESHOLD_Low_WM_MIN                            (0)
  #define BC_CR_SC_WPQ_THRESHOLD_Low_WM_MAX                            (63) // 0x0000003F
  #define BC_CR_SC_WPQ_THRESHOLD_Low_WM_DEF                            (0x0000000A)
  #define BC_CR_SC_WPQ_THRESHOLD_Low_WM_HSH                            (0x06004CA0)

  #define BC_CR_SC_WPQ_THRESHOLD_Med_WM_OFF                            ( 6)
  #define BC_CR_SC_WPQ_THRESHOLD_Med_WM_WID                            ( 6)
  #define BC_CR_SC_WPQ_THRESHOLD_Med_WM_MSK                            (0x00000FC0)
  #define BC_CR_SC_WPQ_THRESHOLD_Med_WM_MIN                            (0)
  #define BC_CR_SC_WPQ_THRESHOLD_Med_WM_MAX                            (63) // 0x0000003F
  #define BC_CR_SC_WPQ_THRESHOLD_Med_WM_DEF                            (0x00000014)
  #define BC_CR_SC_WPQ_THRESHOLD_Med_WM_HSH                            (0x06064CA0)

  #define BC_CR_SC_WPQ_THRESHOLD_High_WM_OFF                           (12)
  #define BC_CR_SC_WPQ_THRESHOLD_High_WM_WID                           ( 6)
  #define BC_CR_SC_WPQ_THRESHOLD_High_WM_MSK                           (0x0003F000)
  #define BC_CR_SC_WPQ_THRESHOLD_High_WM_MIN                           (0)
  #define BC_CR_SC_WPQ_THRESHOLD_High_WM_MAX                           (63) // 0x0000003F
  #define BC_CR_SC_WPQ_THRESHOLD_High_WM_DEF                           (0x00000024)
  #define BC_CR_SC_WPQ_THRESHOLD_High_WM_HSH                           (0x060C4CA0)

  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_OFF          (18)
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_WID          ( 4)
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_MSK          (0x003C0000)
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_MIN          (0)
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_MAX          (15) // 0x0000000F
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_DEF          (0x00000001)
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_low_wm_HSH          (0x04124CA0)

  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_OFF          (22)
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_WID          ( 4)
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_MSK          (0x03C00000)
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_MIN          (0)
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_MAX          (15) // 0x0000000F
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_DEF          (0x00000002)
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_med_wm_HSH          (0x04164CA0)

  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_OFF         (26)
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_WID         ( 4)
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_MSK         (0x3C000000)
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_MIN         (0)
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_MAX         (15) // 0x0000000F
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_DEF         (0x00000004)
  #define BC_CR_SC_WPQ_THRESHOLD_PHs_allowed_under_high_wm_HSH         (0x041A4CA0)

  #define BC_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_OFF                    (30)
  #define BC_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_WID                    ( 2)
  #define BC_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_MSK                    (0xC0000000)
  #define BC_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_MIN                    (0)
  #define BC_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_MAX                    (3) // 0x00000003
  #define BC_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_DEF                    (0x00000001)
  #define BC_CR_SC_WPQ_THRESHOLD_RPQ_PHs_weight_HSH                    (0x021E4CA0)

#define BC_CR_SC_PR_CNT_CONFIG_REG                                     (0x00004CA8)

  #define BC_CR_SC_PR_CNT_CONFIG_Ring_OFF                              ( 0)
  #define BC_CR_SC_PR_CNT_CONFIG_Ring_WID                              (10)
  #define BC_CR_SC_PR_CNT_CONFIG_Ring_MSK                              (0x000003FF)
  #define BC_CR_SC_PR_CNT_CONFIG_Ring_MIN                              (0)
  #define BC_CR_SC_PR_CNT_CONFIG_Ring_MAX                              (1023) // 0x000003FF
  #define BC_CR_SC_PR_CNT_CONFIG_Ring_DEF                              (0x00000040)
  #define BC_CR_SC_PR_CNT_CONFIG_Ring_HSH                              (0x4A004CA8)

  #define BC_CR_SC_PR_CNT_CONFIG_SA_OFF                                (10)
  #define BC_CR_SC_PR_CNT_CONFIG_SA_WID                                (10)
  #define BC_CR_SC_PR_CNT_CONFIG_SA_MSK                                (0x000FFC00)
  #define BC_CR_SC_PR_CNT_CONFIG_SA_MIN                                (0)
  #define BC_CR_SC_PR_CNT_CONFIG_SA_MAX                                (1023) // 0x000003FF
  #define BC_CR_SC_PR_CNT_CONFIG_SA_DEF                                (0x00000100)
  #define BC_CR_SC_PR_CNT_CONFIG_SA_HSH                                (0x4A0A4CA8)

  #define BC_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_OFF       (20)
  #define BC_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_WID       ( 9)
  #define BC_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_MSK       (0x1FF00000)
  #define BC_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_MIN       (0)
  #define BC_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_MAX       (511) // 0x000001FF
  #define BC_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_DEF       (0x00000000)
  #define BC_CR_SC_PR_CNT_CONFIG_VC0_latency_guard_timer_x16_HSH       (0x49144CA8)

  #define BC_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_OFF        (29)
  #define BC_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_WID        (11)
  #define BC_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_MSK        (0x000000FFE0000000ULL)
  #define BC_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_MIN        (0)
  #define BC_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_MAX        (2047) // 0x000007FF
  #define BC_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_DEF        (0x00000010)
  #define BC_CR_SC_PR_CNT_CONFIG_VC1_latency_guard_timer_x8_HSH        (0x4B1D4CA8)

  #define BC_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_OFF   (40)
  #define BC_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_WID   (11)
  #define BC_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_MSK   (0x0007FF0000000000ULL)
  #define BC_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_MIN   (0)
  #define BC_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_MAX   (2047) // 0x000007FF
  #define BC_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_DEF   (0x00000008)
  #define BC_CR_SC_PR_CNT_CONFIG_VC1_Isoc_latency_guard_timer_x8_HSH   (0x4B284CA8)

#define BC_CR_REUT_CH_MISC_CKE_CTRL_REG                                (0x00004D90)

  #define BC_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_OFF                 ( 0)
  #define BC_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_WID                 ( 4)
  #define BC_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MSK                 (0x0000000F)
  #define BC_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MIN                 (0)
  #define BC_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MAX                 (15) // 0x0000000F
  #define BC_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_DEF                 (0x0000000F)
  #define BC_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_HSH                 (0x04004D90)

  #define BC_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_OFF                       (16)
  #define BC_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_WID                       ( 4)
  #define BC_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MSK                       (0x000F0000)
  #define BC_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MIN                       (0)
  #define BC_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MAX                       (15) // 0x0000000F
  #define BC_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_DEF                       (0x00000000)
  #define BC_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_HSH                       (0x04104D90)

#define BC_CR_REUT_CH_MISC_ODT_CTRL_REG                                (0x00004D94)

  #define BC_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_OFF                 ( 0)
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_WID                 ( 4)
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MSK                 (0x0000000F)
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MIN                 (0)
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MAX                 (15) // 0x0000000F
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_DEF                 (0x00000000)
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_HSH                 (0x04004D94)

  #define BC_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_OFF                       (16)
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_WID                       ( 4)
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MSK                       (0x000F0000)
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MIN                       (0)
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MAX                       (15) // 0x0000000F
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_DEF                       (0x00000000)
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_HSH                       (0x04104D94)

  #define BC_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_OFF             (31)
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_WID             ( 1)
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MSK             (0x80000000)
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MIN             (0)
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MAX             (1) // 0x00000001
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_DEF             (0x00000000)
  #define BC_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_HSH             (0x011F4D94)

#define BC_CR_SPID_LOW_POWER_CTL_REG                                   (0x00004D98)

  #define BC_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_OFF    ( 0)
  #define BC_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_WID    ( 1)
  #define BC_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_MSK    (0x00000001)
  #define BC_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_MIN    (0)
  #define BC_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_MAX    (1) // 0x00000001
  #define BC_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_DEF    (0x00000000)
  #define BC_CR_SPID_LOW_POWER_CTL_raise_cke_after_exit_latency_HSH    (0x01004D98)

  #define BC_CR_SPID_LOW_POWER_CTL_idle_latency_OFF                    ( 1)
  #define BC_CR_SPID_LOW_POWER_CTL_idle_latency_WID                    ( 3)
  #define BC_CR_SPID_LOW_POWER_CTL_idle_latency_MSK                    (0x0000000E)
  #define BC_CR_SPID_LOW_POWER_CTL_idle_latency_MIN                    (0)
  #define BC_CR_SPID_LOW_POWER_CTL_idle_latency_MAX                    (7) // 0x00000007
  #define BC_CR_SPID_LOW_POWER_CTL_idle_latency_DEF                    (0x00000001)
  #define BC_CR_SPID_LOW_POWER_CTL_idle_latency_HSH                    (0x03014D98)

  #define BC_CR_SPID_LOW_POWER_CTL_idle_length_OFF                     ( 4)
  #define BC_CR_SPID_LOW_POWER_CTL_idle_length_WID                     ( 4)
  #define BC_CR_SPID_LOW_POWER_CTL_idle_length_MSK                     (0x000000F0)
  #define BC_CR_SPID_LOW_POWER_CTL_idle_length_MIN                     (0)
  #define BC_CR_SPID_LOW_POWER_CTL_idle_length_MAX                     (15) // 0x0000000F
  #define BC_CR_SPID_LOW_POWER_CTL_idle_length_DEF                     (0x00000004)
  #define BC_CR_SPID_LOW_POWER_CTL_idle_length_HSH                     (0x04044D98)

  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_latency_OFF               ( 8)
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_latency_WID               ( 4)
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_latency_MSK               (0x00000F00)
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_latency_MIN               (0)
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_latency_MAX               (15) // 0x0000000F
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_latency_DEF               (0x00000004)
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_latency_HSH               (0x04084D98)

  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_length_OFF                (12)
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_length_WID                ( 4)
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_length_MSK                (0x0000F000)
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_length_MIN                (0)
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_length_MAX                (15) // 0x0000000F
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_length_DEF                (0x00000001)
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_length_HSH                (0x040C4D98)

  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_OFF             (16)
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_WID             ( 4)
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_MSK             (0x000F0000)
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_MIN             (0)
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_MAX             (15) // 0x0000000F
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_DEF             (0x00000004)
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_latency_HSH             (0x04104D98)

  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_length_OFF              (20)
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_length_WID              ( 4)
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_length_MSK              (0x00F00000)
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_length_MIN              (0)
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_length_MAX              (15) // 0x0000000F
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_length_DEF              (0x00000001)
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_length_HSH              (0x04144D98)

  #define BC_CR_SPID_LOW_POWER_CTL_ckevalid_length_OFF                 (24)
  #define BC_CR_SPID_LOW_POWER_CTL_ckevalid_length_WID                 ( 4)
  #define BC_CR_SPID_LOW_POWER_CTL_ckevalid_length_MSK                 (0x0F000000)
  #define BC_CR_SPID_LOW_POWER_CTL_ckevalid_length_MIN                 (0)
  #define BC_CR_SPID_LOW_POWER_CTL_ckevalid_length_MAX                 (15) // 0x0000000F
  #define BC_CR_SPID_LOW_POWER_CTL_ckevalid_length_DEF                 (0x00000008)
  #define BC_CR_SPID_LOW_POWER_CTL_ckevalid_length_HSH                 (0x04184D98)

  #define BC_CR_SPID_LOW_POWER_CTL_ckevalid_enable_OFF                 (28)
  #define BC_CR_SPID_LOW_POWER_CTL_ckevalid_enable_WID                 ( 1)
  #define BC_CR_SPID_LOW_POWER_CTL_ckevalid_enable_MSK                 (0x10000000)
  #define BC_CR_SPID_LOW_POWER_CTL_ckevalid_enable_MIN                 (0)
  #define BC_CR_SPID_LOW_POWER_CTL_ckevalid_enable_MAX                 (1) // 0x00000001
  #define BC_CR_SPID_LOW_POWER_CTL_ckevalid_enable_DEF                 (0x00000001)
  #define BC_CR_SPID_LOW_POWER_CTL_ckevalid_enable_HSH                 (0x011C4D98)

  #define BC_CR_SPID_LOW_POWER_CTL_idle_enable_OFF                     (29)
  #define BC_CR_SPID_LOW_POWER_CTL_idle_enable_WID                     ( 1)
  #define BC_CR_SPID_LOW_POWER_CTL_idle_enable_MSK                     (0x20000000)
  #define BC_CR_SPID_LOW_POWER_CTL_idle_enable_MIN                     (0)
  #define BC_CR_SPID_LOW_POWER_CTL_idle_enable_MAX                     (1) // 0x00000001
  #define BC_CR_SPID_LOW_POWER_CTL_idle_enable_DEF                     (0x00000001)
  #define BC_CR_SPID_LOW_POWER_CTL_idle_enable_HSH                     (0x011D4D98)

  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_enable_OFF                (30)
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_enable_WID                ( 1)
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_enable_MSK                (0x40000000)
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_enable_MIN                (0)
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_enable_MAX                (1) // 0x00000001
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_enable_DEF                (0x00000001)
  #define BC_CR_SPID_LOW_POWER_CTL_powerdown_enable_HSH                (0x011E4D98)

  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_OFF              (31)
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_WID              ( 1)
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_MSK              (0x80000000)
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_MIN              (0)
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_MAX              (1) // 0x00000001
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_DEF              (0x00000001)
  #define BC_CR_SPID_LOW_POWER_CTL_selfrefresh_enable_HSH              (0x011F4D98)

#define BC_CR_SC_GS_CFG_TRAINING_REG                                   (0x00004D9C)

  #define BC_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_OFF                 ( 0)
  #define BC_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_WID                 ( 1)
  #define BC_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_MSK                 (0x00000001)
  #define BC_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_MIN                 (0)
  #define BC_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_MAX                 (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_DEF                 (0x00000000)
  #define BC_CR_SC_GS_CFG_TRAINING_LPDDR_2N_CS_MRW_HSH                 (0x01004D9C)

  #define BC_CR_SC_GS_CFG_TRAINING_reset_on_command_OFF                ( 1)
  #define BC_CR_SC_GS_CFG_TRAINING_reset_on_command_WID                ( 4)
  #define BC_CR_SC_GS_CFG_TRAINING_reset_on_command_MSK                (0x0000001E)
  #define BC_CR_SC_GS_CFG_TRAINING_reset_on_command_MIN                (0)
  #define BC_CR_SC_GS_CFG_TRAINING_reset_on_command_MAX                (15) // 0x0000000F
  #define BC_CR_SC_GS_CFG_TRAINING_reset_on_command_DEF                (0x00000000)
  #define BC_CR_SC_GS_CFG_TRAINING_reset_on_command_HSH                (0x04014D9C)

  #define BC_CR_SC_GS_CFG_TRAINING_reset_delay_OFF                     ( 5)
  #define BC_CR_SC_GS_CFG_TRAINING_reset_delay_WID                     ( 3)
  #define BC_CR_SC_GS_CFG_TRAINING_reset_delay_MSK                     (0x000000E0)
  #define BC_CR_SC_GS_CFG_TRAINING_reset_delay_MIN                     (0)
  #define BC_CR_SC_GS_CFG_TRAINING_reset_delay_MAX                     (7) // 0x00000007
  #define BC_CR_SC_GS_CFG_TRAINING_reset_delay_DEF                     (0x00000000)
  #define BC_CR_SC_GS_CFG_TRAINING_reset_delay_HSH                     (0x03054D9C)

  #define BC_CR_SC_GS_CFG_TRAINING_ignore_cke_OFF                      ( 8)
  #define BC_CR_SC_GS_CFG_TRAINING_ignore_cke_WID                      ( 1)
  #define BC_CR_SC_GS_CFG_TRAINING_ignore_cke_MSK                      (0x00000100)
  #define BC_CR_SC_GS_CFG_TRAINING_ignore_cke_MIN                      (0)
  #define BC_CR_SC_GS_CFG_TRAINING_ignore_cke_MAX                      (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_TRAINING_ignore_cke_DEF                      (0x00000000)
  #define BC_CR_SC_GS_CFG_TRAINING_ignore_cke_HSH                      (0x01084D9C)

  #define BC_CR_SC_GS_CFG_TRAINING_mask_cs_OFF                         ( 9)
  #define BC_CR_SC_GS_CFG_TRAINING_mask_cs_WID                         ( 1)
  #define BC_CR_SC_GS_CFG_TRAINING_mask_cs_MSK                         (0x00000200)
  #define BC_CR_SC_GS_CFG_TRAINING_mask_cs_MIN                         (0)
  #define BC_CR_SC_GS_CFG_TRAINING_mask_cs_MAX                         (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_TRAINING_mask_cs_DEF                         (0x00000000)
  #define BC_CR_SC_GS_CFG_TRAINING_mask_cs_HSH                         (0x01094D9C)

  #define BC_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_OFF                  (10)
  #define BC_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_WID                  ( 1)
  #define BC_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_MSK                  (0x00000400)
  #define BC_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_MIN                  (0)
  #define BC_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_MAX                  (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_DEF                  (0x00000000)
  #define BC_CR_SC_GS_CFG_TRAINING_lp4_fifo_rd_wr_HSH                  (0x010A4D9C)

  #define BC_CR_SC_GS_CFG_TRAINING_disable_tristate_OFF                (11)
  #define BC_CR_SC_GS_CFG_TRAINING_disable_tristate_WID                ( 1)
  #define BC_CR_SC_GS_CFG_TRAINING_disable_tristate_MSK                (0x00000800)
  #define BC_CR_SC_GS_CFG_TRAINING_disable_tristate_MIN                (0)
  #define BC_CR_SC_GS_CFG_TRAINING_disable_tristate_MAX                (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_TRAINING_disable_tristate_DEF                (0x00000000)
  #define BC_CR_SC_GS_CFG_TRAINING_disable_tristate_HSH                (0x010B4D9C)

  #define BC_CR_SC_GS_CFG_TRAINING_cpgc_in_order_OFF                   (12)
  #define BC_CR_SC_GS_CFG_TRAINING_cpgc_in_order_WID                   ( 1)
  #define BC_CR_SC_GS_CFG_TRAINING_cpgc_in_order_MSK                   (0x00001000)
  #define BC_CR_SC_GS_CFG_TRAINING_cpgc_in_order_MIN                   (0)
  #define BC_CR_SC_GS_CFG_TRAINING_cpgc_in_order_MAX                   (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_TRAINING_cpgc_in_order_DEF                   (0x00000000)
  #define BC_CR_SC_GS_CFG_TRAINING_cpgc_in_order_HSH                   (0x010C4D9C)

  #define BC_CR_SC_GS_CFG_TRAINING_cadb_enable_OFF                     (13)
  #define BC_CR_SC_GS_CFG_TRAINING_cadb_enable_WID                     ( 1)
  #define BC_CR_SC_GS_CFG_TRAINING_cadb_enable_MSK                     (0x00002000)
  #define BC_CR_SC_GS_CFG_TRAINING_cadb_enable_MIN                     (0)
  #define BC_CR_SC_GS_CFG_TRAINING_cadb_enable_MAX                     (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_TRAINING_cadb_enable_DEF                     (0x00000000)
  #define BC_CR_SC_GS_CFG_TRAINING_cadb_enable_HSH                     (0x010D4D9C)

  #define BC_CR_SC_GS_CFG_TRAINING_deselect_enable_OFF                 (14)
  #define BC_CR_SC_GS_CFG_TRAINING_deselect_enable_WID                 ( 1)
  #define BC_CR_SC_GS_CFG_TRAINING_deselect_enable_MSK                 (0x00004000)
  #define BC_CR_SC_GS_CFG_TRAINING_deselect_enable_MIN                 (0)
  #define BC_CR_SC_GS_CFG_TRAINING_deselect_enable_MAX                 (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_TRAINING_deselect_enable_DEF                 (0x00000000)
  #define BC_CR_SC_GS_CFG_TRAINING_deselect_enable_HSH                 (0x010E4D9C)

  #define BC_CR_SC_GS_CFG_TRAINING_Reset_CADB_OFF                      (15)
  #define BC_CR_SC_GS_CFG_TRAINING_Reset_CADB_WID                      ( 1)
  #define BC_CR_SC_GS_CFG_TRAINING_Reset_CADB_MSK                      (0x00008000)
  #define BC_CR_SC_GS_CFG_TRAINING_Reset_CADB_MIN                      (0)
  #define BC_CR_SC_GS_CFG_TRAINING_Reset_CADB_MAX                      (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_TRAINING_Reset_CADB_DEF                      (0x00000000)
  #define BC_CR_SC_GS_CFG_TRAINING_Reset_CADB_HSH                      (0x010F4D9C)

  #define BC_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_OFF     (16)
  #define BC_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_WID     ( 1)
  #define BC_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_MSK     (0x00010000)
  #define BC_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_MIN     (0)
  #define BC_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_MAX     (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_DEF     (0x00000000)
  #define BC_CR_SC_GS_CFG_TRAINING_bus_retain_on_n_to_1_bubble_HSH     (0x01104D9C)

  #define BC_CR_SC_GS_CFG_TRAINING_Block_xarb_OFF                      (17)
  #define BC_CR_SC_GS_CFG_TRAINING_Block_xarb_WID                      ( 1)
  #define BC_CR_SC_GS_CFG_TRAINING_Block_xarb_MSK                      (0x00020000)
  #define BC_CR_SC_GS_CFG_TRAINING_Block_xarb_MIN                      (0)
  #define BC_CR_SC_GS_CFG_TRAINING_Block_xarb_MAX                      (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_TRAINING_Block_xarb_DEF                      (0x00000000)
  #define BC_CR_SC_GS_CFG_TRAINING_Block_xarb_HSH                      (0x01114D9C)

  #define BC_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_OFF         (18)
  #define BC_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_WID         ( 1)
  #define BC_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_MSK         (0x00040000)
  #define BC_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_MIN         (0)
  #define BC_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_MAX         (1) // 0x00000001
  #define BC_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_DEF         (0x00000000)
  #define BC_CR_SC_GS_CFG_TRAINING_cadb_ispid_rank_control_HSH         (0x01124D9C)

#define BC_CR_SCHED_THIRD_CBIT_REG                                     (0x00004DA0)

  #define BC_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_OFF         ( 0)
  #define BC_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_WID         ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_MSK         (0x00000001)
  #define BC_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_MIN         (0)
  #define BC_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_MAX         (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_DEF         (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_isoc_block_relaxation_HSH         (0x01004DA0)

  #define BC_CR_SCHED_THIRD_CBIT_lp_read_blkr_OFF                      ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_lp_read_blkr_WID                      ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_lp_read_blkr_MSK                      (0x00000002)
  #define BC_CR_SCHED_THIRD_CBIT_lp_read_blkr_MIN                      (0)
  #define BC_CR_SCHED_THIRD_CBIT_lp_read_blkr_MAX                      (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_lp_read_blkr_DEF                      (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_lp_read_blkr_HSH                      (0x01014DA0)

  #define BC_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_OFF               ( 2)
  #define BC_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_WID               ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_MSK               (0x00000004)
  #define BC_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_MIN               (0)
  #define BC_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_MAX               (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_DEF               (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_pe_read_for_pe_blkr_HSH               (0x01024DA0)

  #define BC_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_OFF          ( 3)
  #define BC_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_WID          ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_MSK          (0x00000008)
  #define BC_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_MIN          (0)
  #define BC_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_MAX          (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_DEF          (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_write_ph_blocks_read_pre_HSH          (0x01034DA0)

  #define BC_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_OFF   ( 4)
  #define BC_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_WID   ( 6)
  #define BC_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_MSK   (0x000003F0)
  #define BC_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_MIN   (0)
  #define BC_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_MAX   (63) // 0x0000003F
  #define BC_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_DEF   (0x00000008)
  #define BC_CR_SCHED_THIRD_CBIT_Read_threshold_for_lp_read_bklr_HSH   (0x06044DA0)

  #define BC_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_OFF               (10)
  #define BC_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_WID               ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_MSK               (0x00000400)
  #define BC_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_MIN               (0)
  #define BC_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_MAX               (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_DEF               (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_ignore_1st_zqcs_HSH               (0x010A4DA0)

  #define BC_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_OFF         (11)
  #define BC_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_WID         ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_MSK         (0x00000800)
  #define BC_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_MIN         (0)
  #define BC_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_MAX         (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_DEF         (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_preempt_vc1_during_demote_HSH         (0x010B4DA0)

  #define BC_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_OFF                (12)
  #define BC_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_WID                ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_MSK                (0x00001000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_MIN                (0)
  #define BC_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_MAX                (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_DEF                (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_idle_ref_start_HSH                (0x010C4DA0)

  #define BC_CR_SCHED_THIRD_CBIT_invert_ALERT_n_OFF                    (13)
  #define BC_CR_SCHED_THIRD_CBIT_invert_ALERT_n_WID                    ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_invert_ALERT_n_MSK                    (0x00002000)
  #define BC_CR_SCHED_THIRD_CBIT_invert_ALERT_n_MIN                    (0)
  #define BC_CR_SCHED_THIRD_CBIT_invert_ALERT_n_MAX                    (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_invert_ALERT_n_DEF                    (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_invert_ALERT_n_HSH                    (0x010D4DA0)

  #define BC_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_OFF      (14)
  #define BC_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_WID      ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_MSK      (0x00004000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_MIN      (0)
  #define BC_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_MAX      (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_DEF      (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_oldest_isoch_pre_over_ph_HSH      (0x010E4DA0)

  #define BC_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_OFF             (15)
  #define BC_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_WID             ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_MSK             (0x00008000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_MIN             (0)
  #define BC_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_MAX             (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_DEF             (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_seperate_zq_block_HSH             (0x010F4DA0)

  #define BC_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_OFF            (16)
  #define BC_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_WID            ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_MSK            (0x00010000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_MIN            (0)
  #define BC_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_MAX            (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_DEF            (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_cke_off_in_refresh_HSH            (0x01104DA0)

  #define BC_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_OFF           (17)
  #define BC_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_WID           ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_MSK           (0x00020000)
  #define BC_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_MIN           (0)
  #define BC_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_MAX           (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_DEF           (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_allow_ecc_dft_overrides_HSH           (0x01114DA0)

  #define BC_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_OFF                  (18)
  #define BC_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_WID                  ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_MSK                  (0x00040000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_MIN                  (0)
  #define BC_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_MAX                  (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_DEF                  (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_wdb_clk_gate_HSH                  (0x01124DA0)

  #define BC_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_OFF                  (19)
  #define BC_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_WID                  ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_MSK                  (0x00080000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_MIN                  (0)
  #define BC_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_MAX                  (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_DEF                  (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_mnt_clk_gate_HSH                  (0x01134DA0)

  #define BC_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_OFF               (20)
  #define BC_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_WID               ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_MSK               (0x00100000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_MIN               (0)
  #define BC_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_MAX               (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_DEF               (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_scheds_clk_gate_HSH               (0x01144DA0)

  #define BC_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_OFF                (21)
  #define BC_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_WID                ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_MSK                (0x00200000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_MIN                (0)
  #define BC_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_MAX                (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_DEF                (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_dis_lpmode_on_sagv_HSH                (0x01154DA0)

  #define BC_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_OFF       (22)
  #define BC_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_WID       ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_MSK       (0x00400000)
  #define BC_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_MIN       (0)
  #define BC_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_MAX       (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_DEF       (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_ignore_fragment_safe_in_ref_HSH       (0x01164DA0)

  #define BC_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_OFF               (23)
  #define BC_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_WID               ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_MSK               (0x00800000)
  #define BC_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_MIN               (0)
  #define BC_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_MAX               (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_DEF               (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_cmi_short_rmw_stall_HSH               (0x01174DA0)

  #define BC_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_OFF               (24)
  #define BC_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_WID               ( 1)
  #define BC_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_MSK               (0x01000000)
  #define BC_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_MIN               (0)
  #define BC_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_MAX               (1) // 0x00000001
  #define BC_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_DEF               (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_ipq_ignore_write_ph_HSH               (0x01184DA0)

  #define BC_CR_SCHED_THIRD_CBIT_spare_OFF                             (25)
  #define BC_CR_SCHED_THIRD_CBIT_spare_WID                             ( 7)
  #define BC_CR_SCHED_THIRD_CBIT_spare_MSK                             (0xFE000000)
  #define BC_CR_SCHED_THIRD_CBIT_spare_MIN                             (0)
  #define BC_CR_SCHED_THIRD_CBIT_spare_MAX                             (127) // 0x0000007F
  #define BC_CR_SCHED_THIRD_CBIT_spare_DEF                             (0x00000000)
  #define BC_CR_SCHED_THIRD_CBIT_spare_HSH                             (0x07194DA0)

#define BC_CR_DEADLOCK_BREAKER_REG                                     (0x00004DA4)

  #define BC_CR_DEADLOCK_BREAKER_No_CAS_threshold_OFF                  ( 0)
  #define BC_CR_DEADLOCK_BREAKER_No_CAS_threshold_WID                  (16)
  #define BC_CR_DEADLOCK_BREAKER_No_CAS_threshold_MSK                  (0x0000FFFF)
  #define BC_CR_DEADLOCK_BREAKER_No_CAS_threshold_MIN                  (0)
  #define BC_CR_DEADLOCK_BREAKER_No_CAS_threshold_MAX                  (65535) // 0x0000FFFF
  #define BC_CR_DEADLOCK_BREAKER_No_CAS_threshold_DEF                  (0x00000000)
  #define BC_CR_DEADLOCK_BREAKER_No_CAS_threshold_HSH                  (0x10004DA4)

  #define BC_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_OFF               (16)
  #define BC_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_WID               ( 1)
  #define BC_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_MSK               (0x00010000)
  #define BC_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_MIN               (0)
  #define BC_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_MAX               (1) // 0x00000001
  #define BC_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_DEF               (0x00000000)
  #define BC_CR_DEADLOCK_BREAKER_No_CAS_threshold_en_HSH               (0x01104DA4)

  #define BC_CR_DEADLOCK_BREAKER_Preemption_threshold_en_OFF           (17)
  #define BC_CR_DEADLOCK_BREAKER_Preemption_threshold_en_WID           ( 1)
  #define BC_CR_DEADLOCK_BREAKER_Preemption_threshold_en_MSK           (0x00020000)
  #define BC_CR_DEADLOCK_BREAKER_Preemption_threshold_en_MIN           (0)
  #define BC_CR_DEADLOCK_BREAKER_Preemption_threshold_en_MAX           (1) // 0x00000001
  #define BC_CR_DEADLOCK_BREAKER_Preemption_threshold_en_DEF           (0x00000000)
  #define BC_CR_DEADLOCK_BREAKER_Preemption_threshold_en_HSH           (0x01114DA4)

  #define BC_CR_DEADLOCK_BREAKER_Stop_count_during_tt_OFF              (18)
  #define BC_CR_DEADLOCK_BREAKER_Stop_count_during_tt_WID              ( 1)
  #define BC_CR_DEADLOCK_BREAKER_Stop_count_during_tt_MSK              (0x00040000)
  #define BC_CR_DEADLOCK_BREAKER_Stop_count_during_tt_MIN              (0)
  #define BC_CR_DEADLOCK_BREAKER_Stop_count_during_tt_MAX              (1) // 0x00000001
  #define BC_CR_DEADLOCK_BREAKER_Stop_count_during_tt_DEF              (0x00000000)
  #define BC_CR_DEADLOCK_BREAKER_Stop_count_during_tt_HSH              (0x01124DA4)

  #define BC_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_OFF       (19)
  #define BC_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_WID       ( 1)
  #define BC_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_MSK       (0x00080000)
  #define BC_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_MIN       (0)
  #define BC_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_MAX       (1) // 0x00000001
  #define BC_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_DEF       (0x00000000)
  #define BC_CR_DEADLOCK_BREAKER_Attempt_refresh_on_deadlock_HSH       (0x01134DA4)

  #define BC_CR_DEADLOCK_BREAKER_MajorMode_force_duration_OFF          (20)
  #define BC_CR_DEADLOCK_BREAKER_MajorMode_force_duration_WID          ( 8)
  #define BC_CR_DEADLOCK_BREAKER_MajorMode_force_duration_MSK          (0x0FF00000)
  #define BC_CR_DEADLOCK_BREAKER_MajorMode_force_duration_MIN          (0)
  #define BC_CR_DEADLOCK_BREAKER_MajorMode_force_duration_MAX          (255) // 0x000000FF
  #define BC_CR_DEADLOCK_BREAKER_MajorMode_force_duration_DEF          (0x00000000)
  #define BC_CR_DEADLOCK_BREAKER_MajorMode_force_duration_HSH          (0x08144DA4)

  #define BC_CR_DEADLOCK_BREAKER_MajorMode_force_en_OFF                (28)
  #define BC_CR_DEADLOCK_BREAKER_MajorMode_force_en_WID                ( 1)
  #define BC_CR_DEADLOCK_BREAKER_MajorMode_force_en_MSK                (0x10000000)
  #define BC_CR_DEADLOCK_BREAKER_MajorMode_force_en_MIN                (0)
  #define BC_CR_DEADLOCK_BREAKER_MajorMode_force_en_MAX                (1) // 0x00000001
  #define BC_CR_DEADLOCK_BREAKER_MajorMode_force_en_DEF                (0x00000000)
  #define BC_CR_DEADLOCK_BREAKER_MajorMode_force_en_HSH                (0x011C4DA4)

  #define BC_CR_DEADLOCK_BREAKER_Disable_blocking_rules_OFF            (29)
  #define BC_CR_DEADLOCK_BREAKER_Disable_blocking_rules_WID            ( 1)
  #define BC_CR_DEADLOCK_BREAKER_Disable_blocking_rules_MSK            (0x20000000)
  #define BC_CR_DEADLOCK_BREAKER_Disable_blocking_rules_MIN            (0)
  #define BC_CR_DEADLOCK_BREAKER_Disable_blocking_rules_MAX            (1) // 0x00000001
  #define BC_CR_DEADLOCK_BREAKER_Disable_blocking_rules_DEF            (0x00000000)
  #define BC_CR_DEADLOCK_BREAKER_Disable_blocking_rules_HSH            (0x011D4DA4)

  #define BC_CR_DEADLOCK_BREAKER_Rank_join_OFF                         (30)
  #define BC_CR_DEADLOCK_BREAKER_Rank_join_WID                         ( 2)
  #define BC_CR_DEADLOCK_BREAKER_Rank_join_MSK                         (0xC0000000)
  #define BC_CR_DEADLOCK_BREAKER_Rank_join_MIN                         (0)
  #define BC_CR_DEADLOCK_BREAKER_Rank_join_MAX                         (3) // 0x00000003
  #define BC_CR_DEADLOCK_BREAKER_Rank_join_DEF                         (0x00000000)
  #define BC_CR_DEADLOCK_BREAKER_Rank_join_HSH                         (0x021E4DA4)

#define BC_CR_XARB_TC_BUBBLE_INJ_REG                                   (0x00004DA8)

  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_OFF                       ( 0)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_WID                       ( 6)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_MSK                       (0x0000003F)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_MIN                       (0)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_MAX                       (63) // 0x0000003F
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_DEF                       (0x00000004)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tRDWR_HSH                       (0x06004DA8)

  #define BC_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_OFF      ( 6)
  #define BC_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_WID      ( 2)
  #define BC_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_MSK      (0x000000C0)
  #define BC_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_MIN      (0)
  #define BC_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_MAX      (3) // 0x00000003
  #define BC_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_DEF      (0x00000000)
  #define BC_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bits01_HSH      (0x02064DA8)

  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_OFF                       ( 8)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_WID                       ( 6)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_MSK                       (0x00003F00)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_MIN                       (0)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_MAX                       (63) // 0x0000003F
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_DEF                       (0x00000004)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tWRWR_HSH                       (0x06084DA8)

  #define BC_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_OFF        (14)
  #define BC_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_WID        ( 1)
  #define BC_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_MSK        (0x00004000)
  #define BC_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_MIN        (0)
  #define BC_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_MAX        (1) // 0x00000001
  #define BC_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_DEF        (0x00000000)
  #define BC_CR_XARB_TC_BUBBLE_INJ_bubble_cnt_visa_out_bit2_HSH        (0x010E4DA8)

  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_OFF                       (16)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_WID                       ( 8)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_MSK                       (0x00FF0000)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_MIN                       (0)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_MAX                       (255) // 0x000000FF
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_DEF                       (0x00000004)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tWRRD_HSH                       (0x08104DA8)

  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_OFF                       (24)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_WID                       ( 6)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_MSK                       (0x3F000000)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_MIN                       (0)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_MAX                       (63) // 0x0000003F
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_DEF                       (0x00000004)
  #define BC_CR_XARB_TC_BUBBLE_INJ_max_tRDRD_HSH                       (0x06184DA8)

#define BC_CR_XARB_CFG_BUBBLE_INJ_REG                                  (0x00004DAC)

  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_OFF  ( 0)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_WID  ( 1)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_MSK  (0x00000001)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_MIN  (0)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_MAX  (1) // 0x00000001
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_DEF  (0x00000001)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_read_switch_HSH  (0x01004DAC)

  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_OFF ( 1)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_WID ( 1)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_MSK (0x00000002)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_MIN (0)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_MAX (1) // 0x00000001
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_DEF (0x00000001)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_write_switch_HSH (0x01014DAC)

  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_OFF ( 2)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_WID ( 1)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_MSK (0x00000004)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_MIN (0)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_MAX (1) // 0x00000001
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_DEF (0x00000001)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_enable_any_cas_switch_HSH (0x01024DAC)

  #define BC_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_OFF                      ( 3)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_WID                      ( 1)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_MSK                      (0x00000008)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_MIN                      (0)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_MAX                      (1) // 0x00000001
  #define BC_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_DEF                      (0x00000001)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_Rank_mode_HSH                      (0x01034DAC)

  #define BC_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_OFF                      ( 4)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_WID                      ( 1)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_MSK                      (0x00000010)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_MIN                      (0)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_MAX                      (1) // 0x00000001
  #define BC_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_DEF                      (0x00000000)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_HSH                      (0x01044DAC)

  #define BC_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_OFF           ( 5)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_WID           ( 2)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_MSK           (0x00000060)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_MIN           (0)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_MAX           (3) // 0x00000003
  #define BC_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_DEF           (0x00000001)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_DIMM_mode_multiplier_HSH           (0x02054DAC)

  #define BC_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_OFF                 ( 7)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_WID                 ( 1)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_MSK                 (0x00000080)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_MIN                 (0)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_MAX                 (1) // 0x00000001
  #define BC_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_DEF                 (0x00000000)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_Dis_MRR_Bubble_HSH                 (0x01074DAC)

  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_OFF ( 8)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_WID ( 8)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_MSK (0x0000FF00)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_MIN (0)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_MAX (255) // 0x000000FF
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_DEF (0x00000020)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_read_switch_num_cas_HSH (0x08084DAC)

  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_OFF (16)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_WID ( 8)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_MSK (0x00FF0000)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_MIN (0)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_MAX (255) // 0x000000FF
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_DEF (0x00000020)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_write_switch_num_cas_HSH (0x08104DAC)

  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_OFF (24)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_WID ( 8)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_MSK (0xFF000000)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_MIN (0)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_MAX (255) // 0x000000FF
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_DEF (0x00000080)
  #define BC_CR_XARB_CFG_BUBBLE_INJ_bubble_inj_any_cas_switch_num_cas_HSH (0x08184DAC)

#define BC_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_REG                      (0x00004DB0)

  #define BC_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_OFF      ( 0)
  #define BC_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_WID      ( 8)
  #define BC_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MSK      (0x000000FF)
  #define BC_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MIN      (0)
  #define BC_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MAX      (255) // 0x000000FF
  #define BC_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_DEF      (0x0000000F)
  #define BC_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_HSH      (0x08004DB0)

  #define BC_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_OFF   ( 8)
  #define BC_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_WID   ( 1)
  #define BC_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MSK   (0x00000100)
  #define BC_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MIN   (0)
  #define BC_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MAX   (1) // 0x00000001
  #define BC_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_DEF   (0x00000000)
  #define BC_CR_MCSCHEDS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_HSH   (0x01084DB0)

#define BC_CR_SC_BLOCKING_RULES_CFG_REG                                (0x00004DB4)

  #define BC_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_OFF           ( 0)
  #define BC_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_WID           ( 1)
  #define BC_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_MSK           (0x00000001)
  #define BC_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_MIN           (0)
  #define BC_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_MAX           (1) // 0x00000001
  #define BC_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_DEF           (0x00000000)
  #define BC_CR_SC_BLOCKING_RULES_CFG_dis_legacy_ph_blkr_HSH           (0x01004DB4)

  #define BC_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_OFF           ( 1)
  #define BC_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_WID           ( 1)
  #define BC_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_MSK           (0x00000002)
  #define BC_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_MIN           (0)
  #define BC_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_MAX           (1) // 0x00000001
  #define BC_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_DEF           (0x00000000)
  #define BC_CR_SC_BLOCKING_RULES_CFG_dis_legacy_pe_blkr_HSH           (0x01014DB4)

  #define BC_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_OFF ( 2)
  #define BC_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_WID ( 3)
  #define BC_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_MSK (0x0000001C)
  #define BC_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_MIN (0)
  #define BC_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_MAX (7) // 0x00000007
  #define BC_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_DEF (0x00000007)
  #define BC_CR_SC_BLOCKING_RULES_CFG_low_wm_allowed_preempt_priorities_HSH (0x03024DB4)

  #define BC_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_OFF ( 5)
  #define BC_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_WID ( 3)
  #define BC_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_MSK (0x000000E0)
  #define BC_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_MIN (0)
  #define BC_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_MAX (7) // 0x00000007
  #define BC_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_DEF (0x00000006)
  #define BC_CR_SC_BLOCKING_RULES_CFG_med_wm_allowed_preempt_priorities_HSH (0x03054DB4)

  #define BC_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_OFF ( 8)
  #define BC_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_WID ( 3)
  #define BC_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_MSK (0x00000700)
  #define BC_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_MIN (0)
  #define BC_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_MAX (7) // 0x00000007
  #define BC_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_DEF (0x00000004)
  #define BC_CR_SC_BLOCKING_RULES_CFG_high_wm_allowed_preempt_priorities_HSH (0x03084DB4)

  #define BC_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_OFF                  (11)
  #define BC_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_WID                  ( 1)
  #define BC_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_MSK                  (0x00000800)
  #define BC_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_MIN                  (0)
  #define BC_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_MAX                  (1) // 0x00000001
  #define BC_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_DEF                  (0x00000001)
  #define BC_CR_SC_BLOCKING_RULES_CFG_ph_block_pe_HSH                  (0x010B4DB4)

  #define BC_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_OFF       (12)
  #define BC_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_WID       ( 1)
  #define BC_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_MSK       (0x00001000)
  #define BC_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_MIN       (0)
  #define BC_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_MAX       (1) // 0x00000001
  #define BC_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_DEF       (0x00000000)
  #define BC_CR_SC_BLOCKING_RULES_CFG_blkr_effect_major_mode_HSH       (0x010C4DB4)

  #define BC_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_OFF          (13)
  #define BC_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_WID          ( 1)
  #define BC_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_MSK          (0x00002000)
  #define BC_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_MIN          (0)
  #define BC_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_MAX          (1) // 0x00000001
  #define BC_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_DEF          (0x00000001)
  #define BC_CR_SC_BLOCKING_RULES_CFG_RIM_BW_optimization_HSH          (0x010D4DB4)

  #define BC_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_OFF            (14)
  #define BC_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_WID            ( 1)
  #define BC_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_MSK            (0x00004000)
  #define BC_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_MIN            (0)
  #define BC_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_MAX            (1) // 0x00000001
  #define BC_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_DEF            (0x00000001)
  #define BC_CR_SC_BLOCKING_RULES_CFG_RIM_BW_prefer_VC1_HSH            (0x010E4DB4)

#define BC_CR_REUT_CH_MISC_REFRESH_CTRL_REG                            (0x00004E04)

  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_OFF        ( 0)
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_WID        ( 4)
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MSK        (0x0000000F)
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MIN        (0)
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MAX        (15) // 0x0000000F
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_DEF        (0x0000000F)
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_HSH        (0x04004E04)

  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_OFF ( 8)
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_WID ( 1)
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MSK (0x00000100)
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MIN (0)
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MAX (1) // 0x00000001
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_DEF (0x00000000)
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_HSH (0x01084E04)

  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_OFF       (31)
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_WID       ( 1)
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MSK       (0x80000000)
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MIN       (0)
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MAX       (1) // 0x00000001
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_DEF       (0x00000000)
  #define BC_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_HSH       (0x011F4E04)

#define BC_CR_REUT_CH_MISC_ZQ_CTRL_REG                                 (0x00004E08)

  #define BC_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_OFF                  ( 0)
  #define BC_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_WID                  ( 4)
  #define BC_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MSK                  (0x0000000F)
  #define BC_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MIN                  (0)
  #define BC_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MAX                  (15) // 0x0000000F
  #define BC_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_DEF                  (0x00000000)
  #define BC_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_HSH                  (0x04004E08)

  #define BC_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_OFF                  (31)
  #define BC_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_WID                  ( 1)
  #define BC_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MSK                  (0x80000000)
  #define BC_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MIN                  (0)
  #define BC_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MAX                  (1) // 0x00000001
  #define BC_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_DEF                  (0x00000000)
  #define BC_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_HSH                  (0x011F4E08)

#define BC_CR_DDR_MR_PARAMS_REG                                        (0x00004E10)

  #define BC_CR_DDR_MR_PARAMS_Rank_0_width_OFF                         ( 0)
  #define BC_CR_DDR_MR_PARAMS_Rank_0_width_WID                         ( 2)
  #define BC_CR_DDR_MR_PARAMS_Rank_0_width_MSK                         (0x00000003)
  #define BC_CR_DDR_MR_PARAMS_Rank_0_width_MIN                         (0)
  #define BC_CR_DDR_MR_PARAMS_Rank_0_width_MAX                         (3) // 0x00000003
  #define BC_CR_DDR_MR_PARAMS_Rank_0_width_DEF                         (0x00000000)
  #define BC_CR_DDR_MR_PARAMS_Rank_0_width_HSH                         (0x02004E10)

  #define BC_CR_DDR_MR_PARAMS_Rank_1_width_OFF                         ( 2)
  #define BC_CR_DDR_MR_PARAMS_Rank_1_width_WID                         ( 2)
  #define BC_CR_DDR_MR_PARAMS_Rank_1_width_MSK                         (0x0000000C)
  #define BC_CR_DDR_MR_PARAMS_Rank_1_width_MIN                         (0)
  #define BC_CR_DDR_MR_PARAMS_Rank_1_width_MAX                         (3) // 0x00000003
  #define BC_CR_DDR_MR_PARAMS_Rank_1_width_DEF                         (0x00000000)
  #define BC_CR_DDR_MR_PARAMS_Rank_1_width_HSH                         (0x02024E10)

  #define BC_CR_DDR_MR_PARAMS_Rank_2_width_OFF                         ( 4)
  #define BC_CR_DDR_MR_PARAMS_Rank_2_width_WID                         ( 2)
  #define BC_CR_DDR_MR_PARAMS_Rank_2_width_MSK                         (0x00000030)
  #define BC_CR_DDR_MR_PARAMS_Rank_2_width_MIN                         (0)
  #define BC_CR_DDR_MR_PARAMS_Rank_2_width_MAX                         (3) // 0x00000003
  #define BC_CR_DDR_MR_PARAMS_Rank_2_width_DEF                         (0x00000000)
  #define BC_CR_DDR_MR_PARAMS_Rank_2_width_HSH                         (0x02044E10)

  #define BC_CR_DDR_MR_PARAMS_Rank_3_width_OFF                         ( 6)
  #define BC_CR_DDR_MR_PARAMS_Rank_3_width_WID                         ( 2)
  #define BC_CR_DDR_MR_PARAMS_Rank_3_width_MSK                         (0x000000C0)
  #define BC_CR_DDR_MR_PARAMS_Rank_3_width_MIN                         (0)
  #define BC_CR_DDR_MR_PARAMS_Rank_3_width_MAX                         (3) // 0x00000003
  #define BC_CR_DDR_MR_PARAMS_Rank_3_width_DEF                         (0x00000000)
  #define BC_CR_DDR_MR_PARAMS_Rank_3_width_HSH                         (0x02064E10)

  #define BC_CR_DDR_MR_PARAMS_MR4_PERIOD_OFF                           ( 8)
  #define BC_CR_DDR_MR_PARAMS_MR4_PERIOD_WID                           (16)
  #define BC_CR_DDR_MR_PARAMS_MR4_PERIOD_MSK                           (0x00FFFF00)
  #define BC_CR_DDR_MR_PARAMS_MR4_PERIOD_MIN                           (0)
  #define BC_CR_DDR_MR_PARAMS_MR4_PERIOD_MAX                           (65535) // 0x0000FFFF
  #define BC_CR_DDR_MR_PARAMS_MR4_PERIOD_DEF                           (0x00000000)
  #define BC_CR_DDR_MR_PARAMS_MR4_PERIOD_HSH                           (0x10084E10)

  #define BC_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_OFF                   (24)
  #define BC_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_WID                   ( 1)
  #define BC_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MSK                   (0x01000000)
  #define BC_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MIN                   (0)
  #define BC_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MAX                   (1) // 0x00000001
  #define BC_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_DEF                   (0x00000001)
  #define BC_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_HSH                   (0x01184E10)

#define BC_CR_DDR_MR_COMMAND_REG                                       (0x00004E14)

  #define BC_CR_DDR_MR_COMMAND_Address_OFF                             ( 0)
  #define BC_CR_DDR_MR_COMMAND_Address_WID                             ( 8)
  #define BC_CR_DDR_MR_COMMAND_Address_MSK                             (0x000000FF)
  #define BC_CR_DDR_MR_COMMAND_Address_MIN                             (0)
  #define BC_CR_DDR_MR_COMMAND_Address_MAX                             (255) // 0x000000FF
  #define BC_CR_DDR_MR_COMMAND_Address_DEF                             (0x00000000)
  #define BC_CR_DDR_MR_COMMAND_Address_HSH                             (0x08004E14)

  #define BC_CR_DDR_MR_COMMAND_Data_OFF                                ( 8)
  #define BC_CR_DDR_MR_COMMAND_Data_WID                                ( 8)
  #define BC_CR_DDR_MR_COMMAND_Data_MSK                                (0x0000FF00)
  #define BC_CR_DDR_MR_COMMAND_Data_MIN                                (0)
  #define BC_CR_DDR_MR_COMMAND_Data_MAX                                (255) // 0x000000FF
  #define BC_CR_DDR_MR_COMMAND_Data_DEF                                (0x00000000)
  #define BC_CR_DDR_MR_COMMAND_Data_HSH                                (0x08084E14)

  #define BC_CR_DDR_MR_COMMAND_Rank_OFF                                (16)
  #define BC_CR_DDR_MR_COMMAND_Rank_WID                                ( 2)
  #define BC_CR_DDR_MR_COMMAND_Rank_MSK                                (0x00030000)
  #define BC_CR_DDR_MR_COMMAND_Rank_MIN                                (0)
  #define BC_CR_DDR_MR_COMMAND_Rank_MAX                                (3) // 0x00000003
  #define BC_CR_DDR_MR_COMMAND_Rank_DEF                                (0x00000000)
  #define BC_CR_DDR_MR_COMMAND_Rank_HSH                                (0x02104E14)

  #define BC_CR_DDR_MR_COMMAND_Command_OFF                             (18)
  #define BC_CR_DDR_MR_COMMAND_Command_WID                             ( 2)
  #define BC_CR_DDR_MR_COMMAND_Command_MSK                             (0x000C0000)
  #define BC_CR_DDR_MR_COMMAND_Command_MIN                             (0)
  #define BC_CR_DDR_MR_COMMAND_Command_MAX                             (3) // 0x00000003
  #define BC_CR_DDR_MR_COMMAND_Command_DEF                             (0x00000000)
  #define BC_CR_DDR_MR_COMMAND_Command_HSH                             (0x02124E14)

  #define BC_CR_DDR_MR_COMMAND_DRAM_mask_OFF                           (20)
  #define BC_CR_DDR_MR_COMMAND_DRAM_mask_WID                           ( 9)
  #define BC_CR_DDR_MR_COMMAND_DRAM_mask_MSK                           (0x1FF00000)
  #define BC_CR_DDR_MR_COMMAND_DRAM_mask_MIN                           (0)
  #define BC_CR_DDR_MR_COMMAND_DRAM_mask_MAX                           (511) // 0x000001FF
  #define BC_CR_DDR_MR_COMMAND_DRAM_mask_DEF                           (0x00000000)
  #define BC_CR_DDR_MR_COMMAND_DRAM_mask_HSH                           (0x09144E14)

  #define BC_CR_DDR_MR_COMMAND_Assume_idle_OFF                         (29)
  #define BC_CR_DDR_MR_COMMAND_Assume_idle_WID                         ( 1)
  #define BC_CR_DDR_MR_COMMAND_Assume_idle_MSK                         (0x20000000)
  #define BC_CR_DDR_MR_COMMAND_Assume_idle_MIN                         (0)
  #define BC_CR_DDR_MR_COMMAND_Assume_idle_MAX                         (1) // 0x00000001
  #define BC_CR_DDR_MR_COMMAND_Assume_idle_DEF                         (0x00000000)
  #define BC_CR_DDR_MR_COMMAND_Assume_idle_HSH                         (0x011D4E14)

  #define BC_CR_DDR_MR_COMMAND_DDR4_MA13_OFF                           (30)
  #define BC_CR_DDR_MR_COMMAND_DDR4_MA13_WID                           ( 1)
  #define BC_CR_DDR_MR_COMMAND_DDR4_MA13_MSK                           (0x40000000)
  #define BC_CR_DDR_MR_COMMAND_DDR4_MA13_MIN                           (0)
  #define BC_CR_DDR_MR_COMMAND_DDR4_MA13_MAX                           (1) // 0x00000001
  #define BC_CR_DDR_MR_COMMAND_DDR4_MA13_DEF                           (0x00000000)
  #define BC_CR_DDR_MR_COMMAND_DDR4_MA13_HSH                           (0x011E4E14)

  #define BC_CR_DDR_MR_COMMAND_Busy_OFF                                (31)
  #define BC_CR_DDR_MR_COMMAND_Busy_WID                                ( 1)
  #define BC_CR_DDR_MR_COMMAND_Busy_MSK                                (0x80000000)
  #define BC_CR_DDR_MR_COMMAND_Busy_MIN                                (0)
  #define BC_CR_DDR_MR_COMMAND_Busy_MAX                                (1) // 0x00000001
  #define BC_CR_DDR_MR_COMMAND_Busy_DEF                                (0x00000000)
  #define BC_CR_DDR_MR_COMMAND_Busy_HSH                                (0x011F4E14)

#define BC_CR_DDR_MR_RESULT_0_REG                                      (0x00004E18)

  #define BC_CR_DDR_MR_RESULT_0_Device_0_OFF                           ( 0)
  #define BC_CR_DDR_MR_RESULT_0_Device_0_WID                           ( 8)
  #define BC_CR_DDR_MR_RESULT_0_Device_0_MSK                           (0x000000FF)
  #define BC_CR_DDR_MR_RESULT_0_Device_0_MIN                           (0)
  #define BC_CR_DDR_MR_RESULT_0_Device_0_MAX                           (255) // 0x000000FF
  #define BC_CR_DDR_MR_RESULT_0_Device_0_DEF                           (0x00000000)
  #define BC_CR_DDR_MR_RESULT_0_Device_0_HSH                           (0x08004E18)

  #define BC_CR_DDR_MR_RESULT_0_Device_1_OFF                           ( 8)
  #define BC_CR_DDR_MR_RESULT_0_Device_1_WID                           ( 8)
  #define BC_CR_DDR_MR_RESULT_0_Device_1_MSK                           (0x0000FF00)
  #define BC_CR_DDR_MR_RESULT_0_Device_1_MIN                           (0)
  #define BC_CR_DDR_MR_RESULT_0_Device_1_MAX                           (255) // 0x000000FF
  #define BC_CR_DDR_MR_RESULT_0_Device_1_DEF                           (0x00000000)
  #define BC_CR_DDR_MR_RESULT_0_Device_1_HSH                           (0x08084E18)

  #define BC_CR_DDR_MR_RESULT_0_Device_2_OFF                           (16)
  #define BC_CR_DDR_MR_RESULT_0_Device_2_WID                           ( 8)
  #define BC_CR_DDR_MR_RESULT_0_Device_2_MSK                           (0x00FF0000)
  #define BC_CR_DDR_MR_RESULT_0_Device_2_MIN                           (0)
  #define BC_CR_DDR_MR_RESULT_0_Device_2_MAX                           (255) // 0x000000FF
  #define BC_CR_DDR_MR_RESULT_0_Device_2_DEF                           (0x00000000)
  #define BC_CR_DDR_MR_RESULT_0_Device_2_HSH                           (0x08104E18)

  #define BC_CR_DDR_MR_RESULT_0_Device_3_OFF                           (24)
  #define BC_CR_DDR_MR_RESULT_0_Device_3_WID                           ( 8)
  #define BC_CR_DDR_MR_RESULT_0_Device_3_MSK                           (0xFF000000)
  #define BC_CR_DDR_MR_RESULT_0_Device_3_MIN                           (0)
  #define BC_CR_DDR_MR_RESULT_0_Device_3_MAX                           (255) // 0x000000FF
  #define BC_CR_DDR_MR_RESULT_0_Device_3_DEF                           (0x00000000)
  #define BC_CR_DDR_MR_RESULT_0_Device_3_HSH                           (0x08184E18)

#define BC_CR_DDR_MR_RESULT_1_REG                                      (0x00004E1C)

  #define BC_CR_DDR_MR_RESULT_1_Device_4_OFF                           ( 0)
  #define BC_CR_DDR_MR_RESULT_1_Device_4_WID                           ( 8)
  #define BC_CR_DDR_MR_RESULT_1_Device_4_MSK                           (0x000000FF)
  #define BC_CR_DDR_MR_RESULT_1_Device_4_MIN                           (0)
  #define BC_CR_DDR_MR_RESULT_1_Device_4_MAX                           (255) // 0x000000FF
  #define BC_CR_DDR_MR_RESULT_1_Device_4_DEF                           (0x00000000)
  #define BC_CR_DDR_MR_RESULT_1_Device_4_HSH                           (0x08004E1C)

  #define BC_CR_DDR_MR_RESULT_1_Device_5_OFF                           ( 8)
  #define BC_CR_DDR_MR_RESULT_1_Device_5_WID                           ( 8)
  #define BC_CR_DDR_MR_RESULT_1_Device_5_MSK                           (0x0000FF00)
  #define BC_CR_DDR_MR_RESULT_1_Device_5_MIN                           (0)
  #define BC_CR_DDR_MR_RESULT_1_Device_5_MAX                           (255) // 0x000000FF
  #define BC_CR_DDR_MR_RESULT_1_Device_5_DEF                           (0x00000000)
  #define BC_CR_DDR_MR_RESULT_1_Device_5_HSH                           (0x08084E1C)

  #define BC_CR_DDR_MR_RESULT_1_Device_6_OFF                           (16)
  #define BC_CR_DDR_MR_RESULT_1_Device_6_WID                           ( 8)
  #define BC_CR_DDR_MR_RESULT_1_Device_6_MSK                           (0x00FF0000)
  #define BC_CR_DDR_MR_RESULT_1_Device_6_MIN                           (0)
  #define BC_CR_DDR_MR_RESULT_1_Device_6_MAX                           (255) // 0x000000FF
  #define BC_CR_DDR_MR_RESULT_1_Device_6_DEF                           (0x00000000)
  #define BC_CR_DDR_MR_RESULT_1_Device_6_HSH                           (0x08104E1C)

  #define BC_CR_DDR_MR_RESULT_1_Device_7_OFF                           (24)
  #define BC_CR_DDR_MR_RESULT_1_Device_7_WID                           ( 8)
  #define BC_CR_DDR_MR_RESULT_1_Device_7_MSK                           (0xFF000000)
  #define BC_CR_DDR_MR_RESULT_1_Device_7_MIN                           (0)
  #define BC_CR_DDR_MR_RESULT_1_Device_7_MAX                           (255) // 0x000000FF
  #define BC_CR_DDR_MR_RESULT_1_Device_7_DEF                           (0x00000000)
  #define BC_CR_DDR_MR_RESULT_1_Device_7_HSH                           (0x08184E1C)

#define BC_CR_DDR_MR_RESULT_2_REG                                      (0x00004E20)

  #define BC_CR_DDR_MR_RESULT_2_Device_8_OFF                           ( 0)
  #define BC_CR_DDR_MR_RESULT_2_Device_8_WID                           ( 8)
  #define BC_CR_DDR_MR_RESULT_2_Device_8_MSK                           (0x000000FF)
  #define BC_CR_DDR_MR_RESULT_2_Device_8_MIN                           (0)
  #define BC_CR_DDR_MR_RESULT_2_Device_8_MAX                           (255) // 0x000000FF
  #define BC_CR_DDR_MR_RESULT_2_Device_8_DEF                           (0x00000000)
  #define BC_CR_DDR_MR_RESULT_2_Device_8_HSH                           (0x08004E20)

#define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_REG                           (0x00004E24)

  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_OFF                  ( 0)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_WID                  ( 3)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MSK                  (0x00000007)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MIN                  (0)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MAX                  (7) // 0x00000007
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_DEF                  (0x00000003)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_HSH                  (0x03004E24)

  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_OFF                  ( 8)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_WID                  ( 3)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MSK                  (0x00000700)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MIN                  (0)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MAX                  (7) // 0x00000007
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_DEF                  (0x00000003)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_HSH                  (0x03084E24)

  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_OFF                  (16)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_WID                  ( 3)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MSK                  (0x00070000)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MIN                  (0)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MAX                  (7) // 0x00000007
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_DEF                  (0x00000003)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_HSH                  (0x03104E24)

  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_OFF                  (24)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_WID                  ( 3)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MSK                  (0x07000000)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MIN                  (0)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MAX                  (7) // 0x00000007
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_DEF                  (0x00000003)
  #define BC_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_HSH                  (0x03184E24)

#define BC_CR_DDR4_MPR_RANK_TEMPERATURE_REG                            (0x00004E28)

  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_OFF                   ( 0)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_WID                   ( 2)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MSK                   (0x00000003)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MIN                   (0)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_DEF                   (0x00000001)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_HSH                   (0x02004E28)

  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_OFF                   ( 8)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_WID                   ( 2)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MSK                   (0x00000300)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MIN                   (0)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_DEF                   (0x00000001)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_HSH                   (0x02084E28)

  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_OFF                   (16)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_WID                   ( 2)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MSK                   (0x00030000)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MIN                   (0)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_DEF                   (0x00000001)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_HSH                   (0x02104E28)

  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_OFF                   (24)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_WID                   ( 2)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MSK                   (0x03000000)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MIN                   (0)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_DEF                   (0x00000001)
  #define BC_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_HSH                   (0x02184E28)

#define BC_CR_DESWIZZLE_LOW_REG                                        (0x00004E30)

  #define BC_CR_DESWIZZLE_LOW_Bit_0_OFF                                ( 0)
  #define BC_CR_DESWIZZLE_LOW_Bit_0_WID                                ( 3)
  #define BC_CR_DESWIZZLE_LOW_Bit_0_MSK                                (0x00000007)
  #define BC_CR_DESWIZZLE_LOW_Bit_0_MIN                                (0)
  #define BC_CR_DESWIZZLE_LOW_Bit_0_MAX                                (7) // 0x00000007
  #define BC_CR_DESWIZZLE_LOW_Bit_0_DEF                                (0x00000000)
  #define BC_CR_DESWIZZLE_LOW_Bit_0_HSH                                (0x03004E30)

  #define BC_CR_DESWIZZLE_LOW_Bit_1_OFF                                ( 4)
  #define BC_CR_DESWIZZLE_LOW_Bit_1_WID                                ( 3)
  #define BC_CR_DESWIZZLE_LOW_Bit_1_MSK                                (0x00000070)
  #define BC_CR_DESWIZZLE_LOW_Bit_1_MIN                                (0)
  #define BC_CR_DESWIZZLE_LOW_Bit_1_MAX                                (7) // 0x00000007
  #define BC_CR_DESWIZZLE_LOW_Bit_1_DEF                                (0x00000001)
  #define BC_CR_DESWIZZLE_LOW_Bit_1_HSH                                (0x03044E30)

  #define BC_CR_DESWIZZLE_LOW_Bit_2_OFF                                ( 8)
  #define BC_CR_DESWIZZLE_LOW_Bit_2_WID                                ( 3)
  #define BC_CR_DESWIZZLE_LOW_Bit_2_MSK                                (0x00000700)
  #define BC_CR_DESWIZZLE_LOW_Bit_2_MIN                                (0)
  #define BC_CR_DESWIZZLE_LOW_Bit_2_MAX                                (7) // 0x00000007
  #define BC_CR_DESWIZZLE_LOW_Bit_2_DEF                                (0x00000002)
  #define BC_CR_DESWIZZLE_LOW_Bit_2_HSH                                (0x03084E30)

  #define BC_CR_DESWIZZLE_LOW_Bit_16_OFF                               (12)
  #define BC_CR_DESWIZZLE_LOW_Bit_16_WID                               ( 3)
  #define BC_CR_DESWIZZLE_LOW_Bit_16_MSK                               (0x00007000)
  #define BC_CR_DESWIZZLE_LOW_Bit_16_MIN                               (0)
  #define BC_CR_DESWIZZLE_LOW_Bit_16_MAX                               (7) // 0x00000007
  #define BC_CR_DESWIZZLE_LOW_Bit_16_DEF                               (0x00000000)
  #define BC_CR_DESWIZZLE_LOW_Bit_16_HSH                               (0x030C4E30)

  #define BC_CR_DESWIZZLE_LOW_Bit_17_OFF                               (16)
  #define BC_CR_DESWIZZLE_LOW_Bit_17_WID                               ( 3)
  #define BC_CR_DESWIZZLE_LOW_Bit_17_MSK                               (0x00070000)
  #define BC_CR_DESWIZZLE_LOW_Bit_17_MIN                               (0)
  #define BC_CR_DESWIZZLE_LOW_Bit_17_MAX                               (7) // 0x00000007
  #define BC_CR_DESWIZZLE_LOW_Bit_17_DEF                               (0x00000001)
  #define BC_CR_DESWIZZLE_LOW_Bit_17_HSH                               (0x03104E30)

  #define BC_CR_DESWIZZLE_LOW_Bit_18_OFF                               (20)
  #define BC_CR_DESWIZZLE_LOW_Bit_18_WID                               ( 3)
  #define BC_CR_DESWIZZLE_LOW_Bit_18_MSK                               (0x00700000)
  #define BC_CR_DESWIZZLE_LOW_Bit_18_MIN                               (0)
  #define BC_CR_DESWIZZLE_LOW_Bit_18_MAX                               (7) // 0x00000007
  #define BC_CR_DESWIZZLE_LOW_Bit_18_DEF                               (0x00000002)
  #define BC_CR_DESWIZZLE_LOW_Bit_18_HSH                               (0x03144E30)

  #define BC_CR_DESWIZZLE_LOW_Byte_0_OFF                               (24)
  #define BC_CR_DESWIZZLE_LOW_Byte_0_WID                               ( 3)
  #define BC_CR_DESWIZZLE_LOW_Byte_0_MSK                               (0x07000000)
  #define BC_CR_DESWIZZLE_LOW_Byte_0_MIN                               (0)
  #define BC_CR_DESWIZZLE_LOW_Byte_0_MAX                               (7) // 0x00000007
  #define BC_CR_DESWIZZLE_LOW_Byte_0_DEF                               (0x00000000)
  #define BC_CR_DESWIZZLE_LOW_Byte_0_HSH                               (0x03184E30)

  #define BC_CR_DESWIZZLE_LOW_Byte_2_OFF                               (28)
  #define BC_CR_DESWIZZLE_LOW_Byte_2_WID                               ( 3)
  #define BC_CR_DESWIZZLE_LOW_Byte_2_MSK                               (0x70000000)
  #define BC_CR_DESWIZZLE_LOW_Byte_2_MIN                               (0)
  #define BC_CR_DESWIZZLE_LOW_Byte_2_MAX                               (7) // 0x00000007
  #define BC_CR_DESWIZZLE_LOW_Byte_2_DEF                               (0x00000002)
  #define BC_CR_DESWIZZLE_LOW_Byte_2_HSH                               (0x031C4E30)

#define BC_CR_DESWIZZLE_HIGH_REG                                       (0x00004E34)

  #define BC_CR_DESWIZZLE_HIGH_Bit_32_OFF                              ( 0)
  #define BC_CR_DESWIZZLE_HIGH_Bit_32_WID                              ( 3)
  #define BC_CR_DESWIZZLE_HIGH_Bit_32_MSK                              (0x00000007)
  #define BC_CR_DESWIZZLE_HIGH_Bit_32_MIN                              (0)
  #define BC_CR_DESWIZZLE_HIGH_Bit_32_MAX                              (7) // 0x00000007
  #define BC_CR_DESWIZZLE_HIGH_Bit_32_DEF                              (0x00000000)
  #define BC_CR_DESWIZZLE_HIGH_Bit_32_HSH                              (0x03004E34)

  #define BC_CR_DESWIZZLE_HIGH_Bit_33_OFF                              ( 4)
  #define BC_CR_DESWIZZLE_HIGH_Bit_33_WID                              ( 3)
  #define BC_CR_DESWIZZLE_HIGH_Bit_33_MSK                              (0x00000070)
  #define BC_CR_DESWIZZLE_HIGH_Bit_33_MIN                              (0)
  #define BC_CR_DESWIZZLE_HIGH_Bit_33_MAX                              (7) // 0x00000007
  #define BC_CR_DESWIZZLE_HIGH_Bit_33_DEF                              (0x00000001)
  #define BC_CR_DESWIZZLE_HIGH_Bit_33_HSH                              (0x03044E34)

  #define BC_CR_DESWIZZLE_HIGH_Bit_34_OFF                              ( 8)
  #define BC_CR_DESWIZZLE_HIGH_Bit_34_WID                              ( 3)
  #define BC_CR_DESWIZZLE_HIGH_Bit_34_MSK                              (0x00000700)
  #define BC_CR_DESWIZZLE_HIGH_Bit_34_MIN                              (0)
  #define BC_CR_DESWIZZLE_HIGH_Bit_34_MAX                              (7) // 0x00000007
  #define BC_CR_DESWIZZLE_HIGH_Bit_34_DEF                              (0x00000002)
  #define BC_CR_DESWIZZLE_HIGH_Bit_34_HSH                              (0x03084E34)

  #define BC_CR_DESWIZZLE_HIGH_Bit_48_OFF                              (12)
  #define BC_CR_DESWIZZLE_HIGH_Bit_48_WID                              ( 3)
  #define BC_CR_DESWIZZLE_HIGH_Bit_48_MSK                              (0x00007000)
  #define BC_CR_DESWIZZLE_HIGH_Bit_48_MIN                              (0)
  #define BC_CR_DESWIZZLE_HIGH_Bit_48_MAX                              (7) // 0x00000007
  #define BC_CR_DESWIZZLE_HIGH_Bit_48_DEF                              (0x00000000)
  #define BC_CR_DESWIZZLE_HIGH_Bit_48_HSH                              (0x030C4E34)

  #define BC_CR_DESWIZZLE_HIGH_Bit_49_OFF                              (16)
  #define BC_CR_DESWIZZLE_HIGH_Bit_49_WID                              ( 3)
  #define BC_CR_DESWIZZLE_HIGH_Bit_49_MSK                              (0x00070000)
  #define BC_CR_DESWIZZLE_HIGH_Bit_49_MIN                              (0)
  #define BC_CR_DESWIZZLE_HIGH_Bit_49_MAX                              (7) // 0x00000007
  #define BC_CR_DESWIZZLE_HIGH_Bit_49_DEF                              (0x00000001)
  #define BC_CR_DESWIZZLE_HIGH_Bit_49_HSH                              (0x03104E34)

  #define BC_CR_DESWIZZLE_HIGH_Bit_50_OFF                              (20)
  #define BC_CR_DESWIZZLE_HIGH_Bit_50_WID                              ( 3)
  #define BC_CR_DESWIZZLE_HIGH_Bit_50_MSK                              (0x00700000)
  #define BC_CR_DESWIZZLE_HIGH_Bit_50_MIN                              (0)
  #define BC_CR_DESWIZZLE_HIGH_Bit_50_MAX                              (7) // 0x00000007
  #define BC_CR_DESWIZZLE_HIGH_Bit_50_DEF                              (0x00000002)
  #define BC_CR_DESWIZZLE_HIGH_Bit_50_HSH                              (0x03144E34)

  #define BC_CR_DESWIZZLE_HIGH_Byte_4_OFF                              (24)
  #define BC_CR_DESWIZZLE_HIGH_Byte_4_WID                              ( 3)
  #define BC_CR_DESWIZZLE_HIGH_Byte_4_MSK                              (0x07000000)
  #define BC_CR_DESWIZZLE_HIGH_Byte_4_MIN                              (0)
  #define BC_CR_DESWIZZLE_HIGH_Byte_4_MAX                              (7) // 0x00000007
  #define BC_CR_DESWIZZLE_HIGH_Byte_4_DEF                              (0x00000004)
  #define BC_CR_DESWIZZLE_HIGH_Byte_4_HSH                              (0x03184E34)

  #define BC_CR_DESWIZZLE_HIGH_Byte_6_OFF                              (28)
  #define BC_CR_DESWIZZLE_HIGH_Byte_6_WID                              ( 3)
  #define BC_CR_DESWIZZLE_HIGH_Byte_6_MSK                              (0x70000000)
  #define BC_CR_DESWIZZLE_HIGH_Byte_6_MIN                              (0)
  #define BC_CR_DESWIZZLE_HIGH_Byte_6_MAX                              (7) // 0x00000007
  #define BC_CR_DESWIZZLE_HIGH_Byte_6_DEF                              (0x00000006)
  #define BC_CR_DESWIZZLE_HIGH_Byte_6_HSH                              (0x031C4E34)

#define BC_CR_TC_RFP_REG                                               (0x00004E38)

  #define BC_CR_TC_RFP_OREF_RI_OFF                                     ( 0)
  #define BC_CR_TC_RFP_OREF_RI_WID                                     ( 8)
  #define BC_CR_TC_RFP_OREF_RI_MSK                                     (0x000000FF)
  #define BC_CR_TC_RFP_OREF_RI_MIN                                     (0)
  #define BC_CR_TC_RFP_OREF_RI_MAX                                     (255) // 0x000000FF
  #define BC_CR_TC_RFP_OREF_RI_DEF                                     (0x0000000F)
  #define BC_CR_TC_RFP_OREF_RI_HSH                                     (0x08004E38)

  #define BC_CR_TC_RFP_Refresh_HP_WM_OFF                               ( 8)
  #define BC_CR_TC_RFP_Refresh_HP_WM_WID                               ( 4)
  #define BC_CR_TC_RFP_Refresh_HP_WM_MSK                               (0x00000F00)
  #define BC_CR_TC_RFP_Refresh_HP_WM_MIN                               (0)
  #define BC_CR_TC_RFP_Refresh_HP_WM_MAX                               (15) // 0x0000000F
  #define BC_CR_TC_RFP_Refresh_HP_WM_DEF                               (0x00000008)
  #define BC_CR_TC_RFP_Refresh_HP_WM_HSH                               (0x04084E38)

  #define BC_CR_TC_RFP_Refresh_panic_wm_OFF                            (12)
  #define BC_CR_TC_RFP_Refresh_panic_wm_WID                            ( 4)
  #define BC_CR_TC_RFP_Refresh_panic_wm_MSK                            (0x0000F000)
  #define BC_CR_TC_RFP_Refresh_panic_wm_MIN                            (0)
  #define BC_CR_TC_RFP_Refresh_panic_wm_MAX                            (15) // 0x0000000F
  #define BC_CR_TC_RFP_Refresh_panic_wm_DEF                            (0x00000009)
  #define BC_CR_TC_RFP_Refresh_panic_wm_HSH                            (0x040C4E38)

  #define BC_CR_TC_RFP_CounttREFIWhileRefEnOff_OFF                     (16)
  #define BC_CR_TC_RFP_CounttREFIWhileRefEnOff_WID                     ( 1)
  #define BC_CR_TC_RFP_CounttREFIWhileRefEnOff_MSK                     (0x00010000)
  #define BC_CR_TC_RFP_CounttREFIWhileRefEnOff_MIN                     (0)
  #define BC_CR_TC_RFP_CounttREFIWhileRefEnOff_MAX                     (1) // 0x00000001
  #define BC_CR_TC_RFP_CounttREFIWhileRefEnOff_DEF                     (0x00000000)
  #define BC_CR_TC_RFP_CounttREFIWhileRefEnOff_HSH                     (0x01104E38)

  #define BC_CR_TC_RFP_HPRefOnMRS_OFF                                  (17)
  #define BC_CR_TC_RFP_HPRefOnMRS_WID                                  ( 1)
  #define BC_CR_TC_RFP_HPRefOnMRS_MSK                                  (0x00020000)
  #define BC_CR_TC_RFP_HPRefOnMRS_MIN                                  (0)
  #define BC_CR_TC_RFP_HPRefOnMRS_MAX                                  (1) // 0x00000001
  #define BC_CR_TC_RFP_HPRefOnMRS_DEF                                  (0x00000001)
  #define BC_CR_TC_RFP_HPRefOnMRS_HSH                                  (0x01114E38)

  #define BC_CR_TC_RFP_AlwaysRefOnMRS_OFF                              (18)
  #define BC_CR_TC_RFP_AlwaysRefOnMRS_WID                              ( 1)
  #define BC_CR_TC_RFP_AlwaysRefOnMRS_MSK                              (0x00040000)
  #define BC_CR_TC_RFP_AlwaysRefOnMRS_MIN                              (0)
  #define BC_CR_TC_RFP_AlwaysRefOnMRS_MAX                              (1) // 0x00000001
  #define BC_CR_TC_RFP_AlwaysRefOnMRS_DEF                              (0x00000000)
  #define BC_CR_TC_RFP_AlwaysRefOnMRS_HSH                              (0x01124E38)

  #define BC_CR_TC_RFP_tREFIx9_OFF                                     (25)
  #define BC_CR_TC_RFP_tREFIx9_WID                                     ( 7)
  #define BC_CR_TC_RFP_tREFIx9_MSK                                     (0xFE000000)
  #define BC_CR_TC_RFP_tREFIx9_MIN                                     (0)
  #define BC_CR_TC_RFP_tREFIx9_MAX                                     (127) // 0x0000007F
  #define BC_CR_TC_RFP_tREFIx9_DEF                                     (0x00000023)
  #define BC_CR_TC_RFP_tREFIx9_HSH                                     (0x07194E38)

#define BC_CR_TC_RFTP_REG                                              (0x00004E3C)

  #define BC_CR_TC_RFTP_tREFI_OFF                                      ( 0)
  #define BC_CR_TC_RFTP_tREFI_WID                                      (16)
  #define BC_CR_TC_RFTP_tREFI_MSK                                      (0x0000FFFF)
  #define BC_CR_TC_RFTP_tREFI_MIN                                      (0)
  #define BC_CR_TC_RFTP_tREFI_MAX                                      (65535) // 0x0000FFFF
  #define BC_CR_TC_RFTP_tREFI_DEF                                      (0x00001004)
  #define BC_CR_TC_RFTP_tREFI_HSH                                      (0x10004E3C)

  #define BC_CR_TC_RFTP_tRFC_OFF                                       (16)
  #define BC_CR_TC_RFTP_tRFC_WID                                       (10)
  #define BC_CR_TC_RFTP_tRFC_MSK                                       (0x03FF0000)
  #define BC_CR_TC_RFTP_tRFC_MIN                                       (0)
  #define BC_CR_TC_RFTP_tRFC_MAX                                       (1023) // 0x000003FF
  #define BC_CR_TC_RFTP_tRFC_DEF                                       (0x000000B4)
  #define BC_CR_TC_RFTP_tRFC_HSH                                       (0x0A104E3C)

#define BC_CR_TC_SRFTP_REG                                             (0x00004E40)

  #define BC_CR_TC_SRFTP_tXSDLL_OFF                                    ( 0)
  #define BC_CR_TC_SRFTP_tXSDLL_WID                                    (12)
  #define BC_CR_TC_SRFTP_tXSDLL_MSK                                    (0x00000FFF)
  #define BC_CR_TC_SRFTP_tXSDLL_MIN                                    (0)
  #define BC_CR_TC_SRFTP_tXSDLL_MAX                                    (4095) // 0x00000FFF
  #define BC_CR_TC_SRFTP_tXSDLL_DEF                                    (0x00000200)
  #define BC_CR_TC_SRFTP_tXSDLL_HSH                                    (0x0C004E40)

  #define BC_CR_TC_SRFTP_tZQOPER_OFF                                   (16)
  #define BC_CR_TC_SRFTP_tZQOPER_WID                                   (10)
  #define BC_CR_TC_SRFTP_tZQOPER_MSK                                   (0x03FF0000)
  #define BC_CR_TC_SRFTP_tZQOPER_MIN                                   (0)
  #define BC_CR_TC_SRFTP_tZQOPER_MAX                                   (1023) // 0x000003FF
  #define BC_CR_TC_SRFTP_tZQOPER_DEF                                   (0x00000100)
  #define BC_CR_TC_SRFTP_tZQOPER_HSH                                   (0x0A104E40)

  #define BC_CR_TC_SRFTP_tMOD_OFF                                      (26)
  #define BC_CR_TC_SRFTP_tMOD_WID                                      ( 6)
  #define BC_CR_TC_SRFTP_tMOD_MSK                                      (0xFC000000)
  #define BC_CR_TC_SRFTP_tMOD_MIN                                      (0)
  #define BC_CR_TC_SRFTP_tMOD_MAX                                      (63) // 0x0000003F
  #define BC_CR_TC_SRFTP_tMOD_DEF                                      (0x00000000)
  #define BC_CR_TC_SRFTP_tMOD_HSH                                      (0x061A4E40)

#define BC_CR_MC_REFRESH_STAGGER_REG                                   (0x00004E44)

  #define BC_CR_MC_REFRESH_STAGGER_Ref_Interval_OFF                    ( 0)
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Interval_WID                    (11)
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Interval_MSK                    (0x000007FF)
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Interval_MIN                    (0)
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Interval_MAX                    (2047) // 0x000007FF
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Interval_DEF                    (0x00000000)
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Interval_HSH                    (0x0B004E44)

  #define BC_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_OFF                  (11)
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_WID                  ( 1)
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MSK                  (0x00000800)
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MIN                  (0)
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MAX                  (1) // 0x00000001
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_DEF                  (0x00000000)
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_HSH                  (0x010B4E44)

  #define BC_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_OFF                (12)
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_WID                ( 1)
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MSK                (0x00001000)
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MIN                (0)
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MAX                (1) // 0x00000001
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_DEF                (0x00000000)
  #define BC_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_HSH                (0x010C4E44)

  #define BC_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_OFF          (13)
  #define BC_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_WID          ( 1)
  #define BC_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MSK          (0x00002000)
  #define BC_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MIN          (0)
  #define BC_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MAX          (1) // 0x00000001
  #define BC_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_DEF          (0x00000000)
  #define BC_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_HSH          (0x010D4E44)

  #define BC_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_OFF             (14)
  #define BC_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_WID             ( 1)
  #define BC_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MSK             (0x00004000)
  #define BC_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MIN             (0)
  #define BC_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MAX             (1) // 0x00000001
  #define BC_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_DEF             (0x00000000)
  #define BC_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_HSH             (0x010E4E44)

#define BC_CR_TC_ZQCAL_REG                                             (0x00004E48)

  #define BC_CR_TC_ZQCAL_ZQCS_period_OFF                               ( 0)
  #define BC_CR_TC_ZQCAL_ZQCS_period_WID                               (10)
  #define BC_CR_TC_ZQCAL_ZQCS_period_MSK                               (0x000003FF)
  #define BC_CR_TC_ZQCAL_ZQCS_period_MIN                               (0)
  #define BC_CR_TC_ZQCAL_ZQCS_period_MAX                               (1023) // 0x000003FF
  #define BC_CR_TC_ZQCAL_ZQCS_period_DEF                               (0x00000080)
  #define BC_CR_TC_ZQCAL_ZQCS_period_HSH                               (0x0A004E48)

  #define BC_CR_TC_ZQCAL_tZQCS_OFF                                     (10)
  #define BC_CR_TC_ZQCAL_tZQCS_WID                                     (10)
  #define BC_CR_TC_ZQCAL_tZQCS_MSK                                     (0x000FFC00)
  #define BC_CR_TC_ZQCAL_tZQCS_MIN                                     (0)
  #define BC_CR_TC_ZQCAL_tZQCS_MAX                                     (1023) // 0x000003FF
  #define BC_CR_TC_ZQCAL_tZQCS_DEF                                     (0x00000040)
  #define BC_CR_TC_ZQCAL_tZQCS_HSH                                     (0x0A0A4E48)

  #define BC_CR_TC_ZQCAL_tZQCAL_OFF                                    (20)
  #define BC_CR_TC_ZQCAL_tZQCAL_WID                                    (12)
  #define BC_CR_TC_ZQCAL_tZQCAL_MSK                                    (0xFFF00000)
  #define BC_CR_TC_ZQCAL_tZQCAL_MIN                                    (0)
  #define BC_CR_TC_ZQCAL_tZQCAL_MAX                                    (4095) // 0x00000FFF
  #define BC_CR_TC_ZQCAL_tZQCAL_DEF                                    (0x00000320)
  #define BC_CR_TC_ZQCAL_tZQCAL_HSH                                    (0x0C144E48)

#define BC_CR_TC_MR2_SHADDOW_REG                                       (0x00004E4C)

  #define BC_CR_TC_MR2_SHADDOW_MR2_shaddow_OFF                         ( 0)
  #define BC_CR_TC_MR2_SHADDOW_MR2_shaddow_WID                         (14)
  #define BC_CR_TC_MR2_SHADDOW_MR2_shaddow_MSK                         (0x00003FFF)
  #define BC_CR_TC_MR2_SHADDOW_MR2_shaddow_MIN                         (0)
  #define BC_CR_TC_MR2_SHADDOW_MR2_shaddow_MAX                         (16383) // 0x00003FFF
  #define BC_CR_TC_MR2_SHADDOW_MR2_shaddow_DEF                         (0x00000000)
  #define BC_CR_TC_MR2_SHADDOW_MR2_shaddow_HSH                         (0x0E004E4C)

  #define BC_CR_TC_MR2_SHADDOW_SRT_avail_OFF                           (14)
  #define BC_CR_TC_MR2_SHADDOW_SRT_avail_WID                           ( 2)
  #define BC_CR_TC_MR2_SHADDOW_SRT_avail_MSK                           (0x0000C000)
  #define BC_CR_TC_MR2_SHADDOW_SRT_avail_MIN                           (0)
  #define BC_CR_TC_MR2_SHADDOW_SRT_avail_MAX                           (3) // 0x00000003
  #define BC_CR_TC_MR2_SHADDOW_SRT_avail_DEF                           (0x00000000)
  #define BC_CR_TC_MR2_SHADDOW_SRT_avail_HSH                           (0x020E4E4C)

#define BC_CR_TC_MR4_SHADDOW_REG                                       (0x00004E50)

  #define BC_CR_TC_MR4_SHADDOW_MR4_sh_low_OFF                          ( 0)
  #define BC_CR_TC_MR4_SHADDOW_MR4_sh_low_WID                          ( 2)
  #define BC_CR_TC_MR4_SHADDOW_MR4_sh_low_MSK                          (0x00000003)
  #define BC_CR_TC_MR4_SHADDOW_MR4_sh_low_MIN                          (0)
  #define BC_CR_TC_MR4_SHADDOW_MR4_sh_low_MAX                          (3) // 0x00000003
  #define BC_CR_TC_MR4_SHADDOW_MR4_sh_low_DEF                          (0x00000000)
  #define BC_CR_TC_MR4_SHADDOW_MR4_sh_low_HSH                          (0x02004E50)

  #define BC_CR_TC_MR4_SHADDOW_MR4_sh_high_OFF                         ( 4)
  #define BC_CR_TC_MR4_SHADDOW_MR4_sh_high_WID                         (10)
  #define BC_CR_TC_MR4_SHADDOW_MR4_sh_high_MSK                         (0x00003FF0)
  #define BC_CR_TC_MR4_SHADDOW_MR4_sh_high_MIN                         (0)
  #define BC_CR_TC_MR4_SHADDOW_MR4_sh_high_MAX                         (1023) // 0x000003FF
  #define BC_CR_TC_MR4_SHADDOW_MR4_sh_high_DEF                         (0x00000000)
  #define BC_CR_TC_MR4_SHADDOW_MR4_sh_high_HSH                         (0x0A044E50)

#define BC_CR_MC_INIT_STATE_REG                                        (0x00004E54)

  #define BC_CR_MC_INIT_STATE_Rank_occupancy_OFF                       ( 0)
  #define BC_CR_MC_INIT_STATE_Rank_occupancy_WID                       ( 8)
  #define BC_CR_MC_INIT_STATE_Rank_occupancy_MSK                       (0x000000FF)
  #define BC_CR_MC_INIT_STATE_Rank_occupancy_MIN                       (0)
  #define BC_CR_MC_INIT_STATE_Rank_occupancy_MAX                       (255) // 0x000000FF
  #define BC_CR_MC_INIT_STATE_Rank_occupancy_DEF                       (0x0000000F)
  #define BC_CR_MC_INIT_STATE_Rank_occupancy_HSH                       (0x08004E54)

  #define BC_CR_MC_INIT_STATE_SRX_reset_OFF                            ( 8)
  #define BC_CR_MC_INIT_STATE_SRX_reset_WID                            ( 1)
  #define BC_CR_MC_INIT_STATE_SRX_reset_MSK                            (0x00000100)
  #define BC_CR_MC_INIT_STATE_SRX_reset_MIN                            (0)
  #define BC_CR_MC_INIT_STATE_SRX_reset_MAX                            (1) // 0x00000001
  #define BC_CR_MC_INIT_STATE_SRX_reset_DEF                            (0x00000000)
  #define BC_CR_MC_INIT_STATE_SRX_reset_HSH                            (0x01084E54)

  #define BC_CR_MC_INIT_STATE_LPDDR4_current_FSP_OFF                   ( 9)
  #define BC_CR_MC_INIT_STATE_LPDDR4_current_FSP_WID                   ( 1)
  #define BC_CR_MC_INIT_STATE_LPDDR4_current_FSP_MSK                   (0x00000200)
  #define BC_CR_MC_INIT_STATE_LPDDR4_current_FSP_MIN                   (0)
  #define BC_CR_MC_INIT_STATE_LPDDR4_current_FSP_MAX                   (1) // 0x00000001
  #define BC_CR_MC_INIT_STATE_LPDDR4_current_FSP_DEF                   (0x00000000)
  #define BC_CR_MC_INIT_STATE_LPDDR4_current_FSP_HSH                   (0x01094E54)

  #define BC_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_OFF          (10)
  #define BC_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_WID          ( 1)
  #define BC_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_MSK          (0x00000400)
  #define BC_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_MIN          (0)
  #define BC_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_MAX          (1) // 0x00000001
  #define BC_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_DEF          (0x00000000)
  #define BC_CR_MC_INIT_STATE_LPDDR4_current_FSP_tracking_HSH          (0x010A4E54)

  #define BC_CR_MC_INIT_STATE_Reset_refresh_debt_OFF                   (11)
  #define BC_CR_MC_INIT_STATE_Reset_refresh_debt_WID                   ( 1)
  #define BC_CR_MC_INIT_STATE_Reset_refresh_debt_MSK                   (0x00000800)
  #define BC_CR_MC_INIT_STATE_Reset_refresh_debt_MIN                   (0)
  #define BC_CR_MC_INIT_STATE_Reset_refresh_debt_MAX                   (1) // 0x00000001
  #define BC_CR_MC_INIT_STATE_Reset_refresh_debt_DEF                   (0x00000000)
  #define BC_CR_MC_INIT_STATE_Reset_refresh_debt_HSH                   (0x010B4E54)

#define BC_CR_WDB_VISA_SEL_REG                                         (0x00004E58)

  #define BC_CR_WDB_VISA_SEL_VISAByteSel_OFF                           ( 0)
  #define BC_CR_WDB_VISA_SEL_VISAByteSel_WID                           ( 3)
  #define BC_CR_WDB_VISA_SEL_VISAByteSel_MSK                           (0x00000007)
  #define BC_CR_WDB_VISA_SEL_VISAByteSel_MIN                           (0)
  #define BC_CR_WDB_VISA_SEL_VISAByteSel_MAX                           (7) // 0x00000007
  #define BC_CR_WDB_VISA_SEL_VISAByteSel_DEF                           (0x00000000)
  #define BC_CR_WDB_VISA_SEL_VISAByteSel_HSH                           (0x03004E58)

  #define BC_CR_WDB_VISA_SEL_RefFSMRankSel_OFF                         ( 8)
  #define BC_CR_WDB_VISA_SEL_RefFSMRankSel_WID                         ( 2)
  #define BC_CR_WDB_VISA_SEL_RefFSMRankSel_MSK                         (0x00000300)
  #define BC_CR_WDB_VISA_SEL_RefFSMRankSel_MIN                         (0)
  #define BC_CR_WDB_VISA_SEL_RefFSMRankSel_MAX                         (3) // 0x00000003
  #define BC_CR_WDB_VISA_SEL_RefFSMRankSel_DEF                         (0x00000000)
  #define BC_CR_WDB_VISA_SEL_RefFSMRankSel_HSH                         (0x02084E58)

  #define BC_CR_WDB_VISA_SEL_Ref_counterSel_OFF                        (10)
  #define BC_CR_WDB_VISA_SEL_Ref_counterSel_WID                        ( 3)
  #define BC_CR_WDB_VISA_SEL_Ref_counterSel_MSK                        (0x00001C00)
  #define BC_CR_WDB_VISA_SEL_Ref_counterSel_MIN                        (0)
  #define BC_CR_WDB_VISA_SEL_Ref_counterSel_MAX                        (7) // 0x00000007
  #define BC_CR_WDB_VISA_SEL_Ref_counterSel_DEF                        (0x00000007)
  #define BC_CR_WDB_VISA_SEL_Ref_counterSel_HSH                        (0x030A4E58)

  #define BC_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_OFF              (13)
  #define BC_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_WID              ( 1)
  #define BC_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_MSK              (0x00002000)
  #define BC_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_MIN              (0)
  #define BC_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_MAX              (1) // 0x00000001
  #define BC_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_DEF              (0x00000000)
  #define BC_CR_WDB_VISA_SEL_Enable_Ref_Status_Sample_HSH              (0x010D4E58)

#define BC_CR_PM_DIMM_IDLE_ENERGY_REG                                  (0x00004E60)

  #define BC_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_OFF              ( 0)
  #define BC_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_WID              ( 6)
  #define BC_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MSK              (0x0000003F)
  #define BC_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MIN              (0)
  #define BC_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MAX              (63) // 0x0000003F
  #define BC_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_DEF              (0x00000000)
  #define BC_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_HSH              (0x06004E60)

  #define BC_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_OFF              ( 8)
  #define BC_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_WID              ( 6)
  #define BC_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MSK              (0x00003F00)
  #define BC_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MIN              (0)
  #define BC_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MAX              (63) // 0x0000003F
  #define BC_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_DEF              (0x00000000)
  #define BC_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_HSH              (0x06084E60)

#define BC_CR_PM_DIMM_PD_ENERGY_REG                                    (0x00004E64)

  #define BC_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_OFF                  ( 0)
  #define BC_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_WID                  ( 6)
  #define BC_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MSK                  (0x0000003F)
  #define BC_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MIN                  (0)
  #define BC_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MAX                  (63) // 0x0000003F
  #define BC_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_DEF                  (0x00000000)
  #define BC_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_HSH                  (0x06004E64)

  #define BC_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_OFF                  ( 8)
  #define BC_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_WID                  ( 6)
  #define BC_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MSK                  (0x00003F00)
  #define BC_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MIN                  (0)
  #define BC_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MAX                  (63) // 0x0000003F
  #define BC_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_DEF                  (0x00000000)
  #define BC_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_HSH                  (0x06084E64)

#define BC_CR_PM_DIMM_ACT_ENERGY_REG                                   (0x00004E68)

  #define BC_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_OFF                ( 0)
  #define BC_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_WID                ( 8)
  #define BC_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MSK                (0x000000FF)
  #define BC_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MIN                (0)
  #define BC_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MAX                (255) // 0x000000FF
  #define BC_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_DEF                (0x00000000)
  #define BC_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_HSH                (0x08004E68)

  #define BC_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_OFF                ( 8)
  #define BC_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_WID                ( 8)
  #define BC_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MSK                (0x0000FF00)
  #define BC_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MIN                (0)
  #define BC_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MAX                (255) // 0x000000FF
  #define BC_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_DEF                (0x00000000)
  #define BC_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_HSH                (0x08084E68)

#define BC_CR_PM_DIMM_RD_ENERGY_REG                                    (0x00004E6C)

  #define BC_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_OFF                  ( 0)
  #define BC_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_WID                  ( 8)
  #define BC_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MSK                  (0x000000FF)
  #define BC_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MIN                  (0)
  #define BC_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MAX                  (255) // 0x000000FF
  #define BC_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_DEF                  (0x00000000)
  #define BC_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_HSH                  (0x08004E6C)

  #define BC_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_OFF                  ( 8)
  #define BC_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_WID                  ( 8)
  #define BC_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MSK                  (0x0000FF00)
  #define BC_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MIN                  (0)
  #define BC_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MAX                  (255) // 0x000000FF
  #define BC_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_DEF                  (0x00000000)
  #define BC_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_HSH                  (0x08084E6C)

#define BC_CR_PM_DIMM_WR_ENERGY_REG                                    (0x00004E70)

  #define BC_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_OFF                  ( 0)
  #define BC_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_WID                  ( 8)
  #define BC_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MSK                  (0x000000FF)
  #define BC_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MIN                  (0)
  #define BC_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MAX                  (255) // 0x000000FF
  #define BC_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_DEF                  (0x00000000)
  #define BC_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_HSH                  (0x08004E70)

  #define BC_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_OFF                  ( 8)
  #define BC_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_WID                  ( 8)
  #define BC_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MSK                  (0x0000FF00)
  #define BC_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MIN                  (0)
  #define BC_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MAX                  (255) // 0x000000FF
  #define BC_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_DEF                  (0x00000000)
  #define BC_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_HSH                  (0x08084E70)

#define BC_CR_ECC_INJECT_COUNT_REG                                     (0x00004E74)

  #define BC_CR_ECC_INJECT_COUNT_Count_OFF                             ( 0)
  #define BC_CR_ECC_INJECT_COUNT_Count_WID                             (32)
  #define BC_CR_ECC_INJECT_COUNT_Count_MSK                             (0xFFFFFFFF)
  #define BC_CR_ECC_INJECT_COUNT_Count_MIN                             (0)
  #define BC_CR_ECC_INJECT_COUNT_Count_MAX                             (4294967295) // 0xFFFFFFFF
  #define BC_CR_ECC_INJECT_COUNT_Count_DEF                             (0xFFFFFFFF)
  #define BC_CR_ECC_INJECT_COUNT_Count_HSH                             (0x20004E74)

#define BC_CR_SC_WR_DELAY_REG                                          (0x00004E78)

  #define BC_CR_SC_WR_DELAY_Dec_tCWL_OFF                               ( 0)
  #define BC_CR_SC_WR_DELAY_Dec_tCWL_WID                               ( 6)
  #define BC_CR_SC_WR_DELAY_Dec_tCWL_MSK                               (0x0000003F)
  #define BC_CR_SC_WR_DELAY_Dec_tCWL_MIN                               (0)
  #define BC_CR_SC_WR_DELAY_Dec_tCWL_MAX                               (63) // 0x0000003F
  #define BC_CR_SC_WR_DELAY_Dec_tCWL_DEF                               (0x00000003)
  #define BC_CR_SC_WR_DELAY_Dec_tCWL_HSH                               (0x06004E78)

  #define BC_CR_SC_WR_DELAY_Add_tCWL_OFF                               ( 6)
  #define BC_CR_SC_WR_DELAY_Add_tCWL_WID                               ( 6)
  #define BC_CR_SC_WR_DELAY_Add_tCWL_MSK                               (0x00000FC0)
  #define BC_CR_SC_WR_DELAY_Add_tCWL_MIN                               (0)
  #define BC_CR_SC_WR_DELAY_Add_tCWL_MAX                               (63) // 0x0000003F
  #define BC_CR_SC_WR_DELAY_Add_tCWL_DEF                               (0x00000000)
  #define BC_CR_SC_WR_DELAY_Add_tCWL_HSH                               (0x06064E78)

  #define BC_CR_SC_WR_DELAY_Add_1Qclk_delay_OFF                        (12)
  #define BC_CR_SC_WR_DELAY_Add_1Qclk_delay_WID                        ( 1)
  #define BC_CR_SC_WR_DELAY_Add_1Qclk_delay_MSK                        (0x00001000)
  #define BC_CR_SC_WR_DELAY_Add_1Qclk_delay_MIN                        (0)
  #define BC_CR_SC_WR_DELAY_Add_1Qclk_delay_MAX                        (1) // 0x00000001
  #define BC_CR_SC_WR_DELAY_Add_1Qclk_delay_DEF                        (0x00000000)
  #define BC_CR_SC_WR_DELAY_Add_1Qclk_delay_HSH                        (0x010C4E78)

#define BC_CR_READ_RETURN_DFT_REG                                      (0x00004E7C)

  #define BC_CR_READ_RETURN_DFT_ECC_OFF                                ( 0)
  #define BC_CR_READ_RETURN_DFT_ECC_WID                                ( 8)
  #define BC_CR_READ_RETURN_DFT_ECC_MSK                                (0x000000FF)
  #define BC_CR_READ_RETURN_DFT_ECC_MIN                                (0)
  #define BC_CR_READ_RETURN_DFT_ECC_MAX                                (255) // 0x000000FF
  #define BC_CR_READ_RETURN_DFT_ECC_DEF                                (0x00000000)
  #define BC_CR_READ_RETURN_DFT_ECC_HSH                                (0x08004E7C)

  #define BC_CR_READ_RETURN_DFT_RRD_DFT_Mode_OFF                       ( 8)
  #define BC_CR_READ_RETURN_DFT_RRD_DFT_Mode_WID                       ( 2)
  #define BC_CR_READ_RETURN_DFT_RRD_DFT_Mode_MSK                       (0x00000300)
  #define BC_CR_READ_RETURN_DFT_RRD_DFT_Mode_MIN                       (0)
  #define BC_CR_READ_RETURN_DFT_RRD_DFT_Mode_MAX                       (3) // 0x00000003
  #define BC_CR_READ_RETURN_DFT_RRD_DFT_Mode_DEF                       (0x00000000)
  #define BC_CR_READ_RETURN_DFT_RRD_DFT_Mode_HSH                       (0x02084E7C)

  #define BC_CR_READ_RETURN_DFT_LFSR_Seed_Index_OFF                    (10)
  #define BC_CR_READ_RETURN_DFT_LFSR_Seed_Index_WID                    ( 5)
  #define BC_CR_READ_RETURN_DFT_LFSR_Seed_Index_MSK                    (0x00007C00)
  #define BC_CR_READ_RETURN_DFT_LFSR_Seed_Index_MIN                    (0)
  #define BC_CR_READ_RETURN_DFT_LFSR_Seed_Index_MAX                    (31) // 0x0000001F
  #define BC_CR_READ_RETURN_DFT_LFSR_Seed_Index_DEF                    (0x00000000)
  #define BC_CR_READ_RETURN_DFT_LFSR_Seed_Index_HSH                    (0x050A4E7C)

  #define BC_CR_READ_RETURN_DFT_Inversion_Mode_OFF                     (15)
  #define BC_CR_READ_RETURN_DFT_Inversion_Mode_WID                     ( 1)
  #define BC_CR_READ_RETURN_DFT_Inversion_Mode_MSK                     (0x00008000)
  #define BC_CR_READ_RETURN_DFT_Inversion_Mode_MIN                     (0)
  #define BC_CR_READ_RETURN_DFT_Inversion_Mode_MAX                     (1) // 0x00000001
  #define BC_CR_READ_RETURN_DFT_Inversion_Mode_DEF                     (0x00000000)
  #define BC_CR_READ_RETURN_DFT_Inversion_Mode_HSH                     (0x010F4E7C)

  #define BC_CR_READ_RETURN_DFT_AddressBased_OFF                       (16)
  #define BC_CR_READ_RETURN_DFT_AddressBased_WID                       ( 1)
  #define BC_CR_READ_RETURN_DFT_AddressBased_MSK                       (0x00010000)
  #define BC_CR_READ_RETURN_DFT_AddressBased_MIN                       (0)
  #define BC_CR_READ_RETURN_DFT_AddressBased_MAX                       (1) // 0x00000001
  #define BC_CR_READ_RETURN_DFT_AddressBased_DEF                       (0x00000000)
  #define BC_CR_READ_RETURN_DFT_AddressBased_HSH                       (0x01104E7C)

#define BC_CR_DESWIZZLE_LOW_ERM_REG                                    (0x00004E80)

  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_0_OFF                            ( 0)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_0_WID                            ( 3)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_0_MSK                            (0x00000007)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_0_MIN                            (0)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_0_MAX                            (7) // 0x00000007
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_0_DEF                            (0x00000000)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_0_HSH                            (0x03004E80)

  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_1_OFF                            ( 4)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_1_WID                            ( 3)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_1_MSK                            (0x00000070)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_1_MIN                            (0)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_1_MAX                            (7) // 0x00000007
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_1_DEF                            (0x00000001)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_1_HSH                            (0x03044E80)

  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_2_OFF                            ( 8)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_2_WID                            ( 3)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_2_MSK                            (0x00000700)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_2_MIN                            (0)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_2_MAX                            (7) // 0x00000007
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_2_DEF                            (0x00000002)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_2_HSH                            (0x03084E80)

  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_16_OFF                           (12)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_16_WID                           ( 3)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_16_MSK                           (0x00007000)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_16_MIN                           (0)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_16_MAX                           (7) // 0x00000007
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_16_DEF                           (0x00000000)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_16_HSH                           (0x030C4E80)

  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_17_OFF                           (16)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_17_WID                           ( 3)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_17_MSK                           (0x00070000)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_17_MIN                           (0)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_17_MAX                           (7) // 0x00000007
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_17_DEF                           (0x00000001)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_17_HSH                           (0x03104E80)

  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_18_OFF                           (20)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_18_WID                           ( 3)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_18_MSK                           (0x00700000)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_18_MIN                           (0)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_18_MAX                           (7) // 0x00000007
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_18_DEF                           (0x00000002)
  #define BC_CR_DESWIZZLE_LOW_ERM_Bit_18_HSH                           (0x03144E80)

  #define BC_CR_DESWIZZLE_LOW_ERM_Byte_0_OFF                           (24)
  #define BC_CR_DESWIZZLE_LOW_ERM_Byte_0_WID                           ( 3)
  #define BC_CR_DESWIZZLE_LOW_ERM_Byte_0_MSK                           (0x07000000)
  #define BC_CR_DESWIZZLE_LOW_ERM_Byte_0_MIN                           (0)
  #define BC_CR_DESWIZZLE_LOW_ERM_Byte_0_MAX                           (7) // 0x00000007
  #define BC_CR_DESWIZZLE_LOW_ERM_Byte_0_DEF                           (0x00000000)
  #define BC_CR_DESWIZZLE_LOW_ERM_Byte_0_HSH                           (0x03184E80)

  #define BC_CR_DESWIZZLE_LOW_ERM_Byte_2_OFF                           (28)
  #define BC_CR_DESWIZZLE_LOW_ERM_Byte_2_WID                           ( 3)
  #define BC_CR_DESWIZZLE_LOW_ERM_Byte_2_MSK                           (0x70000000)
  #define BC_CR_DESWIZZLE_LOW_ERM_Byte_2_MIN                           (0)
  #define BC_CR_DESWIZZLE_LOW_ERM_Byte_2_MAX                           (7) // 0x00000007
  #define BC_CR_DESWIZZLE_LOW_ERM_Byte_2_DEF                           (0x00000002)
  #define BC_CR_DESWIZZLE_LOW_ERM_Byte_2_HSH                           (0x031C4E80)

#define BC_CR_DESWIZZLE_HIGH_ERM_REG                                   (0x00004E84)

  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_32_OFF                          ( 0)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_32_WID                          ( 3)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_32_MSK                          (0x00000007)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_32_MIN                          (0)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_32_MAX                          (7) // 0x00000007
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_32_DEF                          (0x00000000)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_32_HSH                          (0x03004E84)

  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_33_OFF                          ( 4)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_33_WID                          ( 3)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_33_MSK                          (0x00000070)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_33_MIN                          (0)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_33_MAX                          (7) // 0x00000007
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_33_DEF                          (0x00000001)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_33_HSH                          (0x03044E84)

  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_34_OFF                          ( 8)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_34_WID                          ( 3)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_34_MSK                          (0x00000700)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_34_MIN                          (0)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_34_MAX                          (7) // 0x00000007
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_34_DEF                          (0x00000002)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_34_HSH                          (0x03084E84)

  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_48_OFF                          (12)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_48_WID                          ( 3)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_48_MSK                          (0x00007000)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_48_MIN                          (0)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_48_MAX                          (7) // 0x00000007
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_48_DEF                          (0x00000000)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_48_HSH                          (0x030C4E84)

  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_49_OFF                          (16)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_49_WID                          ( 3)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_49_MSK                          (0x00070000)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_49_MIN                          (0)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_49_MAX                          (7) // 0x00000007
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_49_DEF                          (0x00000001)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_49_HSH                          (0x03104E84)

  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_50_OFF                          (20)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_50_WID                          ( 3)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_50_MSK                          (0x00700000)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_50_MIN                          (0)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_50_MAX                          (7) // 0x00000007
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_50_DEF                          (0x00000002)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Bit_50_HSH                          (0x03144E84)

  #define BC_CR_DESWIZZLE_HIGH_ERM_Byte_4_OFF                          (24)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Byte_4_WID                          ( 3)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Byte_4_MSK                          (0x07000000)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Byte_4_MIN                          (0)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Byte_4_MAX                          (7) // 0x00000007
  #define BC_CR_DESWIZZLE_HIGH_ERM_Byte_4_DEF                          (0x00000004)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Byte_4_HSH                          (0x03184E84)

  #define BC_CR_DESWIZZLE_HIGH_ERM_Byte_6_OFF                          (28)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Byte_6_WID                          ( 3)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Byte_6_MSK                          (0x70000000)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Byte_6_MIN                          (0)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Byte_6_MAX                          (7) // 0x00000007
  #define BC_CR_DESWIZZLE_HIGH_ERM_Byte_6_DEF                          (0x00000006)
  #define BC_CR_DESWIZZLE_HIGH_ERM_Byte_6_HSH                          (0x031C4E84)

#define BC_CR_SC_PBR_REG                                               (0x00004E88)

  #define BC_CR_SC_PBR_PBR_Disable_OFF                                 ( 0)
  #define BC_CR_SC_PBR_PBR_Disable_WID                                 ( 1)
  #define BC_CR_SC_PBR_PBR_Disable_MSK                                 (0x00000001)
  #define BC_CR_SC_PBR_PBR_Disable_MIN                                 (0)
  #define BC_CR_SC_PBR_PBR_Disable_MAX                                 (1) // 0x00000001
  #define BC_CR_SC_PBR_PBR_Disable_DEF                                 (0x00000001)
  #define BC_CR_SC_PBR_PBR_Disable_HSH                                 (0x01004E88)

  #define BC_CR_SC_PBR_PBR_OOO_Dis_OFF                                 ( 1)
  #define BC_CR_SC_PBR_PBR_OOO_Dis_WID                                 ( 1)
  #define BC_CR_SC_PBR_PBR_OOO_Dis_MSK                                 (0x00000002)
  #define BC_CR_SC_PBR_PBR_OOO_Dis_MIN                                 (0)
  #define BC_CR_SC_PBR_PBR_OOO_Dis_MAX                                 (1) // 0x00000001
  #define BC_CR_SC_PBR_PBR_OOO_Dis_DEF                                 (0x00000000)
  #define BC_CR_SC_PBR_PBR_OOO_Dis_HSH                                 (0x01014E88)

  #define BC_CR_SC_PBR_PBR_Issue_NOP_OFF                               ( 2)
  #define BC_CR_SC_PBR_PBR_Issue_NOP_WID                               ( 1)
  #define BC_CR_SC_PBR_PBR_Issue_NOP_MSK                               (0x00000004)
  #define BC_CR_SC_PBR_PBR_Issue_NOP_MIN                               (0)
  #define BC_CR_SC_PBR_PBR_Issue_NOP_MAX                               (1) // 0x00000001
  #define BC_CR_SC_PBR_PBR_Issue_NOP_DEF                               (0x00000000)
  #define BC_CR_SC_PBR_PBR_Issue_NOP_HSH                               (0x01024E88)

  #define BC_CR_SC_PBR_PBR_Disable_on_hot_OFF                          ( 3)
  #define BC_CR_SC_PBR_PBR_Disable_on_hot_WID                          ( 1)
  #define BC_CR_SC_PBR_PBR_Disable_on_hot_MSK                          (0x00000008)
  #define BC_CR_SC_PBR_PBR_Disable_on_hot_MIN                          (0)
  #define BC_CR_SC_PBR_PBR_Disable_on_hot_MAX                          (1) // 0x00000001
  #define BC_CR_SC_PBR_PBR_Disable_on_hot_DEF                          (0x00000000)
  #define BC_CR_SC_PBR_PBR_Disable_on_hot_HSH                          (0x01034E88)

  #define BC_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_OFF                        ( 4)
  #define BC_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_WID                        ( 6)
  #define BC_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_MSK                        (0x000003F0)
  #define BC_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_MIN                        (0)
  #define BC_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_MAX                        (63) // 0x0000003F
  #define BC_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_DEF                        (0x00000001)
  #define BC_CR_SC_PBR_PBR_Exit_on_Idle_Cnt_HSH                        (0x06044E88)

  #define BC_CR_SC_PBR_tRFCpb_OFF                                      (10)
  #define BC_CR_SC_PBR_tRFCpb_WID                                      (10)
  #define BC_CR_SC_PBR_tRFCpb_MSK                                      (0x000FFC00)
  #define BC_CR_SC_PBR_tRFCpb_MIN                                      (0)
  #define BC_CR_SC_PBR_tRFCpb_MAX                                      (1023) // 0x000003FF
  #define BC_CR_SC_PBR_tRFCpb_DEF                                      (0x0000003C)
  #define BC_CR_SC_PBR_tRFCpb_HSH                                      (0x0A0A4E88)

  #define BC_CR_SC_PBR_Refresh_ABR_release_OFF                         (20)
  #define BC_CR_SC_PBR_Refresh_ABR_release_WID                         ( 4)
  #define BC_CR_SC_PBR_Refresh_ABR_release_MSK                         (0x00F00000)
  #define BC_CR_SC_PBR_Refresh_ABR_release_MIN                         (0)
  #define BC_CR_SC_PBR_Refresh_ABR_release_MAX                         (15) // 0x0000000F
  #define BC_CR_SC_PBR_Refresh_ABR_release_DEF                         (0x00000007)
  #define BC_CR_SC_PBR_Refresh_ABR_release_HSH                         (0x04144E88)

  #define BC_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_OFF          (24)
  #define BC_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_WID          ( 1)
  #define BC_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_MSK          (0x01000000)
  #define BC_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_MIN          (0)
  #define BC_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_MAX          (1) // 0x00000001
  #define BC_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_DEF          (0x00000001)
  #define BC_CR_SC_PBR_PBR_extended_disable_while_DQS_OSC_HSH          (0x01184E88)

  #define BC_CR_SC_PBR_SPARE_OFF                                       (25)
  #define BC_CR_SC_PBR_SPARE_WID                                       ( 7)
  #define BC_CR_SC_PBR_SPARE_MSK                                       (0xFE000000)
  #define BC_CR_SC_PBR_SPARE_MIN                                       (0)
  #define BC_CR_SC_PBR_SPARE_MAX                                       (127) // 0x0000007F
  #define BC_CR_SC_PBR_SPARE_DEF                                       (0x00000000)
  #define BC_CR_SC_PBR_SPARE_HSH                                       (0x07194E88)

#define BC_CR_MC_CPGC_CMI_REG                                          (0x00004E8C)

  #define BC_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_OFF                     ( 0)
  #define BC_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_WID                     ( 8)
  #define BC_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_MSK                     (0x000000FF)
  #define BC_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_MIN                     (0)
  #define BC_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_MAX                     (255) // 0x000000FF
  #define BC_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_DEF                     (0x00000004)
  #define BC_CR_MC_CPGC_CMI_CPGC2MC_RD_CREDITS_HSH                     (0x08004E8C)

  #define BC_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_OFF                     ( 8)
  #define BC_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_WID                     ( 8)
  #define BC_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_MSK                     (0x0000FF00)
  #define BC_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_MIN                     (0)
  #define BC_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_MAX                     (255) // 0x000000FF
  #define BC_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_DEF                     (0x00000004)
  #define BC_CR_MC_CPGC_CMI_CPGC2MC_WR_CREDITS_HSH                     (0x08084E8C)

  #define BC_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_OFF                     (16)
  #define BC_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_WID                     ( 8)
  #define BC_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_MSK                     (0x00FF0000)
  #define BC_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_MIN                     (0)
  #define BC_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_MAX                     (255) // 0x000000FF
  #define BC_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_DEF                     (0x00000003)
  #define BC_CR_MC_CPGC_CMI_MC2CPGC_RD_CREDITS_HSH                     (0x08104E8C)

  #define BC_CR_MC_CPGC_CMI_CPGC_ACTIVE_OFF                            (24)
  #define BC_CR_MC_CPGC_CMI_CPGC_ACTIVE_WID                            ( 1)
  #define BC_CR_MC_CPGC_CMI_CPGC_ACTIVE_MSK                            (0x01000000)
  #define BC_CR_MC_CPGC_CMI_CPGC_ACTIVE_MIN                            (0)
  #define BC_CR_MC_CPGC_CMI_CPGC_ACTIVE_MAX                            (1) // 0x00000001
  #define BC_CR_MC_CPGC_CMI_CPGC_ACTIVE_DEF                            (0x00000000)
  #define BC_CR_MC_CPGC_CMI_CPGC_ACTIVE_HSH                            (0x01184E8C)

  #define BC_CR_MC_CPGC_CMI_CPGC_sync_cpl_OFF                          (25)
  #define BC_CR_MC_CPGC_CMI_CPGC_sync_cpl_WID                          ( 1)
  #define BC_CR_MC_CPGC_CMI_CPGC_sync_cpl_MSK                          (0x02000000)
  #define BC_CR_MC_CPGC_CMI_CPGC_sync_cpl_MIN                          (0)
  #define BC_CR_MC_CPGC_CMI_CPGC_sync_cpl_MAX                          (1) // 0x00000001
  #define BC_CR_MC_CPGC_CMI_CPGC_sync_cpl_DEF                          (0x00000001)
  #define BC_CR_MC_CPGC_CMI_CPGC_sync_cpl_HSH                          (0x01194E8C)

  #define BC_CR_MC_CPGC_CMI_CPGC_sync_phase_OFF                        (26)
  #define BC_CR_MC_CPGC_CMI_CPGC_sync_phase_WID                        ( 1)
  #define BC_CR_MC_CPGC_CMI_CPGC_sync_phase_MSK                        (0x04000000)
  #define BC_CR_MC_CPGC_CMI_CPGC_sync_phase_MIN                        (0)
  #define BC_CR_MC_CPGC_CMI_CPGC_sync_phase_MAX                        (1) // 0x00000001
  #define BC_CR_MC_CPGC_CMI_CPGC_sync_phase_DEF                        (0x00000000)
  #define BC_CR_MC_CPGC_CMI_CPGC_sync_phase_HSH                        (0x011A4E8C)

  #define BC_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_OFF          (27)
  #define BC_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_WID          ( 1)
  #define BC_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_MSK          (0x08000000)
  #define BC_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_MIN          (0)
  #define BC_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_MAX          (1) // 0x00000001
  #define BC_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_DEF          (0x00000000)
  #define BC_CR_MC_CPGC_CMI_CPGC_Dis_Allow_CPL_interleave_HSH          (0x011B4E8C)

  #define BC_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_OFF                          (28)
  #define BC_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_WID                          ( 3)
  #define BC_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_MSK                          (0x70000000)
  #define BC_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_MIN                          (0)
  #define BC_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_MAX                          (7) // 0x00000007
  #define BC_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_DEF                          (0x00000000)
  #define BC_CR_MC_CPGC_CMI_CPGC_ECC_BYTE_HSH                          (0x031C4E8C)

  #define BC_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_OFF                     (31)
  #define BC_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_WID                     ( 1)
  #define BC_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_MSK                     (0x80000000)
  #define BC_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_MIN                     (0)
  #define BC_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_MAX                     (1) // 0x00000001
  #define BC_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_DEF                     (0x00000000)
  #define BC_CR_MC_CPGC_CMI_Stall_CPGC_CMI_Req_HSH                     (0x011F4E8C)

#define BC_CR_MC_CPGC_MISC_DFT_REG                                     (0x00004E90)

  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_OFF                    ( 0)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_WID                    ( 1)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_MSK                    (0x00000001)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_MIN                    (0)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_MAX                    (1) // 0x00000001
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_DEF                    (0x00000000)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Row2Col_HSH                    (0x01004E90)

  #define BC_CR_MC_CPGC_MISC_DFT_Col_align_OFF                         ( 1)
  #define BC_CR_MC_CPGC_MISC_DFT_Col_align_WID                         ( 3)
  #define BC_CR_MC_CPGC_MISC_DFT_Col_align_MSK                         (0x0000000E)
  #define BC_CR_MC_CPGC_MISC_DFT_Col_align_MIN                         (0)
  #define BC_CR_MC_CPGC_MISC_DFT_Col_align_MAX                         (7) // 0x00000007
  #define BC_CR_MC_CPGC_MISC_DFT_Col_align_DEF                         (0x00000003)
  #define BC_CR_MC_CPGC_MISC_DFT_Col_align_HSH                         (0x03014E90)

  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_OFF                   ( 4)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_WID                   ( 1)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_MSK                   (0x00000010)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_MIN                   (0)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_MAX                   (1) // 0x00000001
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_DEF                   (0x00000000)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Bank2Row_HSH                   (0x01044E90)

  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_OFF                    ( 5)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_WID                    ( 1)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_MSK                    (0x00000020)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_MIN                    (0)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_MAX                    (1) // 0x00000001
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_DEF                    (0x00000000)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_Col2Row_HSH                    (0x01054E90)

  #define BC_CR_MC_CPGC_MISC_DFT_Row_align_OFF                         ( 6)
  #define BC_CR_MC_CPGC_MISC_DFT_Row_align_WID                         ( 3)
  #define BC_CR_MC_CPGC_MISC_DFT_Row_align_MSK                         (0x000001C0)
  #define BC_CR_MC_CPGC_MISC_DFT_Row_align_MIN                         (0)
  #define BC_CR_MC_CPGC_MISC_DFT_Row_align_MAX                         (7) // 0x00000007
  #define BC_CR_MC_CPGC_MISC_DFT_Row_align_DEF                         (0x00000003)
  #define BC_CR_MC_CPGC_MISC_DFT_Row_align_HSH                         (0x03064E90)

  #define BC_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_OFF                    ( 9)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_WID                    ( 1)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_MSK                    (0x00000200)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_MIN                    (0)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_MAX                    (1) // 0x00000001
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_DEF                    (0x00000000)
  #define BC_CR_MC_CPGC_MISC_DFT_Concat_BG2Bank_HSH                    (0x01094E90)

  #define BC_CR_MC_CPGC_MISC_DFT_dis_BankGroup_OFF                     (10)
  #define BC_CR_MC_CPGC_MISC_DFT_dis_BankGroup_WID                     ( 1)
  #define BC_CR_MC_CPGC_MISC_DFT_dis_BankGroup_MSK                     (0x00000400)
  #define BC_CR_MC_CPGC_MISC_DFT_dis_BankGroup_MIN                     (0)
  #define BC_CR_MC_CPGC_MISC_DFT_dis_BankGroup_MAX                     (1) // 0x00000001
  #define BC_CR_MC_CPGC_MISC_DFT_dis_BankGroup_DEF                     (0x00000000)
  #define BC_CR_MC_CPGC_MISC_DFT_dis_BankGroup_HSH                     (0x010A4E90)

  #define BC_CR_MC_CPGC_MISC_DFT_Rank_as_it_OFF                        (11)
  #define BC_CR_MC_CPGC_MISC_DFT_Rank_as_it_WID                        ( 1)
  #define BC_CR_MC_CPGC_MISC_DFT_Rank_as_it_MSK                        (0x00000800)
  #define BC_CR_MC_CPGC_MISC_DFT_Rank_as_it_MIN                        (0)
  #define BC_CR_MC_CPGC_MISC_DFT_Rank_as_it_MAX                        (1) // 0x00000001
  #define BC_CR_MC_CPGC_MISC_DFT_Rank_as_it_DEF                        (0x00000000)
  #define BC_CR_MC_CPGC_MISC_DFT_Rank_as_it_HSH                        (0x010B4E90)

  #define BC_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_OFF               (12)
  #define BC_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_WID               ( 1)
  #define BC_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_MSK               (0x00001000)
  #define BC_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_MIN               (0)
  #define BC_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_MAX               (1) // 0x00000001
  #define BC_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_DEF               (0x00000000)
  #define BC_CR_MC_CPGC_MISC_DFT_channel_is_CID_Zero_HSH               (0x010C4E90)

  #define BC_CR_MC_CPGC_MISC_DFT_Inverse_channel_OFF                   (13)
  #define BC_CR_MC_CPGC_MISC_DFT_Inverse_channel_WID                   ( 1)
  #define BC_CR_MC_CPGC_MISC_DFT_Inverse_channel_MSK                   (0x00002000)
  #define BC_CR_MC_CPGC_MISC_DFT_Inverse_channel_MIN                   (0)
  #define BC_CR_MC_CPGC_MISC_DFT_Inverse_channel_MAX                   (1) // 0x00000001
  #define BC_CR_MC_CPGC_MISC_DFT_Inverse_channel_DEF                   (0x00000000)
  #define BC_CR_MC_CPGC_MISC_DFT_Inverse_channel_HSH                   (0x010D4E90)

  #define BC_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_OFF                    (14)
  #define BC_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_WID                    ( 1)
  #define BC_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_MSK                    (0x00004000)
  #define BC_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_MIN                    (0)
  #define BC_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_MAX                    (1) // 0x00000001
  #define BC_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_DEF                    (0x00000000)
  #define BC_CR_MC_CPGC_MISC_DFT_Delay_cpl_info_HSH                    (0x010E4E90)

  #define BC_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_OFF                    (15)
  #define BC_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_WID                    ( 1)
  #define BC_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_MSK                    (0x00008000)
  #define BC_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_MIN                    (0)
  #define BC_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_MAX                    (1) // 0x00000001
  #define BC_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_DEF                    (0x00000000)
  #define BC_CR_MC_CPGC_MISC_DFT_Delay_cpl_data_HSH                    (0x010F4E90)

  #define BC_CR_MC_CPGC_MISC_DFT_Reset_CPGC_OFF                        (16)
  #define BC_CR_MC_CPGC_MISC_DFT_Reset_CPGC_WID                        ( 1)
  #define BC_CR_MC_CPGC_MISC_DFT_Reset_CPGC_MSK                        (0x00010000)
  #define BC_CR_MC_CPGC_MISC_DFT_Reset_CPGC_MIN                        (0)
  #define BC_CR_MC_CPGC_MISC_DFT_Reset_CPGC_MAX                        (1) // 0x00000001
  #define BC_CR_MC_CPGC_MISC_DFT_Reset_CPGC_DEF                        (0x00000000)
  #define BC_CR_MC_CPGC_MISC_DFT_Reset_CPGC_HSH                        (0x01104E90)

  #define BC_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_OFF       (17)
  #define BC_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_WID       ( 1)
  #define BC_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_MSK       (0x00020000)
  #define BC_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_MIN       (0)
  #define BC_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_MAX       (1) // 0x00000001
  #define BC_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_DEF       (0x00000000)
  #define BC_CR_MC_CPGC_MISC_DFT_Lock_On_Active_CPGC_CMI_ISM_HSH       (0x01114E90)

  #define BC_CR_MC_CPGC_MISC_DFT_BG1_mask_OFF                          (18)
  #define BC_CR_MC_CPGC_MISC_DFT_BG1_mask_WID                          ( 1)
  #define BC_CR_MC_CPGC_MISC_DFT_BG1_mask_MSK                          (0x00040000)
  #define BC_CR_MC_CPGC_MISC_DFT_BG1_mask_MIN                          (0)
  #define BC_CR_MC_CPGC_MISC_DFT_BG1_mask_MAX                          (1) // 0x00000001
  #define BC_CR_MC_CPGC_MISC_DFT_BG1_mask_DEF                          (0x00000000)
  #define BC_CR_MC_CPGC_MISC_DFT_BG1_mask_HSH                          (0x01124E90)

  #define BC_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_OFF                  (19)
  #define BC_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_WID                  ( 1)
  #define BC_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_MSK                  (0x00080000)
  #define BC_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_MIN                  (0)
  #define BC_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_MAX                  (1) // 0x00000001
  #define BC_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_DEF                  (0x00000000)
  #define BC_CR_MC_CPGC_MISC_DFT_Rank1_as_ERM_BG1_HSH                  (0x01134E90)

  #define BC_CR_MC_CPGC_MISC_DFT_DDR4_alert_OFF                        (20)
  #define BC_CR_MC_CPGC_MISC_DFT_DDR4_alert_WID                        ( 1)
  #define BC_CR_MC_CPGC_MISC_DFT_DDR4_alert_MSK                        (0x00100000)
  #define BC_CR_MC_CPGC_MISC_DFT_DDR4_alert_MIN                        (0)
  #define BC_CR_MC_CPGC_MISC_DFT_DDR4_alert_MAX                        (1) // 0x00000001
  #define BC_CR_MC_CPGC_MISC_DFT_DDR4_alert_DEF                        (0x00000000)
  #define BC_CR_MC_CPGC_MISC_DFT_DDR4_alert_HSH                        (0x01144E90)

#define BC_CR_TC_LPDDR4_MISC_REG                                       (0x00004E94)

  #define BC_CR_TC_LPDDR4_MISC_tOSCO_OFF                               ( 0)
  #define BC_CR_TC_LPDDR4_MISC_tOSCO_WID                               ( 7)
  #define BC_CR_TC_LPDDR4_MISC_tOSCO_MSK                               (0x0000007F)
  #define BC_CR_TC_LPDDR4_MISC_tOSCO_MIN                               (0)
  #define BC_CR_TC_LPDDR4_MISC_tOSCO_MAX                               (127) // 0x0000007F
  #define BC_CR_TC_LPDDR4_MISC_tOSCO_DEF                               (0x00000056)
  #define BC_CR_TC_LPDDR4_MISC_tOSCO_HSH                               (0x07004E94)

#define BC_CR_PM_ALL_RANKS_CKE_LOW_COUNT_REG                           (0x00004EB0)

  #define BC_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_OFF                   ( 0)
  #define BC_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_WID                   (32)
  #define BC_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MSK                   (0xFFFFFFFF)
  #define BC_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MIN                   (0)
  #define BC_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MAX                   (4294967295) // 0xFFFFFFFF
  #define BC_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_DEF                   (0x00000000)
  #define BC_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_HSH                   (0x20004EB0)

#define BC_CR_TC_SREXITTP_REG                                          (0x00004EC4)

  #define BC_CR_TC_SREXITTP_tXSR_OFF                                   ( 0)
  #define BC_CR_TC_SREXITTP_tXSR_WID                                   (10)
  #define BC_CR_TC_SREXITTP_tXSR_MSK                                   (0x000003FF)
  #define BC_CR_TC_SREXITTP_tXSR_MIN                                   (0)
  #define BC_CR_TC_SREXITTP_tXSR_MAX                                   (1023) // 0x000003FF
  #define BC_CR_TC_SREXITTP_tXSR_DEF                                   (0x00000000)
  #define BC_CR_TC_SREXITTP_tXSR_HSH                                   (0x0A004EC4)

  #define BC_CR_TC_SREXITTP_count_block_wr_on_srx_OFF                  (10)
  #define BC_CR_TC_SREXITTP_count_block_wr_on_srx_WID                  ( 7)
  #define BC_CR_TC_SREXITTP_count_block_wr_on_srx_MSK                  (0x0001FC00)
  #define BC_CR_TC_SREXITTP_count_block_wr_on_srx_MIN                  (0)
  #define BC_CR_TC_SREXITTP_count_block_wr_on_srx_MAX                  (127) // 0x0000007F
  #define BC_CR_TC_SREXITTP_count_block_wr_on_srx_DEF                  (0x00000014)
  #define BC_CR_TC_SREXITTP_count_block_wr_on_srx_HSH                  (0x070A4EC4)

  #define BC_CR_TC_SREXITTP_serial_zq_between_sub_ch_OFF               (17)
  #define BC_CR_TC_SREXITTP_serial_zq_between_sub_ch_WID               ( 1)
  #define BC_CR_TC_SREXITTP_serial_zq_between_sub_ch_MSK               (0x00020000)
  #define BC_CR_TC_SREXITTP_serial_zq_between_sub_ch_MIN               (0)
  #define BC_CR_TC_SREXITTP_serial_zq_between_sub_ch_MAX               (1) // 0x00000001
  #define BC_CR_TC_SREXITTP_serial_zq_between_sub_ch_DEF               (0x00000000)
  #define BC_CR_TC_SREXITTP_serial_zq_between_sub_ch_HSH               (0x01114EC4)

#define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_REG                            (0x00004EC8)

  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_OFF           ( 0)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_WID           (16)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_MSK           (0x0000FFFF)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_MIN           (0)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_MAX           (65535) // 0x0000FFFF
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_DEF           (0x00000100)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_DQSOSCL_PERIOD_HSH           (0x10004EC8)

  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_OFF     (16)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_WID     ( 8)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_MSK     (0x00FF0000)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_MIN     (0)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_MAX     (255) // 0x000000FF
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_DEF     (0x00000007)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_MR19toBlockAckPeriod_HSH     (0x08104EC8)

  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_OFF          (24)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_WID          ( 1)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_MSK          (0x01000000)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_MIN          (0)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_MAX          (1) // 0x00000001
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_DEF          (0x00000000)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_DIS_SRX_DQSOSCL_HSH          (0x01184EC8)

  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_OFF  (26)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_WID  ( 1)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_MSK  (0x04000000)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_MIN  (0)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_MAX  (1) // 0x00000001
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_DEF  (0x00000000)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_pkgc_exit_HSH  (0x011A4EC8)

  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_OFF    (27)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_WID    ( 1)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_MSK    (0x08000000)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_MIN    (0)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_MAX    (1) // 0x00000001
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_DEF    (0x00000000)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_wr_on_SR_exit_HSH    (0x011B4EC8)

  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_OFF (28)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_WID ( 1)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_MSK (0x10000000)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_MIN (0)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_MAX (1) // 0x00000001
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_DEF (0x00000000)
  #define BC_CR_LP4_DQS_OSCILLATOR_PARAMS_disable_PMreqWaitForMR19_HSH (0x011C4EC8)

#define BC_CR_REUT_CH_WDB_CAPTURE_CTL_REG                              (0x00004ED0)

  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_OFF         ( 0)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_WID         ( 1)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MSK         (0x00000001)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MIN         (0)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MAX         (1) // 0x00000001
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_DEF         (0x00000000)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_HSH         (0x01004ED0)

  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_OFF ( 8)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_WID ( 6)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MSK (0x00003F00)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MIN (0)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MAX (63) // 0x0000003F
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_DEF (0x00000000)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_HSH (0x06084ED0)

  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_OFF (16)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_WID ( 6)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MSK (0x003F0000)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MIN (0)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MAX (63) // 0x0000003F
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_DEF (0x00000000)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_HSH (0x06104ED0)

  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_OFF    (22)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_WID    ( 2)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_MSK    (0x00C00000)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_MIN    (0)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_MAX    (3) // 0x00000003
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_DEF    (0x00000000)
  #define BC_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Capture_Block_SubCh_HSH    (0x02164ED0)

#define BC_CR_REUT_CH_WDB_CAPTURE_STATUS_REG                           (0x00004ED4)

  #define BC_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_OFF ( 0)
  #define BC_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_WID ( 6)
  #define BC_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_MSK (0x0000003F)
  #define BC_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_MIN (0)
  #define BC_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_MAX (63) // 0x0000003F
  #define BC_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_DEF (0x00000000)
  #define BC_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC0_Current_Capture_Pointer_HSH (0x06004ED4)

  #define BC_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_OFF ( 8)
  #define BC_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_WID ( 6)
  #define BC_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_MSK (0x00003F00)
  #define BC_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_MIN (0)
  #define BC_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_MAX (63) // 0x0000003F
  #define BC_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_DEF (0x00000000)
  #define BC_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_SC1_Current_Capture_Pointer_HSH (0x06084ED4)

#define BC_CR_WDB_RD_WR_DFX_DATA_REG                                   (0x00004ED8)

  #define BC_CR_WDB_RD_WR_DFX_DATA_DATA_OFF                            ( 0)
  #define BC_CR_WDB_RD_WR_DFX_DATA_DATA_WID                            (64)
  #define BC_CR_WDB_RD_WR_DFX_DATA_DATA_MSK                            (0xFFFFFFFFFFFFFFFFULL)
  #define BC_CR_WDB_RD_WR_DFX_DATA_DATA_MIN                            (0)
  #define BC_CR_WDB_RD_WR_DFX_DATA_DATA_MAX                            (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define BC_CR_WDB_RD_WR_DFX_DATA_DATA_DEF                            (0x00000000)
  #define BC_CR_WDB_RD_WR_DFX_DATA_DATA_HSH                            (0x40004ED8)

#define BC_CR_WDB_RD_WR_DFX_CTL_REG                                    (0x00004EE0)

  #define BC_CR_WDB_RD_WR_DFX_CTL_GO_OFF                               ( 0)
  #define BC_CR_WDB_RD_WR_DFX_CTL_GO_WID                               ( 1)
  #define BC_CR_WDB_RD_WR_DFX_CTL_GO_MSK                               (0x00000001)
  #define BC_CR_WDB_RD_WR_DFX_CTL_GO_MIN                               (0)
  #define BC_CR_WDB_RD_WR_DFX_CTL_GO_MAX                               (1) // 0x00000001
  #define BC_CR_WDB_RD_WR_DFX_CTL_GO_DEF                               (0x00000000)
  #define BC_CR_WDB_RD_WR_DFX_CTL_GO_HSH                               (0x01004EE0)

  #define BC_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_OFF                        ( 1)
  #define BC_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_WID                        ( 8)
  #define BC_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_MSK                        (0x000001FE)
  #define BC_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_MIN                        (0)
  #define BC_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_MAX                        (255) // 0x000000FF
  #define BC_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_DEF                        (0x00000000)
  #define BC_CR_WDB_RD_WR_DFX_CTL_Chunk_Sel_HSH                        (0x08014EE0)

  #define BC_CR_WDB_RD_WR_DFX_CTL_Op_OFF                               ( 9)
  #define BC_CR_WDB_RD_WR_DFX_CTL_Op_WID                               ( 1)
  #define BC_CR_WDB_RD_WR_DFX_CTL_Op_MSK                               (0x00000200)
  #define BC_CR_WDB_RD_WR_DFX_CTL_Op_MIN                               (0)
  #define BC_CR_WDB_RD_WR_DFX_CTL_Op_MAX                               (1) // 0x00000001
  #define BC_CR_WDB_RD_WR_DFX_CTL_Op_DEF                               (0x00000000)
  #define BC_CR_WDB_RD_WR_DFX_CTL_Op_HSH                               (0x01094EE0)

  #define BC_CR_WDB_RD_WR_DFX_CTL_SubCh_OFF                            (10)
  #define BC_CR_WDB_RD_WR_DFX_CTL_SubCh_WID                            ( 1)
  #define BC_CR_WDB_RD_WR_DFX_CTL_SubCh_MSK                            (0x00000400)
  #define BC_CR_WDB_RD_WR_DFX_CTL_SubCh_MIN                            (0)
  #define BC_CR_WDB_RD_WR_DFX_CTL_SubCh_MAX                            (1) // 0x00000001
  #define BC_CR_WDB_RD_WR_DFX_CTL_SubCh_DEF                            (0x00000000)
  #define BC_CR_WDB_RD_WR_DFX_CTL_SubCh_HSH                            (0x010A4EE0)

  #define BC_CR_WDB_RD_WR_DFX_CTL_WID_OFF                              (11)
  #define BC_CR_WDB_RD_WR_DFX_CTL_WID_WID                              ( 6)
  #define BC_CR_WDB_RD_WR_DFX_CTL_WID_MSK                              (0x0001F800)
  #define BC_CR_WDB_RD_WR_DFX_CTL_WID_MIN                              (0)
  #define BC_CR_WDB_RD_WR_DFX_CTL_WID_MAX                              (63) // 0x0000003F
  #define BC_CR_WDB_RD_WR_DFX_CTL_WID_DEF                              (0x00000000)
  #define BC_CR_WDB_RD_WR_DFX_CTL_WID_HSH                              (0x060B4EE0)

#define BC_CR_REF_FSM_STATUS_REG                                       (0x00004EE4)

  #define BC_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_OFF             ( 0)
  #define BC_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_WID             ( 4)
  #define BC_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_MSK             (0x0000000F)
  #define BC_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_MIN             (0)
  #define BC_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_MAX             (15) // 0x0000000F
  #define BC_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_DEF             (0x00000000)
  #define BC_CR_REF_FSM_STATUS_DQS_INTERVAL_FSM_status_HSH             (0x04004EE4)

  #define BC_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_OFF                  ( 4)
  #define BC_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_WID                  ( 5)
  #define BC_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_MSK                  (0x000001F0)
  #define BC_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_MIN                  (0)
  #define BC_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_MAX                  (31) // 0x0000001F
  #define BC_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_DEF                  (0x00000000)
  #define BC_CR_REF_FSM_STATUS_TEMP_RD_FSM_status_HSH                  (0x05044EE4)

  #define BC_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_OFF             ( 9)
  #define BC_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_WID             ( 2)
  #define BC_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_MSK             (0x00000600)
  #define BC_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_MIN             (0)
  #define BC_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_MAX             (3) // 0x00000003
  #define BC_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_DEF             (0x00000000)
  #define BC_CR_REF_FSM_STATUS_REFRATE_CHNG_FSM_status_HSH             (0x02094EE4)

  #define BC_CR_REF_FSM_STATUS_ZQCS_FSM_status_OFF                     (11)
  #define BC_CR_REF_FSM_STATUS_ZQCS_FSM_status_WID                     ( 3)
  #define BC_CR_REF_FSM_STATUS_ZQCS_FSM_status_MSK                     (0x00003800)
  #define BC_CR_REF_FSM_STATUS_ZQCS_FSM_status_MIN                     (0)
  #define BC_CR_REF_FSM_STATUS_ZQCS_FSM_status_MAX                     (7) // 0x00000007
  #define BC_CR_REF_FSM_STATUS_ZQCS_FSM_status_DEF                     (0x00000000)
  #define BC_CR_REF_FSM_STATUS_ZQCS_FSM_status_HSH                     (0x030B4EE4)

  #define BC_CR_REF_FSM_STATUS_EXE_REF_FSM_status_OFF                  (14)
  #define BC_CR_REF_FSM_STATUS_EXE_REF_FSM_status_WID                  ( 3)
  #define BC_CR_REF_FSM_STATUS_EXE_REF_FSM_status_MSK                  (0x0001C000)
  #define BC_CR_REF_FSM_STATUS_EXE_REF_FSM_status_MIN                  (0)
  #define BC_CR_REF_FSM_STATUS_EXE_REF_FSM_status_MAX                  (7) // 0x00000007
  #define BC_CR_REF_FSM_STATUS_EXE_REF_FSM_status_DEF                  (0x00000000)
  #define BC_CR_REF_FSM_STATUS_EXE_REF_FSM_status_HSH                  (0x030E4EE4)

  #define BC_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_OFF                 (17)
  #define BC_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_WID                 ( 3)
  #define BC_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_MSK                 (0x000E0000)
  #define BC_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_MIN                 (0)
  #define BC_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_MAX                 (7) // 0x00000007
  #define BC_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_DEF                 (0x00000000)
  #define BC_CR_REF_FSM_STATUS_MAIN_REF_FSM_status_HSH                 (0x03114EE4)

  #define BC_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_OFF                  (20)
  #define BC_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_WID                  ( 4)
  #define BC_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_MSK                  (0x00F00000)
  #define BC_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_MIN                  (0)
  #define BC_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_MAX                  (15) // 0x0000000F
  #define BC_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_DEF                  (0x00000000)
  #define BC_CR_REF_FSM_STATUS_MAIN_SR_FSM_status_HSH                  (0x04144EE4)

  #define BC_CR_REF_FSM_STATUS_counter_status_OFF                      (24)
  #define BC_CR_REF_FSM_STATUS_counter_status_WID                      ( 8)
  #define BC_CR_REF_FSM_STATUS_counter_status_MSK                      (0xFF000000)
  #define BC_CR_REF_FSM_STATUS_counter_status_MIN                      (0)
  #define BC_CR_REF_FSM_STATUS_counter_status_MAX                      (255) // 0x000000FF
  #define BC_CR_REF_FSM_STATUS_counter_status_DEF                      (0x00000000)
  #define BC_CR_REF_FSM_STATUS_counter_status_HSH                      (0x08184EE4)

#define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_REG                        (0x00004F20)

  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_OFF          ( 0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_WID          ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_MSK          (0x00000007)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_MIN          (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_DEF          (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte0_HSH          (0x43004F20)

  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_OFF          ( 4)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_WID          ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_MSK          (0x00000070)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_MIN          (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_DEF          (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte1_HSH          (0x43044F20)

  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_OFF          ( 8)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_WID          ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_MSK          (0x00000700)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_MIN          (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_DEF          (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte2_HSH          (0x43084F20)

  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_OFF          (12)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_WID          ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_MSK          (0x00007000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_MIN          (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_DEF          (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte3_HSH          (0x430C4F20)

  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_OFF          (16)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_WID          ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_MSK          (0x00070000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_MIN          (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_DEF          (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte4_HSH          (0x43104F20)

  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_OFF          (20)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_WID          ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_MSK          (0x00700000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_MIN          (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_DEF          (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte5_HSH          (0x43144F20)

  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_OFF          (24)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_WID          ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_MSK          (0x07000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_MIN          (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_DEF          (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte6_HSH          (0x43184F20)

  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_OFF          (28)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_WID          ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_MSK          (0x70000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_MIN          (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_DEF          (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank0_Byte7_HSH          (0x431C4F20)

  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_OFF          (32)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_WID          ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_MSK          (0x0000000700000000ULL)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_MIN          (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_DEF          (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte0_HSH          (0x43204F20)

  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_OFF          (36)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_WID          ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_MSK          (0x0000007000000000ULL)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_MIN          (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_DEF          (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte1_HSH          (0x43244F20)

  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_OFF          (40)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_WID          ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_MSK          (0x0000070000000000ULL)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_MIN          (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_DEF          (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte2_HSH          (0x43284F20)

  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_OFF          (44)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_WID          ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_MSK          (0x0000700000000000ULL)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_MIN          (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_DEF          (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte3_HSH          (0x432C4F20)

  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_OFF          (48)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_WID          ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_MSK          (0x0007000000000000ULL)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_MIN          (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_DEF          (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte4_HSH          (0x43304F20)

  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_OFF          (52)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_WID          ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_MSK          (0x0070000000000000ULL)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_MIN          (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_DEF          (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte5_HSH          (0x43344F20)

  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_OFF          (56)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_WID          ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_MSK          (0x0700000000000000ULL)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_MIN          (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_DEF          (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte6_HSH          (0x43384F20)

  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_OFF          (60)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_WID          ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_MSK          (0x7000000000000000ULL)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_MIN          (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_DEF          (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_DIMM1_VALUES_Rank1_Byte7_HSH          (0x433C4F20)

#define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_REG                         (0x00004F28)

  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_OFF           ( 0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_WID           ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_MSK           (0x00000007)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_MIN           (0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_MAX           (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_DEF           (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte0_HSH           (0x43004F28)

  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_OFF           ( 4)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_WID           ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_MSK           (0x00000070)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_MIN           (0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_MAX           (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_DEF           (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte1_HSH           (0x43044F28)

  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_OFF           ( 8)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_WID           ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_MSK           (0x00000700)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_MIN           (0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_MAX           (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_DEF           (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte2_HSH           (0x43084F28)

  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_OFF           (12)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_WID           ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_MSK           (0x00007000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_MIN           (0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_MAX           (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_DEF           (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte3_HSH           (0x430C4F28)

  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_OFF           (16)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_WID           ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_MSK           (0x00070000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_MIN           (0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_MAX           (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_DEF           (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte4_HSH           (0x43104F28)

  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_OFF           (20)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_WID           ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_MSK           (0x00700000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_MIN           (0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_MAX           (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_DEF           (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte5_HSH           (0x43144F28)

  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_OFF           (24)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_WID           ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_MSK           (0x07000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_MIN           (0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_MAX           (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_DEF           (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte6_HSH           (0x43184F28)

  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_OFF           (28)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_WID           ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_MSK           (0x70000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_MIN           (0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_MAX           (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_DEF           (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank0_Byte7_HSH           (0x431C4F28)

  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_OFF           (32)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_WID           ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_MSK           (0x0000000700000000ULL)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_MIN           (0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_MAX           (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_DEF           (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte0_HSH           (0x43204F28)

  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_OFF           (36)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_WID           ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_MSK           (0x0000007000000000ULL)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_MIN           (0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_MAX           (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_DEF           (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte1_HSH           (0x43244F28)

  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_OFF           (40)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_WID           ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_MSK           (0x0000070000000000ULL)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_MIN           (0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_MAX           (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_DEF           (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte2_HSH           (0x43284F28)

  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_OFF           (44)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_WID           ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_MSK           (0x0000700000000000ULL)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_MIN           (0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_MAX           (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_DEF           (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte3_HSH           (0x432C4F28)

  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_OFF           (48)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_WID           ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_MSK           (0x0007000000000000ULL)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_MIN           (0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_MAX           (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_DEF           (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte4_HSH           (0x43304F28)

  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_OFF           (52)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_WID           ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_MSK           (0x0070000000000000ULL)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_MIN           (0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_MAX           (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_DEF           (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte5_HSH           (0x43344F28)

  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_OFF           (56)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_WID           ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_MSK           (0x0700000000000000ULL)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_MIN           (0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_MAX           (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_DEF           (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte6_HSH           (0x43384F28)

  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_OFF           (60)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_WID           ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_MSK           (0x7000000000000000ULL)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_MIN           (0)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_MAX           (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_DEF           (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_DIMM1_VALUES_Rank1_Byte7_HSH           (0x433C4F28)

#define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_REG                         (0x00004F30)

  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_OFF                 ( 0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_WID                 ( 7)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_MSK                 (0x0000007F)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_MIN                 (0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_MAX                 (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte0_HSH                 (0x47004F30)

  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_OFF                 ( 8)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_WID                 ( 7)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_MSK                 (0x00007F00)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_MIN                 (0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_MAX                 (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte1_HSH                 (0x47084F30)

  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_OFF                 (16)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_WID                 ( 7)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_MSK                 (0x007F0000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_MIN                 (0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_MAX                 (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte2_HSH                 (0x47104F30)

  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_OFF                 (24)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_WID                 ( 7)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_MSK                 (0x7F000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_MIN                 (0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_MAX                 (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte3_HSH                 (0x47184F30)

  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_OFF                 (32)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_WID                 ( 7)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_MSK                 (0x0000007F00000000ULL)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_MIN                 (0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_MAX                 (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte4_HSH                 (0x47204F30)

  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_OFF                 (40)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_WID                 ( 7)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_MSK                 (0x00007F0000000000ULL)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_MIN                 (0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_MAX                 (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte5_HSH                 (0x47284F30)

  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_OFF                 (48)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_WID                 ( 7)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_MSK                 (0x007F000000000000ULL)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_MIN                 (0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_MAX                 (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte6_HSH                 (0x47304F30)

  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_OFF                 (56)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_WID                 ( 7)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_MSK                 (0x7F00000000000000ULL)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_MIN                 (0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_MAX                 (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_0_Byte7_HSH                 (0x47384F30)

#define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_REG                         (0x00004F38)

  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_OFF                 ( 0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_WID                 ( 7)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_MSK                 (0x0000007F)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_MIN                 (0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_MAX                 (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte0_HSH                 (0x47004F38)

  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_OFF                 ( 8)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_WID                 ( 7)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_MSK                 (0x00007F00)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_MIN                 (0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_MAX                 (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte1_HSH                 (0x47084F38)

  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_OFF                 (16)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_WID                 ( 7)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_MSK                 (0x007F0000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_MIN                 (0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_MAX                 (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte2_HSH                 (0x47104F38)

  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_OFF                 (24)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_WID                 ( 7)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_MSK                 (0x7F000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_MIN                 (0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_MAX                 (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte3_HSH                 (0x47184F38)

  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_OFF                 (32)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_WID                 ( 7)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_MSK                 (0x0000007F00000000ULL)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_MIN                 (0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_MAX                 (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte4_HSH                 (0x47204F38)

  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_OFF                 (40)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_WID                 ( 7)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_MSK                 (0x00007F0000000000ULL)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_MIN                 (0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_MAX                 (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte5_HSH                 (0x47284F38)

  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_OFF                 (48)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_WID                 ( 7)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_MSK                 (0x007F000000000000ULL)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_MIN                 (0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_MAX                 (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte6_HSH                 (0x47304F38)

  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_OFF                 (56)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_WID                 ( 7)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_MSK                 (0x7F00000000000000ULL)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_MIN                 (0)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_MAX                 (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_DIMM1_VALUES_1_Byte7_HSH                 (0x47384F38)

#define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_REG                           (0x00004F44)

  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_OFF             ( 0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_WID             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_MSK             (0x00000003)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_MIN             (0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_MAX             (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_DEF             (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte0_HSH             (0x02004F44)

  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_OFF             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_WID             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_MSK             (0x0000000C)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_MIN             (0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_MAX             (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_DEF             (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte1_HSH             (0x02024F44)

  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_OFF             ( 4)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_WID             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_MSK             (0x00000030)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_MIN             (0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_MAX             (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_DEF             (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte2_HSH             (0x02044F44)

  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_OFF             ( 6)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_WID             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_MSK             (0x000000C0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_MIN             (0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_MAX             (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_DEF             (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte3_HSH             (0x02064F44)

  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_OFF             ( 8)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_WID             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_MSK             (0x00000300)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_MIN             (0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_MAX             (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_DEF             (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte4_HSH             (0x02084F44)

  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_OFF             (10)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_WID             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_MSK             (0x00000C00)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_MIN             (0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_MAX             (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_DEF             (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte5_HSH             (0x020A4F44)

  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_OFF             (12)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_WID             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_MSK             (0x00003000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_MIN             (0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_MAX             (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_DEF             (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte6_HSH             (0x020C4F44)

  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_OFF             (14)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_WID             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_MSK             (0x0000C000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_MIN             (0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_MAX             (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_DEF             (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank0_Byte7_HSH             (0x020E4F44)

  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_OFF             (16)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_WID             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_MSK             (0x00030000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_MIN             (0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_MAX             (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_DEF             (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte0_HSH             (0x02104F44)

  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_OFF             (18)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_WID             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_MSK             (0x000C0000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_MIN             (0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_MAX             (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_DEF             (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte1_HSH             (0x02124F44)

  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_OFF             (20)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_WID             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_MSK             (0x00300000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_MIN             (0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_MAX             (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_DEF             (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte2_HSH             (0x02144F44)

  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_OFF             (22)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_WID             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_MSK             (0x00C00000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_MIN             (0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_MAX             (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_DEF             (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte3_HSH             (0x02164F44)

  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_OFF             (24)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_WID             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_MSK             (0x03000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_MIN             (0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_MAX             (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_DEF             (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte4_HSH             (0x02184F44)

  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_OFF             (26)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_WID             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_MSK             (0x0C000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_MIN             (0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_MAX             (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_DEF             (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte5_HSH             (0x021A4F44)

  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_OFF             (28)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_WID             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_MSK             (0x30000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_MIN             (0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_MAX             (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_DEF             (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte6_HSH             (0x021C4F44)

  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_OFF             (30)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_WID             ( 2)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_MSK             (0xC0000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_MIN             (0)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_MAX             (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_DEF             (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_DIMM1_VALUES_Rank1_Byte7_HSH             (0x021E4F44)

#define BC_CR_DDR4_MR5_RTT_PARK_VALUES_REG                             (0x00004F48)

  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_OFF               ( 0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_WID               ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_MSK               (0x00000007)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_MIN               (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_DEF               (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte0_HSH               (0x43004F48)

  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_OFF               ( 4)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_WID               ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_MSK               (0x00000070)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_MIN               (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_DEF               (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte1_HSH               (0x43044F48)

  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_OFF               ( 8)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_WID               ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_MSK               (0x00000700)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_MIN               (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_DEF               (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte2_HSH               (0x43084F48)

  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_OFF               (12)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_WID               ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_MSK               (0x00007000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_MIN               (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_DEF               (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte3_HSH               (0x430C4F48)

  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_OFF               (16)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_WID               ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_MSK               (0x00070000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_MIN               (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_DEF               (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte4_HSH               (0x43104F48)

  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_OFF               (20)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_WID               ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_MSK               (0x00700000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_MIN               (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_DEF               (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte5_HSH               (0x43144F48)

  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_OFF               (24)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_WID               ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_MSK               (0x07000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_MIN               (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_DEF               (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte6_HSH               (0x43184F48)

  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_OFF               (28)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_WID               ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_MSK               (0x70000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_MIN               (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_DEF               (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank0_Byte7_HSH               (0x431C4F48)

  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_OFF               (32)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_WID               ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_MSK               (0x0000000700000000ULL)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_MIN               (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_DEF               (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte0_HSH               (0x43204F48)

  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_OFF               (36)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_WID               ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_MSK               (0x0000007000000000ULL)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_MIN               (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_DEF               (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte1_HSH               (0x43244F48)

  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_OFF               (40)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_WID               ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_MSK               (0x0000070000000000ULL)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_MIN               (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_DEF               (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte2_HSH               (0x43284F48)

  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_OFF               (44)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_WID               ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_MSK               (0x0000700000000000ULL)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_MIN               (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_DEF               (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte3_HSH               (0x432C4F48)

  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_OFF               (48)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_WID               ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_MSK               (0x0007000000000000ULL)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_MIN               (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_DEF               (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte4_HSH               (0x43304F48)

  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_OFF               (52)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_WID               ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_MSK               (0x0070000000000000ULL)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_MIN               (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_DEF               (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte5_HSH               (0x43344F48)

  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_OFF               (56)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_WID               ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_MSK               (0x0700000000000000ULL)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_MIN               (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_DEF               (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte6_HSH               (0x43384F48)

  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_OFF               (60)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_WID               ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_MSK               (0x7000000000000000ULL)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_MIN               (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_DEF               (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_VALUES_Rank1_Byte7_HSH               (0x433C4F48)

#define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_REG                       (0x00004F50)

  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_OFF         ( 0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_WID         ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_MSK         (0x00000007)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_MIN         (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_DEF         (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte0_HSH         (0x43004F50)

  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_OFF         ( 4)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_WID         ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_MSK         (0x00000070)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_MIN         (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_DEF         (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte1_HSH         (0x43044F50)

  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_OFF         ( 8)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_WID         ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_MSK         (0x00000700)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_MIN         (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_DEF         (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte2_HSH         (0x43084F50)

  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_OFF         (12)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_WID         ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_MSK         (0x00007000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_MIN         (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_DEF         (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte3_HSH         (0x430C4F50)

  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_OFF         (16)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_WID         ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_MSK         (0x00070000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_MIN         (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_DEF         (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte4_HSH         (0x43104F50)

  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_OFF         (20)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_WID         ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_MSK         (0x00700000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_MIN         (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_DEF         (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte5_HSH         (0x43144F50)

  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_OFF         (24)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_WID         ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_MSK         (0x07000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_MIN         (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_DEF         (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte6_HSH         (0x43184F50)

  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_OFF         (28)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_WID         ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_MSK         (0x70000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_MIN         (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_DEF         (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank0_Byte7_HSH         (0x431C4F50)

  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_OFF         (32)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_WID         ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_MSK         (0x0000000700000000ULL)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_MIN         (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_DEF         (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte0_HSH         (0x43204F50)

  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_OFF         (36)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_WID         ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_MSK         (0x0000007000000000ULL)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_MIN         (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_DEF         (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte1_HSH         (0x43244F50)

  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_OFF         (40)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_WID         ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_MSK         (0x0000070000000000ULL)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_MIN         (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_DEF         (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte2_HSH         (0x43284F50)

  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_OFF         (44)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_WID         ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_MSK         (0x0000700000000000ULL)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_MIN         (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_DEF         (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte3_HSH         (0x432C4F50)

  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_OFF         (48)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_WID         ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_MSK         (0x0007000000000000ULL)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_MIN         (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_DEF         (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte4_HSH         (0x43304F50)

  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_OFF         (52)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_WID         ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_MSK         (0x0070000000000000ULL)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_MIN         (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_DEF         (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte5_HSH         (0x43344F50)

  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_OFF         (56)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_WID         ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_MSK         (0x0700000000000000ULL)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_MIN         (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_DEF         (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte6_HSH         (0x43384F50)

  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_OFF         (60)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_WID         ( 3)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_MSK         (0x7000000000000000ULL)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_MIN         (0)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_DEF         (0x00000000)
  #define BC_CR_DDR4_MR5_RTT_PARK_DIMM1_VALUES_Rank1_Byte7_HSH         (0x433C4F50)

#define BC_CR_DDR4_MR1_RTT_NOM_VALUES_REG                              (0x00004F58)

  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_OFF                ( 0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_WID                ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_MSK                (0x00000007)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_MIN                (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_DEF                (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte0_HSH                (0x43004F58)

  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_OFF                ( 4)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_WID                ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_MSK                (0x00000070)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_MIN                (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_DEF                (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte1_HSH                (0x43044F58)

  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_OFF                ( 8)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_WID                ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_MSK                (0x00000700)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_MIN                (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_DEF                (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte2_HSH                (0x43084F58)

  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_OFF                (12)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_WID                ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_MSK                (0x00007000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_MIN                (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_DEF                (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte3_HSH                (0x430C4F58)

  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_OFF                (16)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_WID                ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_MSK                (0x00070000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_MIN                (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_DEF                (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte4_HSH                (0x43104F58)

  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_OFF                (20)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_WID                ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_MSK                (0x00700000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_MIN                (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_DEF                (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte5_HSH                (0x43144F58)

  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_OFF                (24)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_WID                ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_MSK                (0x07000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_MIN                (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_DEF                (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte6_HSH                (0x43184F58)

  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_OFF                (28)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_WID                ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_MSK                (0x70000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_MIN                (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_DEF                (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank0_Byte7_HSH                (0x431C4F58)

  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_OFF                (32)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_WID                ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_MSK                (0x0000000700000000ULL)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_MIN                (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_DEF                (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte0_HSH                (0x43204F58)

  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_OFF                (36)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_WID                ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_MSK                (0x0000007000000000ULL)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_MIN                (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_DEF                (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte1_HSH                (0x43244F58)

  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_OFF                (40)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_WID                ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_MSK                (0x0000070000000000ULL)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_MIN                (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_DEF                (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte2_HSH                (0x43284F58)

  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_OFF                (44)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_WID                ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_MSK                (0x0000700000000000ULL)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_MIN                (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_DEF                (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte3_HSH                (0x432C4F58)

  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_OFF                (48)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_WID                ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_MSK                (0x0007000000000000ULL)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_MIN                (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_DEF                (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte4_HSH                (0x43304F58)

  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_OFF                (52)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_WID                ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_MSK                (0x0070000000000000ULL)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_MIN                (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_DEF                (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte5_HSH                (0x43344F58)

  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_OFF                (56)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_WID                ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_MSK                (0x0700000000000000ULL)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_MIN                (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_DEF                (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte6_HSH                (0x43384F58)

  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_OFF                (60)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_WID                ( 3)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_MSK                (0x7000000000000000ULL)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_MIN                (0)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_DEF                (0x00000000)
  #define BC_CR_DDR4_MR1_RTT_NOM_VALUES_Rank1_Byte7_HSH                (0x433C4F58)

#define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_REG                          (0x00004F60)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_OFF                   ( 0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_WID                   ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_MSK                   (0x00000007)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_MIN                   (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_MAX                   (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_DEF                   (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_PDDS_HSH                   (0x43004F60)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_OFF                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_WID                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_MSK                 (0x00000038)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_MIN                 (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_MAX                 (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_DEF                 (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_ODT_HSH                 (0x43034F60)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_OFF                 ( 6)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_WID                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_MSK                 (0x000001C0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_MIN                 (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_MAX                 (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_DEF                 (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_ODT_HSH                 (0x43064F60)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_OFF                ( 9)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_WID                ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_MSK                (0x0000FE00)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_MIN                (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_MAX                (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_DEF                (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_HSH                (0x47094F60)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_OFF                (16)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_WID                ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_MSK                (0x007F0000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_MIN                (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_MAX                (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_DEF                (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_HSH                (0x47104F60)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_OFF                   (23)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_WID                   ( 6)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_MSK                   (0x1F800000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_MIN                   (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_MAX                   (63) // 0x0000003F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_DEF                   (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CODT_HSH                   (0x46174F60)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_OFF           (29)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_WID           ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_MSK           (0x0000000FE0000000ULL)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_MIN           (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_MAX           (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_DEF           (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_CA_VREF_High_HSH           (0x471D4F60)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_OFF           (36)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_WID           ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_MSK           (0x000007F000000000ULL)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_MIN           (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_MAX           (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_DEF           (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_0_DQ_VREF_High_HSH           (0x47244F60)

#define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_REG                          (0x00004F68)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_OFF                   ( 0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_WID                   ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_MSK                   (0x00000007)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_MIN                   (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_MAX                   (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_DEF                   (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_PDDS_HSH                   (0x43004F68)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_OFF                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_WID                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_MSK                 (0x00000038)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_MIN                 (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_MAX                 (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_DEF                 (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_ODT_HSH                 (0x43034F68)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_OFF                 ( 6)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_WID                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_MSK                 (0x000001C0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_MIN                 (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_MAX                 (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_DEF                 (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_ODT_HSH                 (0x43064F68)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_OFF                ( 9)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_WID                ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_MSK                (0x0000FE00)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_MIN                (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_MAX                (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_DEF                (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_HSH                (0x47094F68)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_OFF                (16)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_WID                ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_MSK                (0x007F0000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_MIN                (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_MAX                (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_DEF                (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_HSH                (0x47104F68)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_OFF                   (23)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_WID                   ( 6)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_MSK                   (0x1F800000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_MIN                   (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_MAX                   (63) // 0x0000003F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_DEF                   (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CODT_HSH                   (0x46174F68)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_OFF           (29)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_WID           ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_MSK           (0x0000000FE0000000ULL)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_MIN           (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_MAX           (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_DEF           (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_CA_VREF_High_HSH           (0x471D4F68)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_OFF           (36)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_WID           ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_MSK           (0x000007F000000000ULL)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_MIN           (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_MAX           (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_DEF           (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_1_DQ_VREF_High_HSH           (0x47244F68)

#define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_REG                          (0x00004F70)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_OFF                   ( 0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_WID                   ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_MSK                   (0x00000007)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_MIN                   (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_MAX                   (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_DEF                   (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_PDDS_HSH                   (0x43004F70)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_OFF                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_WID                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_MSK                 (0x00000038)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_MIN                 (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_MAX                 (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_DEF                 (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_ODT_HSH                 (0x43034F70)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_OFF                 ( 6)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_WID                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_MSK                 (0x000001C0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_MIN                 (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_MAX                 (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_DEF                 (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_ODT_HSH                 (0x43064F70)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_OFF                ( 9)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_WID                ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_MSK                (0x0000FE00)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_MIN                (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_MAX                (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_DEF                (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_HSH                (0x47094F70)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_OFF                (16)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_WID                ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_MSK                (0x007F0000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_MIN                (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_MAX                (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_DEF                (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_HSH                (0x47104F70)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_OFF                   (23)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_WID                   ( 6)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_MSK                   (0x1F800000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_MIN                   (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_MAX                   (63) // 0x0000003F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_DEF                   (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CODT_HSH                   (0x46174F70)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_OFF           (29)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_WID           ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_MSK           (0x0000000FE0000000ULL)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_MIN           (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_MAX           (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_DEF           (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_CA_VREF_High_HSH           (0x471D4F70)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_OFF           (36)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_WID           ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_MSK           (0x000007F000000000ULL)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_MIN           (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_MAX           (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_DEF           (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_2_DQ_VREF_High_HSH           (0x47244F70)

#define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_REG                          (0x00004F78)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_OFF                   ( 0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_WID                   ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_MSK                   (0x00000007)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_MIN                   (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_MAX                   (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_DEF                   (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_PDDS_HSH                   (0x43004F78)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_OFF                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_WID                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_MSK                 (0x00000038)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_MIN                 (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_MAX                 (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_DEF                 (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_ODT_HSH                 (0x43034F78)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_OFF                 ( 6)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_WID                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_MSK                 (0x000001C0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_MIN                 (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_MAX                 (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_DEF                 (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_ODT_HSH                 (0x43064F78)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_OFF                ( 9)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_WID                ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_MSK                (0x0000FE00)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_MIN                (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_MAX                (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_DEF                (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_HSH                (0x47094F78)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_OFF                (16)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_WID                ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_MSK                (0x007F0000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_MIN                (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_MAX                (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_DEF                (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_HSH                (0x47104F78)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_OFF                   (23)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_WID                   ( 6)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_MSK                   (0x1F800000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_MIN                   (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_MAX                   (63) // 0x0000003F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_DEF                   (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CODT_HSH                   (0x46174F78)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_OFF           (29)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_WID           ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_MSK           (0x0000000FE0000000ULL)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_MIN           (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_MAX           (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_DEF           (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_CA_VREF_High_HSH           (0x471D4F78)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_OFF           (36)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_WID           ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_MSK           (0x000007F000000000ULL)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_MIN           (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_MAX           (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_DEF           (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_3_DQ_VREF_High_HSH           (0x47244F78)

#define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_REG                          (0x00004F80)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_OFF                   ( 0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_WID                   ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_MSK                   (0x00000007)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_MIN                   (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_MAX                   (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_DEF                   (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_PDDS_HSH                   (0x43004F80)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_OFF                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_WID                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_MSK                 (0x00000038)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_MIN                 (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_MAX                 (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_DEF                 (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_ODT_HSH                 (0x43034F80)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_OFF                 ( 6)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_WID                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_MSK                 (0x000001C0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_MIN                 (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_MAX                 (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_DEF                 (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_ODT_HSH                 (0x43064F80)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_OFF                ( 9)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_WID                ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_MSK                (0x0000FE00)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_MIN                (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_MAX                (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_DEF                (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_HSH                (0x47094F80)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_OFF                (16)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_WID                ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_MSK                (0x007F0000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_MIN                (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_MAX                (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_DEF                (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_HSH                (0x47104F80)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_OFF                   (23)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_WID                   ( 6)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_MSK                   (0x1F800000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_MIN                   (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_MAX                   (63) // 0x0000003F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_DEF                   (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CODT_HSH                   (0x46174F80)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_OFF           (29)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_WID           ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_MSK           (0x0000000FE0000000ULL)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_MIN           (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_MAX           (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_DEF           (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_CA_VREF_High_HSH           (0x471D4F80)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_OFF           (36)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_WID           ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_MSK           (0x000007F000000000ULL)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_MIN           (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_MAX           (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_DEF           (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_4_DQ_VREF_High_HSH           (0x47244F80)

#define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_REG                          (0x00004F88)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_OFF                   ( 0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_WID                   ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_MSK                   (0x00000007)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_MIN                   (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_MAX                   (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_DEF                   (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_PDDS_HSH                   (0x43004F88)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_OFF                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_WID                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_MSK                 (0x00000038)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_MIN                 (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_MAX                 (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_DEF                 (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_ODT_HSH                 (0x43034F88)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_OFF                 ( 6)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_WID                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_MSK                 (0x000001C0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_MIN                 (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_MAX                 (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_DEF                 (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_ODT_HSH                 (0x43064F88)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_OFF                ( 9)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_WID                ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_MSK                (0x0000FE00)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_MIN                (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_MAX                (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_DEF                (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_HSH                (0x47094F88)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_OFF                (16)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_WID                ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_MSK                (0x007F0000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_MIN                (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_MAX                (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_DEF                (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_HSH                (0x47104F88)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_OFF                   (23)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_WID                   ( 6)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_MSK                   (0x1F800000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_MIN                   (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_MAX                   (63) // 0x0000003F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_DEF                   (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CODT_HSH                   (0x46174F88)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_OFF           (29)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_WID           ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_MSK           (0x0000000FE0000000ULL)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_MIN           (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_MAX           (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_DEF           (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_CA_VREF_High_HSH           (0x471D4F88)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_OFF           (36)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_WID           ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_MSK           (0x000007F000000000ULL)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_MIN           (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_MAX           (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_DEF           (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_5_DQ_VREF_High_HSH           (0x47244F88)

#define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_REG                          (0x00004F90)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_OFF                   ( 0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_WID                   ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_MSK                   (0x00000007)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_MIN                   (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_MAX                   (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_DEF                   (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_PDDS_HSH                   (0x43004F90)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_OFF                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_WID                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_MSK                 (0x00000038)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_MIN                 (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_MAX                 (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_DEF                 (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_ODT_HSH                 (0x43034F90)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_OFF                 ( 6)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_WID                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_MSK                 (0x000001C0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_MIN                 (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_MAX                 (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_DEF                 (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_ODT_HSH                 (0x43064F90)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_OFF                ( 9)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_WID                ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_MSK                (0x0000FE00)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_MIN                (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_MAX                (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_DEF                (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_HSH                (0x47094F90)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_OFF                (16)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_WID                ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_MSK                (0x007F0000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_MIN                (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_MAX                (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_DEF                (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_HSH                (0x47104F90)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_OFF                   (23)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_WID                   ( 6)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_MSK                   (0x1F800000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_MIN                   (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_MAX                   (63) // 0x0000003F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_DEF                   (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CODT_HSH                   (0x46174F90)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_OFF           (29)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_WID           ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_MSK           (0x0000000FE0000000ULL)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_MIN           (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_MAX           (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_DEF           (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_CA_VREF_High_HSH           (0x471D4F90)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_OFF           (36)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_WID           ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_MSK           (0x000007F000000000ULL)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_MIN           (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_MAX           (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_DEF           (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_6_DQ_VREF_High_HSH           (0x47244F90)

#define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_REG                          (0x00004F98)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_OFF                   ( 0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_WID                   ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_MSK                   (0x00000007)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_MIN                   (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_MAX                   (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_DEF                   (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_PDDS_HSH                   (0x43004F98)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_OFF                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_WID                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_MSK                 (0x00000038)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_MIN                 (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_MAX                 (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_DEF                 (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_ODT_HSH                 (0x43034F98)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_OFF                 ( 6)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_WID                 ( 3)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_MSK                 (0x000001C0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_MIN                 (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_MAX                 (7) // 0x00000007
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_DEF                 (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_ODT_HSH                 (0x43064F98)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_OFF                ( 9)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_WID                ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_MSK                (0x0000FE00)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_MIN                (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_MAX                (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_DEF                (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_HSH                (0x47094F98)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_OFF                (16)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_WID                ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_MSK                (0x007F0000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_MIN                (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_MAX                (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_DEF                (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_HSH                (0x47104F98)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_OFF                   (23)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_WID                   ( 6)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_MSK                   (0x1F800000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_MIN                   (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_MAX                   (63) // 0x0000003F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_DEF                   (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CODT_HSH                   (0x46174F98)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_OFF           (29)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_WID           ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_MSK           (0x0000000FE0000000ULL)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_MIN           (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_MAX           (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_DEF           (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_CA_VREF_High_HSH           (0x471D4F98)

  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_OFF           (36)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_WID           ( 7)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_MSK           (0x000007F000000000ULL)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_MIN           (0)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_MAX           (127) // 0x0000007F
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_DEF           (0x00000000)
  #define BC_CR_LPDDR4_DISCRETE_MR_VALUES_7_DQ_VREF_High_HSH           (0x47244F98)

#define BC_CR_DDR4_MR0_MR1_CONTENT_REG                                 (0x00004FA0)

  #define BC_CR_DDR4_MR0_MR1_CONTENT_MR0_OFF                           ( 0)
  #define BC_CR_DDR4_MR0_MR1_CONTENT_MR0_WID                           (14)
  #define BC_CR_DDR4_MR0_MR1_CONTENT_MR0_MSK                           (0x00003FFF)
  #define BC_CR_DDR4_MR0_MR1_CONTENT_MR0_MIN                           (0)
  #define BC_CR_DDR4_MR0_MR1_CONTENT_MR0_MAX                           (16383) // 0x00003FFF
  #define BC_CR_DDR4_MR0_MR1_CONTENT_MR0_DEF                           (0x00000000)
  #define BC_CR_DDR4_MR0_MR1_CONTENT_MR0_HSH                           (0x0E004FA0)

  #define BC_CR_DDR4_MR0_MR1_CONTENT_MR1_OFF                           (16)
  #define BC_CR_DDR4_MR0_MR1_CONTENT_MR1_WID                           (14)
  #define BC_CR_DDR4_MR0_MR1_CONTENT_MR1_MSK                           (0x3FFF0000)
  #define BC_CR_DDR4_MR0_MR1_CONTENT_MR1_MIN                           (0)
  #define BC_CR_DDR4_MR0_MR1_CONTENT_MR1_MAX                           (16383) // 0x00003FFF
  #define BC_CR_DDR4_MR0_MR1_CONTENT_MR1_DEF                           (0x00000000)
  #define BC_CR_DDR4_MR0_MR1_CONTENT_MR1_HSH                           (0x0E104FA0)

#define BC_CR_DDR4_MR2_MR3_CONTENT_REG                                 (0x00004FA4)

  #define BC_CR_DDR4_MR2_MR3_CONTENT_MR2_OFF                           ( 0)
  #define BC_CR_DDR4_MR2_MR3_CONTENT_MR2_WID                           (14)
  #define BC_CR_DDR4_MR2_MR3_CONTENT_MR2_MSK                           (0x00003FFF)
  #define BC_CR_DDR4_MR2_MR3_CONTENT_MR2_MIN                           (0)
  #define BC_CR_DDR4_MR2_MR3_CONTENT_MR2_MAX                           (16383) // 0x00003FFF
  #define BC_CR_DDR4_MR2_MR3_CONTENT_MR2_DEF                           (0x00000000)
  #define BC_CR_DDR4_MR2_MR3_CONTENT_MR2_HSH                           (0x0E004FA4)

  #define BC_CR_DDR4_MR2_MR3_CONTENT_MR3_OFF                           (16)
  #define BC_CR_DDR4_MR2_MR3_CONTENT_MR3_WID                           (14)
  #define BC_CR_DDR4_MR2_MR3_CONTENT_MR3_MSK                           (0x3FFF0000)
  #define BC_CR_DDR4_MR2_MR3_CONTENT_MR3_MIN                           (0)
  #define BC_CR_DDR4_MR2_MR3_CONTENT_MR3_MAX                           (16383) // 0x00003FFF
  #define BC_CR_DDR4_MR2_MR3_CONTENT_MR3_DEF                           (0x00000000)
  #define BC_CR_DDR4_MR2_MR3_CONTENT_MR3_HSH                           (0x0E104FA4)

#define BC_CR_DDR4_MR4_MR5_CONTENT_REG                                 (0x00004FA8)

  #define BC_CR_DDR4_MR4_MR5_CONTENT_MR4_OFF                           ( 0)
  #define BC_CR_DDR4_MR4_MR5_CONTENT_MR4_WID                           (14)
  #define BC_CR_DDR4_MR4_MR5_CONTENT_MR4_MSK                           (0x00003FFF)
  #define BC_CR_DDR4_MR4_MR5_CONTENT_MR4_MIN                           (0)
  #define BC_CR_DDR4_MR4_MR5_CONTENT_MR4_MAX                           (16383) // 0x00003FFF
  #define BC_CR_DDR4_MR4_MR5_CONTENT_MR4_DEF                           (0x00000000)
  #define BC_CR_DDR4_MR4_MR5_CONTENT_MR4_HSH                           (0x0E004FA8)

  #define BC_CR_DDR4_MR4_MR5_CONTENT_MR5_OFF                           (16)
  #define BC_CR_DDR4_MR4_MR5_CONTENT_MR5_WID                           (14)
  #define BC_CR_DDR4_MR4_MR5_CONTENT_MR5_MSK                           (0x3FFF0000)
  #define BC_CR_DDR4_MR4_MR5_CONTENT_MR5_MIN                           (0)
  #define BC_CR_DDR4_MR4_MR5_CONTENT_MR5_MAX                           (16383) // 0x00003FFF
  #define BC_CR_DDR4_MR4_MR5_CONTENT_MR5_DEF                           (0x00000000)
  #define BC_CR_DDR4_MR4_MR5_CONTENT_MR5_HSH                           (0x0E104FA8)

#define BC_CR_DDR4_MR6_MR7_CONTENT_REG                                 (0x00004FAC)

  #define BC_CR_DDR4_MR6_MR7_CONTENT_MR6_OFF                           ( 0)
  #define BC_CR_DDR4_MR6_MR7_CONTENT_MR6_WID                           (14)
  #define BC_CR_DDR4_MR6_MR7_CONTENT_MR6_MSK                           (0x00003FFF)
  #define BC_CR_DDR4_MR6_MR7_CONTENT_MR6_MIN                           (0)
  #define BC_CR_DDR4_MR6_MR7_CONTENT_MR6_MAX                           (16383) // 0x00003FFF
  #define BC_CR_DDR4_MR6_MR7_CONTENT_MR6_DEF                           (0x00000000)
  #define BC_CR_DDR4_MR6_MR7_CONTENT_MR6_HSH                           (0x0E004FAC)

  #define BC_CR_DDR4_MR6_MR7_CONTENT_MR7_OFF                           (16)
  #define BC_CR_DDR4_MR6_MR7_CONTENT_MR7_WID                           (14)
  #define BC_CR_DDR4_MR6_MR7_CONTENT_MR7_MSK                           (0x3FFF0000)
  #define BC_CR_DDR4_MR6_MR7_CONTENT_MR7_MIN                           (0)
  #define BC_CR_DDR4_MR6_MR7_CONTENT_MR7_MAX                           (16383) // 0x00003FFF
  #define BC_CR_DDR4_MR6_MR7_CONTENT_MR7_DEF                           (0x00000000)
  #define BC_CR_DDR4_MR6_MR7_CONTENT_MR7_HSH                           (0x0E104FAC)

#define BC_CR_DDR4_MR2_RTT_WR_VALUES_REG                               (0x00004FB0)

  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_OFF                 ( 0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_WID                 ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MSK                 (0x00000007)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MIN                 (0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MAX                 (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_HSH                 (0x43004FB0)

  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_OFF                 ( 4)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_WID                 ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MSK                 (0x00000070)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MIN                 (0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MAX                 (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_HSH                 (0x43044FB0)

  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_OFF                 ( 8)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_WID                 ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MSK                 (0x00000700)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MIN                 (0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MAX                 (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_HSH                 (0x43084FB0)

  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_OFF                 (12)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_WID                 ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MSK                 (0x00007000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MIN                 (0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MAX                 (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_HSH                 (0x430C4FB0)

  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_OFF                 (16)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_WID                 ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MSK                 (0x00070000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MIN                 (0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MAX                 (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_HSH                 (0x43104FB0)

  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_OFF                 (20)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_WID                 ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MSK                 (0x00700000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MIN                 (0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MAX                 (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_HSH                 (0x43144FB0)

  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_OFF                 (24)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_WID                 ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MSK                 (0x07000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MIN                 (0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MAX                 (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_HSH                 (0x43184FB0)

  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_OFF                 (28)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_WID                 ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MSK                 (0x70000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MIN                 (0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MAX                 (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_HSH                 (0x431C4FB0)

  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_OFF                 (32)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_WID                 ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MSK                 (0x0000000700000000ULL)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MIN                 (0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MAX                 (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_HSH                 (0x43204FB0)

  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_OFF                 (36)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_WID                 ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MSK                 (0x0000007000000000ULL)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MIN                 (0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MAX                 (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_HSH                 (0x43244FB0)

  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_OFF                 (40)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_WID                 ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MSK                 (0x0000070000000000ULL)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MIN                 (0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MAX                 (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_HSH                 (0x43284FB0)

  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_OFF                 (44)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_WID                 ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MSK                 (0x0000700000000000ULL)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MIN                 (0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MAX                 (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_HSH                 (0x432C4FB0)

  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_OFF                 (48)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_WID                 ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MSK                 (0x0007000000000000ULL)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MIN                 (0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MAX                 (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_HSH                 (0x43304FB0)

  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_OFF                 (52)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_WID                 ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MSK                 (0x0070000000000000ULL)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MIN                 (0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MAX                 (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_HSH                 (0x43344FB0)

  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_OFF                 (56)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_WID                 ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MSK                 (0x0700000000000000ULL)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MIN                 (0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MAX                 (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_HSH                 (0x43384FB0)

  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_OFF                 (60)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_WID                 ( 3)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MSK                 (0x7000000000000000ULL)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MIN                 (0)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MAX                 (7) // 0x00000007
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_DEF                 (0x00000000)
  #define BC_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_HSH                 (0x433C4FB0)

#define BC_CR_DDR4_MR6_VREF_VALUES_0_REG                               (0x00004FB8)

  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte0_OFF                       ( 0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte0_WID                       ( 7)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MSK                       (0x0000007F)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MIN                       (0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MAX                       (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte0_DEF                       (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte0_HSH                       (0x47004FB8)

  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte1_OFF                       ( 8)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte1_WID                       ( 7)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MSK                       (0x00007F00)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MIN                       (0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MAX                       (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte1_DEF                       (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte1_HSH                       (0x47084FB8)

  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte2_OFF                       (16)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte2_WID                       ( 7)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MSK                       (0x007F0000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MIN                       (0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MAX                       (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte2_DEF                       (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte2_HSH                       (0x47104FB8)

  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte3_OFF                       (24)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte3_WID                       ( 7)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MSK                       (0x7F000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MIN                       (0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MAX                       (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte3_DEF                       (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte3_HSH                       (0x47184FB8)

  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte4_OFF                       (32)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte4_WID                       ( 7)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MSK                       (0x0000007F00000000ULL)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MIN                       (0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MAX                       (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte4_DEF                       (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte4_HSH                       (0x47204FB8)

  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte5_OFF                       (40)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte5_WID                       ( 7)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MSK                       (0x00007F0000000000ULL)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MIN                       (0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MAX                       (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte5_DEF                       (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte5_HSH                       (0x47284FB8)

  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte6_OFF                       (48)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte6_WID                       ( 7)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MSK                       (0x007F000000000000ULL)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MIN                       (0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MAX                       (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte6_DEF                       (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte6_HSH                       (0x47304FB8)

  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte7_OFF                       (56)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte7_WID                       ( 7)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MSK                       (0x7F00000000000000ULL)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MIN                       (0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MAX                       (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte7_DEF                       (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_0_Byte7_HSH                       (0x47384FB8)

#define BC_CR_DDR4_MR6_VREF_VALUES_1_REG                               (0x00004FC0)

  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte0_OFF                       ( 0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte0_WID                       ( 7)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MSK                       (0x0000007F)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MIN                       (0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MAX                       (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte0_DEF                       (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte0_HSH                       (0x47004FC0)

  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte1_OFF                       ( 8)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte1_WID                       ( 7)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MSK                       (0x00007F00)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MIN                       (0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MAX                       (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte1_DEF                       (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte1_HSH                       (0x47084FC0)

  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte2_OFF                       (16)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte2_WID                       ( 7)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MSK                       (0x007F0000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MIN                       (0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MAX                       (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte2_DEF                       (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte2_HSH                       (0x47104FC0)

  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte3_OFF                       (24)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte3_WID                       ( 7)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MSK                       (0x7F000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MIN                       (0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MAX                       (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte3_DEF                       (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte3_HSH                       (0x47184FC0)

  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte4_OFF                       (32)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte4_WID                       ( 7)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MSK                       (0x0000007F00000000ULL)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MIN                       (0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MAX                       (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte4_DEF                       (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte4_HSH                       (0x47204FC0)

  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte5_OFF                       (40)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte5_WID                       ( 7)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MSK                       (0x00007F0000000000ULL)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MIN                       (0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MAX                       (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte5_DEF                       (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte5_HSH                       (0x47284FC0)

  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte6_OFF                       (48)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte6_WID                       ( 7)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MSK                       (0x007F000000000000ULL)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MIN                       (0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MAX                       (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte6_DEF                       (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte6_HSH                       (0x47304FC0)

  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte7_OFF                       (56)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte7_WID                       ( 7)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MSK                       (0x7F00000000000000ULL)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MIN                       (0)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MAX                       (127) // 0x0000007F
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte7_DEF                       (0x00000000)
  #define BC_CR_DDR4_MR6_VREF_VALUES_1_Byte7_HSH                       (0x47384FC0)

#define BC_CR_LPDDR_MR_CONTENT_REG                                     (0x00004FC8)

  #define BC_CR_LPDDR_MR_CONTENT_MR1_OFF                               ( 0)
  #define BC_CR_LPDDR_MR_CONTENT_MR1_WID                               ( 8)
  #define BC_CR_LPDDR_MR_CONTENT_MR1_MSK                               (0x000000FF)
  #define BC_CR_LPDDR_MR_CONTENT_MR1_MIN                               (0)
  #define BC_CR_LPDDR_MR_CONTENT_MR1_MAX                               (255) // 0x000000FF
  #define BC_CR_LPDDR_MR_CONTENT_MR1_DEF                               (0x00000000)
  #define BC_CR_LPDDR_MR_CONTENT_MR1_HSH                               (0x48004FC8)

  #define BC_CR_LPDDR_MR_CONTENT_MR2_OFF                               ( 8)
  #define BC_CR_LPDDR_MR_CONTENT_MR2_WID                               ( 8)
  #define BC_CR_LPDDR_MR_CONTENT_MR2_MSK                               (0x0000FF00)
  #define BC_CR_LPDDR_MR_CONTENT_MR2_MIN                               (0)
  #define BC_CR_LPDDR_MR_CONTENT_MR2_MAX                               (255) // 0x000000FF
  #define BC_CR_LPDDR_MR_CONTENT_MR2_DEF                               (0x00000000)
  #define BC_CR_LPDDR_MR_CONTENT_MR2_HSH                               (0x48084FC8)

  #define BC_CR_LPDDR_MR_CONTENT_MR3_OFF                               (16)
  #define BC_CR_LPDDR_MR_CONTENT_MR3_WID                               ( 8)
  #define BC_CR_LPDDR_MR_CONTENT_MR3_MSK                               (0x00FF0000)
  #define BC_CR_LPDDR_MR_CONTENT_MR3_MIN                               (0)
  #define BC_CR_LPDDR_MR_CONTENT_MR3_MAX                               (255) // 0x000000FF
  #define BC_CR_LPDDR_MR_CONTENT_MR3_DEF                               (0x00000000)
  #define BC_CR_LPDDR_MR_CONTENT_MR3_HSH                               (0x48104FC8)

  #define BC_CR_LPDDR_MR_CONTENT_MR11_OFF                              (24)
  #define BC_CR_LPDDR_MR_CONTENT_MR11_WID                              ( 8)
  #define BC_CR_LPDDR_MR_CONTENT_MR11_MSK                              (0xFF000000)
  #define BC_CR_LPDDR_MR_CONTENT_MR11_MIN                              (0)
  #define BC_CR_LPDDR_MR_CONTENT_MR11_MAX                              (255) // 0x000000FF
  #define BC_CR_LPDDR_MR_CONTENT_MR11_DEF                              (0x00000000)
  #define BC_CR_LPDDR_MR_CONTENT_MR11_HSH                              (0x48184FC8)

  #define BC_CR_LPDDR_MR_CONTENT_MR12_OFF                              (32)
  #define BC_CR_LPDDR_MR_CONTENT_MR12_WID                              ( 8)
  #define BC_CR_LPDDR_MR_CONTENT_MR12_MSK                              (0x000000FF00000000ULL)
  #define BC_CR_LPDDR_MR_CONTENT_MR12_MIN                              (0)
  #define BC_CR_LPDDR_MR_CONTENT_MR12_MAX                              (255) // 0x000000FF
  #define BC_CR_LPDDR_MR_CONTENT_MR12_DEF                              (0x00000000)
  #define BC_CR_LPDDR_MR_CONTENT_MR12_HSH                              (0x48204FC8)

  #define BC_CR_LPDDR_MR_CONTENT_MR13_OFF                              (40)
  #define BC_CR_LPDDR_MR_CONTENT_MR13_WID                              ( 8)
  #define BC_CR_LPDDR_MR_CONTENT_MR13_MSK                              (0x0000FF0000000000ULL)
  #define BC_CR_LPDDR_MR_CONTENT_MR13_MIN                              (0)
  #define BC_CR_LPDDR_MR_CONTENT_MR13_MAX                              (255) // 0x000000FF
  #define BC_CR_LPDDR_MR_CONTENT_MR13_DEF                              (0x00000000)
  #define BC_CR_LPDDR_MR_CONTENT_MR13_HSH                              (0x48284FC8)

  #define BC_CR_LPDDR_MR_CONTENT_MR22_OFF                              (48)
  #define BC_CR_LPDDR_MR_CONTENT_MR22_WID                              ( 8)
  #define BC_CR_LPDDR_MR_CONTENT_MR22_MSK                              (0x00FF000000000000ULL)
  #define BC_CR_LPDDR_MR_CONTENT_MR22_MIN                              (0)
  #define BC_CR_LPDDR_MR_CONTENT_MR22_MAX                              (255) // 0x000000FF
  #define BC_CR_LPDDR_MR_CONTENT_MR22_DEF                              (0x00000000)
  #define BC_CR_LPDDR_MR_CONTENT_MR22_HSH                              (0x48304FC8)

  #define BC_CR_LPDDR_MR_CONTENT_MR23_OFF                              (56)
  #define BC_CR_LPDDR_MR_CONTENT_MR23_WID                              ( 8)
  #define BC_CR_LPDDR_MR_CONTENT_MR23_MSK                              (0xFF00000000000000ULL)
  #define BC_CR_LPDDR_MR_CONTENT_MR23_MIN                              (0)
  #define BC_CR_LPDDR_MR_CONTENT_MR23_MAX                              (255) // 0x000000FF
  #define BC_CR_LPDDR_MR_CONTENT_MR23_DEF                              (0x0000003F)
  #define BC_CR_LPDDR_MR_CONTENT_MR23_HSH                              (0x48384FC8)

#define BC_CR_MRS_FSM_CONTROL_REG                                      (0x00004FD0)

  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_OFF                    ( 0)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_WID                    ( 8)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MSK                    (0x000000FF)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MIN                    (0)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MAX                    (255) // 0x000000FF
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_DEF                    (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_HSH                    (0x48004FD0)

  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_OFF   ( 8)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_WID   ( 1)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_MSK   (0x00000100)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_MIN   (0)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_MAX   (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_DEF   (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_ODIC_Per_Device_HSH   (0x41084FD0)

  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_OFF        ( 9)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_WID        ( 1)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MSK        (0x00000200)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MIN        (0)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MAX        (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_DEF        (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_HSH        (0x41094FD0)

  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_OFF        (10)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_WID        ( 1)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MSK        (0x00000400)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MIN        (0)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MAX        (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_DEF        (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_HSH        (0x410A4FD0)

  #define BC_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_OFF              (11)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_WID              ( 1)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_MSK              (0x00000800)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_MIN              (0)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_MAX              (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_DEF              (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_PDA_VREF_Initial_HSH              (0x410B4FD0)

  #define BC_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_OFF               (12)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_WID               ( 1)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_MSK               (0x00001000)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_MIN               (0)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_MAX               (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_DEF               (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Short_VREF_Exit_HSH               (0x410C4FD0)

  #define BC_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_OFF                   (13)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_WID                   ( 9)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_MSK                   (0x003FE000)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_MIN                   (0)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_MAX                   (511) // 0x000001FF
  #define BC_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_DEF                   (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR_Restore_MR_HSH                   (0x490D4FD0)

  #define BC_CR_MRS_FSM_CONTROL_do_ZQCL_OFF                            (22)
  #define BC_CR_MRS_FSM_CONTROL_do_ZQCL_WID                            ( 1)
  #define BC_CR_MRS_FSM_CONTROL_do_ZQCL_MSK                            (0x00400000)
  #define BC_CR_MRS_FSM_CONTROL_do_ZQCL_MIN                            (0)
  #define BC_CR_MRS_FSM_CONTROL_do_ZQCL_MAX                            (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_do_ZQCL_DEF                            (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_do_ZQCL_HSH                            (0x41164FD0)

  #define BC_CR_MRS_FSM_CONTROL_zero_rank1_MR11_OFF                    (23)
  #define BC_CR_MRS_FSM_CONTROL_zero_rank1_MR11_WID                    ( 1)
  #define BC_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MSK                    (0x00800000)
  #define BC_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MIN                    (0)
  #define BC_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MAX                    (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_zero_rank1_MR11_DEF                    (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_zero_rank1_MR11_HSH                    (0x41174FD0)

  #define BC_CR_MRS_FSM_CONTROL_reset_flow_OFF                         (24)
  #define BC_CR_MRS_FSM_CONTROL_reset_flow_WID                         ( 1)
  #define BC_CR_MRS_FSM_CONTROL_reset_flow_MSK                         (0x01000000)
  #define BC_CR_MRS_FSM_CONTROL_reset_flow_MIN                         (0)
  #define BC_CR_MRS_FSM_CONTROL_reset_flow_MAX                         (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_reset_flow_DEF                         (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_reset_flow_HSH                         (0x41184FD0)

  #define BC_CR_MRS_FSM_CONTROL_vref_time_per_byte_OFF                 (25)
  #define BC_CR_MRS_FSM_CONTROL_vref_time_per_byte_WID                 ( 1)
  #define BC_CR_MRS_FSM_CONTROL_vref_time_per_byte_MSK                 (0x02000000)
  #define BC_CR_MRS_FSM_CONTROL_vref_time_per_byte_MIN                 (0)
  #define BC_CR_MRS_FSM_CONTROL_vref_time_per_byte_MAX                 (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_vref_time_per_byte_DEF                 (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_vref_time_per_byte_HSH                 (0x41194FD0)

  #define BC_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_OFF                    (26)
  #define BC_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_WID                    ( 1)
  #define BC_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_MSK                    (0x04000000)
  #define BC_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_MIN                    (0)
  #define BC_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_MAX                    (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_DEF                    (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_do_pda_for_1R1R_HSH                    (0x411A4FD0)

  #define BC_CR_MRS_FSM_CONTROL_add_initial_vref_OFF                   (27)
  #define BC_CR_MRS_FSM_CONTROL_add_initial_vref_WID                   ( 1)
  #define BC_CR_MRS_FSM_CONTROL_add_initial_vref_MSK                   (0x08000000)
  #define BC_CR_MRS_FSM_CONTROL_add_initial_vref_MIN                   (0)
  #define BC_CR_MRS_FSM_CONTROL_add_initial_vref_MAX                   (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_add_initial_vref_DEF                   (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_add_initial_vref_HSH                   (0x411B4FD0)

  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_OFF                  (28)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_WID                  ( 1)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_MSK                  (0x10000000)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_MIN                  (0)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_MAX                  (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_DEF                  (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_switch_FSP_HSH                  (0x411C4FD0)

  #define BC_CR_MRS_FSM_CONTROL_do_dq_osc_start_OFF                    (29)
  #define BC_CR_MRS_FSM_CONTROL_do_dq_osc_start_WID                    ( 1)
  #define BC_CR_MRS_FSM_CONTROL_do_dq_osc_start_MSK                    (0x20000000)
  #define BC_CR_MRS_FSM_CONTROL_do_dq_osc_start_MIN                    (0)
  #define BC_CR_MRS_FSM_CONTROL_do_dq_osc_start_MAX                    (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_do_dq_osc_start_DEF                    (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_do_dq_osc_start_HSH                    (0x411D4FD0)

  #define BC_CR_MRS_FSM_CONTROL_tVREFDQ_OFF                            (32)
  #define BC_CR_MRS_FSM_CONTROL_tVREFDQ_WID                            (10)
  #define BC_CR_MRS_FSM_CONTROL_tVREFDQ_MSK                            (0x000003FF00000000ULL)
  #define BC_CR_MRS_FSM_CONTROL_tVREFDQ_MIN                            (0)
  #define BC_CR_MRS_FSM_CONTROL_tVREFDQ_MAX                            (1023) // 0x000003FF
  #define BC_CR_MRS_FSM_CONTROL_tVREFDQ_DEF                            (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_tVREFDQ_HSH                            (0x4A204FD0)

  #define BC_CR_MRS_FSM_CONTROL_cbit_count_each_rank_OFF               (42)
  #define BC_CR_MRS_FSM_CONTROL_cbit_count_each_rank_WID               ( 1)
  #define BC_CR_MRS_FSM_CONTROL_cbit_count_each_rank_MSK               (0x0000040000000000ULL)
  #define BC_CR_MRS_FSM_CONTROL_cbit_count_each_rank_MIN               (0)
  #define BC_CR_MRS_FSM_CONTROL_cbit_count_each_rank_MAX               (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_cbit_count_each_rank_DEF               (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_cbit_count_each_rank_HSH               (0x412A4FD0)

  #define BC_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_OFF                     (43)
  #define BC_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_WID                     ( 1)
  #define BC_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_MSK                     (0x0000080000000000ULL)
  #define BC_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_MIN                     (0)
  #define BC_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_MAX                     (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_DEF                     (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_do_PDA_for_ECC_HSH                     (0x412B4FD0)

  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_OFF        (44)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_WID        ( 1)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_MSK        (0x0000100000000000ULL)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_MIN        (0)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_MAX        (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_DEF        (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR5_Per_Device_HSH        (0x412C4FD0)

  #define BC_CR_MRS_FSM_CONTROL_TwoDPC_support_OFF                     (45)
  #define BC_CR_MRS_FSM_CONTROL_TwoDPC_support_WID                     ( 1)
  #define BC_CR_MRS_FSM_CONTROL_TwoDPC_support_MSK                     (0x0000200000000000ULL)
  #define BC_CR_MRS_FSM_CONTROL_TwoDPC_support_MIN                     (0)
  #define BC_CR_MRS_FSM_CONTROL_TwoDPC_support_MAX                     (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_TwoDPC_support_DEF                     (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_TwoDPC_support_HSH                     (0x412D4FD0)

  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_OFF (46)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_WID ( 1)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_MSK (0x0000400000000000ULL)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_MIN (0)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_MAX (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_DEF (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_RTTNOM_Per_Device_HSH (0x412E4FD0)

  #define BC_CR_MRS_FSM_CONTROL_Fast_PDA_OFF                           (47)
  #define BC_CR_MRS_FSM_CONTROL_Fast_PDA_WID                           ( 1)
  #define BC_CR_MRS_FSM_CONTROL_Fast_PDA_MSK                           (0x0000800000000000ULL)
  #define BC_CR_MRS_FSM_CONTROL_Fast_PDA_MIN                           (0)
  #define BC_CR_MRS_FSM_CONTROL_Fast_PDA_MAX                           (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_Fast_PDA_DEF                           (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_Fast_PDA_HSH                           (0x412F4FD0)

  #define BC_CR_MRS_FSM_CONTROL_always_count_tFC_OFF                   (48)
  #define BC_CR_MRS_FSM_CONTROL_always_count_tFC_WID                   ( 1)
  #define BC_CR_MRS_FSM_CONTROL_always_count_tFC_MSK                   (0x0001000000000000ULL)
  #define BC_CR_MRS_FSM_CONTROL_always_count_tFC_MIN                   (0)
  #define BC_CR_MRS_FSM_CONTROL_always_count_tFC_MAX                   (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_always_count_tFC_DEF                   (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_always_count_tFC_HSH                   (0x41304FD0)

  #define BC_CR_MRS_FSM_CONTROL_PDA_wr_delay_OFF                       (49)
  #define BC_CR_MRS_FSM_CONTROL_PDA_wr_delay_WID                       ( 6)
  #define BC_CR_MRS_FSM_CONTROL_PDA_wr_delay_MSK                       (0x007E000000000000ULL)
  #define BC_CR_MRS_FSM_CONTROL_PDA_wr_delay_MIN                       (0)
  #define BC_CR_MRS_FSM_CONTROL_PDA_wr_delay_MAX                       (63) // 0x0000003F
  #define BC_CR_MRS_FSM_CONTROL_PDA_wr_delay_DEF                       (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_PDA_wr_delay_HSH                       (0x46314FD0)

  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_OFF               (55)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_WID               ( 1)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_MSK               (0x0080000000000000ULL)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_MIN               (0)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_MAX               (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_DEF               (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_per_byte_vref_HSH               (0x41374FD0)

  #define BC_CR_MRS_FSM_CONTROL_Clear_VRCG_OFF                         (56)
  #define BC_CR_MRS_FSM_CONTROL_Clear_VRCG_WID                         ( 1)
  #define BC_CR_MRS_FSM_CONTROL_Clear_VRCG_MSK                         (0x0100000000000000ULL)
  #define BC_CR_MRS_FSM_CONTROL_Clear_VRCG_MIN                         (0)
  #define BC_CR_MRS_FSM_CONTROL_Clear_VRCG_MAX                         (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_Clear_VRCG_DEF                         (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_Clear_VRCG_HSH                         (0x41384FD0)

  #define BC_CR_MRS_FSM_CONTROL_GV_auto_enable_OFF                     (57)
  #define BC_CR_MRS_FSM_CONTROL_GV_auto_enable_WID                     ( 1)
  #define BC_CR_MRS_FSM_CONTROL_GV_auto_enable_MSK                     (0x0200000000000000ULL)
  #define BC_CR_MRS_FSM_CONTROL_GV_auto_enable_MIN                     (0)
  #define BC_CR_MRS_FSM_CONTROL_GV_auto_enable_MAX                     (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_GV_auto_enable_DEF                     (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_GV_auto_enable_HSH                     (0x41394FD0)

  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_OFF            (58)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_WID            ( 1)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_MSK            (0x0400000000000000ULL)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_MIN            (0)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_MAX            (1) // 0x00000001
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_DEF            (0x00000000)
  #define BC_CR_MRS_FSM_CONTROL_LPDDR4_split_transition_HSH            (0x413A4FD0)

#define BC_CR_MRS_FSM_RUN_REG                                          (0x00004FD8)

  #define BC_CR_MRS_FSM_RUN_Run_OFF                                    ( 0)
  #define BC_CR_MRS_FSM_RUN_Run_WID                                    ( 1)
  #define BC_CR_MRS_FSM_RUN_Run_MSK                                    (0x00000001)
  #define BC_CR_MRS_FSM_RUN_Run_MIN                                    (0)
  #define BC_CR_MRS_FSM_RUN_Run_MAX                                    (1) // 0x00000001
  #define BC_CR_MRS_FSM_RUN_Run_DEF                                    (0x00000000)
  #define BC_CR_MRS_FSM_RUN_Run_HSH                                    (0x01004FD8)

#define BC_CR_DDR4_MR1_ODIC_VALUES_REG                                 (0x00004FDC)

  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_OFF                   ( 0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_WID                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MSK                   (0x00000003)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MIN                   (0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_DEF                   (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_HSH                   (0x02004FDC)

  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_OFF                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_WID                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MSK                   (0x0000000C)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MIN                   (0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_DEF                   (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_HSH                   (0x02024FDC)

  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_OFF                   ( 4)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_WID                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MSK                   (0x00000030)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MIN                   (0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_DEF                   (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_HSH                   (0x02044FDC)

  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_OFF                   ( 6)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_WID                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MSK                   (0x000000C0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MIN                   (0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_DEF                   (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_HSH                   (0x02064FDC)

  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_OFF                   ( 8)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_WID                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MSK                   (0x00000300)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MIN                   (0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_DEF                   (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_HSH                   (0x02084FDC)

  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_OFF                   (10)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_WID                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MSK                   (0x00000C00)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MIN                   (0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_DEF                   (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_HSH                   (0x020A4FDC)

  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_OFF                   (12)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_WID                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MSK                   (0x00003000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MIN                   (0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_DEF                   (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_HSH                   (0x020C4FDC)

  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_OFF                   (14)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_WID                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MSK                   (0x0000C000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MIN                   (0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_DEF                   (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_HSH                   (0x020E4FDC)

  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_OFF                   (16)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_WID                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MSK                   (0x00030000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MIN                   (0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_DEF                   (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_HSH                   (0x02104FDC)

  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_OFF                   (18)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_WID                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MSK                   (0x000C0000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MIN                   (0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_DEF                   (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_HSH                   (0x02124FDC)

  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_OFF                   (20)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_WID                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MSK                   (0x00300000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MIN                   (0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_DEF                   (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_HSH                   (0x02144FDC)

  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_OFF                   (22)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_WID                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MSK                   (0x00C00000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MIN                   (0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_DEF                   (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_HSH                   (0x02164FDC)

  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_OFF                   (24)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_WID                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MSK                   (0x03000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MIN                   (0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_DEF                   (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_HSH                   (0x02184FDC)

  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_OFF                   (26)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_WID                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MSK                   (0x0C000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MIN                   (0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_DEF                   (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_HSH                   (0x021A4FDC)

  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_OFF                   (28)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_WID                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MSK                   (0x30000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MIN                   (0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_DEF                   (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_HSH                   (0x021C4FDC)

  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_OFF                   (30)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_WID                   ( 2)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MSK                   (0xC0000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MIN                   (0)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MAX                   (3) // 0x00000003
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_DEF                   (0x00000000)
  #define BC_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_HSH                   (0x021E4FDC)

#define BC_CR_PL_AGENT_CFG_DTF_REG                                     (0x00004FE0)

  #define BC_CR_PL_AGENT_CFG_DTF_data_trace_mode_OFF                   ( 0)
  #define BC_CR_PL_AGENT_CFG_DTF_data_trace_mode_WID                   ( 2)
  #define BC_CR_PL_AGENT_CFG_DTF_data_trace_mode_MSK                   (0x00000003)
  #define BC_CR_PL_AGENT_CFG_DTF_data_trace_mode_MIN                   (0)
  #define BC_CR_PL_AGENT_CFG_DTF_data_trace_mode_MAX                   (3) // 0x00000003
  #define BC_CR_PL_AGENT_CFG_DTF_data_trace_mode_DEF                   (0x00000000)
  #define BC_CR_PL_AGENT_CFG_DTF_data_trace_mode_HSH                   (0x02004FE0)

  #define BC_CR_PL_AGENT_CFG_DTF_UI_to_trace_OFF                       ( 2)
  #define BC_CR_PL_AGENT_CFG_DTF_UI_to_trace_WID                       ( 3)
  #define BC_CR_PL_AGENT_CFG_DTF_UI_to_trace_MSK                       (0x0000001C)
  #define BC_CR_PL_AGENT_CFG_DTF_UI_to_trace_MIN                       (0)
  #define BC_CR_PL_AGENT_CFG_DTF_UI_to_trace_MAX                       (7) // 0x00000007
  #define BC_CR_PL_AGENT_CFG_DTF_UI_to_trace_DEF                       (0x00000000)
  #define BC_CR_PL_AGENT_CFG_DTF_UI_to_trace_HSH                       (0x03024FE0)

  #define BC_CR_PL_AGENT_CFG_DTF_byte_to_trace_OFF                     ( 5)
  #define BC_CR_PL_AGENT_CFG_DTF_byte_to_trace_WID                     ( 3)
  #define BC_CR_PL_AGENT_CFG_DTF_byte_to_trace_MSK                     (0x000000E0)
  #define BC_CR_PL_AGENT_CFG_DTF_byte_to_trace_MIN                     (0)
  #define BC_CR_PL_AGENT_CFG_DTF_byte_to_trace_MAX                     (7) // 0x00000007
  #define BC_CR_PL_AGENT_CFG_DTF_byte_to_trace_DEF                     (0x00000000)
  #define BC_CR_PL_AGENT_CFG_DTF_byte_to_trace_HSH                     (0x03054FE0)

  #define BC_CR_PL_AGENT_CFG_DTF_ECC_EN_OFF                            ( 8)
  #define BC_CR_PL_AGENT_CFG_DTF_ECC_EN_WID                            ( 1)
  #define BC_CR_PL_AGENT_CFG_DTF_ECC_EN_MSK                            (0x00000100)
  #define BC_CR_PL_AGENT_CFG_DTF_ECC_EN_MIN                            (0)
  #define BC_CR_PL_AGENT_CFG_DTF_ECC_EN_MAX                            (1) // 0x00000001
  #define BC_CR_PL_AGENT_CFG_DTF_ECC_EN_DEF                            (0x00000000)
  #define BC_CR_PL_AGENT_CFG_DTF_ECC_EN_HSH                            (0x01084FE0)

  #define BC_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_OFF                  ( 9)
  #define BC_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_WID                  ( 3)
  #define BC_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_MSK                  (0x00000E00)
  #define BC_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_MIN                  (0)
  #define BC_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_MAX                  (7) // 0x00000007
  #define BC_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_DEF                  (0x00000000)
  #define BC_CR_PL_AGENT_CFG_DTF_ECC_BYTE_replace_HSH                  (0x03094FE0)

  #define BC_CR_PL_AGENT_CFG_DTF_trace_read_data_OFF                   (12)
  #define BC_CR_PL_AGENT_CFG_DTF_trace_read_data_WID                   ( 1)
  #define BC_CR_PL_AGENT_CFG_DTF_trace_read_data_MSK                   (0x00001000)
  #define BC_CR_PL_AGENT_CFG_DTF_trace_read_data_MIN                   (0)
  #define BC_CR_PL_AGENT_CFG_DTF_trace_read_data_MAX                   (1) // 0x00000001
  #define BC_CR_PL_AGENT_CFG_DTF_trace_read_data_DEF                   (0x00000000)
  #define BC_CR_PL_AGENT_CFG_DTF_trace_read_data_HSH                   (0x010C4FE0)

  #define BC_CR_PL_AGENT_CFG_DTF_trace_write_data_OFF                  (13)
  #define BC_CR_PL_AGENT_CFG_DTF_trace_write_data_WID                  ( 1)
  #define BC_CR_PL_AGENT_CFG_DTF_trace_write_data_MSK                  (0x00002000)
  #define BC_CR_PL_AGENT_CFG_DTF_trace_write_data_MIN                  (0)
  #define BC_CR_PL_AGENT_CFG_DTF_trace_write_data_MAX                  (1) // 0x00000001
  #define BC_CR_PL_AGENT_CFG_DTF_trace_write_data_DEF                  (0x00000001)
  #define BC_CR_PL_AGENT_CFG_DTF_trace_write_data_HSH                  (0x010D4FE0)

  #define BC_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_OFF                    (14)
  #define BC_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_WID                    ( 1)
  #define BC_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_MSK                    (0x00004000)
  #define BC_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_MIN                    (0)
  #define BC_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_MAX                    (1) // 0x00000001
  #define BC_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_DEF                    (0x00000000)
  #define BC_CR_PL_AGENT_CFG_DTF_DDRPL_Activate_HSH                    (0x010E4FE0)

  #define BC_CR_PL_AGENT_CFG_DTF_SCHTrace_OFF                          (15)
  #define BC_CR_PL_AGENT_CFG_DTF_SCHTrace_WID                          ( 1)
  #define BC_CR_PL_AGENT_CFG_DTF_SCHTrace_MSK                          (0x00008000)
  #define BC_CR_PL_AGENT_CFG_DTF_SCHTrace_MIN                          (0)
  #define BC_CR_PL_AGENT_CFG_DTF_SCHTrace_MAX                          (1) // 0x00000001
  #define BC_CR_PL_AGENT_CFG_DTF_SCHTrace_DEF                          (0x00000000)
  #define BC_CR_PL_AGENT_CFG_DTF_SCHTrace_HSH                          (0x010F4FE0)

  #define BC_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_OFF            (16)
  #define BC_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_WID            ( 1)
  #define BC_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_MSK            (0x00010000)
  #define BC_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_MIN            (0)
  #define BC_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_MAX            (1) // 0x00000001
  #define BC_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_DEF            (0x00000000)
  #define BC_CR_PL_AGENT_CFG_DTF_dis_early_ind_override_HSH            (0x01104FE0)

#define BC_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_REG                        (0x00004FE4)

  #define BC_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_OFF        ( 0)
  #define BC_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_WID        ( 8)
  #define BC_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MSK        (0x000000FF)
  #define BC_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MIN        (0)
  #define BC_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_MAX        (255) // 0x000000FF
  #define BC_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_DEF        (0x0000000F)
  #define BC_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_GRACE_CNT_HSH        (0x08004FE4)

  #define BC_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_OFF     ( 8)
  #define BC_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_WID     ( 1)
  #define BC_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MSK     (0x00000100)
  #define BC_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MIN     (0)
  #define BC_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_MAX     (1) // 0x00000001
  #define BC_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_DEF     (0x00000000)
  #define BC_CR_MCMNTS_GLOBAL_DRIVER_GATE_CFG_GLB_DRV_GATE_DIS_HSH     (0x01084FE4)

#define BC_CR_DDR4_ECC_DEVICE_VALUES_REG                               (0x00004FE8)

  #define BC_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_OFF                  ( 0)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_WID                  ( 2)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_MSK                  (0x00000003)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_MIN                  (0)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_MAX                  (3) // 0x00000003
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_DEF                  (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank0_HSH                  (0x42004FE8)

  #define BC_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_OFF                  ( 2)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_WID                  ( 2)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_MSK                  (0x0000000C)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_MIN                  (0)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_MAX                  (3) // 0x00000003
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_DEF                  (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_ODIC_Rank1_HSH                  (0x42024FE8)

  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_OFF                ( 4)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_WID                ( 3)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_MSK                (0x00000070)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_MIN                (0)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_DEF                (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank0_HSH                (0x43044FE8)

  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_OFF                ( 7)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_WID                ( 3)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_MSK                (0x00000380)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_MIN                (0)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_MAX                (7) // 0x00000007
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_DEF                (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_WR_Rank1_HSH                (0x43074FE8)

  #define BC_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_OFF                  (10)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_WID                  ( 7)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_MSK                  (0x0001FC00)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_MIN                  (0)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_MAX                  (127) // 0x0000007F
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_DEF                  (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank0_HSH                  (0x470A4FE8)

  #define BC_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_OFF                  (17)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_WID                  ( 7)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_MSK                  (0x00FE0000)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_MIN                  (0)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_MAX                  (127) // 0x0000007F
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_DEF                  (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_VREF_Rank1_HSH                  (0x47114FE8)

  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_OFF               (24)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_WID               ( 3)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_MSK               (0x07000000)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_MIN               (0)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_DEF               (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank0_HSH               (0x43184FE8)

  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_OFF               (27)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_WID               ( 3)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_MSK               (0x38000000)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_MIN               (0)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_MAX               (7) // 0x00000007
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_DEF               (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_NOM_Rank1_HSH               (0x431B4FE8)

  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_OFF              (30)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_WID              ( 3)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_MSK              (0x00000001C0000000ULL)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_MIN              (0)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_MAX              (7) // 0x00000007
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_DEF              (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank0_HSH              (0x431E4FE8)

  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_OFF              (33)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_WID              ( 3)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_MSK              (0x0000000E00000000ULL)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_MIN              (0)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_MAX              (7) // 0x00000007
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_DEF              (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_VALUES_RTT_PARK_Rank1_HSH              (0x43214FE8)

#define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_REG                         (0x00004FF0)

  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_OFF            ( 0)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_WID            ( 2)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_MSK            (0x00000003)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_MIN            (0)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_MAX            (3) // 0x00000003
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_DEF            (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank0_HSH            (0x42004FF0)

  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_OFF            ( 2)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_WID            ( 2)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_MSK            (0x0000000C)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_MIN            (0)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_MAX            (3) // 0x00000003
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_DEF            (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_ODIC_Rank1_HSH            (0x42024FF0)

  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_OFF          ( 4)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_WID          ( 3)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_MSK          (0x00000070)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_MIN          (0)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_DEF          (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank0_HSH          (0x43044FF0)

  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_OFF          ( 7)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_WID          ( 3)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_MSK          (0x00000380)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_MIN          (0)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_MAX          (7) // 0x00000007
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_DEF          (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_WR_Rank1_HSH          (0x43074FF0)

  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_OFF            (10)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_WID            ( 7)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_MSK            (0x0001FC00)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_MIN            (0)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_MAX            (127) // 0x0000007F
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_DEF            (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank0_HSH            (0x470A4FF0)

  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_OFF            (17)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_WID            ( 7)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_MSK            (0x00FE0000)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_MIN            (0)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_MAX            (127) // 0x0000007F
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_DEF            (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_VREF_Rank1_HSH            (0x47114FF0)

  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_OFF         (24)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_WID         ( 3)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_MSK         (0x07000000)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_MIN         (0)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_DEF         (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank0_HSH         (0x43184FF0)

  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_OFF         (27)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_WID         ( 3)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_MSK         (0x38000000)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_MIN         (0)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_MAX         (7) // 0x00000007
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_DEF         (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_NOM_Rank1_HSH         (0x431B4FF0)

  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_OFF        (30)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_WID        ( 3)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_MSK        (0x00000001C0000000ULL)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_MIN        (0)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_MAX        (7) // 0x00000007
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_DEF        (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank0_HSH        (0x431E4FF0)

  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_OFF        (33)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_WID        ( 3)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_MSK        (0x0000000E00000000ULL)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_MIN        (0)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_MAX        (7) // 0x00000007
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_DEF        (0x00000000)
  #define BC_CR_DDR4_ECC_DEVICE_DIMM1_VALUES_RTT_PARK_Rank1_HSH        (0x43214FF0)

#define BC_CR_MCMNTS_SPARE_REG                                         (0x00004FFC)

  #define BC_CR_MCMNTS_SPARE_Spare_RW_OFF                              ( 0)
  #define BC_CR_MCMNTS_SPARE_Spare_RW_WID                              ( 8)
  #define BC_CR_MCMNTS_SPARE_Spare_RW_MSK                              (0x000000FF)
  #define BC_CR_MCMNTS_SPARE_Spare_RW_MIN                              (0)
  #define BC_CR_MCMNTS_SPARE_Spare_RW_MAX                              (255) // 0x000000FF
  #define BC_CR_MCMNTS_SPARE_Spare_RW_DEF                              (0x00000000)
  #define BC_CR_MCMNTS_SPARE_Spare_RW_HSH                              (0x08004FFC)

  #define BC_CR_MCMNTS_SPARE_ForceX2Ref_OFF                            ( 8)
  #define BC_CR_MCMNTS_SPARE_ForceX2Ref_WID                            ( 1)
  #define BC_CR_MCMNTS_SPARE_ForceX2Ref_MSK                            (0x00000100)
  #define BC_CR_MCMNTS_SPARE_ForceX2Ref_MIN                            (0)
  #define BC_CR_MCMNTS_SPARE_ForceX2Ref_MAX                            (1) // 0x00000001
  #define BC_CR_MCMNTS_SPARE_ForceX2Ref_DEF                            (0x00000000)
  #define BC_CR_MCMNTS_SPARE_ForceX2Ref_HSH                            (0x01084FFC)

  #define BC_CR_MCMNTS_SPARE_ForceX4Ref_OFF                            ( 9)
  #define BC_CR_MCMNTS_SPARE_ForceX4Ref_WID                            ( 1)
  #define BC_CR_MCMNTS_SPARE_ForceX4Ref_MSK                            (0x00000200)
  #define BC_CR_MCMNTS_SPARE_ForceX4Ref_MIN                            (0)
  #define BC_CR_MCMNTS_SPARE_ForceX4Ref_MAX                            (1) // 0x00000001
  #define BC_CR_MCMNTS_SPARE_ForceX4Ref_DEF                            (0x00000000)
  #define BC_CR_MCMNTS_SPARE_ForceX4Ref_HSH                            (0x01094FFC)

  #define BC_CR_MCMNTS_SPARE_DisLowRefRate_OFF                         (10)
  #define BC_CR_MCMNTS_SPARE_DisLowRefRate_WID                         ( 1)
  #define BC_CR_MCMNTS_SPARE_DisLowRefRate_MSK                         (0x00000400)
  #define BC_CR_MCMNTS_SPARE_DisLowRefRate_MIN                         (0)
  #define BC_CR_MCMNTS_SPARE_DisLowRefRate_MAX                         (1) // 0x00000001
  #define BC_CR_MCMNTS_SPARE_DisLowRefRate_DEF                         (0x00000000)
  #define BC_CR_MCMNTS_SPARE_DisLowRefRate_HSH                         (0x010A4FFC)

  #define BC_CR_MCMNTS_SPARE_disRegardZQonSRtime_OFF                   (11)
  #define BC_CR_MCMNTS_SPARE_disRegardZQonSRtime_WID                   ( 1)
  #define BC_CR_MCMNTS_SPARE_disRegardZQonSRtime_MSK                   (0x00000800)
  #define BC_CR_MCMNTS_SPARE_disRegardZQonSRtime_MIN                   (0)
  #define BC_CR_MCMNTS_SPARE_disRegardZQonSRtime_MAX                   (1) // 0x00000001
  #define BC_CR_MCMNTS_SPARE_disRegardZQonSRtime_DEF                   (0x00000000)
  #define BC_CR_MCMNTS_SPARE_disRegardZQonSRtime_HSH                   (0x010B4FFC)

  #define BC_CR_MCMNTS_SPARE_Decoder_EBH_OFF                           (12)
  #define BC_CR_MCMNTS_SPARE_Decoder_EBH_WID                           ( 2)
  #define BC_CR_MCMNTS_SPARE_Decoder_EBH_MSK                           (0x00003000)
  #define BC_CR_MCMNTS_SPARE_Decoder_EBH_MIN                           (0)
  #define BC_CR_MCMNTS_SPARE_Decoder_EBH_MAX                           (3) // 0x00000003
  #define BC_CR_MCMNTS_SPARE_Decoder_EBH_DEF                           (0x00000000)
  #define BC_CR_MCMNTS_SPARE_Decoder_EBH_HSH                           (0x020C4FFC)

  #define BC_CR_MCMNTS_SPARE_DisSREXcnt_OFF                            (15)
  #define BC_CR_MCMNTS_SPARE_DisSREXcnt_WID                            ( 1)
  #define BC_CR_MCMNTS_SPARE_DisSREXcnt_MSK                            (0x00008000)
  #define BC_CR_MCMNTS_SPARE_DisSREXcnt_MIN                            (0)
  #define BC_CR_MCMNTS_SPARE_DisSREXcnt_MAX                            (1) // 0x00000001
  #define BC_CR_MCMNTS_SPARE_DisSREXcnt_DEF                            (0x00000000)
  #define BC_CR_MCMNTS_SPARE_DisSREXcnt_HSH                            (0x010F4FFC)

  #define BC_CR_MCMNTS_SPARE_Spare_RW_V_OFF                            (16)
  #define BC_CR_MCMNTS_SPARE_Spare_RW_V_WID                            (16)
  #define BC_CR_MCMNTS_SPARE_Spare_RW_V_MSK                            (0xFFFF0000)
  #define BC_CR_MCMNTS_SPARE_Spare_RW_V_MIN                            (0)
  #define BC_CR_MCMNTS_SPARE_Spare_RW_V_MAX                            (65535) // 0x0000FFFF
  #define BC_CR_MCMNTS_SPARE_Spare_RW_V_DEF                            (0x00000000)
  #define BC_CR_MCMNTS_SPARE_Spare_RW_V_HSH                            (0x10104FFC)
#pragma pack(pop)
#endif
