# superescalar
This repository contains the developement of a superescalar microprocessor based on a RISC architecture. The architecture was developed in diferent stages.

# Stages
## IFQ
The Instruction Fetch Queue is the module that will read instructions from memory and store them in a Instruction Queue to be later decoded and escecuted.
