//
// Generated by Bluespec Compiler, version 2019.05.beta2 (build a88bf40db, 2019-05-24)
//
//
//
//
// Ports:
// Name                         I/O  size props
// RDY_server_core_request_put    O     1 reg
// server_core_response_get       O    70
// RDY_server_core_response_get   O     1
// RDY_server_reset_request_put   O     1 reg
// RDY_server_reset_response_get  O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// server_core_request_put        I   202 reg
// EN_server_core_request_put     I     1
// EN_server_reset_request_put    I     1
// EN_server_reset_response_get   I     1
// EN_server_core_response_get    I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkFPU(CLK,
	     RST_N,

	     server_core_request_put,
	     EN_server_core_request_put,
	     RDY_server_core_request_put,

	     EN_server_core_response_get,
	     server_core_response_get,
	     RDY_server_core_response_get,

	     EN_server_reset_request_put,
	     RDY_server_reset_request_put,

	     EN_server_reset_response_get,
	     RDY_server_reset_response_get);
  input  CLK;
  input  RST_N;

  // action method server_core_request_put
  input  [201 : 0] server_core_request_put;
  input  EN_server_core_request_put;
  output RDY_server_core_request_put;

  // actionvalue method server_core_response_get
  input  EN_server_core_response_get;
  output [69 : 0] server_core_response_get;
  output RDY_server_core_response_get;

  // action method server_reset_request_put
  input  EN_server_reset_request_put;
  output RDY_server_reset_request_put;

  // action method server_reset_response_get
  input  EN_server_reset_response_get;
  output RDY_server_reset_response_get;

  // signals for module outputs
  wire [69 : 0] server_core_response_get;
  wire RDY_server_core_request_put,
       RDY_server_core_response_get,
       RDY_server_reset_request_put,
       RDY_server_reset_response_get;

  // inlined wires
  reg [68 : 0] resWire$wget;
  wire [70 : 0] oFifo_rv$port0__write_1,
		oFifo_rv$port1__read,
		oFifo_rv$port1__write_1,
		oFifo_rv$port2__read,
		oFifo_rv$port3__read;
  wire crg_done$EN_port0__write,
       crg_done$EN_port1__write,
       crg_done$port1__read,
       crg_done$port2__read,
       crg_done_1$EN_port0__write,
       crg_done_1$EN_port1__write,
       crg_done_1$port1__read,
       crg_done_1$port2__read,
       resWire$whas;

  // register crg_done
  reg crg_done;
  wire crg_done$D_IN, crg_done$EN;

  // register crg_done_1
  reg crg_done_1;
  wire crg_done_1$D_IN, crg_done_1$EN;

  // register oFifo_rv
  reg [70 : 0] oFifo_rv;
  wire [70 : 0] oFifo_rv$D_IN;
  wire oFifo_rv$EN;

  // register rg_b
  reg [115 : 0] rg_b;
  wire [115 : 0] rg_b$D_IN;
  wire rg_b$EN;

  // register rg_busy
  reg rg_busy;
  wire rg_busy$D_IN, rg_busy$EN;

  // register rg_busy_1
  reg rg_busy_1;
  wire rg_busy_1$D_IN, rg_busy_1$EN;

  // register rg_d
  reg [57 : 0] rg_d;
  wire [57 : 0] rg_d$D_IN;
  wire rg_d$EN;

  // register rg_index
  reg [5 : 0] rg_index;
  wire [5 : 0] rg_index$D_IN;
  wire rg_index$EN;

  // register rg_index_1
  reg [5 : 0] rg_index_1;
  wire [5 : 0] rg_index_1$D_IN;
  wire rg_index_1$EN;

  // register rg_q
  reg [57 : 0] rg_q;
  wire [57 : 0] rg_q$D_IN;
  wire rg_q$EN;

  // register rg_r
  reg [115 : 0] rg_r;
  wire [115 : 0] rg_r$D_IN;
  wire rg_r$EN;

  // register rg_r_1
  reg [115 : 0] rg_r_1;
  wire [115 : 0] rg_r_1$D_IN;
  wire rg_r_1$EN;

  // register rg_res
  reg [116 : 0] rg_res;
  wire [116 : 0] rg_res$D_IN;
  wire rg_res$EN;

  // register rg_s
  reg [115 : 0] rg_s;
  wire [115 : 0] rg_s$D_IN;
  wire rg_s$EN;

  // ports of submodule fpu_div64_fOperands_S0
  wire [130 : 0] fpu_div64_fOperands_S0$D_IN, fpu_div64_fOperands_S0$D_OUT;
  wire fpu_div64_fOperands_S0$CLR,
       fpu_div64_fOperands_S0$DEQ,
       fpu_div64_fOperands_S0$EMPTY_N,
       fpu_div64_fOperands_S0$ENQ,
       fpu_div64_fOperands_S0$FULL_N;

  // ports of submodule fpu_div64_fResult_S5
  wire [68 : 0] fpu_div64_fResult_S5$D_IN, fpu_div64_fResult_S5$D_OUT;
  wire fpu_div64_fResult_S5$CLR,
       fpu_div64_fResult_S5$DEQ,
       fpu_div64_fResult_S5$EMPTY_N,
       fpu_div64_fResult_S5$ENQ,
       fpu_div64_fResult_S5$FULL_N;

  // ports of submodule fpu_div64_fState_S1
  wire [318 : 0] fpu_div64_fState_S1$D_IN, fpu_div64_fState_S1$D_OUT;
  wire fpu_div64_fState_S1$CLR,
       fpu_div64_fState_S1$DEQ,
       fpu_div64_fState_S1$EMPTY_N,
       fpu_div64_fState_S1$ENQ,
       fpu_div64_fState_S1$FULL_N;

  // ports of submodule fpu_div64_fState_S2
  wire [147 : 0] fpu_div64_fState_S2$D_IN, fpu_div64_fState_S2$D_OUT;
  wire fpu_div64_fState_S2$CLR,
       fpu_div64_fState_S2$DEQ,
       fpu_div64_fState_S2$EMPTY_N,
       fpu_div64_fState_S2$ENQ,
       fpu_div64_fState_S2$FULL_N;

  // ports of submodule fpu_div64_fState_S3
  wire [194 : 0] fpu_div64_fState_S3$D_IN, fpu_div64_fState_S3$D_OUT;
  wire fpu_div64_fState_S3$CLR,
       fpu_div64_fState_S3$DEQ,
       fpu_div64_fState_S3$EMPTY_N,
       fpu_div64_fState_S3$ENQ,
       fpu_div64_fState_S3$FULL_N;

  // ports of submodule fpu_div64_fState_S4
  wire [138 : 0] fpu_div64_fState_S4$D_IN, fpu_div64_fState_S4$D_OUT;
  wire fpu_div64_fState_S4$CLR,
       fpu_div64_fState_S4$DEQ,
       fpu_div64_fState_S4$EMPTY_N,
       fpu_div64_fState_S4$ENQ,
       fpu_div64_fState_S4$FULL_N;

  // ports of submodule fpu_madd_fOperand_S0
  wire [195 : 0] fpu_madd_fOperand_S0$D_IN, fpu_madd_fOperand_S0$D_OUT;
  wire fpu_madd_fOperand_S0$CLR,
       fpu_madd_fOperand_S0$DEQ,
       fpu_madd_fOperand_S0$EMPTY_N,
       fpu_madd_fOperand_S0$ENQ,
       fpu_madd_fOperand_S0$FULL_N;

  // ports of submodule fpu_madd_fProd_S2
  wire [105 : 0] fpu_madd_fProd_S2$D_IN, fpu_madd_fProd_S2$D_OUT;
  wire fpu_madd_fProd_S2$CLR,
       fpu_madd_fProd_S2$DEQ,
       fpu_madd_fProd_S2$EMPTY_N,
       fpu_madd_fProd_S2$ENQ,
       fpu_madd_fProd_S2$FULL_N;

  // ports of submodule fpu_madd_fProd_S3
  wire [105 : 0] fpu_madd_fProd_S3$D_IN, fpu_madd_fProd_S3$D_OUT;
  wire fpu_madd_fProd_S3$CLR,
       fpu_madd_fProd_S3$DEQ,
       fpu_madd_fProd_S3$EMPTY_N,
       fpu_madd_fProd_S3$ENQ,
       fpu_madd_fProd_S3$FULL_N;

  // ports of submodule fpu_madd_fResult_S9
  wire [68 : 0] fpu_madd_fResult_S9$D_IN, fpu_madd_fResult_S9$D_OUT;
  wire fpu_madd_fResult_S9$CLR,
       fpu_madd_fResult_S9$DEQ,
       fpu_madd_fResult_S9$EMPTY_N,
       fpu_madd_fResult_S9$ENQ,
       fpu_madd_fResult_S9$FULL_N;

  // ports of submodule fpu_madd_fState_S1
  wire [257 : 0] fpu_madd_fState_S1$D_IN, fpu_madd_fState_S1$D_OUT;
  wire fpu_madd_fState_S1$CLR,
       fpu_madd_fState_S1$DEQ,
       fpu_madd_fState_S1$EMPTY_N,
       fpu_madd_fState_S1$ENQ,
       fpu_madd_fState_S1$FULL_N;

  // ports of submodule fpu_madd_fState_S2
  wire [151 : 0] fpu_madd_fState_S2$D_IN, fpu_madd_fState_S2$D_OUT;
  wire fpu_madd_fState_S2$CLR,
       fpu_madd_fState_S2$DEQ,
       fpu_madd_fState_S2$EMPTY_N,
       fpu_madd_fState_S2$ENQ,
       fpu_madd_fState_S2$FULL_N;

  // ports of submodule fpu_madd_fState_S3
  wire [151 : 0] fpu_madd_fState_S3$D_IN, fpu_madd_fState_S3$D_OUT;
  wire fpu_madd_fState_S3$CLR,
       fpu_madd_fState_S3$DEQ,
       fpu_madd_fState_S3$EMPTY_N,
       fpu_madd_fState_S3$ENQ,
       fpu_madd_fState_S3$FULL_N;

  // ports of submodule fpu_madd_fState_S4
  wire [203 : 0] fpu_madd_fState_S4$D_IN, fpu_madd_fState_S4$D_OUT;
  wire fpu_madd_fState_S4$CLR,
       fpu_madd_fState_S4$DEQ,
       fpu_madd_fState_S4$EMPTY_N,
       fpu_madd_fState_S4$ENQ,
       fpu_madd_fState_S4$FULL_N;

  // ports of submodule fpu_madd_fState_S5
  wire [215 : 0] fpu_madd_fState_S5$D_IN, fpu_madd_fState_S5$D_OUT;
  wire fpu_madd_fState_S5$CLR,
       fpu_madd_fState_S5$DEQ,
       fpu_madd_fState_S5$EMPTY_N,
       fpu_madd_fState_S5$ENQ,
       fpu_madd_fState_S5$FULL_N;

  // ports of submodule fpu_madd_fState_S6
  wire [202 : 0] fpu_madd_fState_S6$D_IN, fpu_madd_fState_S6$D_OUT;
  wire fpu_madd_fState_S6$CLR,
       fpu_madd_fState_S6$DEQ,
       fpu_madd_fState_S6$EMPTY_N,
       fpu_madd_fState_S6$ENQ,
       fpu_madd_fState_S6$FULL_N;

  // ports of submodule fpu_madd_fState_S7
  wire [202 : 0] fpu_madd_fState_S7$D_IN, fpu_madd_fState_S7$D_OUT;
  wire fpu_madd_fState_S7$CLR,
       fpu_madd_fState_S7$DEQ,
       fpu_madd_fState_S7$EMPTY_N,
       fpu_madd_fState_S7$ENQ,
       fpu_madd_fState_S7$FULL_N;

  // ports of submodule fpu_madd_fState_S8
  wire [140 : 0] fpu_madd_fState_S8$D_IN, fpu_madd_fState_S8$D_OUT;
  wire fpu_madd_fState_S8$CLR,
       fpu_madd_fState_S8$DEQ,
       fpu_madd_fState_S8$EMPTY_N,
       fpu_madd_fState_S8$ENQ,
       fpu_madd_fState_S8$FULL_N;

  // ports of submodule fpu_sqr64_fOperand_S0
  wire [66 : 0] fpu_sqr64_fOperand_S0$D_IN, fpu_sqr64_fOperand_S0$D_OUT;
  wire fpu_sqr64_fOperand_S0$CLR,
       fpu_sqr64_fOperand_S0$DEQ,
       fpu_sqr64_fOperand_S0$EMPTY_N,
       fpu_sqr64_fOperand_S0$ENQ,
       fpu_sqr64_fOperand_S0$FULL_N;

  // ports of submodule fpu_sqr64_fResult_S5
  wire [68 : 0] fpu_sqr64_fResult_S5$D_IN, fpu_sqr64_fResult_S5$D_OUT;
  wire fpu_sqr64_fResult_S5$CLR,
       fpu_sqr64_fResult_S5$DEQ,
       fpu_sqr64_fResult_S5$EMPTY_N,
       fpu_sqr64_fResult_S5$ENQ,
       fpu_sqr64_fResult_S5$FULL_N;

  // ports of submodule fpu_sqr64_fState_S1
  wire [194 : 0] fpu_sqr64_fState_S1$D_IN, fpu_sqr64_fState_S1$D_OUT;
  wire fpu_sqr64_fState_S1$CLR,
       fpu_sqr64_fState_S1$DEQ,
       fpu_sqr64_fState_S1$EMPTY_N,
       fpu_sqr64_fState_S1$ENQ,
       fpu_sqr64_fState_S1$FULL_N;

  // ports of submodule fpu_sqr64_fState_S2
  wire [136 : 0] fpu_sqr64_fState_S2$D_IN, fpu_sqr64_fState_S2$D_OUT;
  wire fpu_sqr64_fState_S2$CLR,
       fpu_sqr64_fState_S2$DEQ,
       fpu_sqr64_fState_S2$EMPTY_N,
       fpu_sqr64_fState_S2$ENQ,
       fpu_sqr64_fState_S2$FULL_N;

  // ports of submodule fpu_sqr64_fState_S3
  wire [195 : 0] fpu_sqr64_fState_S3$D_IN, fpu_sqr64_fState_S3$D_OUT;
  wire fpu_sqr64_fState_S3$CLR,
       fpu_sqr64_fState_S3$DEQ,
       fpu_sqr64_fState_S3$EMPTY_N,
       fpu_sqr64_fState_S3$ENQ,
       fpu_sqr64_fState_S3$FULL_N;

  // ports of submodule fpu_sqr64_fState_S4
  wire [138 : 0] fpu_sqr64_fState_S4$D_IN, fpu_sqr64_fState_S4$D_OUT;
  wire fpu_sqr64_fState_S4$CLR,
       fpu_sqr64_fState_S4$DEQ,
       fpu_sqr64_fState_S4$EMPTY_N,
       fpu_sqr64_fState_S4$ENQ,
       fpu_sqr64_fState_S4$FULL_N;

  // ports of submodule iFifo
  wire [201 : 0] iFifo$D_IN, iFifo$D_OUT;
  wire iFifo$CLR, iFifo$DEQ, iFifo$EMPTY_N, iFifo$ENQ, iFifo$FULL_N;

  // ports of submodule isDoubleFifo
  wire isDoubleFifo$CLR,
       isDoubleFifo$DEQ,
       isDoubleFifo$D_IN,
       isDoubleFifo$D_OUT,
       isDoubleFifo$EMPTY_N,
       isDoubleFifo$ENQ,
       isDoubleFifo$FULL_N;

  // ports of submodule isNegateFifo
  wire isNegateFifo$CLR,
       isNegateFifo$DEQ,
       isNegateFifo$D_IN,
       isNegateFifo$D_OUT,
       isNegateFifo$EMPTY_N,
       isNegateFifo$ENQ,
       isNegateFifo$FULL_N;

  // ports of submodule resetReqsF
  wire resetReqsF$CLR,
       resetReqsF$DEQ,
       resetReqsF$EMPTY_N,
       resetReqsF$ENQ,
       resetReqsF$FULL_N;

  // ports of submodule resetRspsF
  wire resetRspsF$CLR,
       resetRspsF$DEQ,
       resetRspsF$EMPTY_N,
       resetRspsF$ENQ,
       resetRspsF$FULL_N;

  // ports of submodule rmdFifo
  wire [2 : 0] rmdFifo$D_IN, rmdFifo$D_OUT;
  wire rmdFifo$CLR, rmdFifo$DEQ, rmdFifo$EMPTY_N, rmdFifo$ENQ, rmdFifo$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_fpu_div64_s1_stage,
       CAN_FIRE_RL_fpu_div64_s2_stage,
       CAN_FIRE_RL_fpu_div64_s3_stage,
       CAN_FIRE_RL_fpu_div64_s4_stage,
       CAN_FIRE_RL_fpu_div64_s5_stage,
       CAN_FIRE_RL_fpu_madd_s1_stage,
       CAN_FIRE_RL_fpu_madd_s2_stage,
       CAN_FIRE_RL_fpu_madd_s3_stage,
       CAN_FIRE_RL_fpu_madd_s4_stage,
       CAN_FIRE_RL_fpu_madd_s5_stage,
       CAN_FIRE_RL_fpu_madd_s6_stage,
       CAN_FIRE_RL_fpu_madd_s7_stage,
       CAN_FIRE_RL_fpu_madd_s8_stage,
       CAN_FIRE_RL_fpu_madd_s9_stage,
       CAN_FIRE_RL_fpu_sqr64_s1_stage,
       CAN_FIRE_RL_fpu_sqr64_s2_stage,
       CAN_FIRE_RL_fpu_sqr64_s3_stage,
       CAN_FIRE_RL_fpu_sqr64_s4_stage,
       CAN_FIRE_RL_fpu_sqr64_s5_stage,
       CAN_FIRE_RL_getResDiv,
       CAN_FIRE_RL_getResMAdd,
       CAN_FIRE_RL_getResSqr,
       CAN_FIRE_RL_passResult,
       CAN_FIRE_RL_rl_reset,
       CAN_FIRE_RL_start_op,
       CAN_FIRE_RL_work,
       CAN_FIRE_RL_work_1,
       CAN_FIRE___me_check_22,
       CAN_FIRE___me_check_23,
       CAN_FIRE_server_core_request_put,
       CAN_FIRE_server_core_response_get,
       CAN_FIRE_server_reset_request_put,
       CAN_FIRE_server_reset_response_get,
       WILL_FIRE_RL_fpu_div64_s1_stage,
       WILL_FIRE_RL_fpu_div64_s2_stage,
       WILL_FIRE_RL_fpu_div64_s3_stage,
       WILL_FIRE_RL_fpu_div64_s4_stage,
       WILL_FIRE_RL_fpu_div64_s5_stage,
       WILL_FIRE_RL_fpu_madd_s1_stage,
       WILL_FIRE_RL_fpu_madd_s2_stage,
       WILL_FIRE_RL_fpu_madd_s3_stage,
       WILL_FIRE_RL_fpu_madd_s4_stage,
       WILL_FIRE_RL_fpu_madd_s5_stage,
       WILL_FIRE_RL_fpu_madd_s6_stage,
       WILL_FIRE_RL_fpu_madd_s7_stage,
       WILL_FIRE_RL_fpu_madd_s8_stage,
       WILL_FIRE_RL_fpu_madd_s9_stage,
       WILL_FIRE_RL_fpu_sqr64_s1_stage,
       WILL_FIRE_RL_fpu_sqr64_s2_stage,
       WILL_FIRE_RL_fpu_sqr64_s3_stage,
       WILL_FIRE_RL_fpu_sqr64_s4_stage,
       WILL_FIRE_RL_fpu_sqr64_s5_stage,
       WILL_FIRE_RL_getResDiv,
       WILL_FIRE_RL_getResMAdd,
       WILL_FIRE_RL_getResSqr,
       WILL_FIRE_RL_passResult,
       WILL_FIRE_RL_rl_reset,
       WILL_FIRE_RL_start_op,
       WILL_FIRE_RL_work,
       WILL_FIRE_RL_work_1,
       WILL_FIRE___me_check_22,
       WILL_FIRE___me_check_23,
       WILL_FIRE_server_core_request_put,
       WILL_FIRE_server_core_response_get,
       WILL_FIRE_server_reset_request_put,
       WILL_FIRE_server_reset_response_get;

  // inputs to muxes for submodule ports
  wire [116 : 0] MUX_rg_res$write_1__VAL_1, MUX_rg_res$write_1__VAL_2;
  wire [115 : 0] MUX_rg_b$write_1__VAL_1,
		 MUX_rg_b$write_1__VAL_2,
		 MUX_rg_r$write_1__VAL_1,
		 MUX_rg_r$write_1__VAL_2,
		 MUX_rg_r_1$write_1__VAL_2,
		 MUX_rg_s$write_1__VAL_1,
		 MUX_rg_s$write_1__VAL_2;
  wire [57 : 0] MUX_rg_d$write_1__VAL_1, MUX_rg_q$write_1__VAL_2;
  wire [5 : 0] MUX_rg_index$write_1__VAL_2, MUX_rg_index_1$write_1__VAL_2;
  wire MUX_crg_done$port1__write_1__SEL_1,
       MUX_crg_done_1$port1__write_1__SEL_1,
       MUX_crg_done_1$port1__write_1__SEL_2,
       MUX_rg_index$write_1__SEL_1;

  // remaining internal signals
  reg [63 : 0] CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_0_ETC__q173,
	       CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_0_ETC__q183,
	       CASE_iFifoD_OUT_BITS_3_TO_0_0_460718241880001_ETC__q177,
	       CASE_iFifoD_OUT_BITS_3_TO_0_0_IF_iFifo_first__ETC__q176,
	       IF_iFifo_first__087_BITS_3_TO_0_088_EQ_0_089_O_ETC___d4623;
  reg [62 : 0] CASE_fpu_div64_fState_S3D_OUT_BITS_124_TO_122_ETC__q175,
	       CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0_0_ETC__q172,
	       CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q171,
	       CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q169,
	       CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q130,
	       CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q131,
	       CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q132,
	       CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0_0_ETC__q182,
	       CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q181,
	       CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q179;
  reg [51 : 0] CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q1,
	       CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q2,
	       CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q5,
	       CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q6,
	       CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q3,
	       CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q4,
	       CASE_guard03379_0b0_sfdin11601_BITS_56_TO_5_0b_ETC__q110,
	       CASE_guard03379_0b0_sfdin11601_BITS_56_TO_5_0b_ETC__q111,
	       CASE_guard12418_0b0_theResult___snd20354_BITS__ETC__q112,
	       CASE_guard12418_0b0_theResult___snd20354_BITS__ETC__q113,
	       CASE_guard33069_0b0_theResult___snd40981_BITS__ETC__q75,
	       CASE_guard33069_0b0_theResult___snd40981_BITS__ETC__q76,
	       CASE_guard42318_0b0_sfdin50540_BITS_56_TO_5_0b_ETC__q77,
	       CASE_guard42318_0b0_sfdin50540_BITS_56_TO_5_0b_ETC__q78,
	       CASE_guard51357_0b0_theResult___snd59293_BITS__ETC__q81,
	       CASE_guard51357_0b0_theResult___snd59293_BITS__ETC__q82,
	       CASE_guard55492_0b0_theResult___snd63404_BITS__ETC__q48,
	       CASE_guard55492_0b0_theResult___snd63404_BITS__ETC__q49,
	       CASE_guard64741_0b0_sfdin72963_BITS_56_TO_5_0b_ETC__q50,
	       CASE_guard64741_0b0_sfdin72963_BITS_56_TO_5_0b_ETC__q51,
	       CASE_guard73780_0b0_theResult___snd81716_BITS__ETC__q52,
	       CASE_guard73780_0b0_theResult___snd81716_BITS__ETC__q53,
	       CASE_guard94130_0b0_theResult___snd02042_BITS__ETC__q108,
	       CASE_guard94130_0b0_theResult___snd02042_BITS__ETC__q109,
	       _theResult___fst_sfd__h142620,
	       _theResult___fst_sfd__h148409,
	       _theResult___fst_sfd__h164177,
	       _theResult___fst_sfd__h173767,
	       _theResult___fst_sfd__h182519,
	       _theResult___fst_sfd__h187049,
	       _theResult___fst_sfd__h19468,
	       _theResult___fst_sfd__h19957,
	       _theResult___fst_sfd__h202815,
	       _theResult___fst_sfd__h212405,
	       _theResult___fst_sfd__h221157,
	       _theResult___fst_sfd__h225988,
	       _theResult___fst_sfd__h241754,
	       _theResult___fst_sfd__h251344,
	       _theResult___fst_sfd__h260096,
	       _theResult___fst_sfd__h43554,
	       _theResult___fst_sfd__h95988;
  reg [22 : 0] CASE_guard69787_0b0_sfdin77880_BITS_56_TO_34_0_ETC__q162,
	       CASE_guard69787_0b0_sfdin77880_BITS_56_TO_34_0_ETC__q163,
	       CASE_guard78494_0b0_theResult___snd86493_BITS__ETC__q160,
	       CASE_guard78494_0b0_theResult___snd86493_BITS__ETC__q161,
	       CASE_guard87424_0b0_sfdin95646_BITS_56_TO_34_0_ETC__q164,
	       CASE_guard87424_0b0_sfdin95646_BITS_56_TO_34_0_ETC__q165,
	       CASE_guard96260_0b0_theResult___snd04283_BITS__ETC__q166,
	       CASE_guard96260_0b0_theResult___snd04283_BITS__ETC__q167,
	       _theResult___fst_sfd__h269760,
	       _theResult___fst_sfd__h278481,
	       _theResult___fst_sfd__h287063,
	       _theResult___fst_sfd__h296247,
	       _theResult___fst_sfd__h304883;
  reg [10 : 0] CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q14,
	       CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q15,
	       CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q31,
	       CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q32,
	       CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q21,
	       CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q22,
	       CASE_guard03379_0b0_theResult___fst_exp11607_0_ETC__q104,
	       CASE_guard03379_0b0_theResult___fst_exp11607_0_ETC__q105,
	       CASE_guard12418_0b0_theResult___fst_exp20408_0_ETC__q106,
	       CASE_guard12418_0b0_theResult___fst_exp20408_0_ETC__q107,
	       CASE_guard33069_0b0_theResult___fst_exp41030_0_ETC__q69,
	       CASE_guard33069_0b0_theResult___fst_exp41030_0_ETC__q70,
	       CASE_guard42318_0b0_theResult___fst_exp50546_0_ETC__q71,
	       CASE_guard42318_0b0_theResult___fst_exp50546_0_ETC__q72,
	       CASE_guard51357_0b0_theResult___fst_exp59347_0_ETC__q73,
	       CASE_guard51357_0b0_theResult___fst_exp59347_0_ETC__q74,
	       CASE_guard55492_0b0_theResult___fst_exp63453_0_ETC__q42,
	       CASE_guard55492_0b0_theResult___fst_exp63453_0_ETC__q43,
	       CASE_guard64741_0b0_theResult___fst_exp72969_0_ETC__q44,
	       CASE_guard64741_0b0_theResult___fst_exp72969_0_ETC__q45,
	       CASE_guard73780_0b0_theResult___fst_exp81770_0_ETC__q46,
	       CASE_guard73780_0b0_theResult___fst_exp81770_0_ETC__q47,
	       CASE_guard94130_0b0_theResult___fst_exp02091_0_ETC__q102,
	       CASE_guard94130_0b0_theResult___fst_exp02091_0_ETC__q103,
	       _theResult___fst_exp__h142619,
	       _theResult___fst_exp__h148408,
	       _theResult___fst_exp__h164176,
	       _theResult___fst_exp__h173766,
	       _theResult___fst_exp__h182518,
	       _theResult___fst_exp__h187048,
	       _theResult___fst_exp__h19467,
	       _theResult___fst_exp__h202814,
	       _theResult___fst_exp__h212404,
	       _theResult___fst_exp__h221156,
	       _theResult___fst_exp__h225987,
	       _theResult___fst_exp__h241753,
	       _theResult___fst_exp__h251343,
	       _theResult___fst_exp__h260095,
	       _theResult___fst_exp__h43553,
	       _theResult___fst_exp__h95987;
  reg [7 : 0] CASE_guard69787_0b0_theResult___fst_exp77886_0_ETC__q154,
	      CASE_guard69787_0b0_theResult___fst_exp77886_0_ETC__q155,
	      CASE_guard78494_0b0_theResult___fst_exp86542_0_ETC__q152,
	      CASE_guard78494_0b0_theResult___fst_exp86542_0_ETC__q153,
	      CASE_guard87424_0b0_theResult___fst_exp95652_0_ETC__q156,
	      CASE_guard87424_0b0_theResult___fst_exp95652_0_ETC__q157,
	      CASE_guard96260_0b0_theResult___fst_exp04337_0_ETC__q158,
	      CASE_guard96260_0b0_theResult___fst_exp04337_0_ETC__q159,
	      _theResult___fst_exp__h269759,
	      _theResult___fst_exp__h278480,
	      _theResult___fst_exp__h287062,
	      _theResult___fst_exp__h296246,
	      _theResult___fst_exp__h304882;
  reg CASE_fpu_div64_fOperands_S0D_OUT_BITS_2_TO_0__ETC__q9,
      CASE_fpu_div64_fState_S3D_OUT_BITS_124_TO_122_ETC__q174,
      CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q170,
      CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q168,
      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q126,
      CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q127,
      CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q180,
      CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q178,
      CASE_guard03379_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q122,
      CASE_guard03379_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q116,
      CASE_guard12418_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q124,
      CASE_guard12418_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q118,
      CASE_guard33069_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q87,
      CASE_guard33069_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q79,
      CASE_guard42318_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q89,
      CASE_guard42318_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q83,
      CASE_guard51357_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q91,
      CASE_guard51357_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q85,
      CASE_guard55492_0b0_iFifoD_OUT_BIT_168_0b1_iF_ETC__q54,
      CASE_guard64741_0b0_iFifoD_OUT_BIT_168_0b1_iF_ETC__q56,
      CASE_guard69787_0b0_NOT_resWirewget_BIT_68_0b_ETC__q145,
      CASE_guard69787_0b0_resWirewget_BIT_68_0b1_re_ETC__q144,
      CASE_guard73780_0b0_iFifoD_OUT_BIT_168_0b1_iF_ETC__q58,
      CASE_guard78494_0b0_NOT_resWirewget_BIT_68_0b_ETC__q147,
      CASE_guard78494_0b0_resWirewget_BIT_68_0b1_re_ETC__q146,
      CASE_guard87424_0b0_NOT_resWirewget_BIT_68_0b_ETC__q149,
      CASE_guard87424_0b0_resWirewget_BIT_68_0b1_re_ETC__q148,
      CASE_guard94130_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q120,
      CASE_guard94130_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q114,
      CASE_guard96260_0b0_NOT_resWirewget_BIT_68_0b_ETC__q151,
      CASE_guard96260_0b0_resWirewget_BIT_68_0b1_re_ETC__q150,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard03379_ETC__q117,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard03379_ETC__q123,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard12418_ETC__q119,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard12418_ETC__q125,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard33069_ETC__q80,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard33069_ETC__q88,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard42318_ETC__q84,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard42318_ETC__q90,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard51357_ETC__q86,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard51357_ETC__q92,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard55492_ETC__q55,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard64741_ETC__q57,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard73780_ETC__q59,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard94130_ETC__q115,
      CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard94130_ETC__q121,
      IF_iFifo_first__087_BITS_3_TO_0_088_EQ_0_089_O_ETC___d3110,
      IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d3320,
      IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d4028,
      IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d4582,
      IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d4803,
      IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d5348,
      IF_rmdFifo_first__780_EQ_0_781_OR_rmdFifo_firs_ETC___d6030,
      IF_rmdFifo_first__780_EQ_0_781_OR_rmdFifo_firs_ETC___d6402,
      IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d5825,
      IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6326,
      IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6390,
      IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6411,
      IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6025,
      IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6375,
      IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6399,
      IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6420;
  wire [194 : 0] IF_fpu_sqr64_fOperand_S0_first__059_BITS_65_TO_ETC___d1212;
  wire [139 : 0] IF_NOT_fpu_madd_fState_S4_first__547_BIT_130_5_ETC___d2595;
  wire [118 : 0] IF_fpu_madd_fOperand_S0_first__803_BITS_129_TO_ETC___d1959;
  wire [115 : 0] IF_IF_rg_index_1_4_ULE_58_8_THEN_NOT_rg_b_9_EQ_ETC___d75,
		 IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d49,
		 IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d69,
		 IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d73,
		 IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d83,
		 IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22,
		 IF_rg_res_1_BIT_116_2_THEN_rg_res_1_BITS_115_T_ETC___d72,
		 _theResult___fst__h1476,
		 _theResult___fst__h1515,
		 _theResult___fst__h1600,
		 _theResult___snd_fst__h1478,
		 _theResult___snd_fst__h1517,
		 _theResult___snd_fst__h1602,
		 _theResult___snd_snd__h1649,
		 _theResult___snd_snd__h1715,
		 _theResult___snd_snd_snd__h1481,
		 _theResult___snd_snd_snd__h1520,
		 _theResult___snd_snd_snd__h1605,
		 b___1__h77160,
		 b__h1608,
		 b__h1712,
		 b__h32583,
		 r__h1659,
		 r__h1663,
		 r__h1724,
		 r__h1753,
		 s__h1658,
		 s__h1723,
		 sum__h1606,
		 sum__h1710,
		 value__h32541,
		 x__h85931;
  wire [113 : 0] x__h31426;
  wire [105 : 0] IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC__q24,
		 _theResult___fst__h116827,
		 _theResult___snd__h130966,
		 _theResult___snd__h130980,
		 _theResult___snd__h130982,
		 _theResult___snd__h130994,
		 _theResult___snd__h131000,
		 _theResult___snd__h131018,
		 _theResult___snd__h131023,
		 fpu_madd_fProd_S3_first__009_SRL_IF_7170_MINUS_ETC___d2012,
		 sfdBC__h115662,
		 sfdin__h130943,
		 x__h116896;
  wire [68 : 0] IF_fpu_madd_fState_S8_first__960_BIT_67_963_AN_ETC___d3081;
  wire [63 : 0] IF_IF_fpu_madd_fOperand_S0_first__803_BIT_195__ETC___d1936,
		IF_IF_fpu_madd_fOperand_S0_first__803_BIT_195__ETC___d1939,
		IF_fpu_div64_fOperands_S0_first__06_BITS_65_TO_ETC___d455,
		IF_fpu_madd_fOperand_S0_first__803_BITS_129_TO_ETC___d1938,
		IF_iFifo_first__087_BITS_102_TO_95_625_EQ_255__ETC___d5328,
		IF_iFifo_first__087_BITS_102_TO_95_625_EQ_255__ETC___d5378,
		IF_iFifo_first__087_BITS_167_TO_160_130_EQ_255_ETC___d3846,
		IF_iFifo_first__087_BITS_37_TO_30_850_EQ_255_8_ETC___d4553,
		IF_iFifo_first__087_BITS_37_TO_30_850_EQ_255_8_ETC___d4612,
		IF_iFifo_first__087_BIT_136_624_THEN_IF_iFifo__ETC___d5330,
		IF_iFifo_first__087_BIT_201_115_THEN_IF_iFifo__ETC___d3848,
		IF_iFifo_first__087_BIT_71_849_THEN_IF_iFifo_f_ETC___d4555,
		IF_iFifo_first__087_BIT_71_849_THEN_IF_iFifo_f_ETC___d4618,
		IF_isDoubleFifo_first__409_THEN_IF_isNegateFif_ETC___d6659,
		NOT_fpu_div64_fOperands_S0_first__06_BITS_129__ETC___d452,
		fpu_div64_fState_S3_first__86_BIT_121_07_CONCA_ETC___d936;
  wire [62 : 0] IF_0b0_CONCAT_NOT_fpu_div64_fState_S4_first__4_ETC___d980,
		IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__96_ETC___d3065,
		IF_0b0_CONCAT_NOT_fpu_sqr64_fState_S4_first__6_ETC___d1724,
		IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2534,
		IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d929,
		IF_IF_fpu_madd_fOperand_S0_first__803_BIT_195__ETC___d1931,
		IF_IF_fpu_madd_fState_S7_first__651_BIT_128_65_ETC___d2952,
		IF_fpu_madd_fOperand_S0_first__803_BITS_129_TO_ETC___d1932,
		IF_fpu_madd_fOperand_S0_first__803_BIT_195_804_ETC___d1911,
		IF_fpu_madd_fState_S3_first__995_BITS_12_TO_0__ETC___d2536,
		IF_fpu_sqr64_fState_S3_first__375_BIT_58_384_A_ETC___d1678,
		IF_iFifo_first__087_BITS_102_TO_95_625_EQ_255__ETC___d5327,
		IF_iFifo_first__087_BITS_37_TO_30_850_EQ_255_8_ETC___d4552;
  wire [58 : 0] IF_0_CONCAT_IF_fpu_sqr64_fState_S3_first__375__ETC__q19,
		_theResult___snd__h94767,
		_theResult___snd__h94782,
		_theResult___snd__h94784,
		_theResult___snd__h94797,
		_theResult___snd__h94803,
		_theResult___snd__h94821,
		_theResult___snd__h94826,
		result__h85925,
		sfdin__h94744,
		x__h86149;
  wire [57 : 0] IF_0_CONCAT_IF_IF_fpu_div64_fState_S3_first__8_ETC__q12,
		IF_rg_index_ULE_57_THEN_rg_q_BITS_56_TO_0_CONC_ETC___d14,
		IF_rg_r_BIT_115_THEN_rg_q_PLUS_NEG_INV_rg_q_59_ETC__q10,
		_theResult____h32523,
		_theResult___snd__h34715,
		_theResult___snd__h42350,
		_theResult___snd__h42365,
		_theResult___snd__h42367,
		_theResult___snd__h42380,
		_theResult___snd__h42386,
		_theResult___snd__h42404,
		_theResult___snd__h42409,
		_theResult___snd_snd_snd__h33963,
		result__h32617,
		result__h32648,
		result__h32823,
		rg_q_PLUS_NEG_INV_rg_q_59_60___d561,
		sfd___1__h60702,
		sfd__h44951,
		sfd__h44953,
		sfdin__h34118,
		sfdin__h42327,
		x__h32762,
		x__h33052,
		x__h60693;
  wire [56 : 0] IF_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__ETC__q133,
		IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q37,
		IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q64,
		IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q97,
		IF_0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget_ETC__q139,
		IF_0_CONCAT_IF_IF_fpu_madd_fState_S7_first__65_ETC__q29,
		IF_0_CONCAT_IF_iFifo_first__087_BITS_102_TO_95_ETC__q100,
		IF_0_CONCAT_IF_iFifo_first__087_BITS_102_TO_95_ETC__q93,
		IF_0_CONCAT_IF_iFifo_first__087_BITS_167_TO_16_ETC__q33,
		IF_0_CONCAT_IF_iFifo_first__087_BITS_167_TO_16_ETC__q40,
		IF_0_CONCAT_IF_iFifo_first__087_BITS_37_TO_30__ETC__q60,
		IF_0_CONCAT_IF_iFifo_first__087_BITS_37_TO_30__ETC__q67,
		IF_0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_ETC__q135,
		IF_0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_ETC__q142,
		_0b0_CONCAT_NOT_iFifo_first__087_BITS_102_TO_95_ETC___d4813,
		_0b0_CONCAT_NOT_iFifo_first__087_BITS_167_TO_16_ETC___d3330,
		_0b0_CONCAT_NOT_iFifo_first__087_BITS_37_TO_30__ETC___d4038,
		_0b0_CONCAT_NOT_resWire_wget__412_BITS_67_TO_57_ETC___d6040,
		_theResult____h164731,
		_theResult____h203369,
		_theResult____h242308,
		_theResult____h269777,
		_theResult____h287414,
		_theResult___snd__h141392,
		_theResult___snd__h141406,
		_theResult___snd__h141408,
		_theResult___snd__h141420,
		_theResult___snd__h141426,
		_theResult___snd__h141444,
		_theResult___snd__h141449,
		_theResult___snd__h163404,
		_theResult___snd__h163406,
		_theResult___snd__h163413,
		_theResult___snd__h163419,
		_theResult___snd__h163442,
		_theResult___snd__h172980,
		_theResult___snd__h172991,
		_theResult___snd__h172993,
		_theResult___snd__h173003,
		_theResult___snd__h173009,
		_theResult___snd__h173032,
		_theResult___snd__h181716,
		_theResult___snd__h181730,
		_theResult___snd__h181736,
		_theResult___snd__h181754,
		_theResult___snd__h202042,
		_theResult___snd__h202044,
		_theResult___snd__h202051,
		_theResult___snd__h202057,
		_theResult___snd__h202080,
		_theResult___snd__h211618,
		_theResult___snd__h211629,
		_theResult___snd__h211631,
		_theResult___snd__h211641,
		_theResult___snd__h211647,
		_theResult___snd__h211670,
		_theResult___snd__h220354,
		_theResult___snd__h220368,
		_theResult___snd__h220374,
		_theResult___snd__h220392,
		_theResult___snd__h240981,
		_theResult___snd__h240983,
		_theResult___snd__h240990,
		_theResult___snd__h240996,
		_theResult___snd__h241019,
		_theResult___snd__h250557,
		_theResult___snd__h250568,
		_theResult___snd__h250570,
		_theResult___snd__h250580,
		_theResult___snd__h250586,
		_theResult___snd__h250609,
		_theResult___snd__h259293,
		_theResult___snd__h259307,
		_theResult___snd__h259313,
		_theResult___snd__h259331,
		_theResult___snd__h277897,
		_theResult___snd__h277908,
		_theResult___snd__h277910,
		_theResult___snd__h277920,
		_theResult___snd__h277926,
		_theResult___snd__h277949,
		_theResult___snd__h286493,
		_theResult___snd__h286495,
		_theResult___snd__h286502,
		_theResult___snd__h286508,
		_theResult___snd__h286531,
		_theResult___snd__h295663,
		_theResult___snd__h295674,
		_theResult___snd__h295676,
		_theResult___snd__h295686,
		_theResult___snd__h295692,
		_theResult___snd__h295715,
		_theResult___snd__h304283,
		_theResult___snd__h304297,
		_theResult___snd__h304303,
		_theResult___snd__h304321,
		fpu_madd_fState_S5_first__601_BITS_56_TO_0_610_ETC___d2615,
		guard__h132367,
		result__h132372,
		result__h165344,
		result__h203982,
		result__h242921,
		result__h288027,
		sfdA__h131577,
		sfdBC__h131578,
		sfd__h133119,
		sfd__h144653,
		sfd__h183293,
		sfd__h222232,
		sfd__h262175,
		sfdin__h141369,
		sfdin__h172963,
		sfdin__h211601,
		sfdin__h250540,
		sfdin__h277880,
		sfdin__h295646,
		value__h32661,
		x__h131940,
		x__h131944,
		x__h132359,
		x__h132871,
		x__h132880,
		x__h165441,
		x__h204079,
		x__h243018,
		x__h288124,
		x__h31487;
  wire [53 : 0] sfd__h142040,
		sfd__h163471,
		sfd__h173061,
		sfd__h181789,
		sfd__h202109,
		sfd__h211699,
		sfd__h220427,
		sfd__h241048,
		sfd__h250638,
		sfd__h259366,
		sfd__h42982,
		sfd__h95416,
		value__h270397,
		value__h31429,
		value__h53174;
  wire [52 : 0] sfdA__h2035,
		sfdA__h2039,
		sfdB__h2036,
		sfdB__h2041,
		x__h114243,
		x__h114255;
  wire [51 : 0] IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d3813,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d3815,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d4519,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d4521,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d5294,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d5296,
		IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5268,
		IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5270,
		IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5313,
		IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5315,
		IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3786,
		IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3788,
		IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3832,
		IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3834,
		IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4493,
		IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4495,
		IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4538,
		IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4540,
		IF_fpu_div64_fOperands_S0_first__06_BITS_65_TO_ETC___d450,
		_theResult___fst_sfd__h164180,
		_theResult___fst_sfd__h173770,
		_theResult___fst_sfd__h182522,
		_theResult___fst_sfd__h182531,
		_theResult___fst_sfd__h182537,
		_theResult___fst_sfd__h202818,
		_theResult___fst_sfd__h212408,
		_theResult___fst_sfd__h221160,
		_theResult___fst_sfd__h221169,
		_theResult___fst_sfd__h221175,
		_theResult___fst_sfd__h241757,
		_theResult___fst_sfd__h251347,
		_theResult___fst_sfd__h260099,
		_theResult___fst_sfd__h260108,
		_theResult___fst_sfd__h260114,
		_theResult___fst_sfd__h43557,
		_theResult___fst_sfd__h95991,
		_theResult___fst_sfd__h96608,
		_theResult___sfd__h142542,
		_theResult___sfd__h164099,
		_theResult___sfd__h173689,
		_theResult___sfd__h182441,
		_theResult___sfd__h202737,
		_theResult___sfd__h212327,
		_theResult___sfd__h221079,
		_theResult___sfd__h241676,
		_theResult___sfd__h251266,
		_theResult___sfd__h260018,
		_theResult___sfd__h43476,
		_theResult___sfd__h95910,
		_theResult___snd_fst_sfd__h144603,
		_theResult___snd_fst_sfd__h164183,
		_theResult___snd_fst_sfd__h182525,
		_theResult___snd_fst_sfd__h183243,
		_theResult___snd_fst_sfd__h202821,
		_theResult___snd_fst_sfd__h221163,
		_theResult___snd_fst_sfd__h222182,
		_theResult___snd_fst_sfd__h241760,
		_theResult___snd_fst_sfd__h260102,
		_theResult___snd_fst_sfd__h31362,
		out___1_sfd__h144352,
		out___1_sfd__h182992,
		out___1_sfd__h221931,
		out_sfd__h142545,
		out_sfd__h164102,
		out_sfd__h173692,
		out_sfd__h182444,
		out_sfd__h202740,
		out_sfd__h212330,
		out_sfd__h221082,
		out_sfd__h241679,
		out_sfd__h251269,
		out_sfd__h260021,
		out_sfd__h43479,
		out_sfd__h95913,
		sfd__h18934,
		sfd__h18937,
		sfd__h45004,
		sfd__h99402,
		sfd__h99405,
		sfd__h99408;
  wire [24 : 0] sfd__h277978,
		sfd__h286560,
		sfd__h295744,
		sfd__h304356,
		value__h149040,
		value__h187678,
		value__h226617;
  wire [22 : 0] IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__412_B_ETC___d6578,
		IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__412_B_ETC___d6580,
		IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__412__ETC___d6624,
		IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__412__ETC___d6626,
		IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6597,
		IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6599,
		IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6643,
		IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6645,
		_theResult___fst_sfd__h278484,
		_theResult___fst_sfd__h287066,
		_theResult___fst_sfd__h296250,
		_theResult___fst_sfd__h304886,
		_theResult___fst_sfd__h304895,
		_theResult___fst_sfd__h304901,
		_theResult___sfd__h278403,
		_theResult___sfd__h286985,
		_theResult___sfd__h296169,
		_theResult___sfd__h304805,
		_theResult___snd_fst_sfd__h262125,
		_theResult___snd_fst_sfd__h287069,
		_theResult___snd_fst_sfd__h304889,
		out_sfd__h278406,
		out_sfd__h286988,
		out_sfd__h296172,
		out_sfd__h304808,
		sfd__h304907;
  wire [12 : 0] IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d352,
		IF_fpu_madd_fState_S4_first__547_BITS_128_TO_1_ETC___d2568,
		IF_fpu_madd_fState_S4_first__547_BITS_64_TO_54_ETC___d2563,
		IF_fpu_sqr64_fOperand_S0_first__059_BITS_65_TO_ETC___d1195,
		_7170_MINUS_fpu_madd_fState_S3_first__995_BITS__ETC___d2007,
		value__h130883,
		value__h141307,
		value__h31374,
		value__h31550,
		x__h116929,
		x__h132471,
		x__h52551,
		x__h52569;
  wire [11 : 0] IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2031,
		IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2462,
		IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d643,
		IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d882,
		IF_SEXT_iFifo_first__087_BITS_102_TO_95_625_MI_ETC___d5106,
		IF_SEXT_iFifo_first__087_BITS_167_TO_160_130_M_ETC___d3623,
		IF_SEXT_iFifo_first__087_BITS_37_TO_30_850_MIN_ETC___d4331,
		IF_fpu_madd_fState_S7_first__651_BITS_126_TO_1_ETC___d2668,
		IF_fpu_madd_fState_S7_first__651_BITS_126_TO_1_ETC___d2903,
		IF_fpu_sqr64_fOperand_S0_first__059_BITS_65_TO_ETC__q17,
		IF_fpu_sqr64_fState_S3_first__375_BITS_121_TO__ETC___d1389,
		IF_fpu_sqr64_fState_S3_first__375_BITS_121_TO__ETC___d1632,
		SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4806,
		SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC__q96,
		SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC___d3323,
		SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC__q36,
		SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4031,
		SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC__q63,
		SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6033,
		SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC__q138,
		_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5533,
		_3074_MINUS_SEXT_iFifo_first__087_BITS_102_TO_9_ETC___d4809,
		_3074_MINUS_SEXT_iFifo_first__087_BITS_167_TO_1_ETC___d3326,
		_3074_MINUS_SEXT_iFifo_first__087_BITS_37_TO_30_ETC___d4034,
		_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_15_ETC___d3188,
		_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_29_ETC___d3908,
		_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_94_ETC___d4683,
		_3970_MINUS_SEXT_resWire_wget__412_BITS_67_TO_5_ETC___d6036,
		x__h165474,
		x__h204112,
		x__h243051,
		x__h288157;
  wire [10 : 0] IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d3729,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d3731,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d4436,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d4438,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d5211,
		IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d5213,
		IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5173,
		IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5175,
		IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5242,
		IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5244,
		IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3690,
		IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3692,
		IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3760,
		IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3762,
		IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4398,
		IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4400,
		IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4467,
		IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4469,
		IF_fpu_div64_fOperands_S0_first__06_BITS_65_TO_ETC___d433,
		IF_fpu_div64_fState_S4_first__43_BITS_64_TO_54_ETC___d977,
		IF_fpu_madd_fState_S8_first__960_BITS_65_TO_55_ETC___d2986,
		IF_fpu_madd_fState_S8_first__960_BITS_65_TO_55_ETC___d3011,
		IF_fpu_sqr64_fState_S4_first__687_BITS_64_TO_5_ETC___d1721,
		SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC__q99,
		SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC__q39,
		SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC__q66,
		_theResult___exp__h142541,
		_theResult___exp__h164098,
		_theResult___exp__h173688,
		_theResult___exp__h182440,
		_theResult___exp__h202736,
		_theResult___exp__h212326,
		_theResult___exp__h221078,
		_theResult___exp__h241675,
		_theResult___exp__h251265,
		_theResult___exp__h260017,
		_theResult___exp__h43475,
		_theResult___exp__h95909,
		_theResult___fst__h31322,
		_theResult___fst_exp__h130949,
		_theResult___fst_exp__h130952,
		_theResult___fst_exp__h130971,
		_theResult___fst_exp__h130986,
		_theResult___fst_exp__h131025,
		_theResult___fst_exp__h131031,
		_theResult___fst_exp__h131034,
		_theResult___fst_exp__h141375,
		_theResult___fst_exp__h141378,
		_theResult___fst_exp__h141397,
		_theResult___fst_exp__h141412,
		_theResult___fst_exp__h141451,
		_theResult___fst_exp__h141457,
		_theResult___fst_exp__h141460,
		_theResult___fst_exp__h163444,
		_theResult___fst_exp__h163450,
		_theResult___fst_exp__h163453,
		_theResult___fst_exp__h164179,
		_theResult___fst_exp__h172969,
		_theResult___fst_exp__h173034,
		_theResult___fst_exp__h173040,
		_theResult___fst_exp__h173043,
		_theResult___fst_exp__h173769,
		_theResult___fst_exp__h181722,
		_theResult___fst_exp__h181761,
		_theResult___fst_exp__h181767,
		_theResult___fst_exp__h181770,
		_theResult___fst_exp__h182521,
		_theResult___fst_exp__h182530,
		_theResult___fst_exp__h182533,
		_theResult___fst_exp__h202082,
		_theResult___fst_exp__h202088,
		_theResult___fst_exp__h202091,
		_theResult___fst_exp__h202817,
		_theResult___fst_exp__h211607,
		_theResult___fst_exp__h211672,
		_theResult___fst_exp__h211678,
		_theResult___fst_exp__h211681,
		_theResult___fst_exp__h212407,
		_theResult___fst_exp__h220360,
		_theResult___fst_exp__h220399,
		_theResult___fst_exp__h220405,
		_theResult___fst_exp__h220408,
		_theResult___fst_exp__h221159,
		_theResult___fst_exp__h221168,
		_theResult___fst_exp__h221171,
		_theResult___fst_exp__h241021,
		_theResult___fst_exp__h241027,
		_theResult___fst_exp__h241030,
		_theResult___fst_exp__h241756,
		_theResult___fst_exp__h250546,
		_theResult___fst_exp__h250611,
		_theResult___fst_exp__h250617,
		_theResult___fst_exp__h250620,
		_theResult___fst_exp__h251346,
		_theResult___fst_exp__h259299,
		_theResult___fst_exp__h259338,
		_theResult___fst_exp__h259344,
		_theResult___fst_exp__h259347,
		_theResult___fst_exp__h260098,
		_theResult___fst_exp__h260107,
		_theResult___fst_exp__h260110,
		_theResult___fst_exp__h42284,
		_theResult___fst_exp__h42287,
		_theResult___fst_exp__h42290,
		_theResult___fst_exp__h42333,
		_theResult___fst_exp__h42336,
		_theResult___fst_exp__h42356,
		_theResult___fst_exp__h42372,
		_theResult___fst_exp__h42411,
		_theResult___fst_exp__h42417,
		_theResult___fst_exp__h42420,
		_theResult___fst_exp__h43556,
		_theResult___fst_exp__h94750,
		_theResult___fst_exp__h94753,
		_theResult___fst_exp__h94773,
		_theResult___fst_exp__h94789,
		_theResult___fst_exp__h94828,
		_theResult___fst_exp__h94834,
		_theResult___fst_exp__h94837,
		_theResult___fst_exp__h95990,
		_theResult___snd_fst_exp__h164182,
		_theResult___snd_fst_exp__h182524,
		_theResult___snd_fst_exp__h202820,
		_theResult___snd_fst_exp__h221162,
		_theResult___snd_fst_exp__h241759,
		_theResult___snd_fst_exp__h260101,
		_theResult___snd_fst_exp__h31334,
		_theResult___snd_fst_exp__h31337,
		_theResult___snd_fst_exp__h31361,
		din_exp30866_MINUS_1023__q23,
		din_exp__h130866,
		din_inc___2_exp__h142626,
		din_inc___2_exp__h182586,
		din_inc___2_exp__h182621,
		din_inc___2_exp__h182647,
		din_inc___2_exp__h221224,
		din_inc___2_exp__h221259,
		din_inc___2_exp__h221285,
		din_inc___2_exp__h260163,
		din_inc___2_exp__h260198,
		din_inc___2_exp__h260224,
		din_inc___2_exp__h43566,
		din_inc___2_exp__h96000,
		fpu_div64_fOperands_S0D_OUT_BITS_129_TO_119_M_ETC__q7,
		fpu_div64_fOperands_S0D_OUT_BITS_65_TO_55_MIN_ETC__q8,
		fpu_madd_fOperand_S0D_OUT_BITS_129_TO_119_MIN_ETC__q128,
		fpu_madd_fOperand_S0D_OUT_BITS_65_TO_55_MINUS_ETC__q129,
		fpu_madd_fState_S4D_OUT_BITS_128_TO_118_MINUS_ETC__q27,
		fpu_madd_fState_S4D_OUT_BITS_64_TO_54_MINUS_1023__q26,
		fpu_sqr64_fOperand_S0D_OUT_BITS_65_TO_55_MINU_ETC__q16,
		fpu_sqr64_fState_S3D_OUT_BITS_121_TO_111_MINU_ETC__q18,
		out_exp__h142544,
		out_exp__h164101,
		out_exp__h173691,
		out_exp__h182443,
		out_exp__h202739,
		out_exp__h212329,
		out_exp__h221081,
		out_exp__h241678,
		out_exp__h251268,
		out_exp__h260020,
		out_exp__h43478,
		out_exp__h95912,
		resWirewget_BITS_67_TO_57_MINUS_1023__q137,
		theResult___fst_exp2290_MINUS_1023__q11,
		value41307_BITS_10_TO_0_MINUS_1023__q28,
		x__h31541,
		x__h32769,
		x__h96539;
  wire [8 : 0] IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6334;
  wire [7 : 0] IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__412_B_ETC___d6450,
	       IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__412_B_ETC___d6452,
	       IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__412__ETC___d6520,
	       IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__412__ETC___d6522,
	       IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6481,
	       IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6483,
	       IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6551,
	       IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6553,
	       SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC__q141,
	       _theResult___exp__h278402,
	       _theResult___exp__h286984,
	       _theResult___exp__h296168,
	       _theResult___exp__h304804,
	       _theResult___fst_exp__h277886,
	       _theResult___fst_exp__h277951,
	       _theResult___fst_exp__h277957,
	       _theResult___fst_exp__h277960,
	       _theResult___fst_exp__h278483,
	       _theResult___fst_exp__h286533,
	       _theResult___fst_exp__h286539,
	       _theResult___fst_exp__h286542,
	       _theResult___fst_exp__h287065,
	       _theResult___fst_exp__h295652,
	       _theResult___fst_exp__h295717,
	       _theResult___fst_exp__h295723,
	       _theResult___fst_exp__h295726,
	       _theResult___fst_exp__h296249,
	       _theResult___fst_exp__h304289,
	       _theResult___fst_exp__h304328,
	       _theResult___fst_exp__h304334,
	       _theResult___fst_exp__h304337,
	       _theResult___fst_exp__h304885,
	       _theResult___fst_exp__h304894,
	       _theResult___fst_exp__h304897,
	       _theResult___snd_fst_exp__h287068,
	       _theResult___snd_fst_exp__h304888,
	       din_inc___2_exp__h304923,
	       din_inc___2_exp__h304949,
	       din_inc___2_exp__h304984,
	       din_inc___2_exp__h305010,
	       exp__h304906,
	       iFifoD_OUT_BITS_102_TO_95_MINUS_127__q95,
	       iFifoD_OUT_BITS_167_TO_160_MINUS_127__q35,
	       iFifoD_OUT_BITS_37_TO_30_MINUS_127__q62,
	       out_exp__h278405,
	       out_exp__h286987,
	       out_exp__h296171,
	       out_exp__h304807;
  wire [6 : 0] IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2460,
	       IF_fpu_sqr64_fState_S1_first__216_BIT_57_226_T_ETC___d1342,
	       x__h85465;
  wire [5 : 0] IF_IF_0b0_CONCAT_NOT_resWire_wget__412_BITS_67_ETC___d5769,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__087_BITS_10_ETC___d5055,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__087_BITS_16_ETC___d3572,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__087_BITS_37_ETC___d4280,
	       IF_IF_3970_MINUS_SEXT_resWire_wget__412_BITS_6_ETC___d6280,
	       IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d880,
	       IF_IF_fpu_madd_fState_S7_first__651_BIT_128_65_ETC___d2901,
	       IF_fpu_sqr64_fOperand_S0_first__059_BITS_65_TO_ETC___d1193,
	       IF_fpu_sqr64_fState_S3_first__375_BIT_58_384_T_ETC___d1630,
	       IF_iFifo_first__087_BITS_102_TO_95_625_EQ_0_63_ETC___d4757,
	       IF_iFifo_first__087_BITS_167_TO_160_130_EQ_0_1_ETC___d3271,
	       IF_iFifo_first__087_BITS_37_TO_30_850_EQ_0_856_ETC___d3982,
	       IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d5984,
	       b__h11457,
	       b__h4039,
	       x__h60732;
  wire [4 : 0] IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d926,
	       IF_fpu_div64_fState_S3_first__86_BITS_120_TO_1_ETC___d921,
	       IF_fpu_madd_fState_S3_first__995_BIT_151_996_T_ETC___d2525,
	       _0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__41_ETC___d6679,
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__4_ETC___d6708,
	       _0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_41_ETC___d6691,
	       fpu_madd_fState_S3_first__995_BITS_86_TO_82_00_ETC___d2501,
	       fpu_madd_fState_S7_first__651_BITS_137_TO_133__ETC___d2942,
	       fpu_madd_fState_S8_first__960_BITS_75_TO_71_03_ETC___d3043,
	       resWire_wget__412_BITS_4_TO_0_661_OR_NOT_resWi_ETC___d6771;
  wire [2 : 0] IF_fpu_sqr64_fState_S3_first__375_BIT_195_376__ETC___d1671,
	       NOT_fpu_madd_fState_S3_first__995_BITS_12_TO_0_ETC___d2523;
  wire [1 : 0] IF_sfdin11601_BIT_4_THEN_2_ELSE_0__q98,
	       IF_sfdin2327_BIT_5_THEN_2_ELSE_0__q13,
	       IF_sfdin30943_BIT_53_THEN_2_ELSE_0__q25,
	       IF_sfdin41369_BIT_4_THEN_2_ELSE_0__q30,
	       IF_sfdin4744_BIT_6_THEN_2_ELSE_0__q20,
	       IF_sfdin50540_BIT_4_THEN_2_ELSE_0__q65,
	       IF_sfdin72963_BIT_4_THEN_2_ELSE_0__q38,
	       IF_sfdin77880_BIT_33_THEN_2_ELSE_0__q134,
	       IF_sfdin95646_BIT_33_THEN_2_ELSE_0__q140,
	       IF_theResult___snd02042_BIT_4_THEN_2_ELSE_0__q94,
	       IF_theResult___snd04283_BIT_33_THEN_2_ELSE_0__q143,
	       IF_theResult___snd20354_BIT_4_THEN_2_ELSE_0__q101,
	       IF_theResult___snd40981_BIT_4_THEN_2_ELSE_0__q61,
	       IF_theResult___snd59293_BIT_4_THEN_2_ELSE_0__q68,
	       IF_theResult___snd63404_BIT_4_THEN_2_ELSE_0__q34,
	       IF_theResult___snd81716_BIT_4_THEN_2_ELSE_0__q41,
	       IF_theResult___snd86493_BIT_33_THEN_2_ELSE_0__q136,
	       _theResult___snd_fst__h131051,
	       _theResult___snd_fst__h141477,
	       _theResult___snd_fst__h42439,
	       _theResult___snd_fst__h94856,
	       _theResult___snd_snd__h131371,
	       _theResult___snd_snd_snd__h131369,
	       guardBC__h115666,
	       guard__h133123,
	       guard__h155492,
	       guard__h164741,
	       guard__h173780,
	       guard__h194130,
	       guard__h203379,
	       guard__h212418,
	       guard__h233069,
	       guard__h242318,
	       guard__h251357,
	       guard__h269787,
	       guard__h278494,
	       guard__h287424,
	       guard__h296260,
	       guard__h33946,
	       guard__h86435,
	       x__h131406,
	       x__h141760,
	       x__h42705,
	       x__h95138;
  wire IF_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BI_ETC___d6027,
       IF_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BI_ETC___d6401,
       IF_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_ETC___d3317,
       IF_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_ETC___d4027,
       IF_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_ETC___d4581,
       IF_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_ETC___d4802,
       IF_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_ETC___d5347,
       IF_IF_fpu_madd_fOperand_S0_first__803_BIT_195__ETC___d1922,
       IF_NOT_fpu_madd_fState_S3_first__995_BITS_12_T_ETC___d2503,
       IF_NOT_fpu_madd_fState_S3_first__995_BITS_12_T_ETC___d2506,
       IF_SEXT_iFifo_first__087_BITS_102_TO_95_625_MI_ETC___d5146,
       IF_SEXT_iFifo_first__087_BITS_102_TO_95_625_MI_ETC___d5374,
       IF_SEXT_iFifo_first__087_BITS_167_TO_160_130_M_ETC___d3663,
       IF_SEXT_iFifo_first__087_BITS_37_TO_30_850_MIN_ETC___d4371,
       IF_SEXT_iFifo_first__087_BITS_37_TO_30_850_MIN_ETC___d4608,
       IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6377,
       IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6422,
       IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6737,
       IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6750,
       IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6763,
       IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d353,
       IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d355,
       IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d499,
       IF_fpu_div64_fOperands_S0_first__06_BITS_65_TO_ETC___d422,
       IF_fpu_div64_fState_S3_first__86_BITS_120_TO_1_ETC___d597,
       IF_fpu_madd_fOperand_S0_first__803_BIT_195_804_ETC___d1861,
       IF_fpu_madd_fOperand_S0_first__803_BIT_195_804_ETC___d1927,
       IF_fpu_madd_fOperand_S0_first__803_BIT_195_804_ETC___d1947,
       IF_fpu_madd_fState_S3_first__995_BITS_12_TO_0__ETC___d2516,
       IF_fpu_madd_fState_S3_first__995_BITS_12_TO_0__ETC___d2521,
       IF_fpu_madd_fState_S8_first__960_BIT_67_963_AN_ETC___d3060,
       IF_iFifo_first__087_BITS_102_TO_95_625_EQ_0_63_ETC___d5148,
       IF_iFifo_first__087_BITS_102_TO_95_625_EQ_0_63_ETC___d5376,
       IF_iFifo_first__087_BITS_167_TO_160_130_EQ_0_1_ETC___d3665,
       IF_iFifo_first__087_BITS_37_TO_30_850_EQ_0_856_ETC___d4373,
       IF_iFifo_first__087_BITS_37_TO_30_850_EQ_0_856_ETC___d4610,
       IF_isNegateFifo_first__411_THEN_IF_resWire_wge_ETC___d6426,
       IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6379,
       IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6424,
       IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6712,
       IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6723,
       IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6739,
       IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6752,
       IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6765,
       IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d85,
       IF_rg_index_1_4_ULE_58_8_THEN_NOT_rg_b_9_EQ_0__ETC___d56,
       IF_rg_index_1_4_ULE_58_8_THEN_rg_b_9_EQ_0_0_OR_ETC___d44,
       NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__412_B_ETC___d6731,
       NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__412_B_ETC___d6759,
       NOT_IF_fpu_madd_fOperand_S0_first__803_BIT_195_ETC___d1946,
       NOT_fpu_div64_fOperands_S0_first__06_BITS_129__ETC___d400,
       NOT_fpu_div64_fOperands_S0_first__06_BITS_65_T_ETC___d481,
       NOT_fpu_div64_fOperands_S0_first__06_BITS_65_T_ETC___d488,
       NOT_fpu_madd_fOperand_S0_first__803_BITS_129_T_ETC___d1923,
       NOT_fpu_madd_fOperand_S0_first__803_BIT_130_85_ETC___d1854,
       NOT_fpu_madd_fState_S3_first__995_BITS_12_TO_0_ETC___d2510,
       NOT_fpu_madd_fState_S4_first__547_BIT_130_553__ETC___d2584,
       NOT_iFifo_first__087_BIT_158_142_202_AND_NOT_i_ETC___d3244,
       NOT_iFifo_first__087_BIT_28_862_913_AND_NOT_iF_ETC___d3955,
       NOT_iFifo_first__087_BIT_93_637_688_AND_NOT_iF_ETC___d4730,
       NOT_resWire_wget__412_BIT_56_428_827_AND_NOT_r_ETC___d5929,
       SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4807,
       SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4808,
       SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC___d3324,
       SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC___d3325,
       SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4032,
       SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4033,
       SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6034,
       SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6035,
       _0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__41_ETC___d5771,
       _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__08_ETC___d3574,
       _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__08_ETC___d4282,
       _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__08_ETC___d5057,
       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__4_ETC___d6282,
       _0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d2463,
       _0_CONCAT_IF_IF_fpu_div64_fState_S3_first__86_B_ETC___d883,
       _0_CONCAT_IF_IF_fpu_madd_fState_S7_first__651_B_ETC___d2904,
       _0_CONCAT_IF_fpu_sqr64_fState_S3_first__375_BIT_ETC___d1633,
       _0_CONCAT_IF_iFifo_first__087_BITS_102_TO_95_62_ETC___d4759,
       _0_CONCAT_IF_iFifo_first__087_BITS_102_TO_95_62_ETC___d5107,
       _0_CONCAT_IF_iFifo_first__087_BITS_167_TO_160_1_ETC___d3273,
       _0_CONCAT_IF_iFifo_first__087_BITS_167_TO_160_1_ETC___d3624,
       _0_CONCAT_IF_iFifo_first__087_BITS_37_TO_30_850_ETC___d3984,
       _0_CONCAT_IF_iFifo_first__087_BITS_37_TO_30_850_ETC___d4332,
       _0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_41_ETC___d5986,
       _0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_41_ETC___d6335,
       _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5534,
       _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5535,
       _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d6694,
       _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d6719,
       _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d6746,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_15_ETC___d3189,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_15_ETC___d3190,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_29_ETC___d3909,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_29_ETC___d3910,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_94_ETC___d4684,
       _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_94_ETC___d4685,
       _7170_MINUS_fpu_madd_fState_S3_first__995_BITS__ETC___d2008,
       fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d363,
       fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d401,
       fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d436,
       fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d498,
       fpu_div64_fOperands_S0_first__06_BITS_65_TO_55_ETC___d359,
       fpu_div64_fOperands_S0_first__06_BIT_130_03_EQ_ETC___d405,
       fpu_madd_fOperand_S0_first__803_BITS_129_TO_11_ETC___d1857,
       fpu_madd_fOperand_S0_first__803_BITS_129_TO_11_ETC___d1926,
       fpu_madd_fOperand_S0_first__803_BIT_195_804_AN_ETC___d1855,
       fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2002,
       fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2004,
       guard__h165339,
       guard__h203977,
       guard__h242916,
       guard__h288022,
       rg_index_1_4_PLUS_1_6_ULE_58___d37,
       rg_index_1_4_ULE_58___d38,
       rg_index_PLUS_1_ULE_57___d6,
       rg_index_ULE_57___d7,
       rg_s_1_ULT_rg_r_1_0_PLUS_rg_b_9_2___d63,
       sfdlsb__h116825,
       sfdlsb__h32643,
       value_BIT_52___h53270;

  // action method server_core_request_put
  assign RDY_server_core_request_put = iFifo$FULL_N ;
  assign CAN_FIRE_server_core_request_put = iFifo$FULL_N ;
  assign WILL_FIRE_server_core_request_put = EN_server_core_request_put ;

  // actionvalue method server_core_response_get
  assign server_core_response_get = oFifo_rv$port1__read[69:0] ;
  assign RDY_server_core_response_get = oFifo_rv$port1__read[70] ;
  assign CAN_FIRE_server_core_response_get = oFifo_rv$port1__read[70] ;
  assign WILL_FIRE_server_core_response_get = EN_server_core_response_get ;

  // action method server_reset_request_put
  assign RDY_server_reset_request_put = resetReqsF$FULL_N ;
  assign CAN_FIRE_server_reset_request_put = resetReqsF$FULL_N ;
  assign WILL_FIRE_server_reset_request_put = EN_server_reset_request_put ;

  // action method server_reset_response_get
  assign RDY_server_reset_response_get = resetRspsF$EMPTY_N ;
  assign CAN_FIRE_server_reset_response_get = resetRspsF$EMPTY_N ;
  assign WILL_FIRE_server_reset_response_get = EN_server_reset_response_get ;

  // submodule fpu_div64_fOperands_S0
  FIFOL1 #(.width(32'd131)) fpu_div64_fOperands_S0(.RST(RST_N),
						   .CLK(CLK),
						   .D_IN(fpu_div64_fOperands_S0$D_IN),
						   .ENQ(fpu_div64_fOperands_S0$ENQ),
						   .DEQ(fpu_div64_fOperands_S0$DEQ),
						   .CLR(fpu_div64_fOperands_S0$CLR),
						   .D_OUT(fpu_div64_fOperands_S0$D_OUT),
						   .FULL_N(fpu_div64_fOperands_S0$FULL_N),
						   .EMPTY_N(fpu_div64_fOperands_S0$EMPTY_N));

  // submodule fpu_div64_fResult_S5
  FIFOL1 #(.width(32'd69)) fpu_div64_fResult_S5(.RST(RST_N),
						.CLK(CLK),
						.D_IN(fpu_div64_fResult_S5$D_IN),
						.ENQ(fpu_div64_fResult_S5$ENQ),
						.DEQ(fpu_div64_fResult_S5$DEQ),
						.CLR(fpu_div64_fResult_S5$CLR),
						.D_OUT(fpu_div64_fResult_S5$D_OUT),
						.FULL_N(fpu_div64_fResult_S5$FULL_N),
						.EMPTY_N(fpu_div64_fResult_S5$EMPTY_N));

  // submodule fpu_div64_fState_S1
  FIFOL1 #(.width(32'd319)) fpu_div64_fState_S1(.RST(RST_N),
						.CLK(CLK),
						.D_IN(fpu_div64_fState_S1$D_IN),
						.ENQ(fpu_div64_fState_S1$ENQ),
						.DEQ(fpu_div64_fState_S1$DEQ),
						.CLR(fpu_div64_fState_S1$CLR),
						.D_OUT(fpu_div64_fState_S1$D_OUT),
						.FULL_N(fpu_div64_fState_S1$FULL_N),
						.EMPTY_N(fpu_div64_fState_S1$EMPTY_N));

  // submodule fpu_div64_fState_S2
  FIFOL1 #(.width(32'd148)) fpu_div64_fState_S2(.RST(RST_N),
						.CLK(CLK),
						.D_IN(fpu_div64_fState_S2$D_IN),
						.ENQ(fpu_div64_fState_S2$ENQ),
						.DEQ(fpu_div64_fState_S2$DEQ),
						.CLR(fpu_div64_fState_S2$CLR),
						.D_OUT(fpu_div64_fState_S2$D_OUT),
						.FULL_N(fpu_div64_fState_S2$FULL_N),
						.EMPTY_N(fpu_div64_fState_S2$EMPTY_N));

  // submodule fpu_div64_fState_S3
  FIFOL1 #(.width(32'd195)) fpu_div64_fState_S3(.RST(RST_N),
						.CLK(CLK),
						.D_IN(fpu_div64_fState_S3$D_IN),
						.ENQ(fpu_div64_fState_S3$ENQ),
						.DEQ(fpu_div64_fState_S3$DEQ),
						.CLR(fpu_div64_fState_S3$CLR),
						.D_OUT(fpu_div64_fState_S3$D_OUT),
						.FULL_N(fpu_div64_fState_S3$FULL_N),
						.EMPTY_N(fpu_div64_fState_S3$EMPTY_N));

  // submodule fpu_div64_fState_S4
  FIFOL1 #(.width(32'd139)) fpu_div64_fState_S4(.RST(RST_N),
						.CLK(CLK),
						.D_IN(fpu_div64_fState_S4$D_IN),
						.ENQ(fpu_div64_fState_S4$ENQ),
						.DEQ(fpu_div64_fState_S4$DEQ),
						.CLR(fpu_div64_fState_S4$CLR),
						.D_OUT(fpu_div64_fState_S4$D_OUT),
						.FULL_N(fpu_div64_fState_S4$FULL_N),
						.EMPTY_N(fpu_div64_fState_S4$EMPTY_N));

  // submodule fpu_madd_fOperand_S0
  FIFOL1 #(.width(32'd196)) fpu_madd_fOperand_S0(.RST(RST_N),
						 .CLK(CLK),
						 .D_IN(fpu_madd_fOperand_S0$D_IN),
						 .ENQ(fpu_madd_fOperand_S0$ENQ),
						 .DEQ(fpu_madd_fOperand_S0$DEQ),
						 .CLR(fpu_madd_fOperand_S0$CLR),
						 .D_OUT(fpu_madd_fOperand_S0$D_OUT),
						 .FULL_N(fpu_madd_fOperand_S0$FULL_N),
						 .EMPTY_N(fpu_madd_fOperand_S0$EMPTY_N));

  // submodule fpu_madd_fProd_S2
  FIFOL1 #(.width(32'd106)) fpu_madd_fProd_S2(.RST(RST_N),
					      .CLK(CLK),
					      .D_IN(fpu_madd_fProd_S2$D_IN),
					      .ENQ(fpu_madd_fProd_S2$ENQ),
					      .DEQ(fpu_madd_fProd_S2$DEQ),
					      .CLR(fpu_madd_fProd_S2$CLR),
					      .D_OUT(fpu_madd_fProd_S2$D_OUT),
					      .FULL_N(fpu_madd_fProd_S2$FULL_N),
					      .EMPTY_N(fpu_madd_fProd_S2$EMPTY_N));

  // submodule fpu_madd_fProd_S3
  FIFOL1 #(.width(32'd106)) fpu_madd_fProd_S3(.RST(RST_N),
					      .CLK(CLK),
					      .D_IN(fpu_madd_fProd_S3$D_IN),
					      .ENQ(fpu_madd_fProd_S3$ENQ),
					      .DEQ(fpu_madd_fProd_S3$DEQ),
					      .CLR(fpu_madd_fProd_S3$CLR),
					      .D_OUT(fpu_madd_fProd_S3$D_OUT),
					      .FULL_N(fpu_madd_fProd_S3$FULL_N),
					      .EMPTY_N(fpu_madd_fProd_S3$EMPTY_N));

  // submodule fpu_madd_fResult_S9
  FIFOL1 #(.width(32'd69)) fpu_madd_fResult_S9(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fResult_S9$D_IN),
					       .ENQ(fpu_madd_fResult_S9$ENQ),
					       .DEQ(fpu_madd_fResult_S9$DEQ),
					       .CLR(fpu_madd_fResult_S9$CLR),
					       .D_OUT(fpu_madd_fResult_S9$D_OUT),
					       .FULL_N(fpu_madd_fResult_S9$FULL_N),
					       .EMPTY_N(fpu_madd_fResult_S9$EMPTY_N));

  // submodule fpu_madd_fState_S1
  FIFOL1 #(.width(32'd258)) fpu_madd_fState_S1(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S1$D_IN),
					       .ENQ(fpu_madd_fState_S1$ENQ),
					       .DEQ(fpu_madd_fState_S1$DEQ),
					       .CLR(fpu_madd_fState_S1$CLR),
					       .D_OUT(fpu_madd_fState_S1$D_OUT),
					       .FULL_N(fpu_madd_fState_S1$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S1$EMPTY_N));

  // submodule fpu_madd_fState_S2
  FIFOL1 #(.width(32'd152)) fpu_madd_fState_S2(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S2$D_IN),
					       .ENQ(fpu_madd_fState_S2$ENQ),
					       .DEQ(fpu_madd_fState_S2$DEQ),
					       .CLR(fpu_madd_fState_S2$CLR),
					       .D_OUT(fpu_madd_fState_S2$D_OUT),
					       .FULL_N(fpu_madd_fState_S2$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S2$EMPTY_N));

  // submodule fpu_madd_fState_S3
  FIFOL1 #(.width(32'd152)) fpu_madd_fState_S3(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S3$D_IN),
					       .ENQ(fpu_madd_fState_S3$ENQ),
					       .DEQ(fpu_madd_fState_S3$DEQ),
					       .CLR(fpu_madd_fState_S3$CLR),
					       .D_OUT(fpu_madd_fState_S3$D_OUT),
					       .FULL_N(fpu_madd_fState_S3$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S3$EMPTY_N));

  // submodule fpu_madd_fState_S4
  FIFOL1 #(.width(32'd204)) fpu_madd_fState_S4(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S4$D_IN),
					       .ENQ(fpu_madd_fState_S4$ENQ),
					       .DEQ(fpu_madd_fState_S4$DEQ),
					       .CLR(fpu_madd_fState_S4$CLR),
					       .D_OUT(fpu_madd_fState_S4$D_OUT),
					       .FULL_N(fpu_madd_fState_S4$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S4$EMPTY_N));

  // submodule fpu_madd_fState_S5
  FIFOL1 #(.width(32'd216)) fpu_madd_fState_S5(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S5$D_IN),
					       .ENQ(fpu_madd_fState_S5$ENQ),
					       .DEQ(fpu_madd_fState_S5$DEQ),
					       .CLR(fpu_madd_fState_S5$CLR),
					       .D_OUT(fpu_madd_fState_S5$D_OUT),
					       .FULL_N(fpu_madd_fState_S5$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S5$EMPTY_N));

  // submodule fpu_madd_fState_S6
  FIFOL1 #(.width(32'd203)) fpu_madd_fState_S6(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S6$D_IN),
					       .ENQ(fpu_madd_fState_S6$ENQ),
					       .DEQ(fpu_madd_fState_S6$DEQ),
					       .CLR(fpu_madd_fState_S6$CLR),
					       .D_OUT(fpu_madd_fState_S6$D_OUT),
					       .FULL_N(fpu_madd_fState_S6$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S6$EMPTY_N));

  // submodule fpu_madd_fState_S7
  FIFOL1 #(.width(32'd203)) fpu_madd_fState_S7(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S7$D_IN),
					       .ENQ(fpu_madd_fState_S7$ENQ),
					       .DEQ(fpu_madd_fState_S7$DEQ),
					       .CLR(fpu_madd_fState_S7$CLR),
					       .D_OUT(fpu_madd_fState_S7$D_OUT),
					       .FULL_N(fpu_madd_fState_S7$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S7$EMPTY_N));

  // submodule fpu_madd_fState_S8
  FIFOL1 #(.width(32'd141)) fpu_madd_fState_S8(.RST(RST_N),
					       .CLK(CLK),
					       .D_IN(fpu_madd_fState_S8$D_IN),
					       .ENQ(fpu_madd_fState_S8$ENQ),
					       .DEQ(fpu_madd_fState_S8$DEQ),
					       .CLR(fpu_madd_fState_S8$CLR),
					       .D_OUT(fpu_madd_fState_S8$D_OUT),
					       .FULL_N(fpu_madd_fState_S8$FULL_N),
					       .EMPTY_N(fpu_madd_fState_S8$EMPTY_N));

  // submodule fpu_sqr64_fOperand_S0
  FIFOL1 #(.width(32'd67)) fpu_sqr64_fOperand_S0(.RST(RST_N),
						 .CLK(CLK),
						 .D_IN(fpu_sqr64_fOperand_S0$D_IN),
						 .ENQ(fpu_sqr64_fOperand_S0$ENQ),
						 .DEQ(fpu_sqr64_fOperand_S0$DEQ),
						 .CLR(fpu_sqr64_fOperand_S0$CLR),
						 .D_OUT(fpu_sqr64_fOperand_S0$D_OUT),
						 .FULL_N(fpu_sqr64_fOperand_S0$FULL_N),
						 .EMPTY_N(fpu_sqr64_fOperand_S0$EMPTY_N));

  // submodule fpu_sqr64_fResult_S5
  FIFOL1 #(.width(32'd69)) fpu_sqr64_fResult_S5(.RST(RST_N),
						.CLK(CLK),
						.D_IN(fpu_sqr64_fResult_S5$D_IN),
						.ENQ(fpu_sqr64_fResult_S5$ENQ),
						.DEQ(fpu_sqr64_fResult_S5$DEQ),
						.CLR(fpu_sqr64_fResult_S5$CLR),
						.D_OUT(fpu_sqr64_fResult_S5$D_OUT),
						.FULL_N(fpu_sqr64_fResult_S5$FULL_N),
						.EMPTY_N(fpu_sqr64_fResult_S5$EMPTY_N));

  // submodule fpu_sqr64_fState_S1
  FIFOL1 #(.width(32'd195)) fpu_sqr64_fState_S1(.RST(RST_N),
						.CLK(CLK),
						.D_IN(fpu_sqr64_fState_S1$D_IN),
						.ENQ(fpu_sqr64_fState_S1$ENQ),
						.DEQ(fpu_sqr64_fState_S1$DEQ),
						.CLR(fpu_sqr64_fState_S1$CLR),
						.D_OUT(fpu_sqr64_fState_S1$D_OUT),
						.FULL_N(fpu_sqr64_fState_S1$FULL_N),
						.EMPTY_N(fpu_sqr64_fState_S1$EMPTY_N));

  // submodule fpu_sqr64_fState_S2
  FIFOL1 #(.width(32'd137)) fpu_sqr64_fState_S2(.RST(RST_N),
						.CLK(CLK),
						.D_IN(fpu_sqr64_fState_S2$D_IN),
						.ENQ(fpu_sqr64_fState_S2$ENQ),
						.DEQ(fpu_sqr64_fState_S2$DEQ),
						.CLR(fpu_sqr64_fState_S2$CLR),
						.D_OUT(fpu_sqr64_fState_S2$D_OUT),
						.FULL_N(fpu_sqr64_fState_S2$FULL_N),
						.EMPTY_N(fpu_sqr64_fState_S2$EMPTY_N));

  // submodule fpu_sqr64_fState_S3
  FIFOL1 #(.width(32'd196)) fpu_sqr64_fState_S3(.RST(RST_N),
						.CLK(CLK),
						.D_IN(fpu_sqr64_fState_S3$D_IN),
						.ENQ(fpu_sqr64_fState_S3$ENQ),
						.DEQ(fpu_sqr64_fState_S3$DEQ),
						.CLR(fpu_sqr64_fState_S3$CLR),
						.D_OUT(fpu_sqr64_fState_S3$D_OUT),
						.FULL_N(fpu_sqr64_fState_S3$FULL_N),
						.EMPTY_N(fpu_sqr64_fState_S3$EMPTY_N));

  // submodule fpu_sqr64_fState_S4
  FIFOL1 #(.width(32'd139)) fpu_sqr64_fState_S4(.RST(RST_N),
						.CLK(CLK),
						.D_IN(fpu_sqr64_fState_S4$D_IN),
						.ENQ(fpu_sqr64_fState_S4$ENQ),
						.DEQ(fpu_sqr64_fState_S4$DEQ),
						.CLR(fpu_sqr64_fState_S4$CLR),
						.D_OUT(fpu_sqr64_fState_S4$D_OUT),
						.FULL_N(fpu_sqr64_fState_S4$FULL_N),
						.EMPTY_N(fpu_sqr64_fState_S4$EMPTY_N));

  // submodule iFifo
  FIFO2 #(.width(32'd202), .guarded(32'd1)) iFifo(.RST(RST_N),
						  .CLK(CLK),
						  .D_IN(iFifo$D_IN),
						  .ENQ(iFifo$ENQ),
						  .DEQ(iFifo$DEQ),
						  .CLR(iFifo$CLR),
						  .D_OUT(iFifo$D_OUT),
						  .FULL_N(iFifo$FULL_N),
						  .EMPTY_N(iFifo$EMPTY_N));

  // submodule isDoubleFifo
  FIFO2 #(.width(32'd1), .guarded(32'd1)) isDoubleFifo(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(isDoubleFifo$D_IN),
						       .ENQ(isDoubleFifo$ENQ),
						       .DEQ(isDoubleFifo$DEQ),
						       .CLR(isDoubleFifo$CLR),
						       .D_OUT(isDoubleFifo$D_OUT),
						       .FULL_N(isDoubleFifo$FULL_N),
						       .EMPTY_N(isDoubleFifo$EMPTY_N));

  // submodule isNegateFifo
  FIFO2 #(.width(32'd1), .guarded(32'd1)) isNegateFifo(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(isNegateFifo$D_IN),
						       .ENQ(isNegateFifo$ENQ),
						       .DEQ(isNegateFifo$DEQ),
						       .CLR(isNegateFifo$CLR),
						       .D_OUT(isNegateFifo$D_OUT),
						       .FULL_N(isNegateFifo$FULL_N),
						       .EMPTY_N(isNegateFifo$EMPTY_N));

  // submodule resetReqsF
  FIFO20 #(.guarded(32'd1)) resetReqsF(.RST(RST_N),
				       .CLK(CLK),
				       .ENQ(resetReqsF$ENQ),
				       .DEQ(resetReqsF$DEQ),
				       .CLR(resetReqsF$CLR),
				       .FULL_N(resetReqsF$FULL_N),
				       .EMPTY_N(resetReqsF$EMPTY_N));

  // submodule resetRspsF
  FIFO20 #(.guarded(32'd1)) resetRspsF(.RST(RST_N),
				       .CLK(CLK),
				       .ENQ(resetRspsF$ENQ),
				       .DEQ(resetRspsF$DEQ),
				       .CLR(resetRspsF$CLR),
				       .FULL_N(resetRspsF$FULL_N),
				       .EMPTY_N(resetRspsF$EMPTY_N));

  // submodule rmdFifo
  FIFO2 #(.width(32'd3), .guarded(32'd1)) rmdFifo(.RST(RST_N),
						  .CLK(CLK),
						  .D_IN(rmdFifo$D_IN),
						  .ENQ(rmdFifo$ENQ),
						  .DEQ(rmdFifo$DEQ),
						  .CLR(rmdFifo$CLR),
						  .D_OUT(rmdFifo$D_OUT),
						  .FULL_N(rmdFifo$FULL_N),
						  .EMPTY_N(rmdFifo$EMPTY_N));

  // rule RL_getResDiv
  assign CAN_FIRE_RL_getResDiv = fpu_div64_fResult_S5$EMPTY_N ;
  assign WILL_FIRE_RL_getResDiv = fpu_div64_fResult_S5$EMPTY_N ;

  // rule RL_getResSqr
  assign CAN_FIRE_RL_getResSqr = fpu_sqr64_fResult_S5$EMPTY_N ;
  assign WILL_FIRE_RL_getResSqr = fpu_sqr64_fResult_S5$EMPTY_N ;

  // rule RL_getResMAdd
  assign CAN_FIRE_RL_getResMAdd = fpu_madd_fResult_S9$EMPTY_N ;
  assign WILL_FIRE_RL_getResMAdd = fpu_madd_fResult_S9$EMPTY_N ;

  // rule __me_check_22
  assign CAN_FIRE___me_check_22 = 1'b1 ;
  assign WILL_FIRE___me_check_22 = 1'b1 ;

  // rule __me_check_23
  assign CAN_FIRE___me_check_23 = 1'b1 ;
  assign WILL_FIRE___me_check_23 = 1'b1 ;

  // rule RL_passResult
  assign CAN_FIRE_RL_passResult =
	     isDoubleFifo$EMPTY_N && isNegateFifo$EMPTY_N &&
	     rmdFifo$EMPTY_N &&
	     !oFifo_rv[70] &&
	     resWire$whas ;
  assign WILL_FIRE_RL_passResult = CAN_FIRE_RL_passResult ;

  // rule RL_fpu_div64_s5_stage
  assign CAN_FIRE_RL_fpu_div64_s5_stage =
	     fpu_div64_fState_S4$EMPTY_N && fpu_div64_fResult_S5$FULL_N ;
  assign WILL_FIRE_RL_fpu_div64_s5_stage = CAN_FIRE_RL_fpu_div64_s5_stage ;

  // rule RL_fpu_div64_s4_stage
  assign CAN_FIRE_RL_fpu_div64_s4_stage =
	     fpu_div64_fState_S3$EMPTY_N && fpu_div64_fState_S4$FULL_N ;
  assign WILL_FIRE_RL_fpu_div64_s4_stage = CAN_FIRE_RL_fpu_div64_s4_stage ;

  // rule RL_fpu_div64_s3_stage
  assign CAN_FIRE_RL_fpu_div64_s3_stage =
	     fpu_div64_fState_S2$EMPTY_N && fpu_div64_fState_S3$FULL_N &&
	     (fpu_div64_fState_S2$D_OUT[147] || crg_done) ;
  assign WILL_FIRE_RL_fpu_div64_s3_stage = CAN_FIRE_RL_fpu_div64_s3_stage ;

  // rule RL_work
  assign CAN_FIRE_RL_work = rg_busy ;
  assign WILL_FIRE_RL_work = rg_busy ;

  // rule RL_fpu_div64_s2_stage
  assign CAN_FIRE_RL_fpu_div64_s2_stage =
	     fpu_div64_fState_S1$EMPTY_N && fpu_div64_fState_S2$FULL_N &&
	     (fpu_div64_fState_S1$D_OUT[318] || !rg_busy) ;
  assign WILL_FIRE_RL_fpu_div64_s2_stage =
	     CAN_FIRE_RL_fpu_div64_s2_stage && !rg_busy ;

  // rule RL_fpu_div64_s1_stage
  assign CAN_FIRE_RL_fpu_div64_s1_stage =
	     fpu_div64_fOperands_S0$EMPTY_N && fpu_div64_fState_S1$FULL_N ;
  assign WILL_FIRE_RL_fpu_div64_s1_stage = CAN_FIRE_RL_fpu_div64_s1_stage ;

  // rule RL_fpu_sqr64_s5_stage
  assign CAN_FIRE_RL_fpu_sqr64_s5_stage =
	     fpu_sqr64_fState_S4$EMPTY_N && fpu_sqr64_fResult_S5$FULL_N ;
  assign WILL_FIRE_RL_fpu_sqr64_s5_stage = CAN_FIRE_RL_fpu_sqr64_s5_stage ;

  // rule RL_fpu_sqr64_s4_stage
  assign CAN_FIRE_RL_fpu_sqr64_s4_stage =
	     fpu_sqr64_fState_S3$EMPTY_N && fpu_sqr64_fState_S4$FULL_N ;
  assign WILL_FIRE_RL_fpu_sqr64_s4_stage = CAN_FIRE_RL_fpu_sqr64_s4_stage ;

  // rule RL_fpu_sqr64_s3_stage
  assign CAN_FIRE_RL_fpu_sqr64_s3_stage =
	     fpu_sqr64_fState_S2$EMPTY_N && fpu_sqr64_fState_S3$FULL_N &&
	     (fpu_sqr64_fState_S2$D_OUT[136] || crg_done_1) ;
  assign WILL_FIRE_RL_fpu_sqr64_s3_stage = CAN_FIRE_RL_fpu_sqr64_s3_stage ;

  // rule RL_work_1
  assign CAN_FIRE_RL_work_1 = rg_busy_1 ;
  assign WILL_FIRE_RL_work_1 = rg_busy_1 ;

  // rule RL_fpu_sqr64_s2_stage
  assign CAN_FIRE_RL_fpu_sqr64_s2_stage =
	     fpu_sqr64_fState_S1$EMPTY_N && fpu_sqr64_fState_S2$FULL_N &&
	     (fpu_sqr64_fState_S1$D_OUT[194] || !rg_busy_1) ;
  assign WILL_FIRE_RL_fpu_sqr64_s2_stage =
	     CAN_FIRE_RL_fpu_sqr64_s2_stage && !rg_busy_1 ;

  // rule RL_fpu_sqr64_s1_stage
  assign CAN_FIRE_RL_fpu_sqr64_s1_stage =
	     fpu_sqr64_fOperand_S0$EMPTY_N && fpu_sqr64_fState_S1$FULL_N ;
  assign WILL_FIRE_RL_fpu_sqr64_s1_stage = CAN_FIRE_RL_fpu_sqr64_s1_stage ;

  // rule RL_fpu_madd_s9_stage
  assign CAN_FIRE_RL_fpu_madd_s9_stage =
	     fpu_madd_fState_S8$EMPTY_N && fpu_madd_fResult_S9$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s9_stage = CAN_FIRE_RL_fpu_madd_s9_stage ;

  // rule RL_fpu_madd_s8_stage
  assign CAN_FIRE_RL_fpu_madd_s8_stage =
	     fpu_madd_fState_S7$EMPTY_N && fpu_madd_fState_S8$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s8_stage = CAN_FIRE_RL_fpu_madd_s8_stage ;

  // rule RL_fpu_madd_s7_stage
  assign CAN_FIRE_RL_fpu_madd_s7_stage =
	     fpu_madd_fState_S6$EMPTY_N && fpu_madd_fState_S7$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s7_stage = CAN_FIRE_RL_fpu_madd_s7_stage ;

  // rule RL_fpu_madd_s6_stage
  assign CAN_FIRE_RL_fpu_madd_s6_stage =
	     fpu_madd_fState_S5$EMPTY_N && fpu_madd_fState_S6$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s6_stage = CAN_FIRE_RL_fpu_madd_s6_stage ;

  // rule RL_fpu_madd_s5_stage
  assign CAN_FIRE_RL_fpu_madd_s5_stage =
	     fpu_madd_fState_S4$EMPTY_N && fpu_madd_fState_S5$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s5_stage = CAN_FIRE_RL_fpu_madd_s5_stage ;

  // rule RL_fpu_madd_s4_stage
  assign CAN_FIRE_RL_fpu_madd_s4_stage =
	     fpu_madd_fState_S3$EMPTY_N && fpu_madd_fProd_S3$EMPTY_N &&
	     fpu_madd_fState_S4$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s4_stage = CAN_FIRE_RL_fpu_madd_s4_stage ;

  // rule RL_fpu_madd_s3_stage
  assign CAN_FIRE_RL_fpu_madd_s3_stage =
	     fpu_madd_fState_S2$EMPTY_N && fpu_madd_fProd_S2$EMPTY_N &&
	     fpu_madd_fProd_S3$FULL_N &&
	     fpu_madd_fState_S3$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s3_stage = CAN_FIRE_RL_fpu_madd_s3_stage ;

  // rule RL_fpu_madd_s2_stage
  assign CAN_FIRE_RL_fpu_madd_s2_stage =
	     fpu_madd_fState_S1$EMPTY_N && fpu_madd_fProd_S2$FULL_N &&
	     fpu_madd_fState_S2$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s2_stage = CAN_FIRE_RL_fpu_madd_s2_stage ;

  // rule RL_fpu_madd_s1_stage
  assign CAN_FIRE_RL_fpu_madd_s1_stage =
	     fpu_madd_fOperand_S0$EMPTY_N && fpu_madd_fState_S1$FULL_N ;
  assign WILL_FIRE_RL_fpu_madd_s1_stage = CAN_FIRE_RL_fpu_madd_s1_stage ;

  // rule RL_start_op
  assign CAN_FIRE_RL_start_op =
	     iFifo$EMPTY_N && isDoubleFifo$FULL_N && isNegateFifo$FULL_N &&
	     rmdFifo$FULL_N &&
	     IF_iFifo_first__087_BITS_3_TO_0_088_EQ_0_089_O_ETC___d3110 ;
  assign WILL_FIRE_RL_start_op = CAN_FIRE_RL_start_op ;

  // rule RL_rl_reset
  assign CAN_FIRE_RL_rl_reset = resetReqsF$EMPTY_N && resetRspsF$FULL_N ;
  assign WILL_FIRE_RL_rl_reset = CAN_FIRE_RL_rl_reset ;

  // inputs to muxes for submodule ports
  assign MUX_crg_done$port1__write_1__SEL_1 = rg_busy && rg_index == 6'd28 ;
  assign MUX_crg_done_1$port1__write_1__SEL_1 =
	     rg_busy_1 && rg_index_1 == 6'd29 ;
  assign MUX_crg_done_1$port1__write_1__SEL_2 =
	     WILL_FIRE_RL_fpu_sqr64_s2_stage &&
	     !fpu_sqr64_fState_S1$D_OUT[194] ;
  assign MUX_rg_index$write_1__SEL_1 =
	     WILL_FIRE_RL_fpu_div64_s2_stage &&
	     !fpu_div64_fState_S1$D_OUT[318] ;
  assign MUX_rg_b$write_1__VAL_1 =
	     fpu_sqr64_fState_S1$D_OUT[57] ?
	       116'h40000000000000000000000000000 :
	       b___1__h77160 ;
  assign MUX_rg_b$write_1__VAL_2 =
	     rg_index_1_4_PLUS_1_6_ULE_58___d37 ?
	       _theResult___fst__h1476 :
	       IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d49 ;
  assign MUX_rg_d$write_1__VAL_1 =
	     { 1'd0, fpu_div64_fState_S1$D_OUT[67:11] } ;
  assign MUX_rg_index$write_1__VAL_2 = rg_index + 6'd1 ;
  assign MUX_rg_index_1$write_1__VAL_2 = rg_index_1 + 6'd1 ;
  assign MUX_rg_q$write_1__VAL_2 =
	     rg_index_PLUS_1_ULE_57___d6 ?
	       { IF_rg_index_ULE_57_THEN_rg_q_BITS_56_TO_0_CONC_ETC___d14[56:0],
		 !IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22[115] } :
	       IF_rg_index_ULE_57_THEN_rg_q_BITS_56_TO_0_CONC_ETC___d14 ;
  assign MUX_rg_r$write_1__VAL_1 =
	     { 2'd0, fpu_div64_fState_S1$D_OUT[181:68] } ;
  assign MUX_rg_r$write_1__VAL_2 =
	     rg_index_PLUS_1_ULE_57___d6 ?
	       (IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22[115] ?
		  { IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22[114:0],
		    1'd0 } +
		  b__h32583 :
		  { IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22[114:0],
		    1'd0 } -
		  b__h32583) :
	       IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22 ;
  assign MUX_rg_r_1$write_1__VAL_2 =
	     rg_index_1_4_PLUS_1_6_ULE_58___d37 ?
	       _theResult___snd_snd_snd__h1481 :
	       IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d69 ;
  assign MUX_rg_res$write_1__VAL_1 =
	     { 1'd0,
	       116'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  } ;
  assign MUX_rg_res$write_1__VAL_2 =
	     { rg_index_1_4_PLUS_1_6_ULE_58___d37 ?
		 IF_rg_index_1_4_ULE_58_8_THEN_rg_b_9_EQ_0_0_OR_ETC___d44 ||
		 IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d49 ==
		 116'd0 :
		 IF_rg_index_1_4_ULE_58_8_THEN_rg_b_9_EQ_0_0_OR_ETC___d44,
	       rg_index_1_4_PLUS_1_6_ULE_58___d37 ?
		 IF_IF_rg_index_1_4_ULE_58_8_THEN_NOT_rg_b_9_EQ_ETC___d75 :
		 IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d73 } ;
  assign MUX_rg_s$write_1__VAL_1 =
	     { fpu_sqr64_fState_S1$D_OUT[57:0], 58'd0 } ;
  assign MUX_rg_s$write_1__VAL_2 =
	     rg_index_1_4_PLUS_1_6_ULE_58___d37 ?
	       _theResult___snd_fst__h1478 :
	       IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d83 ;

  // inlined wires
  always@(fpu_div64_fResult_S5$EMPTY_N or
	  fpu_div64_fResult_S5$D_OUT or
	  fpu_sqr64_fResult_S5$EMPTY_N or
	  fpu_sqr64_fResult_S5$D_OUT or
	  fpu_madd_fResult_S9$EMPTY_N or fpu_madd_fResult_S9$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      fpu_div64_fResult_S5$EMPTY_N: resWire$wget = fpu_div64_fResult_S5$D_OUT;
      fpu_sqr64_fResult_S5$EMPTY_N: resWire$wget = fpu_sqr64_fResult_S5$D_OUT;
      fpu_madd_fResult_S9$EMPTY_N: resWire$wget = fpu_madd_fResult_S9$D_OUT;
      default: resWire$wget =
		   69'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ;
    endcase
  end
  assign resWire$whas =
	     fpu_div64_fResult_S5$EMPTY_N || fpu_sqr64_fResult_S5$EMPTY_N ||
	     fpu_madd_fResult_S9$EMPTY_N ;
  assign crg_done$EN_port0__write =
	     WILL_FIRE_RL_fpu_div64_s3_stage &&
	     !fpu_div64_fState_S2$D_OUT[147] ;
  assign crg_done$port1__read = !crg_done$EN_port0__write && crg_done ;
  assign crg_done$EN_port1__write =
	     rg_busy && rg_index == 6'd28 ||
	     WILL_FIRE_RL_fpu_div64_s2_stage &&
	     !fpu_div64_fState_S1$D_OUT[318] ;
  assign crg_done$port2__read =
	     crg_done$EN_port1__write ?
	       MUX_crg_done$port1__write_1__SEL_1 :
	       crg_done$port1__read ;
  assign crg_done_1$EN_port0__write =
	     WILL_FIRE_RL_fpu_sqr64_s3_stage &&
	     !fpu_sqr64_fState_S2$D_OUT[136] ;
  assign crg_done_1$port1__read = !crg_done_1$EN_port0__write && crg_done_1 ;
  assign crg_done_1$EN_port1__write =
	     rg_busy_1 && rg_index_1 == 6'd29 ||
	     WILL_FIRE_RL_fpu_sqr64_s2_stage &&
	     !fpu_sqr64_fState_S1$D_OUT[194] ;
  assign crg_done_1$port2__read =
	     crg_done_1$EN_port1__write ?
	       MUX_crg_done_1$port1__write_1__SEL_1 :
	       crg_done_1$port1__read ;
  assign oFifo_rv$port0__write_1 =
	     { 1'd1,
	       !isDoubleFifo$D_OUT,
	       IF_isDoubleFifo_first__409_THEN_IF_isNegateFif_ETC___d6659,
	       isDoubleFifo$D_OUT ?
		 resWire$wget[4:0] :
		 resWire_wget__412_BITS_4_TO_0_661_OR_NOT_resWi_ETC___d6771 } ;
  assign oFifo_rv$port1__read =
	     CAN_FIRE_RL_passResult ? oFifo_rv$port0__write_1 : oFifo_rv ;
  assign oFifo_rv$port1__write_1 =
	     { 1'd0,
	       70'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  } ;
  assign oFifo_rv$port2__read =
	     EN_server_core_response_get ?
	       oFifo_rv$port1__write_1 :
	       oFifo_rv$port1__read ;
  assign oFifo_rv$port3__read =
	     CAN_FIRE_RL_rl_reset ?
	       oFifo_rv$port1__write_1 :
	       oFifo_rv$port2__read ;

  // register crg_done
  assign crg_done$D_IN = crg_done$port2__read ;
  assign crg_done$EN = 1'b1 ;

  // register crg_done_1
  assign crg_done_1$D_IN = crg_done_1$port2__read ;
  assign crg_done_1$EN = 1'b1 ;

  // register oFifo_rv
  assign oFifo_rv$D_IN = oFifo_rv$port3__read ;
  assign oFifo_rv$EN = 1'b1 ;

  // register rg_b
  assign rg_b$D_IN =
	     MUX_crg_done_1$port1__write_1__SEL_2 ?
	       MUX_rg_b$write_1__VAL_1 :
	       MUX_rg_b$write_1__VAL_2 ;
  assign rg_b$EN =
	     WILL_FIRE_RL_fpu_sqr64_s2_stage &&
	     !fpu_sqr64_fState_S1$D_OUT[194] ||
	     rg_busy_1 ;

  // register rg_busy
  assign rg_busy$D_IN = !MUX_crg_done$port1__write_1__SEL_1 ;
  assign rg_busy$EN =
	     rg_busy && rg_index == 6'd28 ||
	     WILL_FIRE_RL_fpu_div64_s2_stage &&
	     !fpu_div64_fState_S1$D_OUT[318] ;

  // register rg_busy_1
  assign rg_busy_1$D_IN = !MUX_crg_done_1$port1__write_1__SEL_1 ;
  assign rg_busy_1$EN =
	     rg_busy_1 && rg_index_1 == 6'd29 ||
	     WILL_FIRE_RL_fpu_sqr64_s2_stage &&
	     !fpu_sqr64_fState_S1$D_OUT[194] ;

  // register rg_d
  assign rg_d$D_IN =
	     MUX_rg_index$write_1__SEL_1 ? MUX_rg_d$write_1__VAL_1 : rg_d ;
  assign rg_d$EN =
	     WILL_FIRE_RL_fpu_div64_s2_stage &&
	     !fpu_div64_fState_S1$D_OUT[318] ||
	     rg_busy ;

  // register rg_index
  assign rg_index$D_IN =
	     MUX_rg_index$write_1__SEL_1 ?
	       6'd0 :
	       MUX_rg_index$write_1__VAL_2 ;
  assign rg_index$EN =
	     WILL_FIRE_RL_fpu_div64_s2_stage &&
	     !fpu_div64_fState_S1$D_OUT[318] ||
	     rg_busy ;

  // register rg_index_1
  assign rg_index_1$D_IN =
	     MUX_crg_done_1$port1__write_1__SEL_2 ?
	       6'd0 :
	       MUX_rg_index_1$write_1__VAL_2 ;
  assign rg_index_1$EN =
	     WILL_FIRE_RL_fpu_sqr64_s2_stage &&
	     !fpu_sqr64_fState_S1$D_OUT[194] ||
	     rg_busy_1 ;

  // register rg_q
  assign rg_q$D_IN =
	     MUX_rg_index$write_1__SEL_1 ? 58'd0 : MUX_rg_q$write_1__VAL_2 ;
  assign rg_q$EN =
	     WILL_FIRE_RL_fpu_div64_s2_stage &&
	     !fpu_div64_fState_S1$D_OUT[318] ||
	     rg_busy ;

  // register rg_r
  assign rg_r$D_IN =
	     MUX_rg_index$write_1__SEL_1 ?
	       MUX_rg_r$write_1__VAL_1 :
	       MUX_rg_r$write_1__VAL_2 ;
  assign rg_r$EN =
	     WILL_FIRE_RL_fpu_div64_s2_stage &&
	     !fpu_div64_fState_S1$D_OUT[318] ||
	     rg_busy ;

  // register rg_r_1
  assign rg_r_1$D_IN =
	     MUX_crg_done_1$port1__write_1__SEL_2 ?
	       116'd0 :
	       MUX_rg_r_1$write_1__VAL_2 ;
  assign rg_r_1$EN =
	     WILL_FIRE_RL_fpu_sqr64_s2_stage &&
	     !fpu_sqr64_fState_S1$D_OUT[194] ||
	     rg_busy_1 ;

  // register rg_res
  assign rg_res$D_IN =
	     MUX_crg_done_1$port1__write_1__SEL_2 ?
	       MUX_rg_res$write_1__VAL_1 :
	       MUX_rg_res$write_1__VAL_2 ;
  assign rg_res$EN =
	     WILL_FIRE_RL_fpu_sqr64_s2_stage &&
	     !fpu_sqr64_fState_S1$D_OUT[194] ||
	     rg_busy_1 ;

  // register rg_s
  assign rg_s$D_IN =
	     MUX_crg_done_1$port1__write_1__SEL_2 ?
	       MUX_rg_s$write_1__VAL_1 :
	       MUX_rg_s$write_1__VAL_2 ;
  assign rg_s$EN =
	     WILL_FIRE_RL_fpu_sqr64_s2_stage &&
	     !fpu_sqr64_fState_S1$D_OUT[194] ||
	     rg_busy_1 ;

  // submodule fpu_div64_fOperands_S0
  assign fpu_div64_fOperands_S0$D_IN =
	     { IF_iFifo_first__087_BIT_201_115_THEN_IF_iFifo__ETC___d3848,
	       IF_iFifo_first__087_BIT_136_624_THEN_IF_iFifo__ETC___d5330,
	       iFifo$D_OUT[6:4] } ;
  assign fpu_div64_fOperands_S0$ENQ =
	     WILL_FIRE_RL_start_op && iFifo$D_OUT[3:0] == 4'd3 ;
  assign fpu_div64_fOperands_S0$DEQ = CAN_FIRE_RL_fpu_div64_s1_stage ;
  assign fpu_div64_fOperands_S0$CLR = 1'b0 ;

  // submodule fpu_div64_fResult_S5
  assign fpu_div64_fResult_S5$D_IN =
	     fpu_div64_fState_S4$D_OUT[138] ?
	       fpu_div64_fState_S4$D_OUT[137:69] :
	       { (fpu_div64_fState_S4$D_OUT[64:54] == 11'd2047) ?
		   fpu_div64_fState_S4$D_OUT[65:2] :
		   CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_0_ETC__q173,
		 fpu_div64_fState_S4$D_OUT[73:69] |
		 { 2'd0,
		   _theResult___fst_exp__h43556 == 11'd2047 &&
		   _theResult___fst_sfd__h43557 == 52'd0,
		   1'd0,
		   fpu_div64_fState_S4$D_OUT[64:54] != 11'd2047 &&
		   fpu_div64_fState_S4$D_OUT[1:0] != 2'b0 } } ;
  assign fpu_div64_fResult_S5$ENQ = CAN_FIRE_RL_fpu_div64_s5_stage ;
  assign fpu_div64_fResult_S5$DEQ = fpu_div64_fResult_S5$EMPTY_N ;
  assign fpu_div64_fResult_S5$CLR = 1'b0 ;

  // submodule fpu_div64_fState_S1
  assign fpu_div64_fState_S1$D_IN =
	     { fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d363,
	       (fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd2047 &&
		fpu_div64_fOperands_S0$D_OUT[118:67] != 52'd0 &&
		!fpu_div64_fOperands_S0$D_OUT[118]) ?
		 { fpu_div64_fOperands_S0$D_OUT[130:119], sfd__h18934 } :
		 IF_fpu_div64_fOperands_S0_first__06_BITS_65_TO_ETC___d455,
	       fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd2047 &&
	       fpu_div64_fOperands_S0$D_OUT[118:67] != 52'd0 &&
	       !fpu_div64_fOperands_S0$D_OUT[118] ||
	       fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd2047 &&
	       fpu_div64_fOperands_S0$D_OUT[54:3] != 52'd0 &&
	       !fpu_div64_fOperands_S0$D_OUT[54] ||
	       (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd2047 ||
		!fpu_div64_fOperands_S0$D_OUT[118]) &&
	       (fpu_div64_fOperands_S0$D_OUT[65:55] != 11'd2047 ||
		!fpu_div64_fOperands_S0$D_OUT[54]) &&
	       fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d436,
	       (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd2047 ||
		fpu_div64_fOperands_S0$D_OUT[118:67] == 52'd0 ||
		fpu_div64_fOperands_S0$D_OUT[118]) &&
	       (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd2047 ||
		!fpu_div64_fOperands_S0$D_OUT[118]) &&
	       NOT_fpu_div64_fOperands_S0_first__06_BITS_129__ETC___d400 &&
	       fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd0 &&
	       fpu_div64_fOperands_S0$D_OUT[54:3] == 52'd0 &&
	       (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd2047 ||
		fpu_div64_fOperands_S0$D_OUT[118:67] != 52'd0),
	       (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd2047 ||
		fpu_div64_fOperands_S0$D_OUT[118:67] == 52'd0 ||
		fpu_div64_fOperands_S0$D_OUT[118]) &&
	       (fpu_div64_fOperands_S0$D_OUT[65:55] != 11'd2047 ||
		fpu_div64_fOperands_S0$D_OUT[54:3] == 52'd0 ||
		fpu_div64_fOperands_S0$D_OUT[54]) &&
	       (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd2047 ||
		!fpu_div64_fOperands_S0$D_OUT[118]) &&
	       (fpu_div64_fOperands_S0$D_OUT[65:55] != 11'd2047 ||
		!fpu_div64_fOperands_S0$D_OUT[54]) &&
	       (fpu_div64_fOperands_S0$D_OUT[65:55] != 11'd0 ||
		fpu_div64_fOperands_S0$D_OUT[54:3] != 52'd0) &&
	       (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd2047 ||
		fpu_div64_fOperands_S0$D_OUT[118:67] != 52'd0) &&
	       (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd0 ||
		fpu_div64_fOperands_S0$D_OUT[118:67] != 52'd0) &&
	       (fpu_div64_fOperands_S0$D_OUT[65:55] != 11'd2047 ||
		fpu_div64_fOperands_S0$D_OUT[54:3] != 52'd0) &&
	       !IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d353,
	       (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd2047 ||
		fpu_div64_fOperands_S0$D_OUT[118:67] == 52'd0 ||
		fpu_div64_fOperands_S0$D_OUT[118]) &&
	       (fpu_div64_fOperands_S0$D_OUT[65:55] != 11'd2047 ||
		fpu_div64_fOperands_S0$D_OUT[54:3] == 52'd0 ||
		fpu_div64_fOperands_S0$D_OUT[54]) &&
	       (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd2047 ||
		!fpu_div64_fOperands_S0$D_OUT[118]) &&
	       (fpu_div64_fOperands_S0$D_OUT[65:55] != 11'd2047 ||
		!fpu_div64_fOperands_S0$D_OUT[54]) &&
	       NOT_fpu_div64_fOperands_S0_first__06_BITS_65_T_ETC___d481,
	       (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd2047 ||
		fpu_div64_fOperands_S0$D_OUT[118:67] == 52'd0 ||
		fpu_div64_fOperands_S0$D_OUT[118]) &&
	       (fpu_div64_fOperands_S0$D_OUT[65:55] != 11'd2047 ||
		fpu_div64_fOperands_S0$D_OUT[54:3] == 52'd0 ||
		fpu_div64_fOperands_S0$D_OUT[54]) &&
	       (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd2047 ||
		!fpu_div64_fOperands_S0$D_OUT[118]) &&
	       (fpu_div64_fOperands_S0$D_OUT[65:55] != 11'd2047 ||
		!fpu_div64_fOperands_S0$D_OUT[54]) &&
	       NOT_fpu_div64_fOperands_S0_first__06_BITS_65_T_ETC___d488,
	       fpu_div64_fOperands_S0$D_OUT[2:0],
	       !fpu_div64_fOperands_S0_first__06_BIT_130_03_EQ_ETC___d405,
	       _theResult___snd_fst_exp__h31361,
	       _theResult___snd_fst_sfd__h31362,
	       x__h31426,
	       x__h31487,
	       x__h31541 } ;
  assign fpu_div64_fState_S1$ENQ = CAN_FIRE_RL_fpu_div64_s1_stage ;
  assign fpu_div64_fState_S1$DEQ = WILL_FIRE_RL_fpu_div64_s2_stage ;
  assign fpu_div64_fState_S1$CLR = 1'b0 ;

  // submodule fpu_div64_fState_S2
  assign fpu_div64_fState_S2$D_IN =
	     { fpu_div64_fState_S1$D_OUT[318:182],
	       fpu_div64_fState_S1$D_OUT[10:0] } ;
  assign fpu_div64_fState_S2$ENQ = WILL_FIRE_RL_fpu_div64_s2_stage ;
  assign fpu_div64_fState_S2$DEQ = CAN_FIRE_RL_fpu_div64_s3_stage ;
  assign fpu_div64_fState_S2$CLR = 1'b0 ;

  // submodule fpu_div64_fState_S3
  assign fpu_div64_fState_S3$D_IN =
	     { fpu_div64_fState_S2$D_OUT[147:11], x__h33052 } ;
  assign fpu_div64_fState_S3$ENQ = CAN_FIRE_RL_fpu_div64_s3_stage ;
  assign fpu_div64_fState_S3$DEQ = CAN_FIRE_RL_fpu_div64_s4_stage ;
  assign fpu_div64_fState_S3$CLR = 1'b0 ;

  // submodule fpu_div64_fState_S4
  assign fpu_div64_fState_S4$D_IN =
	     { (fpu_div64_fState_S3$D_OUT[120:110] == 11'd2047) ?
		 fpu_div64_fState_S3$D_OUT[57:56] != 2'b0 ||
		 fpu_div64_fState_S3$D_OUT[194] :
		 fpu_div64_fState_S3$D_OUT[194],
	       (fpu_div64_fState_S3$D_OUT[120:110] == 11'd2047) ?
		 ((fpu_div64_fState_S3$D_OUT[57:56] == 2'b0) ?
		    fpu_div64_fState_S3$D_OUT[193:130] :
		    { CASE_fpu_div64_fState_S3D_OUT_BITS_124_TO_122_ETC__q174,
		      CASE_fpu_div64_fState_S3D_OUT_BITS_124_TO_122_ETC__q175 }) :
		 fpu_div64_fState_S3$D_OUT[193:130],
	       IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d926,
	       fpu_div64_fState_S3$D_OUT[124:122],
	       fpu_div64_fState_S3_first__86_BIT_121_07_CONCA_ETC___d936,
	       x__h42705 } ;
  assign fpu_div64_fState_S4$ENQ = CAN_FIRE_RL_fpu_div64_s4_stage ;
  assign fpu_div64_fState_S4$DEQ = CAN_FIRE_RL_fpu_div64_s5_stage ;
  assign fpu_div64_fState_S4$CLR = 1'b0 ;

  // submodule fpu_madd_fOperand_S0
  assign fpu_madd_fOperand_S0$D_IN =
	     { iFifo$D_OUT[3:0] != 4'd2,
	       IF_iFifo_first__087_BITS_3_TO_0_088_EQ_0_089_O_ETC___d4623,
	       CASE_iFifoD_OUT_BITS_3_TO_0_0_IF_iFifo_first__ETC__q176,
	       CASE_iFifoD_OUT_BITS_3_TO_0_0_460718241880001_ETC__q177,
	       iFifo$D_OUT[6:4] } ;
  assign fpu_madd_fOperand_S0$ENQ =
	     WILL_FIRE_RL_start_op &&
	     (iFifo$D_OUT[3:0] == 4'd0 || iFifo$D_OUT[3:0] == 4'd1 ||
	      iFifo$D_OUT[3:0] == 4'd2 ||
	      iFifo$D_OUT[3:0] == 4'd5 ||
	      iFifo$D_OUT[3:0] == 4'd6 ||
	      iFifo$D_OUT[3:0] == 4'd7 ||
	      iFifo$D_OUT[3:0] == 4'd8) ;
  assign fpu_madd_fOperand_S0$DEQ = CAN_FIRE_RL_fpu_madd_s1_stage ;
  assign fpu_madd_fOperand_S0$CLR = 1'b0 ;

  // submodule fpu_madd_fProd_S2
  assign fpu_madd_fProd_S2$D_IN =
	     fpu_madd_fState_S1$D_OUT[105:53] *
	     fpu_madd_fState_S1$D_OUT[52:0] ;
  assign fpu_madd_fProd_S2$ENQ = CAN_FIRE_RL_fpu_madd_s2_stage ;
  assign fpu_madd_fProd_S2$DEQ = CAN_FIRE_RL_fpu_madd_s3_stage ;
  assign fpu_madd_fProd_S2$CLR = 1'b0 ;

  // submodule fpu_madd_fProd_S3
  assign fpu_madd_fProd_S3$D_IN = fpu_madd_fProd_S2$D_OUT ;
  assign fpu_madd_fProd_S3$ENQ = CAN_FIRE_RL_fpu_madd_s3_stage ;
  assign fpu_madd_fProd_S3$DEQ = CAN_FIRE_RL_fpu_madd_s4_stage ;
  assign fpu_madd_fProd_S3$CLR = 1'b0 ;

  // submodule fpu_madd_fResult_S9
  assign fpu_madd_fResult_S9$D_IN =
	     fpu_madd_fState_S8$D_OUT[140] ?
	       fpu_madd_fState_S8$D_OUT[139:71] :
	       IF_fpu_madd_fState_S8_first__960_BIT_67_963_AN_ETC___d3081 ;
  assign fpu_madd_fResult_S9$ENQ = CAN_FIRE_RL_fpu_madd_s9_stage ;
  assign fpu_madd_fResult_S9$DEQ = fpu_madd_fResult_S9$EMPTY_N ;
  assign fpu_madd_fResult_S9$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S1
  assign fpu_madd_fState_S1$D_IN =
	     { x__h96539 == 11'd2047 &&
	       _theResult___fst_sfd__h96608 != 52'd0 &&
	       !_theResult___fst_sfd__h96608[51] ||
	       fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	       fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0 &&
	       !fpu_madd_fOperand_S0$D_OUT[118] ||
	       fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	       fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0 &&
	       !fpu_madd_fOperand_S0$D_OUT[54] ||
	       IF_fpu_madd_fOperand_S0_first__803_BIT_195_804_ETC___d1861,
	       IF_IF_fpu_madd_fOperand_S0_first__803_BIT_195__ETC___d1939,
	       IF_fpu_madd_fOperand_S0_first__803_BIT_195_804_ETC___d1947,
	       4'd0,
	       fpu_madd_fOperand_S0$D_OUT[2:0],
	       fpu_madd_fOperand_S0$D_OUT[195],
	       fpu_madd_fOperand_S0$D_OUT[195] &&
	       fpu_madd_fOperand_S0$D_OUT[194],
	       IF_fpu_madd_fOperand_S0_first__803_BIT_195_804_ETC___d1911,
	       NOT_fpu_madd_fOperand_S0_first__803_BIT_130_85_ETC___d1854,
	       IF_fpu_madd_fOperand_S0_first__803_BITS_129_TO_ETC___d1959 } ;
  assign fpu_madd_fState_S1$ENQ = CAN_FIRE_RL_fpu_madd_s1_stage ;
  assign fpu_madd_fState_S1$DEQ = CAN_FIRE_RL_fpu_madd_s2_stage ;
  assign fpu_madd_fState_S1$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S2
  assign fpu_madd_fState_S2$D_IN = fpu_madd_fState_S1$D_OUT[257:106] ;
  assign fpu_madd_fState_S2$ENQ = CAN_FIRE_RL_fpu_madd_s2_stage ;
  assign fpu_madd_fState_S2$DEQ = CAN_FIRE_RL_fpu_madd_s3_stage ;
  assign fpu_madd_fState_S2$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S3
  assign fpu_madd_fState_S3$D_IN = fpu_madd_fState_S2$D_OUT ;
  assign fpu_madd_fState_S3$ENQ = CAN_FIRE_RL_fpu_madd_s3_stage ;
  assign fpu_madd_fState_S3$DEQ = CAN_FIRE_RL_fpu_madd_s4_stage ;
  assign fpu_madd_fState_S3$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S4
  assign fpu_madd_fState_S4$D_IN =
	     { fpu_madd_fState_S3$D_OUT[151:87],
	       IF_fpu_madd_fState_S3_first__995_BIT_151_996_T_ETC___d2525,
	       fpu_madd_fState_S3$D_OUT[81:14],
	       !fpu_madd_fState_S3$D_OUT[151] && fpu_madd_fState_S3$D_OUT[13],
	       fpu_madd_fState_S3$D_OUT[151] ?
		 63'd0 :
		 IF_fpu_madd_fState_S3_first__995_BITS_12_TO_0__ETC___d2536,
	       x__h131406 } ;
  assign fpu_madd_fState_S4$ENQ = CAN_FIRE_RL_fpu_madd_s4_stage ;
  assign fpu_madd_fState_S4$DEQ = CAN_FIRE_RL_fpu_madd_s5_stage ;
  assign fpu_madd_fState_S4$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S5
  assign fpu_madd_fState_S5$D_IN =
	     { fpu_madd_fState_S4$D_OUT[203:130],
	       fpu_madd_fState_S4$D_OUT[129] != fpu_madd_fState_S4$D_OUT[65],
	       NOT_fpu_madd_fState_S4_first__547_BIT_130_553__ETC___d2584 ?
		 fpu_madd_fState_S4$D_OUT[65] :
		 fpu_madd_fState_S4$D_OUT[129],
	       IF_NOT_fpu_madd_fState_S4_first__547_BIT_130_5_ETC___d2595 } ;
  assign fpu_madd_fState_S5$ENQ = CAN_FIRE_RL_fpu_madd_s5_stage ;
  assign fpu_madd_fState_S5$DEQ = CAN_FIRE_RL_fpu_madd_s6_stage ;
  assign fpu_madd_fState_S5$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S6
  assign fpu_madd_fState_S6$D_IN =
	     { fpu_madd_fState_S5$D_OUT[215:127],
	       fpu_madd_fState_S5$D_OUT[113:57],
	       x__h132359 } ;
  assign fpu_madd_fState_S6$ENQ = CAN_FIRE_RL_fpu_madd_s6_stage ;
  assign fpu_madd_fState_S6$DEQ = CAN_FIRE_RL_fpu_madd_s7_stage ;
  assign fpu_madd_fState_S6$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S7
  assign fpu_madd_fState_S7$D_IN =
	     { fpu_madd_fState_S6$D_OUT[202:114], x__h132871, x__h132880 } ;
  assign fpu_madd_fState_S7$ENQ = CAN_FIRE_RL_fpu_madd_s7_stage ;
  assign fpu_madd_fState_S7$DEQ = CAN_FIRE_RL_fpu_madd_s8_stage ;
  assign fpu_madd_fState_S7$CLR = 1'b0 ;

  // submodule fpu_madd_fState_S8
  assign fpu_madd_fState_S8$D_IN =
	     { fpu_madd_fState_S7$D_OUT[202:138],
	       fpu_madd_fState_S7$D_OUT[202] ?
		 fpu_madd_fState_S7$D_OUT[137:133] :
		 fpu_madd_fState_S7_first__651_BITS_137_TO_133__ETC___d2942,
	       fpu_madd_fState_S7$D_OUT[132:129],
	       !fpu_madd_fState_S7$D_OUT[202] &&
	       fpu_madd_fState_S7$D_OUT[127],
	       fpu_madd_fState_S7$D_OUT[202] ?
		 63'd0 :
		 IF_IF_fpu_madd_fState_S7_first__651_BIT_128_65_ETC___d2952,
	       x__h141760,
	       fpu_madd_fState_S7$D_OUT[128] } ;
  assign fpu_madd_fState_S8$ENQ = CAN_FIRE_RL_fpu_madd_s8_stage ;
  assign fpu_madd_fState_S8$DEQ = CAN_FIRE_RL_fpu_madd_s9_stage ;
  assign fpu_madd_fState_S8$CLR = 1'b0 ;

  // submodule fpu_sqr64_fOperand_S0
  assign fpu_sqr64_fOperand_S0$D_IN =
	     { IF_iFifo_first__087_BIT_201_115_THEN_IF_iFifo__ETC___d3848,
	       iFifo$D_OUT[6:4] } ;
  assign fpu_sqr64_fOperand_S0$ENQ =
	     WILL_FIRE_RL_start_op && iFifo$D_OUT[3:0] == 4'd4 ;
  assign fpu_sqr64_fOperand_S0$DEQ = CAN_FIRE_RL_fpu_sqr64_s1_stage ;
  assign fpu_sqr64_fOperand_S0$CLR = 1'b0 ;

  // submodule fpu_sqr64_fResult_S5
  assign fpu_sqr64_fResult_S5$D_IN =
	     fpu_sqr64_fState_S4$D_OUT[138] ?
	       fpu_sqr64_fState_S4$D_OUT[137:69] :
	       { (fpu_sqr64_fState_S4$D_OUT[64:54] == 11'd2047) ?
		   fpu_sqr64_fState_S4$D_OUT[65:2] :
		   CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_0_ETC__q183,
		 fpu_sqr64_fState_S4$D_OUT[73:69] |
		 { 2'd0,
		   _theResult___fst_exp__h95990 == 11'd2047 &&
		   _theResult___fst_sfd__h95991 == 52'd0,
		   1'd0,
		   fpu_sqr64_fState_S4$D_OUT[64:54] != 11'd2047 &&
		   fpu_sqr64_fState_S4$D_OUT[1:0] != 2'b0 } } ;
  assign fpu_sqr64_fResult_S5$ENQ = CAN_FIRE_RL_fpu_sqr64_s5_stage ;
  assign fpu_sqr64_fResult_S5$DEQ = fpu_sqr64_fResult_S5$EMPTY_N ;
  assign fpu_sqr64_fResult_S5$CLR = 1'b0 ;

  // submodule fpu_sqr64_fState_S1
  assign fpu_sqr64_fState_S1$D_IN =
	     (fpu_sqr64_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	      fpu_sqr64_fOperand_S0$D_OUT[54:3] != 52'd0 &&
	      !fpu_sqr64_fOperand_S0$D_OUT[54]) ?
	       { 1'd1,
		 fpu_sqr64_fOperand_S0$D_OUT[66:55],
		 sfd__h45004,
		 5'd16,
		 125'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  } :
	       IF_fpu_sqr64_fOperand_S0_first__059_BITS_65_TO_ETC___d1212 ;
  assign fpu_sqr64_fState_S1$ENQ = CAN_FIRE_RL_fpu_sqr64_s1_stage ;
  assign fpu_sqr64_fState_S1$DEQ = WILL_FIRE_RL_fpu_sqr64_s2_stage ;
  assign fpu_sqr64_fState_S1$CLR = 1'b0 ;

  // submodule fpu_sqr64_fState_S2
  assign fpu_sqr64_fState_S2$D_IN = fpu_sqr64_fState_S1$D_OUT[194:58] ;
  assign fpu_sqr64_fState_S2$ENQ = WILL_FIRE_RL_fpu_sqr64_s2_stage ;
  assign fpu_sqr64_fState_S2$DEQ = CAN_FIRE_RL_fpu_sqr64_s3_stage ;
  assign fpu_sqr64_fState_S2$CLR = 1'b0 ;

  // submodule fpu_sqr64_fState_S3
  assign fpu_sqr64_fState_S3$D_IN = { fpu_sqr64_fState_S2$D_OUT, x__h86149 } ;
  assign fpu_sqr64_fState_S3$ENQ = CAN_FIRE_RL_fpu_sqr64_s3_stage ;
  assign fpu_sqr64_fState_S3$DEQ = CAN_FIRE_RL_fpu_sqr64_s4_stage ;
  assign fpu_sqr64_fState_S3$CLR = 1'b0 ;

  // submodule fpu_sqr64_fState_S4
  assign fpu_sqr64_fState_S4$D_IN =
	     { fpu_sqr64_fState_S3$D_OUT[195:131],
	       fpu_sqr64_fState_S3$D_OUT[195] &&
	       fpu_sqr64_fState_S3$D_OUT[130],
	       fpu_sqr64_fState_S3$D_OUT[195] &&
	       fpu_sqr64_fState_S3$D_OUT[129],
	       IF_fpu_sqr64_fState_S3_first__375_BIT_195_376__ETC___d1671,
	       fpu_sqr64_fState_S3$D_OUT[125:122],
	       fpu_sqr64_fState_S3$D_OUT[195] ?
		 fpu_sqr64_fState_S3$D_OUT[121:59] :
		 IF_fpu_sqr64_fState_S3_first__375_BIT_58_384_A_ETC___d1678,
	       x__h95138 } ;
  assign fpu_sqr64_fState_S4$ENQ = CAN_FIRE_RL_fpu_sqr64_s4_stage ;
  assign fpu_sqr64_fState_S4$DEQ = CAN_FIRE_RL_fpu_sqr64_s5_stage ;
  assign fpu_sqr64_fState_S4$CLR = 1'b0 ;

  // submodule iFifo
  assign iFifo$D_IN = server_core_request_put ;
  assign iFifo$ENQ = EN_server_core_request_put ;
  assign iFifo$DEQ = CAN_FIRE_RL_start_op ;
  assign iFifo$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule isDoubleFifo
  assign isDoubleFifo$D_IN = !iFifo$D_OUT[201] ;
  assign isDoubleFifo$ENQ = CAN_FIRE_RL_start_op ;
  assign isDoubleFifo$DEQ = CAN_FIRE_RL_passResult ;
  assign isDoubleFifo$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule isNegateFifo
  assign isNegateFifo$D_IN =
	     iFifo$D_OUT[3:0] == 4'd7 || iFifo$D_OUT[3:0] == 4'd8 ;
  assign isNegateFifo$ENQ = CAN_FIRE_RL_start_op ;
  assign isNegateFifo$DEQ = CAN_FIRE_RL_passResult ;
  assign isNegateFifo$CLR = CAN_FIRE_RL_rl_reset ;

  // submodule resetReqsF
  assign resetReqsF$ENQ = EN_server_reset_request_put ;
  assign resetReqsF$DEQ = CAN_FIRE_RL_rl_reset ;
  assign resetReqsF$CLR = 1'b0 ;

  // submodule resetRspsF
  assign resetRspsF$ENQ = CAN_FIRE_RL_rl_reset ;
  assign resetRspsF$DEQ = EN_server_reset_response_get ;
  assign resetRspsF$CLR = 1'b0 ;

  // submodule rmdFifo
  assign rmdFifo$D_IN = iFifo$D_OUT[6:4] ;
  assign rmdFifo$ENQ = CAN_FIRE_RL_start_op ;
  assign rmdFifo$DEQ = CAN_FIRE_RL_passResult ;
  assign rmdFifo$CLR = CAN_FIRE_RL_rl_reset ;

  // remaining internal signals
  assign IF_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__ETC__q133 =
	     _0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__41_ETC___d5771 ?
	       _theResult___snd__h277949 :
	       _theResult____h269777 ;
  assign IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q37 =
	     _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__08_ETC___d3574 ?
	       _theResult___snd__h173032 :
	       _theResult____h164731 ;
  assign IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q64 =
	     _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__08_ETC___d4282 ?
	       _theResult___snd__h250609 :
	       _theResult____h242308 ;
  assign IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q97 =
	     _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__08_ETC___d5057 ?
	       _theResult___snd__h211670 :
	       _theResult____h203369 ;
  assign IF_0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget_ETC__q139 =
	     _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__4_ETC___d6282 ?
	       _theResult___snd__h295715 :
	       _theResult____h287414 ;
  assign IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC__q24 =
	     _0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d2463 ?
	       _theResult___snd__h131023 :
	       _theResult___snd__h131018 ;
  assign IF_0_CONCAT_IF_IF_fpu_div64_fState_S3_first__8_ETC__q12 =
	     _0_CONCAT_IF_IF_fpu_div64_fState_S3_first__86_B_ETC___d883 ?
	       _theResult___snd__h42409 :
	       _theResult___snd__h42404 ;
  assign IF_0_CONCAT_IF_IF_fpu_madd_fState_S7_first__65_ETC__q29 =
	     _0_CONCAT_IF_IF_fpu_madd_fState_S7_first__651_B_ETC___d2904 ?
	       _theResult___snd__h141449 :
	       _theResult___snd__h141444 ;
  assign IF_0_CONCAT_IF_fpu_sqr64_fState_S3_first__375__ETC__q19 =
	     _0_CONCAT_IF_fpu_sqr64_fState_S3_first__375_BIT_ETC___d1633 ?
	       _theResult___snd__h94826 :
	       _theResult___snd__h94821 ;
  assign IF_0_CONCAT_IF_iFifo_first__087_BITS_102_TO_95_ETC__q100 =
	     _0_CONCAT_IF_iFifo_first__087_BITS_102_TO_95_62_ETC___d5107 ?
	       _theResult___snd__h202080 :
	       _theResult___snd__h220392 ;
  assign IF_0_CONCAT_IF_iFifo_first__087_BITS_102_TO_95_ETC__q93 =
	     _0_CONCAT_IF_iFifo_first__087_BITS_102_TO_95_62_ETC___d4759 ?
	       _theResult___snd__h202080 :
	       57'd0 ;
  assign IF_0_CONCAT_IF_iFifo_first__087_BITS_167_TO_16_ETC__q33 =
	     _0_CONCAT_IF_iFifo_first__087_BITS_167_TO_160_1_ETC___d3273 ?
	       _theResult___snd__h163442 :
	       57'd0 ;
  assign IF_0_CONCAT_IF_iFifo_first__087_BITS_167_TO_16_ETC__q40 =
	     _0_CONCAT_IF_iFifo_first__087_BITS_167_TO_160_1_ETC___d3624 ?
	       _theResult___snd__h163442 :
	       _theResult___snd__h181754 ;
  assign IF_0_CONCAT_IF_iFifo_first__087_BITS_37_TO_30__ETC__q60 =
	     _0_CONCAT_IF_iFifo_first__087_BITS_37_TO_30_850_ETC___d3984 ?
	       _theResult___snd__h241019 :
	       57'd0 ;
  assign IF_0_CONCAT_IF_iFifo_first__087_BITS_37_TO_30__ETC__q67 =
	     _0_CONCAT_IF_iFifo_first__087_BITS_37_TO_30_850_ETC___d4332 ?
	       _theResult___snd__h241019 :
	       _theResult___snd__h259331 ;
  assign IF_0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_ETC__q135 =
	     _0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_41_ETC___d5986 ?
	       _theResult___snd__h286531 :
	       57'd0 ;
  assign IF_0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_ETC__q142 =
	     _0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_41_ETC___d6335 ?
	       _theResult___snd__h286531 :
	       _theResult___snd__h304321 ;
  assign IF_0b0_CONCAT_NOT_fpu_div64_fState_S4_first__4_ETC___d980 =
	     sfd__h42982[53] ?
	       ((fpu_div64_fState_S4$D_OUT[64:54] == 11'd2046) ?
		  63'h7FF0000000000000 :
		  { din_inc___2_exp__h43566, sfd__h42982[52:1] }) :
	       { IF_fpu_div64_fState_S4_first__43_BITS_64_TO_54_ETC___d977,
		 sfd__h42982[51:0] } ;
  assign IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__96_ETC___d3065 =
	     sfd__h142040[53] ?
	       ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2046) ?
		  63'h7FF0000000000000 :
		  { din_inc___2_exp__h142626, sfd__h142040[52:1] }) :
	       { IF_fpu_madd_fState_S8_first__960_BITS_65_TO_55_ETC___d2986,
		 sfd__h142040[51:0] } ;
  assign IF_0b0_CONCAT_NOT_fpu_sqr64_fState_S4_first__6_ETC___d1724 =
	     sfd__h95416[53] ?
	       ((fpu_sqr64_fState_S4$D_OUT[64:54] == 11'd2046) ?
		  63'h7FF0000000000000 :
		  { din_inc___2_exp__h96000, sfd__h95416[52:1] }) :
	       { IF_fpu_sqr64_fState_S4_first__687_BITS_64_TO_5_ETC___d1721,
		 sfd__h95416[51:0] } ;
  assign IF_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BI_ETC___d6027 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5535 ?
	       ((_theResult___fst_exp__h277886 == 8'd255) ?
		  !resWire$wget[68] :
		  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d5825) :
	       ((_theResult___fst_exp__h286542 == 8'd255) ?
		  !resWire$wget[68] :
		  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6025) ;
  assign IF_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BI_ETC___d6401 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5535 ?
	       ((_theResult___fst_exp__h277886 == 8'd255) ?
		  resWire$wget[68] :
		  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6390) :
	       ((_theResult___fst_exp__h286542 == 8'd255) ?
		  resWire$wget[68] :
		  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6399) ;
  assign IF_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_ETC___d3317 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_15_ETC___d3190 ?
	       (iFifo$D_OUT[6:4] == 3'd0 || iFifo$D_OUT[6:4] == 3'd1 ||
		iFifo$D_OUT[6:4] == 3'd2 ||
		iFifo$D_OUT[6:4] == 3'd3 ||
		iFifo$D_OUT[6:4] == 3'd4) &&
	       iFifo$D_OUT[168] :
	       ((_theResult___fst_exp__h163453 == 11'd2047) ?
		  iFifo$D_OUT[168] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard55492_ETC__q55) ;
  assign IF_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_ETC___d4027 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_29_ETC___d3910 ?
	       (iFifo$D_OUT[6:4] == 3'd0 || iFifo$D_OUT[6:4] == 3'd1 ||
		iFifo$D_OUT[6:4] == 3'd2 ||
		iFifo$D_OUT[6:4] == 3'd3 ||
		iFifo$D_OUT[6:4] == 3'd4) &&
	       iFifo$D_OUT[38] :
	       ((_theResult___fst_exp__h241030 == 11'd2047) ?
		  iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard33069_ETC__q80) ;
  assign IF_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_ETC___d4581 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_29_ETC___d3910 ?
	       iFifo$D_OUT[6:4] != 3'd0 && iFifo$D_OUT[6:4] != 3'd1 &&
	       iFifo$D_OUT[6:4] != 3'd2 &&
	       iFifo$D_OUT[6:4] != 3'd3 &&
	       iFifo$D_OUT[6:4] != 3'd4 ||
	       !iFifo$D_OUT[38] :
	       ((_theResult___fst_exp__h241030 == 11'd2047) ?
		  !iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard33069_ETC__q88) ;
  assign IF_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_ETC___d4802 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_94_ETC___d4685 ?
	       (iFifo$D_OUT[6:4] == 3'd0 || iFifo$D_OUT[6:4] == 3'd1 ||
		iFifo$D_OUT[6:4] == 3'd2 ||
		iFifo$D_OUT[6:4] == 3'd3 ||
		iFifo$D_OUT[6:4] == 3'd4) &&
	       iFifo$D_OUT[103] :
	       ((_theResult___fst_exp__h202091 == 11'd2047) ?
		  iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard94130_ETC__q115) ;
  assign IF_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_ETC___d5347 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_94_ETC___d4685 ?
	       iFifo$D_OUT[6:4] != 3'd0 && iFifo$D_OUT[6:4] != 3'd1 &&
	       iFifo$D_OUT[6:4] != 3'd2 &&
	       iFifo$D_OUT[6:4] != 3'd3 &&
	       iFifo$D_OUT[6:4] != 3'd4 ||
	       !iFifo$D_OUT[103] :
	       ((_theResult___fst_exp__h202091 == 11'd2047) ?
		  !iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard94130_ETC__q121) ;
  assign IF_IF_0b0_CONCAT_NOT_resWire_wget__412_BITS_67_ETC___d5769 =
	     (_theResult____h269777[56] ?
		6'd0 :
		(_theResult____h269777[55] ?
		   6'd1 :
		   (_theResult____h269777[54] ?
		      6'd2 :
		      (_theResult____h269777[53] ?
			 6'd3 :
			 (_theResult____h269777[52] ?
			    6'd4 :
			    (_theResult____h269777[51] ?
			       6'd5 :
			       (_theResult____h269777[50] ?
				  6'd6 :
				  (_theResult____h269777[49] ?
				     6'd7 :
				     (_theResult____h269777[48] ?
					6'd8 :
					(_theResult____h269777[47] ?
					   6'd9 :
					   (_theResult____h269777[46] ?
					      6'd10 :
					      (_theResult____h269777[45] ?
						 6'd11 :
						 (_theResult____h269777[44] ?
						    6'd12 :
						    (_theResult____h269777[43] ?
						       6'd13 :
						       (_theResult____h269777[42] ?
							  6'd14 :
							  (_theResult____h269777[41] ?
							     6'd15 :
							     (_theResult____h269777[40] ?
								6'd16 :
								(_theResult____h269777[39] ?
								   6'd17 :
								   (_theResult____h269777[38] ?
								      6'd18 :
								      (_theResult____h269777[37] ?
									 6'd19 :
									 (_theResult____h269777[36] ?
									    6'd20 :
									    (_theResult____h269777[35] ?
									       6'd21 :
									       (_theResult____h269777[34] ?
										  6'd22 :
										  (_theResult____h269777[33] ?
										     6'd23 :
										     (_theResult____h269777[32] ?
											6'd24 :
											(_theResult____h269777[31] ?
											   6'd25 :
											   (_theResult____h269777[30] ?
											      6'd26 :
											      (_theResult____h269777[29] ?
												 6'd27 :
												 (_theResult____h269777[28] ?
												    6'd28 :
												    (_theResult____h269777[27] ?
												       6'd29 :
												       (_theResult____h269777[26] ?
													  6'd30 :
													  (_theResult____h269777[25] ?
													     6'd31 :
													     (_theResult____h269777[24] ?
														6'd32 :
														(_theResult____h269777[23] ?
														   6'd33 :
														   (_theResult____h269777[22] ?
														      6'd34 :
														      (_theResult____h269777[21] ?
															 6'd35 :
															 (_theResult____h269777[20] ?
															    6'd36 :
															    (_theResult____h269777[19] ?
															       6'd37 :
															       (_theResult____h269777[18] ?
																  6'd38 :
																  (_theResult____h269777[17] ?
																     6'd39 :
																     (_theResult____h269777[16] ?
																	6'd40 :
																	(_theResult____h269777[15] ?
																	   6'd41 :
																	   (_theResult____h269777[14] ?
																	      6'd42 :
																	      (_theResult____h269777[13] ?
																		 6'd43 :
																		 (_theResult____h269777[12] ?
																		    6'd44 :
																		    (_theResult____h269777[11] ?
																		       6'd45 :
																		       (_theResult____h269777[10] ?
																			  6'd46 :
																			  (_theResult____h269777[9] ?
																			     6'd47 :
																			     (_theResult____h269777[8] ?
																				6'd48 :
																				(_theResult____h269777[7] ?
																				   6'd49 :
																				   (_theResult____h269777[6] ?
																				      6'd50 :
																				      (_theResult____h269777[5] ?
																					 6'd51 :
																					 (_theResult____h269777[4] ?
																					    6'd52 :
																					    (_theResult____h269777[3] ?
																					       6'd53 :
																					       (_theResult____h269777[2] ?
																						  6'd54 :
																						  (_theResult____h269777[1] ?
																						     6'd55 :
																						     (_theResult____h269777[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_3074_MINUS_SEXT_iFifo_first__087_BITS_10_ETC___d5055 =
	     (_theResult____h203369[56] ?
		6'd0 :
		(_theResult____h203369[55] ?
		   6'd1 :
		   (_theResult____h203369[54] ?
		      6'd2 :
		      (_theResult____h203369[53] ?
			 6'd3 :
			 (_theResult____h203369[52] ?
			    6'd4 :
			    (_theResult____h203369[51] ?
			       6'd5 :
			       (_theResult____h203369[50] ?
				  6'd6 :
				  (_theResult____h203369[49] ?
				     6'd7 :
				     (_theResult____h203369[48] ?
					6'd8 :
					(_theResult____h203369[47] ?
					   6'd9 :
					   (_theResult____h203369[46] ?
					      6'd10 :
					      (_theResult____h203369[45] ?
						 6'd11 :
						 (_theResult____h203369[44] ?
						    6'd12 :
						    (_theResult____h203369[43] ?
						       6'd13 :
						       (_theResult____h203369[42] ?
							  6'd14 :
							  (_theResult____h203369[41] ?
							     6'd15 :
							     (_theResult____h203369[40] ?
								6'd16 :
								(_theResult____h203369[39] ?
								   6'd17 :
								   (_theResult____h203369[38] ?
								      6'd18 :
								      (_theResult____h203369[37] ?
									 6'd19 :
									 (_theResult____h203369[36] ?
									    6'd20 :
									    (_theResult____h203369[35] ?
									       6'd21 :
									       (_theResult____h203369[34] ?
										  6'd22 :
										  (_theResult____h203369[33] ?
										     6'd23 :
										     (_theResult____h203369[32] ?
											6'd24 :
											(_theResult____h203369[31] ?
											   6'd25 :
											   (_theResult____h203369[30] ?
											      6'd26 :
											      (_theResult____h203369[29] ?
												 6'd27 :
												 (_theResult____h203369[28] ?
												    6'd28 :
												    (_theResult____h203369[27] ?
												       6'd29 :
												       (_theResult____h203369[26] ?
													  6'd30 :
													  (_theResult____h203369[25] ?
													     6'd31 :
													     (_theResult____h203369[24] ?
														6'd32 :
														(_theResult____h203369[23] ?
														   6'd33 :
														   (_theResult____h203369[22] ?
														      6'd34 :
														      (_theResult____h203369[21] ?
															 6'd35 :
															 (_theResult____h203369[20] ?
															    6'd36 :
															    (_theResult____h203369[19] ?
															       6'd37 :
															       (_theResult____h203369[18] ?
																  6'd38 :
																  (_theResult____h203369[17] ?
																     6'd39 :
																     (_theResult____h203369[16] ?
																	6'd40 :
																	(_theResult____h203369[15] ?
																	   6'd41 :
																	   (_theResult____h203369[14] ?
																	      6'd42 :
																	      (_theResult____h203369[13] ?
																		 6'd43 :
																		 (_theResult____h203369[12] ?
																		    6'd44 :
																		    (_theResult____h203369[11] ?
																		       6'd45 :
																		       (_theResult____h203369[10] ?
																			  6'd46 :
																			  (_theResult____h203369[9] ?
																			     6'd47 :
																			     (_theResult____h203369[8] ?
																				6'd48 :
																				(_theResult____h203369[7] ?
																				   6'd49 :
																				   (_theResult____h203369[6] ?
																				      6'd50 :
																				      (_theResult____h203369[5] ?
																					 6'd51 :
																					 (_theResult____h203369[4] ?
																					    6'd52 :
																					    (_theResult____h203369[3] ?
																					       6'd53 :
																					       (_theResult____h203369[2] ?
																						  6'd54 :
																						  (_theResult____h203369[1] ?
																						     6'd55 :
																						     (_theResult____h203369[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_3074_MINUS_SEXT_iFifo_first__087_BITS_16_ETC___d3572 =
	     (_theResult____h164731[56] ?
		6'd0 :
		(_theResult____h164731[55] ?
		   6'd1 :
		   (_theResult____h164731[54] ?
		      6'd2 :
		      (_theResult____h164731[53] ?
			 6'd3 :
			 (_theResult____h164731[52] ?
			    6'd4 :
			    (_theResult____h164731[51] ?
			       6'd5 :
			       (_theResult____h164731[50] ?
				  6'd6 :
				  (_theResult____h164731[49] ?
				     6'd7 :
				     (_theResult____h164731[48] ?
					6'd8 :
					(_theResult____h164731[47] ?
					   6'd9 :
					   (_theResult____h164731[46] ?
					      6'd10 :
					      (_theResult____h164731[45] ?
						 6'd11 :
						 (_theResult____h164731[44] ?
						    6'd12 :
						    (_theResult____h164731[43] ?
						       6'd13 :
						       (_theResult____h164731[42] ?
							  6'd14 :
							  (_theResult____h164731[41] ?
							     6'd15 :
							     (_theResult____h164731[40] ?
								6'd16 :
								(_theResult____h164731[39] ?
								   6'd17 :
								   (_theResult____h164731[38] ?
								      6'd18 :
								      (_theResult____h164731[37] ?
									 6'd19 :
									 (_theResult____h164731[36] ?
									    6'd20 :
									    (_theResult____h164731[35] ?
									       6'd21 :
									       (_theResult____h164731[34] ?
										  6'd22 :
										  (_theResult____h164731[33] ?
										     6'd23 :
										     (_theResult____h164731[32] ?
											6'd24 :
											(_theResult____h164731[31] ?
											   6'd25 :
											   (_theResult____h164731[30] ?
											      6'd26 :
											      (_theResult____h164731[29] ?
												 6'd27 :
												 (_theResult____h164731[28] ?
												    6'd28 :
												    (_theResult____h164731[27] ?
												       6'd29 :
												       (_theResult____h164731[26] ?
													  6'd30 :
													  (_theResult____h164731[25] ?
													     6'd31 :
													     (_theResult____h164731[24] ?
														6'd32 :
														(_theResult____h164731[23] ?
														   6'd33 :
														   (_theResult____h164731[22] ?
														      6'd34 :
														      (_theResult____h164731[21] ?
															 6'd35 :
															 (_theResult____h164731[20] ?
															    6'd36 :
															    (_theResult____h164731[19] ?
															       6'd37 :
															       (_theResult____h164731[18] ?
																  6'd38 :
																  (_theResult____h164731[17] ?
																     6'd39 :
																     (_theResult____h164731[16] ?
																	6'd40 :
																	(_theResult____h164731[15] ?
																	   6'd41 :
																	   (_theResult____h164731[14] ?
																	      6'd42 :
																	      (_theResult____h164731[13] ?
																		 6'd43 :
																		 (_theResult____h164731[12] ?
																		    6'd44 :
																		    (_theResult____h164731[11] ?
																		       6'd45 :
																		       (_theResult____h164731[10] ?
																			  6'd46 :
																			  (_theResult____h164731[9] ?
																			     6'd47 :
																			     (_theResult____h164731[8] ?
																				6'd48 :
																				(_theResult____h164731[7] ?
																				   6'd49 :
																				   (_theResult____h164731[6] ?
																				      6'd50 :
																				      (_theResult____h164731[5] ?
																					 6'd51 :
																					 (_theResult____h164731[4] ?
																					    6'd52 :
																					    (_theResult____h164731[3] ?
																					       6'd53 :
																					       (_theResult____h164731[2] ?
																						  6'd54 :
																						  (_theResult____h164731[1] ?
																						     6'd55 :
																						     (_theResult____h164731[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_3074_MINUS_SEXT_iFifo_first__087_BITS_37_ETC___d4280 =
	     (_theResult____h242308[56] ?
		6'd0 :
		(_theResult____h242308[55] ?
		   6'd1 :
		   (_theResult____h242308[54] ?
		      6'd2 :
		      (_theResult____h242308[53] ?
			 6'd3 :
			 (_theResult____h242308[52] ?
			    6'd4 :
			    (_theResult____h242308[51] ?
			       6'd5 :
			       (_theResult____h242308[50] ?
				  6'd6 :
				  (_theResult____h242308[49] ?
				     6'd7 :
				     (_theResult____h242308[48] ?
					6'd8 :
					(_theResult____h242308[47] ?
					   6'd9 :
					   (_theResult____h242308[46] ?
					      6'd10 :
					      (_theResult____h242308[45] ?
						 6'd11 :
						 (_theResult____h242308[44] ?
						    6'd12 :
						    (_theResult____h242308[43] ?
						       6'd13 :
						       (_theResult____h242308[42] ?
							  6'd14 :
							  (_theResult____h242308[41] ?
							     6'd15 :
							     (_theResult____h242308[40] ?
								6'd16 :
								(_theResult____h242308[39] ?
								   6'd17 :
								   (_theResult____h242308[38] ?
								      6'd18 :
								      (_theResult____h242308[37] ?
									 6'd19 :
									 (_theResult____h242308[36] ?
									    6'd20 :
									    (_theResult____h242308[35] ?
									       6'd21 :
									       (_theResult____h242308[34] ?
										  6'd22 :
										  (_theResult____h242308[33] ?
										     6'd23 :
										     (_theResult____h242308[32] ?
											6'd24 :
											(_theResult____h242308[31] ?
											   6'd25 :
											   (_theResult____h242308[30] ?
											      6'd26 :
											      (_theResult____h242308[29] ?
												 6'd27 :
												 (_theResult____h242308[28] ?
												    6'd28 :
												    (_theResult____h242308[27] ?
												       6'd29 :
												       (_theResult____h242308[26] ?
													  6'd30 :
													  (_theResult____h242308[25] ?
													     6'd31 :
													     (_theResult____h242308[24] ?
														6'd32 :
														(_theResult____h242308[23] ?
														   6'd33 :
														   (_theResult____h242308[22] ?
														      6'd34 :
														      (_theResult____h242308[21] ?
															 6'd35 :
															 (_theResult____h242308[20] ?
															    6'd36 :
															    (_theResult____h242308[19] ?
															       6'd37 :
															       (_theResult____h242308[18] ?
																  6'd38 :
																  (_theResult____h242308[17] ?
																     6'd39 :
																     (_theResult____h242308[16] ?
																	6'd40 :
																	(_theResult____h242308[15] ?
																	   6'd41 :
																	   (_theResult____h242308[14] ?
																	      6'd42 :
																	      (_theResult____h242308[13] ?
																		 6'd43 :
																		 (_theResult____h242308[12] ?
																		    6'd44 :
																		    (_theResult____h242308[11] ?
																		       6'd45 :
																		       (_theResult____h242308[10] ?
																			  6'd46 :
																			  (_theResult____h242308[9] ?
																			     6'd47 :
																			     (_theResult____h242308[8] ?
																				6'd48 :
																				(_theResult____h242308[7] ?
																				   6'd49 :
																				   (_theResult____h242308[6] ?
																				      6'd50 :
																				      (_theResult____h242308[5] ?
																					 6'd51 :
																					 (_theResult____h242308[4] ?
																					    6'd52 :
																					    (_theResult____h242308[3] ?
																					       6'd53 :
																					       (_theResult____h242308[2] ?
																						  6'd54 :
																						  (_theResult____h242308[1] ?
																						     6'd55 :
																						     (_theResult____h242308[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_3970_MINUS_SEXT_resWire_wget__412_BITS_6_ETC___d6280 =
	     (_theResult____h287414[56] ?
		6'd0 :
		(_theResult____h287414[55] ?
		   6'd1 :
		   (_theResult____h287414[54] ?
		      6'd2 :
		      (_theResult____h287414[53] ?
			 6'd3 :
			 (_theResult____h287414[52] ?
			    6'd4 :
			    (_theResult____h287414[51] ?
			       6'd5 :
			       (_theResult____h287414[50] ?
				  6'd6 :
				  (_theResult____h287414[49] ?
				     6'd7 :
				     (_theResult____h287414[48] ?
					6'd8 :
					(_theResult____h287414[47] ?
					   6'd9 :
					   (_theResult____h287414[46] ?
					      6'd10 :
					      (_theResult____h287414[45] ?
						 6'd11 :
						 (_theResult____h287414[44] ?
						    6'd12 :
						    (_theResult____h287414[43] ?
						       6'd13 :
						       (_theResult____h287414[42] ?
							  6'd14 :
							  (_theResult____h287414[41] ?
							     6'd15 :
							     (_theResult____h287414[40] ?
								6'd16 :
								(_theResult____h287414[39] ?
								   6'd17 :
								   (_theResult____h287414[38] ?
								      6'd18 :
								      (_theResult____h287414[37] ?
									 6'd19 :
									 (_theResult____h287414[36] ?
									    6'd20 :
									    (_theResult____h287414[35] ?
									       6'd21 :
									       (_theResult____h287414[34] ?
										  6'd22 :
										  (_theResult____h287414[33] ?
										     6'd23 :
										     (_theResult____h287414[32] ?
											6'd24 :
											(_theResult____h287414[31] ?
											   6'd25 :
											   (_theResult____h287414[30] ?
											      6'd26 :
											      (_theResult____h287414[29] ?
												 6'd27 :
												 (_theResult____h287414[28] ?
												    6'd28 :
												    (_theResult____h287414[27] ?
												       6'd29 :
												       (_theResult____h287414[26] ?
													  6'd30 :
													  (_theResult____h287414[25] ?
													     6'd31 :
													     (_theResult____h287414[24] ?
														6'd32 :
														(_theResult____h287414[23] ?
														   6'd33 :
														   (_theResult____h287414[22] ?
														      6'd34 :
														      (_theResult____h287414[21] ?
															 6'd35 :
															 (_theResult____h287414[20] ?
															    6'd36 :
															    (_theResult____h287414[19] ?
															       6'd37 :
															       (_theResult____h287414[18] ?
																  6'd38 :
																  (_theResult____h287414[17] ?
																     6'd39 :
																     (_theResult____h287414[16] ?
																	6'd40 :
																	(_theResult____h287414[15] ?
																	   6'd41 :
																	   (_theResult____h287414[14] ?
																	      6'd42 :
																	      (_theResult____h287414[13] ?
																		 6'd43 :
																		 (_theResult____h287414[12] ?
																		    6'd44 :
																		    (_theResult____h287414[11] ?
																		       6'd45 :
																		       (_theResult____h287414[10] ?
																			  6'd46 :
																			  (_theResult____h287414[9] ?
																			     6'd47 :
																			     (_theResult____h287414[8] ?
																				6'd48 :
																				(_theResult____h287414[7] ?
																				   6'd49 :
																				   (_theResult____h287414[6] ?
																				      6'd50 :
																				      (_theResult____h287414[5] ?
																					 6'd51 :
																					 (_theResult____h287414[4] ?
																					    6'd52 :
																					    (_theResult____h287414[3] ?
																					       6'd53 :
																					       (_theResult____h287414[2] ?
																						  6'd54 :
																						  (_theResult____h287414[1] ?
																						     6'd55 :
																						     (_theResult____h287414[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2031 =
	     (din_exp__h130866 == 11'd0) ?
	       12'd3074 :
	       { din_exp30866_MINUS_1023__q23[10],
		 din_exp30866_MINUS_1023__q23 } ;
  assign IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2460 =
	     (sfdBC__h115662[105] ?
		7'd0 :
		(sfdBC__h115662[104] ?
		   7'd1 :
		   (sfdBC__h115662[103] ?
		      7'd2 :
		      (sfdBC__h115662[102] ?
			 7'd3 :
			 (sfdBC__h115662[101] ?
			    7'd4 :
			    (sfdBC__h115662[100] ?
			       7'd5 :
			       (sfdBC__h115662[99] ?
				  7'd6 :
				  (sfdBC__h115662[98] ?
				     7'd7 :
				     (sfdBC__h115662[97] ?
					7'd8 :
					(sfdBC__h115662[96] ?
					   7'd9 :
					   (sfdBC__h115662[95] ?
					      7'd10 :
					      (sfdBC__h115662[94] ?
						 7'd11 :
						 (sfdBC__h115662[93] ?
						    7'd12 :
						    (sfdBC__h115662[92] ?
						       7'd13 :
						       (sfdBC__h115662[91] ?
							  7'd14 :
							  (sfdBC__h115662[90] ?
							     7'd15 :
							     (sfdBC__h115662[89] ?
								7'd16 :
								(sfdBC__h115662[88] ?
								   7'd17 :
								   (sfdBC__h115662[87] ?
								      7'd18 :
								      (sfdBC__h115662[86] ?
									 7'd19 :
									 (sfdBC__h115662[85] ?
									    7'd20 :
									    (sfdBC__h115662[84] ?
									       7'd21 :
									       (sfdBC__h115662[83] ?
										  7'd22 :
										  (sfdBC__h115662[82] ?
										     7'd23 :
										     (sfdBC__h115662[81] ?
											7'd24 :
											(sfdBC__h115662[80] ?
											   7'd25 :
											   (sfdBC__h115662[79] ?
											      7'd26 :
											      (sfdBC__h115662[78] ?
												 7'd27 :
												 (sfdBC__h115662[77] ?
												    7'd28 :
												    (sfdBC__h115662[76] ?
												       7'd29 :
												       (sfdBC__h115662[75] ?
													  7'd30 :
													  (sfdBC__h115662[74] ?
													     7'd31 :
													     (sfdBC__h115662[73] ?
														7'd32 :
														(sfdBC__h115662[72] ?
														   7'd33 :
														   (sfdBC__h115662[71] ?
														      7'd34 :
														      (sfdBC__h115662[70] ?
															 7'd35 :
															 (sfdBC__h115662[69] ?
															    7'd36 :
															    (sfdBC__h115662[68] ?
															       7'd37 :
															       (sfdBC__h115662[67] ?
																  7'd38 :
																  (sfdBC__h115662[66] ?
																     7'd39 :
																     (sfdBC__h115662[65] ?
																	7'd40 :
																	(sfdBC__h115662[64] ?
																	   7'd41 :
																	   (sfdBC__h115662[63] ?
																	      7'd42 :
																	      (sfdBC__h115662[62] ?
																		 7'd43 :
																		 (sfdBC__h115662[61] ?
																		    7'd44 :
																		    (sfdBC__h115662[60] ?
																		       7'd45 :
																		       (sfdBC__h115662[59] ?
																			  7'd46 :
																			  (sfdBC__h115662[58] ?
																			     7'd47 :
																			     (sfdBC__h115662[57] ?
																				7'd48 :
																				(sfdBC__h115662[56] ?
																				   7'd49 :
																				   (sfdBC__h115662[55] ?
																				      7'd50 :
																				      (sfdBC__h115662[54] ?
																					 7'd51 :
																					 (sfdBC__h115662[53] ?
																					    7'd52 :
																					    (sfdBC__h115662[52] ?
																					       7'd53 :
																					       (sfdBC__h115662[51] ?
																						  7'd54 :
																						  (sfdBC__h115662[50] ?
																						     7'd55 :
																						     (sfdBC__h115662[49] ?
																							7'd56 :
																							(sfdBC__h115662[48] ?
																							   7'd57 :
																							   (sfdBC__h115662[47] ?
																							      7'd58 :
																							      (sfdBC__h115662[46] ?
																								 7'd59 :
																								 (sfdBC__h115662[45] ?
																								    7'd60 :
																								    (sfdBC__h115662[44] ?
																								       7'd61 :
																								       (sfdBC__h115662[43] ?
																									  7'd62 :
																									  (sfdBC__h115662[42] ?
																									     7'd63 :
																									     (sfdBC__h115662[41] ?
																										7'd64 :
																										(sfdBC__h115662[40] ?
																										   7'd65 :
																										   (sfdBC__h115662[39] ?
																										      7'd66 :
																										      (sfdBC__h115662[38] ?
																											 7'd67 :
																											 (sfdBC__h115662[37] ?
																											    7'd68 :
																											    (sfdBC__h115662[36] ?
																											       7'd69 :
																											       (sfdBC__h115662[35] ?
																												  7'd70 :
																												  (sfdBC__h115662[34] ?
																												     7'd71 :
																												     (sfdBC__h115662[33] ?
																													7'd72 :
																													(sfdBC__h115662[32] ?
																													   7'd73 :
																													   (sfdBC__h115662[31] ?
																													      7'd74 :
																													      (sfdBC__h115662[30] ?
																														 7'd75 :
																														 (sfdBC__h115662[29] ?
																														    7'd76 :
																														    (sfdBC__h115662[28] ?
																														       7'd77 :
																														       (sfdBC__h115662[27] ?
																															  7'd78 :
																															  (sfdBC__h115662[26] ?
																															     7'd79 :
																															     (sfdBC__h115662[25] ?
																																7'd80 :
																																(sfdBC__h115662[24] ?
																																   7'd81 :
																																   (sfdBC__h115662[23] ?
																																      7'd82 :
																																      (sfdBC__h115662[22] ?
																																	 7'd83 :
																																	 (sfdBC__h115662[21] ?
																																	    7'd84 :
																																	    (sfdBC__h115662[20] ?
																																	       7'd85 :
																																	       (sfdBC__h115662[19] ?
																																		  7'd86 :
																																		  (sfdBC__h115662[18] ?
																																		     7'd87 :
																																		     (sfdBC__h115662[17] ?
																																			7'd88 :
																																			(sfdBC__h115662[16] ?
																																			   7'd89 :
																																			   (sfdBC__h115662[15] ?
																																			      7'd90 :
																																			      (sfdBC__h115662[14] ?
																																				 7'd91 :
																																				 (sfdBC__h115662[13] ?
																																				    7'd92 :
																																				    (sfdBC__h115662[12] ?
																																				       7'd93 :
																																				       (sfdBC__h115662[11] ?
																																					  7'd94 :
																																					  (sfdBC__h115662[10] ?
																																					     7'd95 :
																																					     (sfdBC__h115662[9] ?
																																						7'd96 :
																																						(sfdBC__h115662[8] ?
																																						   7'd97 :
																																						   (sfdBC__h115662[7] ?
																																						      7'd98 :
																																						      (sfdBC__h115662[6] ?
																																							 7'd99 :
																																							 (sfdBC__h115662[5] ?
																																							    7'd100 :
																																							    (sfdBC__h115662[4] ?
																																							       7'd101 :
																																							       (sfdBC__h115662[3] ?
																																								  7'd102 :
																																								  (sfdBC__h115662[2] ?
																																								     7'd103 :
																																								     (sfdBC__h115662[1] ?
																																									7'd104 :
																																									(sfdBC__h115662[0] ?
																																									   7'd105 :
																																									   7'd106)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     7'd1 ;
  assign IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2462 =
	     IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2031 -
	     12'd3074 ;
  assign IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2534 =
	     (sfdBC__h115662[105] &&
	      IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2031 ==
	      12'd1023) ?
	       63'h7FEFFFFFFFFFFFFF :
	       { _theResult___fst_exp__h130949, sfdin__h130943[105:54] } ;
  assign IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__412_B_ETC___d6450 =
	     (guard__h269787 == 2'b0 || resWire$wget[68]) ?
	       _theResult___fst_exp__h277886 :
	       _theResult___exp__h278402 ;
  assign IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__412_B_ETC___d6452 =
	     (guard__h269787 == 2'b0) ?
	       _theResult___fst_exp__h277886 :
	       (resWire$wget[68] ?
		  _theResult___exp__h278402 :
		  _theResult___fst_exp__h277886) ;
  assign IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__412_B_ETC___d6578 =
	     (guard__h269787 == 2'b0 || resWire$wget[68]) ?
	       sfdin__h277880[56:34] :
	       _theResult___sfd__h278403 ;
  assign IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__412_B_ETC___d6580 =
	     (guard__h269787 == 2'b0) ?
	       sfdin__h277880[56:34] :
	       (resWire$wget[68] ?
		  _theResult___sfd__h278403 :
		  sfdin__h277880[56:34]) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d3729 =
	     (guard__h164741 == 2'b0 || iFifo$D_OUT[168]) ?
	       _theResult___fst_exp__h172969 :
	       _theResult___exp__h173688 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d3731 =
	     (guard__h164741 == 2'b0) ?
	       _theResult___fst_exp__h172969 :
	       (iFifo$D_OUT[168] ?
		  _theResult___exp__h173688 :
		  _theResult___fst_exp__h172969) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d3813 =
	     (guard__h164741 == 2'b0 || iFifo$D_OUT[168]) ?
	       sfdin__h172963[56:5] :
	       _theResult___sfd__h173689 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d3815 =
	     (guard__h164741 == 2'b0) ?
	       sfdin__h172963[56:5] :
	       (iFifo$D_OUT[168] ?
		  _theResult___sfd__h173689 :
		  sfdin__h172963[56:5]) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d4436 =
	     (guard__h242318 == 2'b0 || iFifo$D_OUT[38]) ?
	       _theResult___fst_exp__h250546 :
	       _theResult___exp__h251265 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d4438 =
	     (guard__h242318 == 2'b0) ?
	       _theResult___fst_exp__h250546 :
	       (iFifo$D_OUT[38] ?
		  _theResult___exp__h251265 :
		  _theResult___fst_exp__h250546) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d4519 =
	     (guard__h242318 == 2'b0 || iFifo$D_OUT[38]) ?
	       sfdin__h250540[56:5] :
	       _theResult___sfd__h251266 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d4521 =
	     (guard__h242318 == 2'b0) ?
	       sfdin__h250540[56:5] :
	       (iFifo$D_OUT[38] ?
		  _theResult___sfd__h251266 :
		  sfdin__h250540[56:5]) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d5211 =
	     (guard__h203379 == 2'b0 || iFifo$D_OUT[103]) ?
	       _theResult___fst_exp__h211607 :
	       _theResult___exp__h212326 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d5213 =
	     (guard__h203379 == 2'b0) ?
	       _theResult___fst_exp__h211607 :
	       (iFifo$D_OUT[103] ?
		  _theResult___exp__h212326 :
		  _theResult___fst_exp__h211607) ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d5294 =
	     (guard__h203379 == 2'b0 || iFifo$D_OUT[103]) ?
	       sfdin__h211601[56:5] :
	       _theResult___sfd__h212327 ;
  assign IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d5296 =
	     (guard__h203379 == 2'b0) ?
	       sfdin__h211601[56:5] :
	       (iFifo$D_OUT[103] ?
		  _theResult___sfd__h212327 :
		  sfdin__h211601[56:5]) ;
  assign IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__412__ETC___d6520 =
	     (guard__h287424 == 2'b0 || resWire$wget[68]) ?
	       _theResult___fst_exp__h295652 :
	       _theResult___exp__h296168 ;
  assign IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__412__ETC___d6522 =
	     (guard__h287424 == 2'b0) ?
	       _theResult___fst_exp__h295652 :
	       (resWire$wget[68] ?
		  _theResult___exp__h296168 :
		  _theResult___fst_exp__h295652) ;
  assign IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__412__ETC___d6624 =
	     (guard__h287424 == 2'b0 || resWire$wget[68]) ?
	       sfdin__h295646[56:34] :
	       _theResult___sfd__h296169 ;
  assign IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__412__ETC___d6626 =
	     (guard__h287424 == 2'b0) ?
	       sfdin__h295646[56:34] :
	       (resWire$wget[68] ?
		  _theResult___sfd__h296169 :
		  sfdin__h295646[56:34]) ;
  assign IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5173 =
	     (guard__h194130 == 2'b0 || iFifo$D_OUT[103]) ?
	       _theResult___fst_exp__h202091 :
	       _theResult___exp__h202736 ;
  assign IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5175 =
	     (guard__h194130 == 2'b0) ?
	       _theResult___fst_exp__h202091 :
	       (iFifo$D_OUT[103] ?
		  _theResult___exp__h202736 :
		  _theResult___fst_exp__h202091) ;
  assign IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5242 =
	     (guard__h212418 == 2'b0 || iFifo$D_OUT[103]) ?
	       _theResult___fst_exp__h220408 :
	       _theResult___exp__h221078 ;
  assign IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5244 =
	     (guard__h212418 == 2'b0) ?
	       _theResult___fst_exp__h220408 :
	       (iFifo$D_OUT[103] ?
		  _theResult___exp__h221078 :
		  _theResult___fst_exp__h220408) ;
  assign IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5268 =
	     (guard__h194130 == 2'b0 || iFifo$D_OUT[103]) ?
	       _theResult___snd__h202042[56:5] :
	       _theResult___sfd__h202737 ;
  assign IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5270 =
	     (guard__h194130 == 2'b0) ?
	       _theResult___snd__h202042[56:5] :
	       (iFifo$D_OUT[103] ?
		  _theResult___sfd__h202737 :
		  _theResult___snd__h202042[56:5]) ;
  assign IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5313 =
	     (guard__h212418 == 2'b0 || iFifo$D_OUT[103]) ?
	       _theResult___snd__h220354[56:5] :
	       _theResult___sfd__h221079 ;
  assign IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5315 =
	     (guard__h212418 == 2'b0) ?
	       _theResult___snd__h220354[56:5] :
	       (iFifo$D_OUT[103] ?
		  _theResult___sfd__h221079 :
		  _theResult___snd__h220354[56:5]) ;
  assign IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3690 =
	     (guard__h155492 == 2'b0 || iFifo$D_OUT[168]) ?
	       _theResult___fst_exp__h163453 :
	       _theResult___exp__h164098 ;
  assign IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3692 =
	     (guard__h155492 == 2'b0) ?
	       _theResult___fst_exp__h163453 :
	       (iFifo$D_OUT[168] ?
		  _theResult___exp__h164098 :
		  _theResult___fst_exp__h163453) ;
  assign IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3760 =
	     (guard__h173780 == 2'b0 || iFifo$D_OUT[168]) ?
	       _theResult___fst_exp__h181770 :
	       _theResult___exp__h182440 ;
  assign IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3762 =
	     (guard__h173780 == 2'b0) ?
	       _theResult___fst_exp__h181770 :
	       (iFifo$D_OUT[168] ?
		  _theResult___exp__h182440 :
		  _theResult___fst_exp__h181770) ;
  assign IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3786 =
	     (guard__h155492 == 2'b0 || iFifo$D_OUT[168]) ?
	       _theResult___snd__h163404[56:5] :
	       _theResult___sfd__h164099 ;
  assign IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3788 =
	     (guard__h155492 == 2'b0) ?
	       _theResult___snd__h163404[56:5] :
	       (iFifo$D_OUT[168] ?
		  _theResult___sfd__h164099 :
		  _theResult___snd__h163404[56:5]) ;
  assign IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3832 =
	     (guard__h173780 == 2'b0 || iFifo$D_OUT[168]) ?
	       _theResult___snd__h181716[56:5] :
	       _theResult___sfd__h182441 ;
  assign IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3834 =
	     (guard__h173780 == 2'b0) ?
	       _theResult___snd__h181716[56:5] :
	       (iFifo$D_OUT[168] ?
		  _theResult___sfd__h182441 :
		  _theResult___snd__h181716[56:5]) ;
  assign IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4398 =
	     (guard__h233069 == 2'b0 || iFifo$D_OUT[38]) ?
	       _theResult___fst_exp__h241030 :
	       _theResult___exp__h241675 ;
  assign IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4400 =
	     (guard__h233069 == 2'b0) ?
	       _theResult___fst_exp__h241030 :
	       (iFifo$D_OUT[38] ?
		  _theResult___exp__h241675 :
		  _theResult___fst_exp__h241030) ;
  assign IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4467 =
	     (guard__h251357 == 2'b0 || iFifo$D_OUT[38]) ?
	       _theResult___fst_exp__h259347 :
	       _theResult___exp__h260017 ;
  assign IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4469 =
	     (guard__h251357 == 2'b0) ?
	       _theResult___fst_exp__h259347 :
	       (iFifo$D_OUT[38] ?
		  _theResult___exp__h260017 :
		  _theResult___fst_exp__h259347) ;
  assign IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4493 =
	     (guard__h233069 == 2'b0 || iFifo$D_OUT[38]) ?
	       _theResult___snd__h240981[56:5] :
	       _theResult___sfd__h241676 ;
  assign IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4495 =
	     (guard__h233069 == 2'b0) ?
	       _theResult___snd__h240981[56:5] :
	       (iFifo$D_OUT[38] ?
		  _theResult___sfd__h241676 :
		  _theResult___snd__h240981[56:5]) ;
  assign IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4538 =
	     (guard__h251357 == 2'b0 || iFifo$D_OUT[38]) ?
	       _theResult___snd__h259293[56:5] :
	       _theResult___sfd__h260018 ;
  assign IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4540 =
	     (guard__h251357 == 2'b0) ?
	       _theResult___snd__h259293[56:5] :
	       (iFifo$D_OUT[38] ?
		  _theResult___sfd__h260018 :
		  _theResult___snd__h259293[56:5]) ;
  assign IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6481 =
	     (guard__h278494 == 2'b0 || resWire$wget[68]) ?
	       _theResult___fst_exp__h286542 :
	       _theResult___exp__h286984 ;
  assign IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6483 =
	     (guard__h278494 == 2'b0) ?
	       _theResult___fst_exp__h286542 :
	       (resWire$wget[68] ?
		  _theResult___exp__h286984 :
		  _theResult___fst_exp__h286542) ;
  assign IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6551 =
	     (guard__h296260 == 2'b0 || resWire$wget[68]) ?
	       _theResult___fst_exp__h304337 :
	       _theResult___exp__h304804 ;
  assign IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6553 =
	     (guard__h296260 == 2'b0) ?
	       _theResult___fst_exp__h304337 :
	       (resWire$wget[68] ?
		  _theResult___exp__h304804 :
		  _theResult___fst_exp__h304337) ;
  assign IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6597 =
	     (guard__h278494 == 2'b0 || resWire$wget[68]) ?
	       _theResult___snd__h286493[56:34] :
	       _theResult___sfd__h286985 ;
  assign IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6599 =
	     (guard__h278494 == 2'b0) ?
	       _theResult___snd__h286493[56:34] :
	       (resWire$wget[68] ?
		  _theResult___sfd__h286985 :
		  _theResult___snd__h286493[56:34]) ;
  assign IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6643 =
	     (guard__h296260 == 2'b0 || resWire$wget[68]) ?
	       _theResult___snd__h304283[56:34] :
	       _theResult___sfd__h304805 ;
  assign IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6645 =
	     (guard__h296260 == 2'b0) ?
	       _theResult___snd__h304283[56:34] :
	       (resWire$wget[68] ?
		  _theResult___sfd__h304805 :
		  _theResult___snd__h304283[56:34]) ;
  assign IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d643 =
	     (_theResult___fst_exp__h42290 == 11'd0) ?
	       12'd3074 :
	       { theResult___fst_exp2290_MINUS_1023__q11[10],
		 theResult___fst_exp2290_MINUS_1023__q11 } ;
  assign IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d880 =
	     (sfdin__h34118[57] ?
		6'd0 :
		(sfdin__h34118[56] ?
		   6'd1 :
		   (sfdin__h34118[55] ?
		      6'd2 :
		      (sfdin__h34118[54] ?
			 6'd3 :
			 (sfdin__h34118[53] ?
			    6'd4 :
			    (sfdin__h34118[52] ?
			       6'd5 :
			       (sfdin__h34118[51] ?
				  6'd6 :
				  (sfdin__h34118[50] ?
				     6'd7 :
				     (sfdin__h34118[49] ?
					6'd8 :
					(sfdin__h34118[48] ?
					   6'd9 :
					   (sfdin__h34118[47] ?
					      6'd10 :
					      (sfdin__h34118[46] ?
						 6'd11 :
						 (sfdin__h34118[45] ?
						    6'd12 :
						    (sfdin__h34118[44] ?
						       6'd13 :
						       (sfdin__h34118[43] ?
							  6'd14 :
							  (sfdin__h34118[42] ?
							     6'd15 :
							     (sfdin__h34118[41] ?
								6'd16 :
								(sfdin__h34118[40] ?
								   6'd17 :
								   (sfdin__h34118[39] ?
								      6'd18 :
								      (sfdin__h34118[38] ?
									 6'd19 :
									 (sfdin__h34118[37] ?
									    6'd20 :
									    (sfdin__h34118[36] ?
									       6'd21 :
									       (sfdin__h34118[35] ?
										  6'd22 :
										  (sfdin__h34118[34] ?
										     6'd23 :
										     (sfdin__h34118[33] ?
											6'd24 :
											(sfdin__h34118[32] ?
											   6'd25 :
											   (sfdin__h34118[31] ?
											      6'd26 :
											      (sfdin__h34118[30] ?
												 6'd27 :
												 (sfdin__h34118[29] ?
												    6'd28 :
												    (sfdin__h34118[28] ?
												       6'd29 :
												       (sfdin__h34118[27] ?
													  6'd30 :
													  (sfdin__h34118[26] ?
													     6'd31 :
													     (sfdin__h34118[25] ?
														6'd32 :
														(sfdin__h34118[24] ?
														   6'd33 :
														   (sfdin__h34118[23] ?
														      6'd34 :
														      (sfdin__h34118[22] ?
															 6'd35 :
															 (sfdin__h34118[21] ?
															    6'd36 :
															    (sfdin__h34118[20] ?
															       6'd37 :
															       (sfdin__h34118[19] ?
																  6'd38 :
																  (sfdin__h34118[18] ?
																     6'd39 :
																     (sfdin__h34118[17] ?
																	6'd40 :
																	(sfdin__h34118[16] ?
																	   6'd41 :
																	   (sfdin__h34118[15] ?
																	      6'd42 :
																	      (sfdin__h34118[14] ?
																		 6'd43 :
																		 (sfdin__h34118[13] ?
																		    6'd44 :
																		    (sfdin__h34118[12] ?
																		       6'd45 :
																		       (sfdin__h34118[11] ?
																			  6'd46 :
																			  (sfdin__h34118[10] ?
																			     6'd47 :
																			     (sfdin__h34118[9] ?
																				6'd48 :
																				(sfdin__h34118[8] ?
																				   6'd49 :
																				   (sfdin__h34118[7] ?
																				      6'd50 :
																				      (sfdin__h34118[6] ?
																					 6'd51 :
																					 (sfdin__h34118[5] ?
																					    6'd52 :
																					    (sfdin__h34118[4] ?
																					       6'd53 :
																					       (sfdin__h34118[3] ?
																						  6'd54 :
																						  (sfdin__h34118[2] ?
																						     6'd55 :
																						     (sfdin__h34118[1] ?
																							6'd56 :
																							(sfdin__h34118[0] ?
																							   6'd57 :
																							   6'd58)))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d882 =
	     IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d643 -
	     12'd3074 ;
  assign IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d926 =
	     IF_fpu_div64_fState_S3_first__86_BITS_120_TO_1_ETC___d597 ?
	       IF_fpu_div64_fState_S3_first__86_BITS_120_TO_1_ETC___d921 :
	       { fpu_div64_fState_S3$D_OUT[129:128],
		 (fpu_div64_fState_S3$D_OUT[120:110] == 11'd2047) ?
		   fpu_div64_fState_S3$D_OUT[57:56] != 2'b0 ||
		   fpu_div64_fState_S3$D_OUT[127] :
		   fpu_div64_fState_S3$D_OUT[127],
		 fpu_div64_fState_S3$D_OUT[126],
		 (fpu_div64_fState_S3$D_OUT[120:110] == 11'd2047) ?
		   fpu_div64_fState_S3$D_OUT[57:56] != 2'b0 ||
		   fpu_div64_fState_S3$D_OUT[125] :
		   fpu_div64_fState_S3$D_OUT[125] } ;
  assign IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d929 =
	     (sfdin__h34118[57] &&
	      IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d643 ==
	      12'd1023) ?
	       63'h7FEFFFFFFFFFFFFF :
	       { _theResult___fst_exp__h42333, sfdin__h42327[57:6] } ;
  assign IF_IF_fpu_madd_fOperand_S0_first__803_BIT_195__ETC___d1922 =
	     (x__h96539 == 11'd2047 &&
	      _theResult___fst_sfd__h96608 == 52'd0) ?
	       fpu_madd_fOperand_S0$D_OUT[195] &&
	       fpu_madd_fOperand_S0$D_OUT[194] :
	       ((fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 ||
		 fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0) ?
		  NOT_fpu_madd_fOperand_S0_first__803_BIT_130_85_ETC___d1854 :
		  fpu_madd_fOperand_S0$D_OUT[195] &&
		  fpu_madd_fOperand_S0$D_OUT[194]) ;
  assign IF_IF_fpu_madd_fOperand_S0_first__803_BIT_195__ETC___d1931 =
	     (x__h96539 == 11'd2047 &&
	      _theResult___fst_sfd__h96608 == 52'd0) ?
	       IF_fpu_madd_fOperand_S0_first__803_BIT_195_804_ETC___d1911 :
	       ((fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 ||
		 fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0) ?
		  63'h7FF0000000000000 :
		  IF_fpu_madd_fOperand_S0_first__803_BIT_195_804_ETC___d1911) ;
  assign IF_IF_fpu_madd_fOperand_S0_first__803_BIT_195__ETC___d1936 =
	     (x__h96539 == 11'd2047 && _theResult___fst_sfd__h96608[51]) ?
	       { fpu_madd_fOperand_S0$D_OUT[195] &&
		 fpu_madd_fOperand_S0$D_OUT[194],
		 IF_fpu_madd_fOperand_S0_first__803_BIT_195_804_ETC___d1911 } :
	       ((fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[118]) ?
		  fpu_madd_fOperand_S0$D_OUT[130:67] :
		  ((fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
		    fpu_madd_fOperand_S0$D_OUT[54]) ?
		     fpu_madd_fOperand_S0$D_OUT[66:3] :
		     { NOT_fpu_madd_fOperand_S0_first__803_BITS_129_T_ETC___d1923,
		       IF_fpu_madd_fOperand_S0_first__803_BITS_129_TO_ETC___d1932 })) ;
  assign IF_IF_fpu_madd_fOperand_S0_first__803_BIT_195__ETC___d1939 =
	     (x__h96539 == 11'd2047 &&
	      _theResult___fst_sfd__h96608 != 52'd0 &&
	      !_theResult___fst_sfd__h96608[51]) ?
	       { fpu_madd_fOperand_S0$D_OUT[195] &&
		 fpu_madd_fOperand_S0$D_OUT[194],
		 x__h96539,
		 sfd__h99402 } :
	       IF_fpu_madd_fOperand_S0_first__803_BITS_129_TO_ETC___d1938 ;
  assign IF_IF_fpu_madd_fState_S7_first__651_BIT_128_65_ETC___d2901 =
	     (sfd__h133119[56] ?
		6'd0 :
		(sfd__h133119[55] ?
		   6'd1 :
		   (sfd__h133119[54] ?
		      6'd2 :
		      (sfd__h133119[53] ?
			 6'd3 :
			 (sfd__h133119[52] ?
			    6'd4 :
			    (sfd__h133119[51] ?
			       6'd5 :
			       (sfd__h133119[50] ?
				  6'd6 :
				  (sfd__h133119[49] ?
				     6'd7 :
				     (sfd__h133119[48] ?
					6'd8 :
					(sfd__h133119[47] ?
					   6'd9 :
					   (sfd__h133119[46] ?
					      6'd10 :
					      (sfd__h133119[45] ?
						 6'd11 :
						 (sfd__h133119[44] ?
						    6'd12 :
						    (sfd__h133119[43] ?
						       6'd13 :
						       (sfd__h133119[42] ?
							  6'd14 :
							  (sfd__h133119[41] ?
							     6'd15 :
							     (sfd__h133119[40] ?
								6'd16 :
								(sfd__h133119[39] ?
								   6'd17 :
								   (sfd__h133119[38] ?
								      6'd18 :
								      (sfd__h133119[37] ?
									 6'd19 :
									 (sfd__h133119[36] ?
									    6'd20 :
									    (sfd__h133119[35] ?
									       6'd21 :
									       (sfd__h133119[34] ?
										  6'd22 :
										  (sfd__h133119[33] ?
										     6'd23 :
										     (sfd__h133119[32] ?
											6'd24 :
											(sfd__h133119[31] ?
											   6'd25 :
											   (sfd__h133119[30] ?
											      6'd26 :
											      (sfd__h133119[29] ?
												 6'd27 :
												 (sfd__h133119[28] ?
												    6'd28 :
												    (sfd__h133119[27] ?
												       6'd29 :
												       (sfd__h133119[26] ?
													  6'd30 :
													  (sfd__h133119[25] ?
													     6'd31 :
													     (sfd__h133119[24] ?
														6'd32 :
														(sfd__h133119[23] ?
														   6'd33 :
														   (sfd__h133119[22] ?
														      6'd34 :
														      (sfd__h133119[21] ?
															 6'd35 :
															 (sfd__h133119[20] ?
															    6'd36 :
															    (sfd__h133119[19] ?
															       6'd37 :
															       (sfd__h133119[18] ?
																  6'd38 :
																  (sfd__h133119[17] ?
																     6'd39 :
																     (sfd__h133119[16] ?
																	6'd40 :
																	(sfd__h133119[15] ?
																	   6'd41 :
																	   (sfd__h133119[14] ?
																	      6'd42 :
																	      (sfd__h133119[13] ?
																		 6'd43 :
																		 (sfd__h133119[12] ?
																		    6'd44 :
																		    (sfd__h133119[11] ?
																		       6'd45 :
																		       (sfd__h133119[10] ?
																			  6'd46 :
																			  (sfd__h133119[9] ?
																			     6'd47 :
																			     (sfd__h133119[8] ?
																				6'd48 :
																				(sfd__h133119[7] ?
																				   6'd49 :
																				   (sfd__h133119[6] ?
																				      6'd50 :
																				      (sfd__h133119[5] ?
																					 6'd51 :
																					 (sfd__h133119[4] ?
																					    6'd52 :
																					    (sfd__h133119[3] ?
																					       6'd53 :
																					       (sfd__h133119[2] ?
																						  6'd54 :
																						  (sfd__h133119[1] ?
																						     6'd55 :
																						     (sfd__h133119[0] ?
																							6'd56 :
																							6'd57))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_IF_fpu_madd_fState_S7_first__651_BIT_128_65_ETC___d2952 =
	     (sfd__h133119[56] &&
	      IF_fpu_madd_fState_S7_first__651_BITS_126_TO_1_ETC___d2668 ==
	      12'd1023) ?
	       63'h7FEFFFFFFFFFFFFF :
	       { _theResult___fst_exp__h141375, sfdin__h141369[56:5] } ;
  assign IF_IF_rg_index_1_4_ULE_58_8_THEN_NOT_rg_b_9_EQ_ETC___d75 =
	     IF_rg_index_1_4_ULE_58_8_THEN_NOT_rg_b_9_EQ_0__ETC___d56 ?
	       ((IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d49 ==
		 116'd0) ?
		  IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d69 :
		  IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d73) :
	       IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d73 ;
  assign IF_NOT_fpu_madd_fState_S3_first__995_BITS_12_T_ETC___d2503 =
	     (!fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2002 ||
	      fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2004) ?
	       fpu_madd_fState_S3$D_OUT[86] :
	       fpu_madd_fState_S3_first__995_BITS_86_TO_82_00_ETC___d2501[4] ;
  assign IF_NOT_fpu_madd_fState_S3_first__995_BITS_12_T_ETC___d2506 =
	     (!fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2002 ||
	      fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2004) ?
	       fpu_madd_fState_S3$D_OUT[85] :
	       fpu_madd_fState_S3_first__995_BITS_86_TO_82_00_ETC___d2501[3] ;
  assign IF_NOT_fpu_madd_fState_S4_first__547_BIT_130_5_ETC___d2595 =
	     { NOT_fpu_madd_fState_S4_first__547_BIT_130_553__ETC___d2584 ?
		 IF_fpu_madd_fState_S4_first__547_BITS_64_TO_54_ETC___d2563 :
		 IF_fpu_madd_fState_S4_first__547_BITS_128_TO_1_ETC___d2568,
	       NOT_fpu_madd_fState_S4_first__547_BIT_130_553__ETC___d2584 ?
		 IF_fpu_madd_fState_S4_first__547_BITS_64_TO_54_ETC___d2563 -
		 IF_fpu_madd_fState_S4_first__547_BITS_128_TO_1_ETC___d2568 :
		 IF_fpu_madd_fState_S4_first__547_BITS_128_TO_1_ETC___d2568 -
		 IF_fpu_madd_fState_S4_first__547_BITS_64_TO_54_ETC___d2563,
	       x__h131940,
	       x__h131944 } ;
  assign IF_SEXT_iFifo_first__087_BITS_102_TO_95_625_MI_ETC___d5106 =
	     ((SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC__q96[10:0] ==
	       11'd0) ?
		12'd3074 :
		{ SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC__q99[10],
		  SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC__q99 }) -
	     12'd3074 ;
  assign IF_SEXT_iFifo_first__087_BITS_102_TO_95_625_MI_ETC___d5146 =
	     SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4808 ?
	       ((_theResult___fst_exp__h211607 == 11'd2047) ?
		  iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard03379_ETC__q117) :
	       ((_theResult___fst_exp__h220408 == 11'd2047) ?
		  iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard12418_ETC__q119) ;
  assign IF_SEXT_iFifo_first__087_BITS_102_TO_95_625_MI_ETC___d5374 =
	     SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4808 ?
	       ((_theResult___fst_exp__h211607 == 11'd2047) ?
		  !iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard03379_ETC__q123) :
	       ((_theResult___fst_exp__h220408 == 11'd2047) ?
		  !iFifo$D_OUT[103] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard12418_ETC__q125) ;
  assign IF_SEXT_iFifo_first__087_BITS_167_TO_160_130_M_ETC___d3623 =
	     ((SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC__q36[10:0] ==
	       11'd0) ?
		12'd3074 :
		{ SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC__q39[10],
		  SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC__q39 }) -
	     12'd3074 ;
  assign IF_SEXT_iFifo_first__087_BITS_167_TO_160_130_M_ETC___d3663 =
	     SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC___d3325 ?
	       ((_theResult___fst_exp__h172969 == 11'd2047) ?
		  iFifo$D_OUT[168] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard64741_ETC__q57) :
	       ((_theResult___fst_exp__h181770 == 11'd2047) ?
		  iFifo$D_OUT[168] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard73780_ETC__q59) ;
  assign IF_SEXT_iFifo_first__087_BITS_37_TO_30_850_MIN_ETC___d4331 =
	     ((SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC__q63[10:0] ==
	       11'd0) ?
		12'd3074 :
		{ SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC__q66[10],
		  SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC__q66 }) -
	     12'd3074 ;
  assign IF_SEXT_iFifo_first__087_BITS_37_TO_30_850_MIN_ETC___d4371 =
	     SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4033 ?
	       ((_theResult___fst_exp__h250546 == 11'd2047) ?
		  iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard42318_ETC__q84) :
	       ((_theResult___fst_exp__h259347 == 11'd2047) ?
		  iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard51357_ETC__q86) ;
  assign IF_SEXT_iFifo_first__087_BITS_37_TO_30_850_MIN_ETC___d4608 =
	     SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4033 ?
	       ((_theResult___fst_exp__h250546 == 11'd2047) ?
		  !iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard42318_ETC__q90) :
	       ((_theResult___fst_exp__h259347 == 11'd2047) ?
		  !iFifo$D_OUT[38] :
		  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard51357_ETC__q92) ;
  assign IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6334 =
	     ((SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC__q138[7:0] ==
	       8'd0) ?
		9'd386 :
		{ SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC__q141[7],
		  SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC__q141 }) -
	     9'd386 ;
  assign IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6377 =
	     SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6035 ?
	       ((_theResult___fst_exp__h295652 == 8'd255) ?
		  !resWire$wget[68] :
		  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6326) :
	       ((_theResult___fst_exp__h304337 == 8'd255) ?
		  !resWire$wget[68] :
		  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6375) ;
  assign IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6422 =
	     SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6035 ?
	       ((_theResult___fst_exp__h295652 == 8'd255) ?
		  resWire$wget[68] :
		  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6411) :
	       ((_theResult___fst_exp__h304337 == 8'd255) ?
		  resWire$wget[68] :
		  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6420) ;
  assign IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6737 =
	     SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6035 ?
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__4_ETC___d6708[2] :
	       _theResult___fst_exp__h304885 == 8'd255 &&
	       _theResult___fst_sfd__h304886 == 23'd0 ;
  assign IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6750 =
	     SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6035 ?
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__4_ETC___d6708[1] :
	       _theResult___fst_exp__h304337 == 8'd0 &&
	       guard__h296260 != 2'b0 ;
  assign IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6763 =
	     SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6035 ?
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__4_ETC___d6708[0] :
	       _theResult___fst_exp__h304337 != 8'd255 &&
	       guard__h296260 != 2'b0 ;
  assign IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d352 =
	     (((fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd0) ?
		 13'd7170 :
		 { {2{fpu_div64_fOperands_S0D_OUT_BITS_129_TO_119_M_ETC__q7[10]}},
		   fpu_div64_fOperands_S0D_OUT_BITS_129_TO_119_M_ETC__q7 }) -
	      { 7'd0, b__h4039 }) -
	     (((fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd0) ?
		 13'd7170 :
		 { {2{fpu_div64_fOperands_S0D_OUT_BITS_65_TO_55_MIN_ETC__q8[10]}},
		   fpu_div64_fOperands_S0D_OUT_BITS_65_TO_55_MIN_ETC__q8 }) -
	      { 7'd0, b__h11457 }) ;
  assign IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d353 =
	     (IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d352 ^
	      13'h1000) <=
	     13'd5120 ;
  assign IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d355 =
	     (IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d352 ^
	      13'h1000) <
	     13'd3020 ;
  assign IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d499 =
	     (IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d352 ^
	      13'h1000) <
	     13'd3074 ;
  assign IF_fpu_div64_fOperands_S0_first__06_BITS_65_TO_ETC___d422 =
	     (fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd0 &&
	      fpu_div64_fOperands_S0$D_OUT[54:3] == 52'd0 ||
	      fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d401) ?
	       !fpu_div64_fOperands_S0_first__06_BIT_130_03_EQ_ETC___d405 :
	       CASE_fpu_div64_fOperands_S0D_OUT_BITS_2_TO_0__ETC__q9 ;
  assign IF_fpu_div64_fOperands_S0_first__06_BITS_65_TO_ETC___d433 =
	     (fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd0 &&
	      fpu_div64_fOperands_S0$D_OUT[54:3] == 52'd0 ||
	      fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd2047 &&
	      fpu_div64_fOperands_S0$D_OUT[118:67] == 52'd0) ?
	       11'd2047 :
	       ((fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd0 &&
		 fpu_div64_fOperands_S0$D_OUT[118:67] == 52'd0 ||
		 fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd2047 &&
		 fpu_div64_fOperands_S0$D_OUT[54:3] == 52'd0 ||
		 IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d353) ?
		  11'd0 :
		  _theResult___fst_exp__h19467) ;
  assign IF_fpu_div64_fOperands_S0_first__06_BITS_65_TO_ETC___d450 =
	     (fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd0 &&
	      fpu_div64_fOperands_S0$D_OUT[54:3] == 52'd0 ||
	      fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d401) ?
	       52'd0 :
	       (IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d353 ?
		  _theResult___fst_sfd__h19957 :
		  _theResult___fst_sfd__h19468) ;
  assign IF_fpu_div64_fOperands_S0_first__06_BITS_65_TO_ETC___d455 =
	     (fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd2047 &&
	      fpu_div64_fOperands_S0$D_OUT[54:3] != 52'd0 &&
	      !fpu_div64_fOperands_S0$D_OUT[54]) ?
	       { fpu_div64_fOperands_S0$D_OUT[66:55], sfd__h18937 } :
	       ((fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd2047 &&
		 fpu_div64_fOperands_S0$D_OUT[118]) ?
		  fpu_div64_fOperands_S0$D_OUT[130:67] :
		  ((fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd2047 &&
		    fpu_div64_fOperands_S0$D_OUT[54]) ?
		     fpu_div64_fOperands_S0$D_OUT[66:3] :
		     NOT_fpu_div64_fOperands_S0_first__06_BITS_129__ETC___d452)) ;
  assign IF_fpu_div64_fState_S3_first__86_BITS_120_TO_1_ETC___d597 =
	     (fpu_div64_fState_S3$D_OUT[120:110] == 11'd2047) ?
	       fpu_div64_fState_S3$D_OUT[57:56] == 2'b0 &&
	       !fpu_div64_fState_S3$D_OUT[194] :
	       !fpu_div64_fState_S3$D_OUT[194] ;
  assign IF_fpu_div64_fState_S3_first__86_BITS_120_TO_1_ETC___d921 =
	     ((fpu_div64_fState_S3$D_OUT[120:110] == 11'd2047) ?
		{ fpu_div64_fState_S3$D_OUT[129:128],
		  fpu_div64_fState_S3$D_OUT[57:56] != 2'b0 ||
		  fpu_div64_fState_S3$D_OUT[127],
		  fpu_div64_fState_S3$D_OUT[126],
		  fpu_div64_fState_S3$D_OUT[57:56] != 2'b0 ||
		  fpu_div64_fState_S3$D_OUT[125] } :
		fpu_div64_fState_S3$D_OUT[129:125]) |
	     { 2'd0,
	       sfdin__h34118[57] &&
	       IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d643 ==
	       12'd1023,
	       _theResult___fst_exp__h42336 == 11'd0 && guard__h33946 != 2'd0,
	       sfdin__h34118[57] &&
	       IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d643 ==
	       12'd1023 } ;
  assign IF_fpu_div64_fState_S4_first__43_BITS_64_TO_54_ETC___d977 =
	     (fpu_div64_fState_S4$D_OUT[64:54] == 11'd0 &&
	      sfd__h42982[53:52] == 2'b01) ?
	       11'd1 :
	       fpu_div64_fState_S4$D_OUT[64:54] ;
  assign IF_fpu_madd_fOperand_S0_first__803_BITS_129_TO_ETC___d1932 =
	     (fpu_madd_fOperand_S0_first__803_BITS_129_TO_11_ETC___d1926 ||
	      IF_fpu_madd_fOperand_S0_first__803_BIT_195_804_ETC___d1927 &&
	      !fpu_madd_fOperand_S0_first__803_BIT_195_804_AN_ETC___d1855) ?
	       63'h7FF8000000000000 :
	       IF_IF_fpu_madd_fOperand_S0_first__803_BIT_195__ETC___d1931 ;
  assign IF_fpu_madd_fOperand_S0_first__803_BITS_129_TO_ETC___d1938 =
	     (fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	      fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0 &&
	      !fpu_madd_fOperand_S0$D_OUT[118]) ?
	       { fpu_madd_fOperand_S0$D_OUT[130:119], sfd__h99405 } :
	       ((fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
		 fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0 &&
		 !fpu_madd_fOperand_S0$D_OUT[54]) ?
		  { fpu_madd_fOperand_S0$D_OUT[66:55], sfd__h99408 } :
		  IF_IF_fpu_madd_fOperand_S0_first__803_BIT_195__ETC___d1936) ;
  assign IF_fpu_madd_fOperand_S0_first__803_BITS_129_TO_ETC___d1959 =
	     { ((fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd0) ?
		  13'd7170 :
		  { {2{fpu_madd_fOperand_S0D_OUT_BITS_129_TO_119_MIN_ETC__q128[10]}},
		    fpu_madd_fOperand_S0D_OUT_BITS_129_TO_119_MIN_ETC__q128 }) +
	       ((fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd0) ?
		  13'd7170 :
		  { {2{fpu_madd_fOperand_S0D_OUT_BITS_65_TO_55_MINUS_ETC__q129[10]}},
		    fpu_madd_fOperand_S0D_OUT_BITS_65_TO_55_MINUS_ETC__q129 }),
	       x__h114243,
	       x__h114255 } ;
  assign IF_fpu_madd_fOperand_S0_first__803_BIT_195_804_ETC___d1861 =
	     x__h96539 == 11'd2047 && _theResult___fst_sfd__h96608[51] ||
	     fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[118] ||
	     fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[54] ||
	     x__h96539 == 11'd2047 && _theResult___fst_sfd__h96608 == 52'd0 ||
	     fpu_madd_fOperand_S0_first__803_BITS_129_TO_11_ETC___d1857 ;
  assign IF_fpu_madd_fOperand_S0_first__803_BIT_195_804_ETC___d1911 =
	     fpu_madd_fOperand_S0$D_OUT[195] ?
	       fpu_madd_fOperand_S0$D_OUT[193:131] :
	       63'd0 ;
  assign IF_fpu_madd_fOperand_S0_first__803_BIT_195_804_ETC___d1927 =
	     x__h96539 == 11'd2047 && _theResult___fst_sfd__h96608 == 52'd0 &&
	     (fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	      fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	      fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0) ;
  assign IF_fpu_madd_fOperand_S0_first__803_BIT_195_804_ETC___d1947 =
	     x__h96539 == 11'd2047 && _theResult___fst_sfd__h96608 != 52'd0 &&
	     !_theResult___fst_sfd__h96608[51] ||
	     fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0 &&
	     !fpu_madd_fOperand_S0$D_OUT[118] ||
	     fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0 &&
	     !fpu_madd_fOperand_S0$D_OUT[54] ||
	     NOT_IF_fpu_madd_fOperand_S0_first__803_BIT_195_ETC___d1946 ;
  assign IF_fpu_madd_fState_S3_first__995_BITS_12_TO_0__ETC___d2516 =
	     fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2004 ?
	       fpu_madd_fProd_S3$D_OUT != 106'd0 ||
	       fpu_madd_fState_S3$D_OUT[83] :
	       fpu_madd_fState_S3_first__995_BITS_86_TO_82_00_ETC___d2501[1] ;
  assign IF_fpu_madd_fState_S3_first__995_BITS_12_TO_0__ETC___d2521 =
	     fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2004 ?
	       fpu_madd_fProd_S3$D_OUT != 106'd0 ||
	       fpu_madd_fState_S3$D_OUT[82] :
	       fpu_madd_fState_S3_first__995_BITS_86_TO_82_00_ETC___d2501[0] ;
  assign IF_fpu_madd_fState_S3_first__995_BITS_12_TO_0__ETC___d2536 =
	     fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2002 ?
	       (fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2004 ?
		  63'd0 :
		  IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2534) :
	       63'h7FEFFFFFFFFFFFFF ;
  assign IF_fpu_madd_fState_S3_first__995_BIT_151_996_T_ETC___d2525 =
	     fpu_madd_fState_S3$D_OUT[151] ?
	       fpu_madd_fState_S3$D_OUT[86:82] :
	       { IF_NOT_fpu_madd_fState_S3_first__995_BITS_12_T_ETC___d2503,
		 IF_NOT_fpu_madd_fState_S3_first__995_BITS_12_T_ETC___d2506,
		 NOT_fpu_madd_fState_S3_first__995_BITS_12_TO_0_ETC___d2523 } ;
  assign IF_fpu_madd_fState_S4_first__547_BITS_128_TO_1_ETC___d2568 =
	     (fpu_madd_fState_S4$D_OUT[128:118] == 11'd0) ?
	       13'd7170 :
	       { {2{fpu_madd_fState_S4D_OUT_BITS_128_TO_118_MINUS_ETC__q27[10]}},
		 fpu_madd_fState_S4D_OUT_BITS_128_TO_118_MINUS_ETC__q27 } ;
  assign IF_fpu_madd_fState_S4_first__547_BITS_64_TO_54_ETC___d2563 =
	     (fpu_madd_fState_S4$D_OUT[64:54] == 11'd0) ?
	       13'd7170 :
	       { {2{fpu_madd_fState_S4D_OUT_BITS_64_TO_54_MINUS_1023__q26[10]}},
		 fpu_madd_fState_S4D_OUT_BITS_64_TO_54_MINUS_1023__q26 } ;
  assign IF_fpu_madd_fState_S7_first__651_BITS_126_TO_1_ETC___d2668 =
	     (value__h141307[10:0] == 11'd0) ?
	       12'd3074 :
	       { value41307_BITS_10_TO_0_MINUS_1023__q28[10],
		 value41307_BITS_10_TO_0_MINUS_1023__q28 } ;
  assign IF_fpu_madd_fState_S7_first__651_BITS_126_TO_1_ETC___d2903 =
	     IF_fpu_madd_fState_S7_first__651_BITS_126_TO_1_ETC___d2668 -
	     12'd3074 ;
  assign IF_fpu_madd_fState_S8_first__960_BITS_65_TO_55_ETC___d2986 =
	     (fpu_madd_fState_S8$D_OUT[65:55] == 11'd0 &&
	      sfd__h142040[53:52] == 2'b01) ?
	       11'd1 :
	       fpu_madd_fState_S8$D_OUT[65:55] ;
  assign IF_fpu_madd_fState_S8_first__960_BITS_65_TO_55_ETC___d3011 =
	     (fpu_madd_fState_S8$D_OUT[65:55] == 11'd2047) ?
	       fpu_madd_fState_S8$D_OUT[65:55] :
	       _theResult___fst_exp__h142619 ;
  assign IF_fpu_madd_fState_S8_first__960_BIT_67_963_AN_ETC___d3060 =
	     (fpu_madd_fState_S8$D_OUT[67] &&
	      IF_fpu_madd_fState_S8_first__960_BITS_65_TO_55_ETC___d3011 ==
	      11'd0 &&
	      ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2047) ?
		 fpu_madd_fState_S8$D_OUT[54:3] :
		 _theResult___fst_sfd__h142620) ==
	      52'd0 &&
	      !fpu_madd_fState_S8_first__960_BITS_75_TO_71_03_ETC___d3043[0] &&
	      fpu_madd_fState_S8$D_OUT[0]) ?
	       fpu_madd_fState_S8$D_OUT[70:68] == 3'd3 :
	       ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2047) ?
		  fpu_madd_fState_S8$D_OUT[66] :
		  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q127) ;
  assign IF_fpu_madd_fState_S8_first__960_BIT_67_963_AN_ETC___d3081 =
	     { IF_fpu_madd_fState_S8_first__960_BIT_67_963_AN_ETC___d3060,
	       (fpu_madd_fState_S8$D_OUT[65:55] == 11'd2047) ?
		 fpu_madd_fState_S8$D_OUT[65:3] :
		 CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q132,
	       fpu_madd_fState_S8_first__960_BITS_75_TO_71_03_ETC___d3043 } ;
  assign IF_fpu_sqr64_fOperand_S0_first__059_BITS_65_TO_ETC___d1193 =
	     (fpu_sqr64_fOperand_S0$D_OUT[65:55] == 11'd0) ?
	       (fpu_sqr64_fOperand_S0$D_OUT[54] ?
		  6'd2 :
		  (fpu_sqr64_fOperand_S0$D_OUT[53] ?
		     6'd3 :
		     (fpu_sqr64_fOperand_S0$D_OUT[52] ?
			6'd4 :
			(fpu_sqr64_fOperand_S0$D_OUT[51] ?
			   6'd5 :
			   (fpu_sqr64_fOperand_S0$D_OUT[50] ?
			      6'd6 :
			      (fpu_sqr64_fOperand_S0$D_OUT[49] ?
				 6'd7 :
				 (fpu_sqr64_fOperand_S0$D_OUT[48] ?
				    6'd8 :
				    (fpu_sqr64_fOperand_S0$D_OUT[47] ?
				       6'd9 :
				       (fpu_sqr64_fOperand_S0$D_OUT[46] ?
					  6'd10 :
					  (fpu_sqr64_fOperand_S0$D_OUT[45] ?
					     6'd11 :
					     (fpu_sqr64_fOperand_S0$D_OUT[44] ?
						6'd12 :
						(fpu_sqr64_fOperand_S0$D_OUT[43] ?
						   6'd13 :
						   (fpu_sqr64_fOperand_S0$D_OUT[42] ?
						      6'd14 :
						      (fpu_sqr64_fOperand_S0$D_OUT[41] ?
							 6'd15 :
							 (fpu_sqr64_fOperand_S0$D_OUT[40] ?
							    6'd16 :
							    (fpu_sqr64_fOperand_S0$D_OUT[39] ?
							       6'd17 :
							       (fpu_sqr64_fOperand_S0$D_OUT[38] ?
								  6'd18 :
								  (fpu_sqr64_fOperand_S0$D_OUT[37] ?
								     6'd19 :
								     (fpu_sqr64_fOperand_S0$D_OUT[36] ?
									6'd20 :
									(fpu_sqr64_fOperand_S0$D_OUT[35] ?
									   6'd21 :
									   (fpu_sqr64_fOperand_S0$D_OUT[34] ?
									      6'd22 :
									      (fpu_sqr64_fOperand_S0$D_OUT[33] ?
										 6'd23 :
										 (fpu_sqr64_fOperand_S0$D_OUT[32] ?
										    6'd24 :
										    (fpu_sqr64_fOperand_S0$D_OUT[31] ?
										       6'd25 :
										       (fpu_sqr64_fOperand_S0$D_OUT[30] ?
											  6'd26 :
											  (fpu_sqr64_fOperand_S0$D_OUT[29] ?
											     6'd27 :
											     (fpu_sqr64_fOperand_S0$D_OUT[28] ?
												6'd28 :
												(fpu_sqr64_fOperand_S0$D_OUT[27] ?
												   6'd29 :
												   (fpu_sqr64_fOperand_S0$D_OUT[26] ?
												      6'd30 :
												      (fpu_sqr64_fOperand_S0$D_OUT[25] ?
													 6'd31 :
													 (fpu_sqr64_fOperand_S0$D_OUT[24] ?
													    6'd32 :
													    (fpu_sqr64_fOperand_S0$D_OUT[23] ?
													       6'd33 :
													       (fpu_sqr64_fOperand_S0$D_OUT[22] ?
														  6'd34 :
														  (fpu_sqr64_fOperand_S0$D_OUT[21] ?
														     6'd35 :
														     (fpu_sqr64_fOperand_S0$D_OUT[20] ?
															6'd36 :
															(fpu_sqr64_fOperand_S0$D_OUT[19] ?
															   6'd37 :
															   (fpu_sqr64_fOperand_S0$D_OUT[18] ?
															      6'd38 :
															      (fpu_sqr64_fOperand_S0$D_OUT[17] ?
																 6'd39 :
																 (fpu_sqr64_fOperand_S0$D_OUT[16] ?
																    6'd40 :
																    (fpu_sqr64_fOperand_S0$D_OUT[15] ?
																       6'd41 :
																       (fpu_sqr64_fOperand_S0$D_OUT[14] ?
																	  6'd42 :
																	  (fpu_sqr64_fOperand_S0$D_OUT[13] ?
																	     6'd43 :
																	     (fpu_sqr64_fOperand_S0$D_OUT[12] ?
																		6'd44 :
																		(fpu_sqr64_fOperand_S0$D_OUT[11] ?
																		   6'd45 :
																		   (fpu_sqr64_fOperand_S0$D_OUT[10] ?
																		      6'd46 :
																		      (fpu_sqr64_fOperand_S0$D_OUT[9] ?
																			 6'd47 :
																			 (fpu_sqr64_fOperand_S0$D_OUT[8] ?
																			    6'd48 :
																			    (fpu_sqr64_fOperand_S0$D_OUT[7] ?
																			       6'd49 :
																			       (fpu_sqr64_fOperand_S0$D_OUT[6] ?
																				  6'd50 :
																				  (fpu_sqr64_fOperand_S0$D_OUT[5] ?
																				     6'd51 :
																				     (fpu_sqr64_fOperand_S0$D_OUT[4] ?
																					6'd52 :
																					(fpu_sqr64_fOperand_S0$D_OUT[3] ?
																					   6'd53 :
																					   6'd58)))))))))))))))))))))))))))))))))))))))))))))))))))) :
	       6'd1 ;
  assign IF_fpu_sqr64_fOperand_S0_first__059_BITS_65_TO_ETC___d1195 =
	     ((fpu_sqr64_fOperand_S0$D_OUT[65:55] == 11'd0) ?
		13'd7170 :
		{ {2{fpu_sqr64_fOperand_S0D_OUT_BITS_65_TO_55_MINU_ETC__q16[10]}},
		  fpu_sqr64_fOperand_S0D_OUT_BITS_65_TO_55_MINU_ETC__q16 }) -
	     { 7'd0,
	       IF_fpu_sqr64_fOperand_S0_first__059_BITS_65_TO_ETC___d1193 } ;
  assign IF_fpu_sqr64_fOperand_S0_first__059_BITS_65_TO_ETC___d1212 =
	     (fpu_sqr64_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	      fpu_sqr64_fOperand_S0$D_OUT[54] ||
	      fpu_sqr64_fOperand_S0$D_OUT[65:55] == 11'd0 &&
	      fpu_sqr64_fOperand_S0$D_OUT[54:3] == 52'd0 ||
	      fpu_sqr64_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	      fpu_sqr64_fOperand_S0$D_OUT[54:3] == 52'd0 &&
	      !fpu_sqr64_fOperand_S0$D_OUT[66]) ?
	       { 1'd1,
		 fpu_sqr64_fOperand_S0$D_OUT[66:3],
		 5'd0,
		 125'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  } :
	       (fpu_sqr64_fOperand_S0$D_OUT[66] ?
		  { 70'h2FFF00000000000010,
		    125'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  } :
		  { 1'd0,
		    64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
		    5'd0,
		    fpu_sqr64_fOperand_S0$D_OUT[2:0],
		    fpu_sqr64_fOperand_S0$D_OUT[66],
		    x__h52551[10:0],
		    fpu_sqr64_fOperand_S0$D_OUT[54:3],
		    x__h60693 }) ;
  assign IF_fpu_sqr64_fOperand_S0_first__059_BITS_65_TO_ETC__q17 =
	     IF_fpu_sqr64_fOperand_S0_first__059_BITS_65_TO_ETC___d1195[12:1] ;
  assign IF_fpu_sqr64_fState_S1_first__216_BIT_57_226_T_ETC___d1342 =
	     (fpu_sqr64_fState_S1$D_OUT[57] ?
		7'd0 :
		(fpu_sqr64_fState_S1$D_OUT[56] ?
		   7'd1 :
		   (fpu_sqr64_fState_S1$D_OUT[55] ?
		      7'd2 :
		      (fpu_sqr64_fState_S1$D_OUT[54] ?
			 7'd3 :
			 (fpu_sqr64_fState_S1$D_OUT[53] ?
			    7'd4 :
			    (fpu_sqr64_fState_S1$D_OUT[52] ?
			       7'd5 :
			       (fpu_sqr64_fState_S1$D_OUT[51] ?
				  7'd6 :
				  (fpu_sqr64_fState_S1$D_OUT[50] ?
				     7'd7 :
				     (fpu_sqr64_fState_S1$D_OUT[49] ?
					7'd8 :
					(fpu_sqr64_fState_S1$D_OUT[48] ?
					   7'd9 :
					   (fpu_sqr64_fState_S1$D_OUT[47] ?
					      7'd10 :
					      (fpu_sqr64_fState_S1$D_OUT[46] ?
						 7'd11 :
						 (fpu_sqr64_fState_S1$D_OUT[45] ?
						    7'd12 :
						    (fpu_sqr64_fState_S1$D_OUT[44] ?
						       7'd13 :
						       (fpu_sqr64_fState_S1$D_OUT[43] ?
							  7'd14 :
							  (fpu_sqr64_fState_S1$D_OUT[42] ?
							     7'd15 :
							     (fpu_sqr64_fState_S1$D_OUT[41] ?
								7'd16 :
								(fpu_sqr64_fState_S1$D_OUT[40] ?
								   7'd17 :
								   (fpu_sqr64_fState_S1$D_OUT[39] ?
								      7'd18 :
								      (fpu_sqr64_fState_S1$D_OUT[38] ?
									 7'd19 :
									 (fpu_sqr64_fState_S1$D_OUT[37] ?
									    7'd20 :
									    (fpu_sqr64_fState_S1$D_OUT[36] ?
									       7'd21 :
									       (fpu_sqr64_fState_S1$D_OUT[35] ?
										  7'd22 :
										  (fpu_sqr64_fState_S1$D_OUT[34] ?
										     7'd23 :
										     (fpu_sqr64_fState_S1$D_OUT[33] ?
											7'd24 :
											(fpu_sqr64_fState_S1$D_OUT[32] ?
											   7'd25 :
											   (fpu_sqr64_fState_S1$D_OUT[31] ?
											      7'd26 :
											      (fpu_sqr64_fState_S1$D_OUT[30] ?
												 7'd27 :
												 (fpu_sqr64_fState_S1$D_OUT[29] ?
												    7'd28 :
												    (fpu_sqr64_fState_S1$D_OUT[28] ?
												       7'd29 :
												       (fpu_sqr64_fState_S1$D_OUT[27] ?
													  7'd30 :
													  (fpu_sqr64_fState_S1$D_OUT[26] ?
													     7'd31 :
													     (fpu_sqr64_fState_S1$D_OUT[25] ?
														7'd32 :
														(fpu_sqr64_fState_S1$D_OUT[24] ?
														   7'd33 :
														   (fpu_sqr64_fState_S1$D_OUT[23] ?
														      7'd34 :
														      (fpu_sqr64_fState_S1$D_OUT[22] ?
															 7'd35 :
															 (fpu_sqr64_fState_S1$D_OUT[21] ?
															    7'd36 :
															    (fpu_sqr64_fState_S1$D_OUT[20] ?
															       7'd37 :
															       (fpu_sqr64_fState_S1$D_OUT[19] ?
																  7'd38 :
																  (fpu_sqr64_fState_S1$D_OUT[18] ?
																     7'd39 :
																     (fpu_sqr64_fState_S1$D_OUT[17] ?
																	7'd40 :
																	(fpu_sqr64_fState_S1$D_OUT[16] ?
																	   7'd41 :
																	   (fpu_sqr64_fState_S1$D_OUT[15] ?
																	      7'd42 :
																	      (fpu_sqr64_fState_S1$D_OUT[14] ?
																		 7'd43 :
																		 (fpu_sqr64_fState_S1$D_OUT[13] ?
																		    7'd44 :
																		    (fpu_sqr64_fState_S1$D_OUT[12] ?
																		       7'd45 :
																		       (fpu_sqr64_fState_S1$D_OUT[11] ?
																			  7'd46 :
																			  (fpu_sqr64_fState_S1$D_OUT[10] ?
																			     7'd47 :
																			     (fpu_sqr64_fState_S1$D_OUT[9] ?
																				7'd48 :
																				(fpu_sqr64_fState_S1$D_OUT[8] ?
																				   7'd49 :
																				   (fpu_sqr64_fState_S1$D_OUT[7] ?
																				      7'd50 :
																				      (fpu_sqr64_fState_S1$D_OUT[6] ?
																					 7'd51 :
																					 (fpu_sqr64_fState_S1$D_OUT[5] ?
																					    7'd52 :
																					    (fpu_sqr64_fState_S1$D_OUT[4] ?
																					       7'd53 :
																					       (fpu_sqr64_fState_S1$D_OUT[3] ?
																						  7'd54 :
																						  (fpu_sqr64_fState_S1$D_OUT[2] ?
																						     7'd55 :
																						     (fpu_sqr64_fState_S1$D_OUT[1] ?
																							7'd56 :
																							(fpu_sqr64_fState_S1$D_OUT[0] ?
																							   7'd57 :
																							   7'd116)))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     7'd1 ;
  assign IF_fpu_sqr64_fState_S3_first__375_BITS_121_TO__ETC___d1389 =
	     (fpu_sqr64_fState_S3$D_OUT[121:111] == 11'd0) ?
	       12'd3074 :
	       { fpu_sqr64_fState_S3D_OUT_BITS_121_TO_111_MINU_ETC__q18[10],
		 fpu_sqr64_fState_S3D_OUT_BITS_121_TO_111_MINU_ETC__q18 } ;
  assign IF_fpu_sqr64_fState_S3_first__375_BITS_121_TO__ETC___d1632 =
	     IF_fpu_sqr64_fState_S3_first__375_BITS_121_TO__ETC___d1389 -
	     12'd3074 ;
  assign IF_fpu_sqr64_fState_S3_first__375_BIT_195_376__ETC___d1671 =
	     fpu_sqr64_fState_S3$D_OUT[195] ?
	       fpu_sqr64_fState_S3$D_OUT[128:126] :
	       { fpu_sqr64_fState_S3$D_OUT[58] &&
		 IF_fpu_sqr64_fState_S3_first__375_BITS_121_TO__ETC___d1389 ==
		 12'd1023,
		 _theResult___fst_exp__h94753 == 11'd0 &&
		 guard__h86435 != 2'd0,
		 fpu_sqr64_fState_S3$D_OUT[58] &&
		 IF_fpu_sqr64_fState_S3_first__375_BITS_121_TO__ETC___d1389 ==
		 12'd1023 } ;
  assign IF_fpu_sqr64_fState_S3_first__375_BIT_58_384_A_ETC___d1678 =
	     (fpu_sqr64_fState_S3$D_OUT[58] &&
	      IF_fpu_sqr64_fState_S3_first__375_BITS_121_TO__ETC___d1389 ==
	      12'd1023) ?
	       63'h7FEFFFFFFFFFFFFF :
	       { _theResult___fst_exp__h94750, sfdin__h94744[58:7] } ;
  assign IF_fpu_sqr64_fState_S3_first__375_BIT_58_384_T_ETC___d1630 =
	     (fpu_sqr64_fState_S3$D_OUT[58] ?
		6'd0 :
		(fpu_sqr64_fState_S3$D_OUT[57] ?
		   6'd1 :
		   (fpu_sqr64_fState_S3$D_OUT[56] ?
		      6'd2 :
		      (fpu_sqr64_fState_S3$D_OUT[55] ?
			 6'd3 :
			 (fpu_sqr64_fState_S3$D_OUT[54] ?
			    6'd4 :
			    (fpu_sqr64_fState_S3$D_OUT[53] ?
			       6'd5 :
			       (fpu_sqr64_fState_S3$D_OUT[52] ?
				  6'd6 :
				  (fpu_sqr64_fState_S3$D_OUT[51] ?
				     6'd7 :
				     (fpu_sqr64_fState_S3$D_OUT[50] ?
					6'd8 :
					(fpu_sqr64_fState_S3$D_OUT[49] ?
					   6'd9 :
					   (fpu_sqr64_fState_S3$D_OUT[48] ?
					      6'd10 :
					      (fpu_sqr64_fState_S3$D_OUT[47] ?
						 6'd11 :
						 (fpu_sqr64_fState_S3$D_OUT[46] ?
						    6'd12 :
						    (fpu_sqr64_fState_S3$D_OUT[45] ?
						       6'd13 :
						       (fpu_sqr64_fState_S3$D_OUT[44] ?
							  6'd14 :
							  (fpu_sqr64_fState_S3$D_OUT[43] ?
							     6'd15 :
							     (fpu_sqr64_fState_S3$D_OUT[42] ?
								6'd16 :
								(fpu_sqr64_fState_S3$D_OUT[41] ?
								   6'd17 :
								   (fpu_sqr64_fState_S3$D_OUT[40] ?
								      6'd18 :
								      (fpu_sqr64_fState_S3$D_OUT[39] ?
									 6'd19 :
									 (fpu_sqr64_fState_S3$D_OUT[38] ?
									    6'd20 :
									    (fpu_sqr64_fState_S3$D_OUT[37] ?
									       6'd21 :
									       (fpu_sqr64_fState_S3$D_OUT[36] ?
										  6'd22 :
										  (fpu_sqr64_fState_S3$D_OUT[35] ?
										     6'd23 :
										     (fpu_sqr64_fState_S3$D_OUT[34] ?
											6'd24 :
											(fpu_sqr64_fState_S3$D_OUT[33] ?
											   6'd25 :
											   (fpu_sqr64_fState_S3$D_OUT[32] ?
											      6'd26 :
											      (fpu_sqr64_fState_S3$D_OUT[31] ?
												 6'd27 :
												 (fpu_sqr64_fState_S3$D_OUT[30] ?
												    6'd28 :
												    (fpu_sqr64_fState_S3$D_OUT[29] ?
												       6'd29 :
												       (fpu_sqr64_fState_S3$D_OUT[28] ?
													  6'd30 :
													  (fpu_sqr64_fState_S3$D_OUT[27] ?
													     6'd31 :
													     (fpu_sqr64_fState_S3$D_OUT[26] ?
														6'd32 :
														(fpu_sqr64_fState_S3$D_OUT[25] ?
														   6'd33 :
														   (fpu_sqr64_fState_S3$D_OUT[24] ?
														      6'd34 :
														      (fpu_sqr64_fState_S3$D_OUT[23] ?
															 6'd35 :
															 (fpu_sqr64_fState_S3$D_OUT[22] ?
															    6'd36 :
															    (fpu_sqr64_fState_S3$D_OUT[21] ?
															       6'd37 :
															       (fpu_sqr64_fState_S3$D_OUT[20] ?
																  6'd38 :
																  (fpu_sqr64_fState_S3$D_OUT[19] ?
																     6'd39 :
																     (fpu_sqr64_fState_S3$D_OUT[18] ?
																	6'd40 :
																	(fpu_sqr64_fState_S3$D_OUT[17] ?
																	   6'd41 :
																	   (fpu_sqr64_fState_S3$D_OUT[16] ?
																	      6'd42 :
																	      (fpu_sqr64_fState_S3$D_OUT[15] ?
																		 6'd43 :
																		 (fpu_sqr64_fState_S3$D_OUT[14] ?
																		    6'd44 :
																		    (fpu_sqr64_fState_S3$D_OUT[13] ?
																		       6'd45 :
																		       (fpu_sqr64_fState_S3$D_OUT[12] ?
																			  6'd46 :
																			  (fpu_sqr64_fState_S3$D_OUT[11] ?
																			     6'd47 :
																			     (fpu_sqr64_fState_S3$D_OUT[10] ?
																				6'd48 :
																				(fpu_sqr64_fState_S3$D_OUT[9] ?
																				   6'd49 :
																				   (fpu_sqr64_fState_S3$D_OUT[8] ?
																				      6'd50 :
																				      (fpu_sqr64_fState_S3$D_OUT[7] ?
																					 6'd51 :
																					 (fpu_sqr64_fState_S3$D_OUT[6] ?
																					    6'd52 :
																					    (fpu_sqr64_fState_S3$D_OUT[5] ?
																					       6'd53 :
																					       (fpu_sqr64_fState_S3$D_OUT[4] ?
																						  6'd54 :
																						  (fpu_sqr64_fState_S3$D_OUT[3] ?
																						     6'd55 :
																						     (fpu_sqr64_fState_S3$D_OUT[2] ?
																							6'd56 :
																							(fpu_sqr64_fState_S3$D_OUT[1] ?
																							   6'd57 :
																							   (fpu_sqr64_fState_S3$D_OUT[0] ?
																							      6'd58 :
																							      6'd59))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) -
	     6'd1 ;
  assign IF_fpu_sqr64_fState_S4_first__687_BITS_64_TO_5_ETC___d1721 =
	     (fpu_sqr64_fState_S4$D_OUT[64:54] == 11'd0 &&
	      sfd__h95416[53:52] == 2'b01) ?
	       11'd1 :
	       fpu_sqr64_fState_S4$D_OUT[64:54] ;
  assign IF_iFifo_first__087_BITS_102_TO_95_625_EQ_0_63_ETC___d4757 =
	     ((iFifo$D_OUT[102:95] == 8'd0) ?
		(iFifo$D_OUT[94] ?
		   6'd2 :
		   (iFifo$D_OUT[93] ?
		      6'd3 :
		      (iFifo$D_OUT[92] ?
			 6'd4 :
			 (iFifo$D_OUT[91] ?
			    6'd5 :
			    (iFifo$D_OUT[90] ?
			       6'd6 :
			       (iFifo$D_OUT[89] ?
				  6'd7 :
				  (iFifo$D_OUT[88] ?
				     6'd8 :
				     (iFifo$D_OUT[87] ?
					6'd9 :
					(iFifo$D_OUT[86] ?
					   6'd10 :
					   (iFifo$D_OUT[85] ?
					      6'd11 :
					      (iFifo$D_OUT[84] ?
						 6'd12 :
						 (iFifo$D_OUT[83] ?
						    6'd13 :
						    (iFifo$D_OUT[82] ?
						       6'd14 :
						       (iFifo$D_OUT[81] ?
							  6'd15 :
							  (iFifo$D_OUT[80] ?
							     6'd16 :
							     (iFifo$D_OUT[79] ?
								6'd17 :
								(iFifo$D_OUT[78] ?
								   6'd18 :
								   (iFifo$D_OUT[77] ?
								      6'd19 :
								      (iFifo$D_OUT[76] ?
									 6'd20 :
									 (iFifo$D_OUT[75] ?
									    6'd21 :
									    (iFifo$D_OUT[74] ?
									       6'd22 :
									       (iFifo$D_OUT[73] ?
										  6'd23 :
										  (iFifo$D_OUT[72] ?
										     6'd24 :
										     6'd57))))))))))))))))))))))) :
		6'd1) -
	     6'd1 ;
  assign IF_iFifo_first__087_BITS_102_TO_95_625_EQ_0_63_ETC___d5148 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_94_ETC___d4684 ?
		  IF_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_ETC___d4802 :
		  IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d4803) :
	       (SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4807 ?
		  IF_SEXT_iFifo_first__087_BITS_102_TO_95_625_MI_ETC___d5146 :
		  IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d4803) ;
  assign IF_iFifo_first__087_BITS_102_TO_95_625_EQ_0_63_ETC___d5376 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_94_ETC___d4684 ?
		  IF_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_ETC___d5347 :
		  IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d5348) :
	       (SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4807 ?
		  IF_SEXT_iFifo_first__087_BITS_102_TO_95_625_MI_ETC___d5374 :
		  IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d5348) ;
  assign IF_iFifo_first__087_BITS_102_TO_95_625_EQ_255__ETC___d5327 =
	     { (iFifo$D_OUT[102:95] == 8'd255) ?
		 11'd2047 :
		 _theResult___fst_exp__h221171,
	       (iFifo$D_OUT[102:95] == 8'd255 &&
		iFifo$D_OUT[94:72] != 23'd0) ?
		 _theResult___snd_fst_sfd__h183243 :
		 _theResult___fst_sfd__h221175 } ;
  assign IF_iFifo_first__087_BITS_102_TO_95_625_EQ_255__ETC___d5328 =
	     { (iFifo$D_OUT[102:95] == 8'd255 &&
		iFifo$D_OUT[94:72] != 23'd0 ||
		(iFifo$D_OUT[102:95] == 8'd255 ||
		 iFifo$D_OUT[102:95] == 8'd0) &&
		iFifo$D_OUT[94:72] == 23'd0) ?
		 iFifo$D_OUT[103] :
		 IF_iFifo_first__087_BITS_102_TO_95_625_EQ_0_63_ETC___d5148,
	       IF_iFifo_first__087_BITS_102_TO_95_625_EQ_255__ETC___d5327 } ;
  assign IF_iFifo_first__087_BITS_102_TO_95_625_EQ_255__ETC___d5378 =
	     { (iFifo$D_OUT[102:95] == 8'd255 &&
		iFifo$D_OUT[94:72] != 23'd0 ||
		(iFifo$D_OUT[102:95] == 8'd255 ||
		 iFifo$D_OUT[102:95] == 8'd0) &&
		iFifo$D_OUT[94:72] == 23'd0) ?
		 !iFifo$D_OUT[103] :
		 IF_iFifo_first__087_BITS_102_TO_95_625_EQ_0_63_ETC___d5376,
	       IF_iFifo_first__087_BITS_102_TO_95_625_EQ_255__ETC___d5327 } ;
  assign IF_iFifo_first__087_BITS_167_TO_160_130_EQ_0_1_ETC___d3271 =
	     ((iFifo$D_OUT[167:160] == 8'd0) ?
		(iFifo$D_OUT[159] ?
		   6'd2 :
		   (iFifo$D_OUT[158] ?
		      6'd3 :
		      (iFifo$D_OUT[157] ?
			 6'd4 :
			 (iFifo$D_OUT[156] ?
			    6'd5 :
			    (iFifo$D_OUT[155] ?
			       6'd6 :
			       (iFifo$D_OUT[154] ?
				  6'd7 :
				  (iFifo$D_OUT[153] ?
				     6'd8 :
				     (iFifo$D_OUT[152] ?
					6'd9 :
					(iFifo$D_OUT[151] ?
					   6'd10 :
					   (iFifo$D_OUT[150] ?
					      6'd11 :
					      (iFifo$D_OUT[149] ?
						 6'd12 :
						 (iFifo$D_OUT[148] ?
						    6'd13 :
						    (iFifo$D_OUT[147] ?
						       6'd14 :
						       (iFifo$D_OUT[146] ?
							  6'd15 :
							  (iFifo$D_OUT[145] ?
							     6'd16 :
							     (iFifo$D_OUT[144] ?
								6'd17 :
								(iFifo$D_OUT[143] ?
								   6'd18 :
								   (iFifo$D_OUT[142] ?
								      6'd19 :
								      (iFifo$D_OUT[141] ?
									 6'd20 :
									 (iFifo$D_OUT[140] ?
									    6'd21 :
									    (iFifo$D_OUT[139] ?
									       6'd22 :
									       (iFifo$D_OUT[138] ?
										  6'd23 :
										  (iFifo$D_OUT[137] ?
										     6'd24 :
										     6'd57))))))))))))))))))))))) :
		6'd1) -
	     6'd1 ;
  assign IF_iFifo_first__087_BITS_167_TO_160_130_EQ_0_1_ETC___d3665 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_15_ETC___d3189 ?
		  IF_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_ETC___d3317 :
		  IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d3320) :
	       (SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC___d3324 ?
		  IF_SEXT_iFifo_first__087_BITS_167_TO_160_130_M_ETC___d3663 :
		  IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d3320) ;
  assign IF_iFifo_first__087_BITS_167_TO_160_130_EQ_255_ETC___d3846 =
	     { (iFifo$D_OUT[167:160] == 8'd255 &&
		iFifo$D_OUT[159:137] != 23'd0 ||
		(iFifo$D_OUT[167:160] == 8'd255 ||
		 iFifo$D_OUT[167:160] == 8'd0) &&
		iFifo$D_OUT[159:137] == 23'd0) ?
		 iFifo$D_OUT[168] :
		 IF_iFifo_first__087_BITS_167_TO_160_130_EQ_0_1_ETC___d3665,
	       (iFifo$D_OUT[167:160] == 8'd255) ?
		 11'd2047 :
		 _theResult___fst_exp__h182533,
	       (iFifo$D_OUT[167:160] == 8'd255 &&
		iFifo$D_OUT[159:137] != 23'd0) ?
		 _theResult___snd_fst_sfd__h144603 :
		 _theResult___fst_sfd__h182537 } ;
  assign IF_iFifo_first__087_BITS_37_TO_30_850_EQ_0_856_ETC___d3982 =
	     ((iFifo$D_OUT[37:30] == 8'd0) ?
		(iFifo$D_OUT[29] ?
		   6'd2 :
		   (iFifo$D_OUT[28] ?
		      6'd3 :
		      (iFifo$D_OUT[27] ?
			 6'd4 :
			 (iFifo$D_OUT[26] ?
			    6'd5 :
			    (iFifo$D_OUT[25] ?
			       6'd6 :
			       (iFifo$D_OUT[24] ?
				  6'd7 :
				  (iFifo$D_OUT[23] ?
				     6'd8 :
				     (iFifo$D_OUT[22] ?
					6'd9 :
					(iFifo$D_OUT[21] ?
					   6'd10 :
					   (iFifo$D_OUT[20] ?
					      6'd11 :
					      (iFifo$D_OUT[19] ?
						 6'd12 :
						 (iFifo$D_OUT[18] ?
						    6'd13 :
						    (iFifo$D_OUT[17] ?
						       6'd14 :
						       (iFifo$D_OUT[16] ?
							  6'd15 :
							  (iFifo$D_OUT[15] ?
							     6'd16 :
							     (iFifo$D_OUT[14] ?
								6'd17 :
								(iFifo$D_OUT[13] ?
								   6'd18 :
								   (iFifo$D_OUT[12] ?
								      6'd19 :
								      (iFifo$D_OUT[11] ?
									 6'd20 :
									 (iFifo$D_OUT[10] ?
									    6'd21 :
									    (iFifo$D_OUT[9] ?
									       6'd22 :
									       (iFifo$D_OUT[8] ?
										  6'd23 :
										  (iFifo$D_OUT[7] ?
										     6'd24 :
										     6'd57))))))))))))))))))))))) :
		6'd1) -
	     6'd1 ;
  assign IF_iFifo_first__087_BITS_37_TO_30_850_EQ_0_856_ETC___d4373 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_29_ETC___d3909 ?
		  IF_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_ETC___d4027 :
		  IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d4028) :
	       (SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4032 ?
		  IF_SEXT_iFifo_first__087_BITS_37_TO_30_850_MIN_ETC___d4371 :
		  IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d4028) ;
  assign IF_iFifo_first__087_BITS_37_TO_30_850_EQ_0_856_ETC___d4610 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_29_ETC___d3909 ?
		  IF_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_ETC___d4581 :
		  IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d4582) :
	       (SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4032 ?
		  IF_SEXT_iFifo_first__087_BITS_37_TO_30_850_MIN_ETC___d4608 :
		  IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d4582) ;
  assign IF_iFifo_first__087_BITS_37_TO_30_850_EQ_255_8_ETC___d4552 =
	     { (iFifo$D_OUT[37:30] == 8'd255) ?
		 11'd2047 :
		 _theResult___fst_exp__h260110,
	       (iFifo$D_OUT[37:30] == 8'd255 && iFifo$D_OUT[29:7] != 23'd0) ?
		 _theResult___snd_fst_sfd__h222182 :
		 _theResult___fst_sfd__h260114 } ;
  assign IF_iFifo_first__087_BITS_37_TO_30_850_EQ_255_8_ETC___d4553 =
	     { (iFifo$D_OUT[37:30] == 8'd255 && iFifo$D_OUT[29:7] != 23'd0 ||
		(iFifo$D_OUT[37:30] == 8'd255 ||
		 iFifo$D_OUT[37:30] == 8'd0) &&
		iFifo$D_OUT[29:7] == 23'd0) ?
		 iFifo$D_OUT[38] :
		 IF_iFifo_first__087_BITS_37_TO_30_850_EQ_0_856_ETC___d4373,
	       IF_iFifo_first__087_BITS_37_TO_30_850_EQ_255_8_ETC___d4552 } ;
  assign IF_iFifo_first__087_BITS_37_TO_30_850_EQ_255_8_ETC___d4612 =
	     { (iFifo$D_OUT[37:30] == 8'd255 && iFifo$D_OUT[29:7] != 23'd0 ||
		(iFifo$D_OUT[37:30] == 8'd255 ||
		 iFifo$D_OUT[37:30] == 8'd0) &&
		iFifo$D_OUT[29:7] == 23'd0) ?
		 !iFifo$D_OUT[38] :
		 IF_iFifo_first__087_BITS_37_TO_30_850_EQ_0_856_ETC___d4610,
	       IF_iFifo_first__087_BITS_37_TO_30_850_EQ_255_8_ETC___d4552 } ;
  assign IF_iFifo_first__087_BIT_136_624_THEN_IF_iFifo__ETC___d5330 =
	     iFifo$D_OUT[136] ?
	       IF_iFifo_first__087_BITS_102_TO_95_625_EQ_255__ETC___d5328 :
	       iFifo$D_OUT[135:72] ;
  assign IF_iFifo_first__087_BIT_201_115_THEN_IF_iFifo__ETC___d3848 =
	     iFifo$D_OUT[201] ?
	       IF_iFifo_first__087_BITS_167_TO_160_130_EQ_255_ETC___d3846 :
	       iFifo$D_OUT[200:137] ;
  assign IF_iFifo_first__087_BIT_71_849_THEN_IF_iFifo_f_ETC___d4555 =
	     iFifo$D_OUT[71] ?
	       IF_iFifo_first__087_BITS_37_TO_30_850_EQ_255_8_ETC___d4553 :
	       iFifo$D_OUT[70:7] ;
  assign IF_iFifo_first__087_BIT_71_849_THEN_IF_iFifo_f_ETC___d4618 =
	     iFifo$D_OUT[71] ?
	       IF_iFifo_first__087_BITS_37_TO_30_850_EQ_255_8_ETC___d4612 :
	       { iFifo$D_OUT[71] || !iFifo$D_OUT[70], iFifo$D_OUT[69:7] } ;
  assign IF_isDoubleFifo_first__409_THEN_IF_isNegateFif_ETC___d6659 =
	     isDoubleFifo$D_OUT ?
	       { isNegateFifo$D_OUT ^ resWire$wget[68], resWire$wget[67:5] } :
	       { 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */ ,
		 IF_isNegateFifo_first__411_THEN_IF_resWire_wge_ETC___d6426,
		 exp__h304906,
		 sfd__h304907 } ;
  assign IF_isNegateFifo_first__411_THEN_IF_resWire_wge_ETC___d6426 =
	     isNegateFifo$D_OUT ?
	       ((resWire$wget[67:57] == 11'd2047 &&
		 resWire$wget[56:5] != 52'd0 ||
		 (resWire$wget[67:57] == 11'd2047 ||
		  resWire$wget[67:57] == 11'd0) &&
		 resWire$wget[56:5] == 52'd0) ?
		  !resWire$wget[68] :
		  IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6379) :
	       ((resWire$wget[67:57] == 11'd2047 &&
		 resWire$wget[56:5] != 52'd0 ||
		 (resWire$wget[67:57] == 11'd2047 ||
		  resWire$wget[67:57] == 11'd0) &&
		 resWire$wget[56:5] == 52'd0) ?
		  resWire$wget[68] :
		  IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6424) ;
  assign IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d5984 =
	     ((resWire$wget[67:57] == 11'd0) ?
		(resWire$wget[56] ?
		   6'd2 :
		   (resWire$wget[55] ?
		      6'd3 :
		      (resWire$wget[54] ?
			 6'd4 :
			 (resWire$wget[53] ?
			    6'd5 :
			    (resWire$wget[52] ?
			       6'd6 :
			       (resWire$wget[51] ?
				  6'd7 :
				  (resWire$wget[50] ?
				     6'd8 :
				     (resWire$wget[49] ?
					6'd9 :
					(resWire$wget[48] ?
					   6'd10 :
					   (resWire$wget[47] ?
					      6'd11 :
					      (resWire$wget[46] ?
						 6'd12 :
						 (resWire$wget[45] ?
						    6'd13 :
						    (resWire$wget[44] ?
						       6'd14 :
						       (resWire$wget[43] ?
							  6'd15 :
							  (resWire$wget[42] ?
							     6'd16 :
							     (resWire$wget[41] ?
								6'd17 :
								(resWire$wget[40] ?
								   6'd18 :
								   (resWire$wget[39] ?
								      6'd19 :
								      (resWire$wget[38] ?
									 6'd20 :
									 (resWire$wget[37] ?
									    6'd21 :
									    (resWire$wget[36] ?
									       6'd22 :
									       (resWire$wget[35] ?
										  6'd23 :
										  (resWire$wget[34] ?
										     6'd24 :
										     (resWire$wget[33] ?
											6'd25 :
											(resWire$wget[32] ?
											   6'd26 :
											   (resWire$wget[31] ?
											      6'd27 :
											      (resWire$wget[30] ?
												 6'd28 :
												 (resWire$wget[29] ?
												    6'd29 :
												    (resWire$wget[28] ?
												       6'd30 :
												       (resWire$wget[27] ?
													  6'd31 :
													  (resWire$wget[26] ?
													     6'd32 :
													     (resWire$wget[25] ?
														6'd33 :
														(resWire$wget[24] ?
														   6'd34 :
														   (resWire$wget[23] ?
														      6'd35 :
														      (resWire$wget[22] ?
															 6'd36 :
															 (resWire$wget[21] ?
															    6'd37 :
															    (resWire$wget[20] ?
															       6'd38 :
															       (resWire$wget[19] ?
																  6'd39 :
																  (resWire$wget[18] ?
																     6'd40 :
																     (resWire$wget[17] ?
																	6'd41 :
																	(resWire$wget[16] ?
																	   6'd42 :
																	   (resWire$wget[15] ?
																	      6'd43 :
																	      (resWire$wget[14] ?
																		 6'd44 :
																		 (resWire$wget[13] ?
																		    6'd45 :
																		    (resWire$wget[12] ?
																		       6'd46 :
																		       (resWire$wget[11] ?
																			  6'd47 :
																			  (resWire$wget[10] ?
																			     6'd48 :
																			     (resWire$wget[9] ?
																				6'd49 :
																				(resWire$wget[8] ?
																				   6'd50 :
																				   (resWire$wget[7] ?
																				      6'd51 :
																				      (resWire$wget[6] ?
																					 6'd52 :
																					 (resWire$wget[5] ?
																					    6'd53 :
																					    6'd57)))))))))))))))))))))))))))))))))))))))))))))))))))) :
		6'd1) -
	     6'd1 ;
  assign IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6379 =
	     (resWire$wget[67:57] == 11'd0) ?
	       (_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5534 ?
		  IF_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BI_ETC___d6027 :
		  IF_rmdFifo_first__780_EQ_0_781_OR_rmdFifo_firs_ETC___d6030) :
	       (SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6034 ?
		  IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6377 :
		  IF_rmdFifo_first__780_EQ_0_781_OR_rmdFifo_firs_ETC___d6030) ;
  assign IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6424 =
	     (resWire$wget[67:57] == 11'd0) ?
	       (_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5534 ?
		  IF_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BI_ETC___d6401 :
		  IF_rmdFifo_first__780_EQ_0_781_OR_rmdFifo_firs_ETC___d6402) :
	       (SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6034 ?
		  IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6422 :
		  IF_rmdFifo_first__780_EQ_0_781_OR_rmdFifo_firs_ETC___d6402) ;
  assign IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6712 =
	     (resWire$wget[67:57] == 11'd0) ?
	       _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d6694 :
	       SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6034 &&
	       SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6035 &&
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__4_ETC___d6708[4] ;
  assign IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6723 =
	     (resWire$wget[67:57] == 11'd0) ?
	       _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d6719 :
	       SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6034 &&
	       SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6035 &&
	       _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__4_ETC___d6708[3] ;
  assign IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6739 =
	     (resWire$wget[67:57] == 11'd0) ?
	       NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__412_B_ETC___d6731 :
	       !SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6034 ||
	       IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6737 ;
  assign IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6752 =
	     (resWire$wget[67:57] == 11'd0) ?
	       _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d6746 :
	       SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6034 &&
	       IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6750 ;
  assign IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6765 =
	     (resWire$wget[67:57] == 11'd0) ?
	       NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__412_B_ETC___d6759 :
	       !SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6034 ||
	       IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6763 ;
  assign IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d49 =
	     rg_index_1_4_ULE_58___d38 ? _theResult___fst__h1515 : rg_b ;
  assign IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d69 =
	     rg_index_1_4_ULE_58___d38 ?
	       _theResult___snd_snd_snd__h1520 :
	       rg_r_1 ;
  assign IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d73 =
	     rg_index_1_4_ULE_58___d38 ?
	       IF_rg_res_1_BIT_116_2_THEN_rg_res_1_BITS_115_T_ETC___d72 :
	       rg_res[115:0] ;
  assign IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d83 =
	     rg_index_1_4_ULE_58___d38 ? _theResult___snd_fst__h1517 : rg_s ;
  assign IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d85 =
	     IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d83 <
	     sum__h1710 ;
  assign IF_rg_index_1_4_ULE_58_8_THEN_NOT_rg_b_9_EQ_0__ETC___d56 =
	     rg_index_1_4_ULE_58___d38 ?
	       rg_b != 116'd0 && !rg_res[116] :
	       !rg_res[116] ;
  assign IF_rg_index_1_4_ULE_58_8_THEN_rg_b_9_EQ_0_0_OR_ETC___d44 =
	     rg_index_1_4_ULE_58___d38 ?
	       rg_b == 116'd0 || rg_res[116] :
	       rg_res[116] ;
  assign IF_rg_index_ULE_57_THEN_IF_rg_r_0_BIT_115_1_TH_ETC___d22 =
	     rg_index_ULE_57___d7 ?
	       (rg_r[115] ?
		  { rg_r[114:0], 1'd0 } + b__h32583 :
		  { rg_r[114:0], 1'd0 } - b__h32583) :
	       rg_r ;
  assign IF_rg_index_ULE_57_THEN_rg_q_BITS_56_TO_0_CONC_ETC___d14 =
	     rg_index_ULE_57___d7 ? { rg_q[56:0], !rg_r[115] } : rg_q ;
  assign IF_rg_r_BIT_115_THEN_rg_q_PLUS_NEG_INV_rg_q_59_ETC__q10 =
	     rg_r[115] ?
	       rg_q_PLUS_NEG_INV_rg_q_59_60___d561 - 58'd1 :
	       rg_q_PLUS_NEG_INV_rg_q_59_60___d561 ;
  assign IF_rg_res_1_BIT_116_2_THEN_rg_res_1_BITS_115_T_ETC___d72 =
	     rg_res[116] ?
	       rg_res[115:0] :
	       ((rg_b == 116'd0) ? rg_r_1 : rg_res[115:0]) ;
  assign IF_sfdin11601_BIT_4_THEN_2_ELSE_0__q98 =
	     sfdin__h211601[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin2327_BIT_5_THEN_2_ELSE_0__q13 =
	     sfdin__h42327[5] ? 2'd2 : 2'd0 ;
  assign IF_sfdin30943_BIT_53_THEN_2_ELSE_0__q25 =
	     sfdin__h130943[53] ? 2'd2 : 2'd0 ;
  assign IF_sfdin41369_BIT_4_THEN_2_ELSE_0__q30 =
	     sfdin__h141369[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin4744_BIT_6_THEN_2_ELSE_0__q20 =
	     sfdin__h94744[6] ? 2'd2 : 2'd0 ;
  assign IF_sfdin50540_BIT_4_THEN_2_ELSE_0__q65 =
	     sfdin__h250540[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin72963_BIT_4_THEN_2_ELSE_0__q38 =
	     sfdin__h172963[4] ? 2'd2 : 2'd0 ;
  assign IF_sfdin77880_BIT_33_THEN_2_ELSE_0__q134 =
	     sfdin__h277880[33] ? 2'd2 : 2'd0 ;
  assign IF_sfdin95646_BIT_33_THEN_2_ELSE_0__q140 =
	     sfdin__h295646[33] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd02042_BIT_4_THEN_2_ELSE_0__q94 =
	     _theResult___snd__h202042[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd04283_BIT_33_THEN_2_ELSE_0__q143 =
	     _theResult___snd__h304283[33] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd20354_BIT_4_THEN_2_ELSE_0__q101 =
	     _theResult___snd__h220354[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd40981_BIT_4_THEN_2_ELSE_0__q61 =
	     _theResult___snd__h240981[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd59293_BIT_4_THEN_2_ELSE_0__q68 =
	     _theResult___snd__h259293[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd63404_BIT_4_THEN_2_ELSE_0__q34 =
	     _theResult___snd__h163404[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd81716_BIT_4_THEN_2_ELSE_0__q41 =
	     _theResult___snd__h181716[4] ? 2'd2 : 2'd0 ;
  assign IF_theResult___snd86493_BIT_33_THEN_2_ELSE_0__q136 =
	     _theResult___snd__h286493[33] ? 2'd2 : 2'd0 ;
  assign NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__412_B_ETC___d6731 =
	     !_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5534 ||
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5535 ?
		_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__41_ETC___d6679[2] :
		_0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_41_ETC___d6691[2]) ;
  assign NOT_3074_MINUS_0_CONCAT_IF_resWire_wget__412_B_ETC___d6759 =
	     !_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5534 ||
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5535 ?
		_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__41_ETC___d6679[0] :
		_0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_41_ETC___d6691[0]) ;
  assign NOT_IF_fpu_madd_fOperand_S0_first__803_BIT_195_ETC___d1946 =
	     (x__h96539 != 11'd2047 || !_theResult___fst_sfd__h96608[51]) &&
	     (fpu_madd_fOperand_S0$D_OUT[129:119] != 11'd2047 ||
	      !fpu_madd_fOperand_S0$D_OUT[118]) &&
	     (fpu_madd_fOperand_S0$D_OUT[65:55] != 11'd2047 ||
	      !fpu_madd_fOperand_S0$D_OUT[54]) &&
	     (fpu_madd_fOperand_S0_first__803_BITS_129_TO_11_ETC___d1926 ||
	      IF_fpu_madd_fOperand_S0_first__803_BIT_195_804_ETC___d1927 &&
	      !fpu_madd_fOperand_S0_first__803_BIT_195_804_AN_ETC___d1855) ;
  assign NOT_fpu_div64_fOperands_S0_first__06_BITS_129__ETC___d400 =
	     (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd2047 ||
	      fpu_div64_fOperands_S0$D_OUT[118:67] != 52'd0 ||
	      fpu_div64_fOperands_S0$D_OUT[65:55] != 11'd2047 ||
	      fpu_div64_fOperands_S0$D_OUT[54:3] != 52'd0) &&
	     (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd0 ||
	      fpu_div64_fOperands_S0$D_OUT[118:67] != 52'd0 ||
	      fpu_div64_fOperands_S0$D_OUT[65:55] != 11'd0 ||
	      fpu_div64_fOperands_S0$D_OUT[54:3] != 52'd0) ;
  assign NOT_fpu_div64_fOperands_S0_first__06_BITS_129__ETC___d452 =
	     { NOT_fpu_div64_fOperands_S0_first__06_BITS_129__ETC___d400 &&
	       IF_fpu_div64_fOperands_S0_first__06_BITS_65_TO_ETC___d422,
	       IF_fpu_div64_fOperands_S0_first__06_BITS_65_TO_ETC___d433,
	       fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d436 ?
		 52'h8000000000000 :
		 IF_fpu_div64_fOperands_S0_first__06_BITS_65_TO_ETC___d450 } ;
  assign NOT_fpu_div64_fOperands_S0_first__06_BITS_65_T_ETC___d481 =
	     (fpu_div64_fOperands_S0$D_OUT[65:55] != 11'd0 ||
	      fpu_div64_fOperands_S0$D_OUT[54:3] != 52'd0) &&
	     (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd2047 ||
	      fpu_div64_fOperands_S0$D_OUT[118:67] != 52'd0) &&
	     (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd0 ||
	      fpu_div64_fOperands_S0$D_OUT[118:67] != 52'd0) &&
	     (fpu_div64_fOperands_S0$D_OUT[65:55] != 11'd2047 ||
	      fpu_div64_fOperands_S0$D_OUT[54:3] != 52'd0) &&
	     IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d353 &&
	     IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d355 ;
  assign NOT_fpu_div64_fOperands_S0_first__06_BITS_65_T_ETC___d488 =
	     (fpu_div64_fOperands_S0$D_OUT[65:55] != 11'd0 ||
	      fpu_div64_fOperands_S0$D_OUT[54:3] != 52'd0) &&
	     (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd2047 ||
	      fpu_div64_fOperands_S0$D_OUT[118:67] != 52'd0) &&
	     (fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd0 ||
	      fpu_div64_fOperands_S0$D_OUT[118:67] != 52'd0) &&
	     (fpu_div64_fOperands_S0$D_OUT[65:55] != 11'd2047 ||
	      fpu_div64_fOperands_S0$D_OUT[54:3] != 52'd0) &&
	     (!IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d353 ||
	      IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d355) ;
  assign NOT_fpu_madd_fOperand_S0_first__803_BITS_129_T_ETC___d1923 =
	     (fpu_madd_fOperand_S0$D_OUT[129:119] != 11'd2047 ||
	      fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[65:55] != 11'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0) &&
	     (fpu_madd_fOperand_S0$D_OUT[129:119] != 11'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[65:55] != 11'd2047 ||
	      fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0) &&
	     (x__h96539 != 11'd2047 ||
	      _theResult___fst_sfd__h96608 != 52'd0 ||
	      (fpu_madd_fOperand_S0$D_OUT[129:119] != 11'd2047 ||
	       fpu_madd_fOperand_S0$D_OUT[118:67] != 52'd0) &&
	      (fpu_madd_fOperand_S0$D_OUT[65:55] != 11'd2047 ||
	       fpu_madd_fOperand_S0$D_OUT[54:3] != 52'd0) ||
	      fpu_madd_fOperand_S0_first__803_BIT_195_804_AN_ETC___d1855) &&
	     IF_IF_fpu_madd_fOperand_S0_first__803_BIT_195__ETC___d1922 ;
  assign NOT_fpu_madd_fOperand_S0_first__803_BIT_130_85_ETC___d1854 =
	     fpu_madd_fOperand_S0$D_OUT[130] !=
	     fpu_madd_fOperand_S0$D_OUT[66] ;
  assign NOT_fpu_madd_fState_S3_first__995_BITS_12_TO_0_ETC___d2510 =
	     !fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2002 ||
	     (fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2004 ?
		fpu_madd_fState_S3$D_OUT[84] :
		fpu_madd_fState_S3_first__995_BITS_86_TO_82_00_ETC___d2501[2]) ;
  assign NOT_fpu_madd_fState_S3_first__995_BITS_12_TO_0_ETC___d2523 =
	     { NOT_fpu_madd_fState_S3_first__995_BITS_12_TO_0_ETC___d2510,
	       fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2002 ?
		 IF_fpu_madd_fState_S3_first__995_BITS_12_TO_0__ETC___d2516 :
		 fpu_madd_fState_S3$D_OUT[83],
	       !fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2002 ||
	       IF_fpu_madd_fState_S3_first__995_BITS_12_TO_0__ETC___d2521 } ;
  assign NOT_fpu_madd_fState_S4_first__547_BIT_130_553__ETC___d2584 =
	     !fpu_madd_fState_S4$D_OUT[130] ||
	     (IF_fpu_madd_fState_S4_first__547_BITS_64_TO_54_ETC___d2563 ^
	      13'h1000) >
	     (IF_fpu_madd_fState_S4_first__547_BITS_128_TO_1_ETC___d2568 ^
	      13'h1000) ||
	     IF_fpu_madd_fState_S4_first__547_BITS_64_TO_54_ETC___d2563 ==
	     IF_fpu_madd_fState_S4_first__547_BITS_128_TO_1_ETC___d2568 &&
	     sfdBC__h131578 > sfdA__h131577 ;
  assign NOT_iFifo_first__087_BIT_158_142_202_AND_NOT_i_ETC___d3244 =
	     !iFifo$D_OUT[158] && !iFifo$D_OUT[157] && !iFifo$D_OUT[156] &&
	     !iFifo$D_OUT[155] &&
	     !iFifo$D_OUT[154] &&
	     !iFifo$D_OUT[153] &&
	     !iFifo$D_OUT[152] &&
	     !iFifo$D_OUT[151] &&
	     !iFifo$D_OUT[150] &&
	     !iFifo$D_OUT[149] &&
	     !iFifo$D_OUT[148] &&
	     !iFifo$D_OUT[147] &&
	     !iFifo$D_OUT[146] &&
	     !iFifo$D_OUT[145] &&
	     !iFifo$D_OUT[144] &&
	     !iFifo$D_OUT[143] &&
	     !iFifo$D_OUT[142] &&
	     !iFifo$D_OUT[141] &&
	     !iFifo$D_OUT[140] &&
	     !iFifo$D_OUT[139] &&
	     !iFifo$D_OUT[138] &&
	     !iFifo$D_OUT[137] ;
  assign NOT_iFifo_first__087_BIT_28_862_913_AND_NOT_iF_ETC___d3955 =
	     !iFifo$D_OUT[28] && !iFifo$D_OUT[27] && !iFifo$D_OUT[26] &&
	     !iFifo$D_OUT[25] &&
	     !iFifo$D_OUT[24] &&
	     !iFifo$D_OUT[23] &&
	     !iFifo$D_OUT[22] &&
	     !iFifo$D_OUT[21] &&
	     !iFifo$D_OUT[20] &&
	     !iFifo$D_OUT[19] &&
	     !iFifo$D_OUT[18] &&
	     !iFifo$D_OUT[17] &&
	     !iFifo$D_OUT[16] &&
	     !iFifo$D_OUT[15] &&
	     !iFifo$D_OUT[14] &&
	     !iFifo$D_OUT[13] &&
	     !iFifo$D_OUT[12] &&
	     !iFifo$D_OUT[11] &&
	     !iFifo$D_OUT[10] &&
	     !iFifo$D_OUT[9] &&
	     !iFifo$D_OUT[8] &&
	     !iFifo$D_OUT[7] ;
  assign NOT_iFifo_first__087_BIT_93_637_688_AND_NOT_iF_ETC___d4730 =
	     !iFifo$D_OUT[93] && !iFifo$D_OUT[92] && !iFifo$D_OUT[91] &&
	     !iFifo$D_OUT[90] &&
	     !iFifo$D_OUT[89] &&
	     !iFifo$D_OUT[88] &&
	     !iFifo$D_OUT[87] &&
	     !iFifo$D_OUT[86] &&
	     !iFifo$D_OUT[85] &&
	     !iFifo$D_OUT[84] &&
	     !iFifo$D_OUT[83] &&
	     !iFifo$D_OUT[82] &&
	     !iFifo$D_OUT[81] &&
	     !iFifo$D_OUT[80] &&
	     !iFifo$D_OUT[79] &&
	     !iFifo$D_OUT[78] &&
	     !iFifo$D_OUT[77] &&
	     !iFifo$D_OUT[76] &&
	     !iFifo$D_OUT[75] &&
	     !iFifo$D_OUT[74] &&
	     !iFifo$D_OUT[73] &&
	     !iFifo$D_OUT[72] ;
  assign NOT_resWire_wget__412_BIT_56_428_827_AND_NOT_r_ETC___d5929 =
	     !resWire$wget[56] && !resWire$wget[55] && !resWire$wget[54] &&
	     !resWire$wget[53] &&
	     !resWire$wget[52] &&
	     !resWire$wget[51] &&
	     !resWire$wget[50] &&
	     !resWire$wget[49] &&
	     !resWire$wget[48] &&
	     !resWire$wget[47] &&
	     !resWire$wget[46] &&
	     !resWire$wget[45] &&
	     !resWire$wget[44] &&
	     !resWire$wget[43] &&
	     !resWire$wget[42] &&
	     !resWire$wget[41] &&
	     !resWire$wget[40] &&
	     !resWire$wget[39] &&
	     !resWire$wget[38] &&
	     !resWire$wget[37] &&
	     !resWire$wget[36] &&
	     !resWire$wget[35] &&
	     !resWire$wget[34] &&
	     !resWire$wget[33] &&
	     !resWire$wget[32] &&
	     !resWire$wget[31] &&
	     !resWire$wget[30] &&
	     !resWire$wget[29] &&
	     !resWire$wget[28] &&
	     !resWire$wget[27] &&
	     !resWire$wget[26] &&
	     !resWire$wget[25] &&
	     !resWire$wget[24] &&
	     !resWire$wget[23] &&
	     !resWire$wget[22] &&
	     !resWire$wget[21] &&
	     !resWire$wget[20] &&
	     !resWire$wget[19] &&
	     !resWire$wget[18] &&
	     !resWire$wget[17] &&
	     !resWire$wget[16] &&
	     !resWire$wget[15] &&
	     !resWire$wget[14] &&
	     !resWire$wget[13] &&
	     !resWire$wget[12] &&
	     !resWire$wget[11] &&
	     !resWire$wget[10] &&
	     !resWire$wget[9] &&
	     !resWire$wget[8] &&
	     !resWire$wget[7] &&
	     !resWire$wget[6] &&
	     !resWire$wget[5] ;
  assign SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4806 =
	     { {4{iFifoD_OUT_BITS_102_TO_95_MINUS_127__q95[7]}},
	       iFifoD_OUT_BITS_102_TO_95_MINUS_127__q95 } ;
  assign SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4807 =
	     (SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4806 ^
	      12'h800) <=
	     12'd3071 ;
  assign SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4808 =
	     (SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4806 ^
	      12'h800) <
	     12'd1026 ;
  assign SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC__q96 =
	     SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4806 +
	     12'd1023 ;
  assign SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC__q99 =
	     SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC__q96[10:0] -
	     11'd1023 ;
  assign SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC___d3323 =
	     { {4{iFifoD_OUT_BITS_167_TO_160_MINUS_127__q35[7]}},
	       iFifoD_OUT_BITS_167_TO_160_MINUS_127__q35 } ;
  assign SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC___d3324 =
	     (SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC___d3323 ^
	      12'h800) <=
	     12'd3071 ;
  assign SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC___d3325 =
	     (SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC___d3323 ^
	      12'h800) <
	     12'd1026 ;
  assign SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC__q36 =
	     SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC___d3323 +
	     12'd1023 ;
  assign SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC__q39 =
	     SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC__q36[10:0] -
	     11'd1023 ;
  assign SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4031 =
	     { {4{iFifoD_OUT_BITS_37_TO_30_MINUS_127__q62[7]}},
	       iFifoD_OUT_BITS_37_TO_30_MINUS_127__q62 } ;
  assign SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4032 =
	     (SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4031 ^
	      12'h800) <=
	     12'd3071 ;
  assign SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4033 =
	     (SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4031 ^
	      12'h800) <
	     12'd1026 ;
  assign SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC__q63 =
	     SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4031 +
	     12'd1023 ;
  assign SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC__q66 =
	     SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC__q63[10:0] -
	     11'd1023 ;
  assign SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6033 =
	     { resWirewget_BITS_67_TO_57_MINUS_1023__q137[10],
	       resWirewget_BITS_67_TO_57_MINUS_1023__q137 } ;
  assign SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6034 =
	     (SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6033 ^
	      12'h800) <=
	     12'd2175 ;
  assign SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6035 =
	     (SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6033 ^
	      12'h800) <
	     12'd1922 ;
  assign SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC__q138 =
	     SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6033 +
	     12'd127 ;
  assign SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC__q141 =
	     SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC__q138[7:0] -
	     8'd127 ;
  assign _0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__41_ETC___d5771 =
	     ({ 3'd0,
		IF_IF_0b0_CONCAT_NOT_resWire_wget__412_BITS_67_ETC___d5769 } ^
	      9'h100) <=
	     9'd256 ;
  assign _0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__41_ETC___d6679 =
	     { 3'd0,
	       _theResult___fst_exp__h277886 == 8'd0 &&
	       (sfdin__h277880[56:34] == 23'd0 || guard__h269787 != 2'b0),
	       1'd0 } |
	     { 2'd0,
	       _theResult___fst_exp__h278483 == 8'd255 &&
	       _theResult___fst_sfd__h278484 == 23'd0,
	       1'd0,
	       _theResult___fst_exp__h277886 != 8'd255 &&
	       guard__h269787 != 2'b0 } ;
  assign _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__08_ETC___d3574 =
	     ({ 6'd0,
		IF_IF_3074_MINUS_SEXT_iFifo_first__087_BITS_16_ETC___d3572 } ^
	      12'h800) <=
	     12'd2048 ;
  assign _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__08_ETC___d4282 =
	     ({ 6'd0,
		IF_IF_3074_MINUS_SEXT_iFifo_first__087_BITS_37_ETC___d4280 } ^
	      12'h800) <=
	     12'd2048 ;
  assign _0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__08_ETC___d5057 =
	     ({ 6'd0,
		IF_IF_3074_MINUS_SEXT_iFifo_first__087_BITS_10_ETC___d5055 } ^
	      12'h800) <=
	     12'd2048 ;
  assign _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__4_ETC___d6282 =
	     ({ 3'd0,
		IF_IF_3970_MINUS_SEXT_resWire_wget__412_BITS_6_ETC___d6280 } ^
	      9'h100) <=
	     9'd256 ;
  assign _0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__4_ETC___d6708 =
	     { 3'd0,
	       _theResult___fst_exp__h295652 == 8'd0 &&
	       (sfdin__h295646[56:34] == 23'd0 || guard__h287424 != 2'b0),
	       1'd0 } |
	     { 2'd0,
	       _theResult___fst_exp__h296249 == 8'd255 &&
	       _theResult___fst_sfd__h296250 == 23'd0,
	       1'd0,
	       _theResult___fst_exp__h295652 != 8'd255 &&
	       guard__h287424 != 2'b0 } ;
  assign _0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d2463 =
	     ({ 5'd0,
		IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2460 } ^
	      12'h800) <=
	     (IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2462 ^
	      12'h800) ;
  assign _0_CONCAT_IF_IF_fpu_div64_fState_S3_first__86_B_ETC___d883 =
	     ({ 6'd0,
		IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d880 } ^
	      12'h800) <=
	     (IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d882 ^
	      12'h800) ;
  assign _0_CONCAT_IF_IF_fpu_madd_fState_S7_first__651_B_ETC___d2904 =
	     ({ 6'd0,
		IF_IF_fpu_madd_fState_S7_first__651_BIT_128_65_ETC___d2901 } ^
	      12'h800) <=
	     (IF_fpu_madd_fState_S7_first__651_BITS_126_TO_1_ETC___d2903 ^
	      12'h800) ;
  assign _0_CONCAT_IF_fpu_sqr64_fState_S3_first__375_BIT_ETC___d1633 =
	     ({ 6'd0,
		IF_fpu_sqr64_fState_S3_first__375_BIT_58_384_T_ETC___d1630 } ^
	      12'h800) <=
	     (IF_fpu_sqr64_fState_S3_first__375_BITS_121_TO__ETC___d1632 ^
	      12'h800) ;
  assign _0_CONCAT_IF_iFifo_first__087_BITS_102_TO_95_62_ETC___d4759 =
	     ({ 6'd0,
		IF_iFifo_first__087_BITS_102_TO_95_625_EQ_0_63_ETC___d4757 } ^
	      12'h800) <=
	     12'd2944 ;
  assign _0_CONCAT_IF_iFifo_first__087_BITS_102_TO_95_62_ETC___d5107 =
	     ({ 6'd0,
		IF_iFifo_first__087_BITS_102_TO_95_625_EQ_0_63_ETC___d4757 } ^
	      12'h800) <=
	     (IF_SEXT_iFifo_first__087_BITS_102_TO_95_625_MI_ETC___d5106 ^
	      12'h800) ;
  assign _0_CONCAT_IF_iFifo_first__087_BITS_167_TO_160_1_ETC___d3273 =
	     ({ 6'd0,
		IF_iFifo_first__087_BITS_167_TO_160_130_EQ_0_1_ETC___d3271 } ^
	      12'h800) <=
	     12'd2944 ;
  assign _0_CONCAT_IF_iFifo_first__087_BITS_167_TO_160_1_ETC___d3624 =
	     ({ 6'd0,
		IF_iFifo_first__087_BITS_167_TO_160_130_EQ_0_1_ETC___d3271 } ^
	      12'h800) <=
	     (IF_SEXT_iFifo_first__087_BITS_167_TO_160_130_M_ETC___d3623 ^
	      12'h800) ;
  assign _0_CONCAT_IF_iFifo_first__087_BITS_37_TO_30_850_ETC___d3984 =
	     ({ 6'd0,
		IF_iFifo_first__087_BITS_37_TO_30_850_EQ_0_856_ETC___d3982 } ^
	      12'h800) <=
	     12'd2944 ;
  assign _0_CONCAT_IF_iFifo_first__087_BITS_37_TO_30_850_ETC___d4332 =
	     ({ 6'd0,
		IF_iFifo_first__087_BITS_37_TO_30_850_EQ_0_856_ETC___d3982 } ^
	      12'h800) <=
	     (IF_SEXT_iFifo_first__087_BITS_37_TO_30_850_MIN_ETC___d4331 ^
	      12'h800) ;
  assign _0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_41_ETC___d5986 =
	     ({ 3'd0,
		IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d5984 } ^
	      9'h100) <=
	     9'd384 ;
  assign _0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_41_ETC___d6335 =
	     ({ 3'd0,
		IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d5984 } ^
	      9'h100) <=
	     (IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6334 ^
	      9'h100) ;
  assign _0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_41_ETC___d6691 =
	     { 3'd0,
	       _theResult___fst_exp__h286542 == 8'd0 &&
	       guard__h278494 != 2'b0,
	       1'd0 } |
	     { 2'd0,
	       _theResult___fst_exp__h287065 == 8'd255 &&
	       _theResult___fst_sfd__h287066 == 23'd0,
	       1'd0,
	       _theResult___fst_exp__h286542 != 8'd255 &&
	       guard__h278494 != 2'b0 } ;
  assign _0b0_CONCAT_NOT_iFifo_first__087_BITS_102_TO_95_ETC___d4813 =
	     sfd__h183293 >>
	     _3074_MINUS_SEXT_iFifo_first__087_BITS_102_TO_9_ETC___d4809 ;
  assign _0b0_CONCAT_NOT_iFifo_first__087_BITS_167_TO_16_ETC___d3330 =
	     sfd__h144653 >>
	     _3074_MINUS_SEXT_iFifo_first__087_BITS_167_TO_1_ETC___d3326 ;
  assign _0b0_CONCAT_NOT_iFifo_first__087_BITS_37_TO_30__ETC___d4038 =
	     sfd__h222232 >>
	     _3074_MINUS_SEXT_iFifo_first__087_BITS_37_TO_30_ETC___d4034 ;
  assign _0b0_CONCAT_NOT_resWire_wget__412_BITS_67_TO_57_ETC___d6040 =
	     sfd__h262175 >>
	     _3970_MINUS_SEXT_resWire_wget__412_BITS_67_TO_5_ETC___d6036 ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5533 =
	     12'd3074 -
	     { 6'd0,
	       resWire$wget[56] ?
		 6'd0 :
		 (resWire$wget[55] ?
		    6'd1 :
		    (resWire$wget[54] ?
		       6'd2 :
		       (resWire$wget[53] ?
			  6'd3 :
			  (resWire$wget[52] ?
			     6'd4 :
			     (resWire$wget[51] ?
				6'd5 :
				(resWire$wget[50] ?
				   6'd6 :
				   (resWire$wget[49] ?
				      6'd7 :
				      (resWire$wget[48] ?
					 6'd8 :
					 (resWire$wget[47] ?
					    6'd9 :
					    (resWire$wget[46] ?
					       6'd10 :
					       (resWire$wget[45] ?
						  6'd11 :
						  (resWire$wget[44] ?
						     6'd12 :
						     (resWire$wget[43] ?
							6'd13 :
							(resWire$wget[42] ?
							   6'd14 :
							   (resWire$wget[41] ?
							      6'd15 :
							      (resWire$wget[40] ?
								 6'd16 :
								 (resWire$wget[39] ?
								    6'd17 :
								    (resWire$wget[38] ?
								       6'd18 :
								       (resWire$wget[37] ?
									  6'd19 :
									  (resWire$wget[36] ?
									     6'd20 :
									     (resWire$wget[35] ?
										6'd21 :
										(resWire$wget[34] ?
										   6'd22 :
										   (resWire$wget[33] ?
										      6'd23 :
										      (resWire$wget[32] ?
											 6'd24 :
											 (resWire$wget[31] ?
											    6'd25 :
											    (resWire$wget[30] ?
											       6'd26 :
											       (resWire$wget[29] ?
												  6'd27 :
												  (resWire$wget[28] ?
												     6'd28 :
												     (resWire$wget[27] ?
													6'd29 :
													(resWire$wget[26] ?
													   6'd30 :
													   (resWire$wget[25] ?
													      6'd31 :
													      (resWire$wget[24] ?
														 6'd32 :
														 (resWire$wget[23] ?
														    6'd33 :
														    (resWire$wget[22] ?
														       6'd34 :
														       (resWire$wget[21] ?
															  6'd35 :
															  (resWire$wget[20] ?
															     6'd36 :
															     (resWire$wget[19] ?
																6'd37 :
																(resWire$wget[18] ?
																   6'd38 :
																   (resWire$wget[17] ?
																      6'd39 :
																      (resWire$wget[16] ?
																	 6'd40 :
																	 (resWire$wget[15] ?
																	    6'd41 :
																	    (resWire$wget[14] ?
																	       6'd42 :
																	       (resWire$wget[13] ?
																		  6'd43 :
																		  (resWire$wget[12] ?
																		     6'd44 :
																		     (resWire$wget[11] ?
																			6'd45 :
																			(resWire$wget[10] ?
																			   6'd46 :
																			   (resWire$wget[9] ?
																			      6'd47 :
																			      (resWire$wget[8] ?
																				 6'd48 :
																				 (resWire$wget[7] ?
																				    6'd49 :
																				    (resWire$wget[6] ?
																				       6'd50 :
																				       (resWire$wget[5] ?
																					  6'd51 :
																					  6'd52))))))))))))))))))))))))))))))))))))))))))))))))))) } ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5534 =
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5533 ^
	      12'h800) <=
	     12'd2175 ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5535 =
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5533 ^
	      12'h800) <
	     12'd1922 ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d6694 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5534 &&
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5535 ?
		_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__41_ETC___d6679[4] :
		_0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_41_ETC___d6691[4]) ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d6719 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5534 &&
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5535 ?
		_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__41_ETC___d6679[3] :
		_0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_41_ETC___d6691[3]) ;
  assign _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d6746 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5534 &&
	     (_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5535 ?
		_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__41_ETC___d6679[1] :
		_0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_41_ETC___d6691[1]) ;
  assign _3074_MINUS_SEXT_iFifo_first__087_BITS_102_TO_9_ETC___d4809 =
	     12'd3074 -
	     SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4806 ;
  assign _3074_MINUS_SEXT_iFifo_first__087_BITS_167_TO_1_ETC___d3326 =
	     12'd3074 -
	     SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC___d3323 ;
  assign _3074_MINUS_SEXT_iFifo_first__087_BITS_37_TO_30_ETC___d4034 =
	     12'd3074 -
	     SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4031 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_15_ETC___d3188 =
	     12'd3970 -
	     { 7'd0,
	       iFifo$D_OUT[159] ?
		 5'd0 :
		 (iFifo$D_OUT[158] ?
		    5'd1 :
		    (iFifo$D_OUT[157] ?
		       5'd2 :
		       (iFifo$D_OUT[156] ?
			  5'd3 :
			  (iFifo$D_OUT[155] ?
			     5'd4 :
			     (iFifo$D_OUT[154] ?
				5'd5 :
				(iFifo$D_OUT[153] ?
				   5'd6 :
				   (iFifo$D_OUT[152] ?
				      5'd7 :
				      (iFifo$D_OUT[151] ?
					 5'd8 :
					 (iFifo$D_OUT[150] ?
					    5'd9 :
					    (iFifo$D_OUT[149] ?
					       5'd10 :
					       (iFifo$D_OUT[148] ?
						  5'd11 :
						  (iFifo$D_OUT[147] ?
						     5'd12 :
						     (iFifo$D_OUT[146] ?
							5'd13 :
							(iFifo$D_OUT[145] ?
							   5'd14 :
							   (iFifo$D_OUT[144] ?
							      5'd15 :
							      (iFifo$D_OUT[143] ?
								 5'd16 :
								 (iFifo$D_OUT[142] ?
								    5'd17 :
								    (iFifo$D_OUT[141] ?
								       5'd18 :
								       (iFifo$D_OUT[140] ?
									  5'd19 :
									  (iFifo$D_OUT[139] ?
									     5'd20 :
									     (iFifo$D_OUT[138] ?
										5'd21 :
										(iFifo$D_OUT[137] ?
										   5'd22 :
										   5'd23)))))))))))))))))))))) } ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_15_ETC___d3189 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_15_ETC___d3188 ^
	      12'h800) <=
	     12'd3071 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_15_ETC___d3190 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_15_ETC___d3188 ^
	      12'h800) <
	     12'd1026 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_29_ETC___d3908 =
	     12'd3970 -
	     { 7'd0,
	       iFifo$D_OUT[29] ?
		 5'd0 :
		 (iFifo$D_OUT[28] ?
		    5'd1 :
		    (iFifo$D_OUT[27] ?
		       5'd2 :
		       (iFifo$D_OUT[26] ?
			  5'd3 :
			  (iFifo$D_OUT[25] ?
			     5'd4 :
			     (iFifo$D_OUT[24] ?
				5'd5 :
				(iFifo$D_OUT[23] ?
				   5'd6 :
				   (iFifo$D_OUT[22] ?
				      5'd7 :
				      (iFifo$D_OUT[21] ?
					 5'd8 :
					 (iFifo$D_OUT[20] ?
					    5'd9 :
					    (iFifo$D_OUT[19] ?
					       5'd10 :
					       (iFifo$D_OUT[18] ?
						  5'd11 :
						  (iFifo$D_OUT[17] ?
						     5'd12 :
						     (iFifo$D_OUT[16] ?
							5'd13 :
							(iFifo$D_OUT[15] ?
							   5'd14 :
							   (iFifo$D_OUT[14] ?
							      5'd15 :
							      (iFifo$D_OUT[13] ?
								 5'd16 :
								 (iFifo$D_OUT[12] ?
								    5'd17 :
								    (iFifo$D_OUT[11] ?
								       5'd18 :
								       (iFifo$D_OUT[10] ?
									  5'd19 :
									  (iFifo$D_OUT[9] ?
									     5'd20 :
									     (iFifo$D_OUT[8] ?
										5'd21 :
										(iFifo$D_OUT[7] ?
										   5'd22 :
										   5'd23)))))))))))))))))))))) } ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_29_ETC___d3909 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_29_ETC___d3908 ^
	      12'h800) <=
	     12'd3071 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_29_ETC___d3910 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_29_ETC___d3908 ^
	      12'h800) <
	     12'd1026 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_94_ETC___d4683 =
	     12'd3970 -
	     { 7'd0,
	       iFifo$D_OUT[94] ?
		 5'd0 :
		 (iFifo$D_OUT[93] ?
		    5'd1 :
		    (iFifo$D_OUT[92] ?
		       5'd2 :
		       (iFifo$D_OUT[91] ?
			  5'd3 :
			  (iFifo$D_OUT[90] ?
			     5'd4 :
			     (iFifo$D_OUT[89] ?
				5'd5 :
				(iFifo$D_OUT[88] ?
				   5'd6 :
				   (iFifo$D_OUT[87] ?
				      5'd7 :
				      (iFifo$D_OUT[86] ?
					 5'd8 :
					 (iFifo$D_OUT[85] ?
					    5'd9 :
					    (iFifo$D_OUT[84] ?
					       5'd10 :
					       (iFifo$D_OUT[83] ?
						  5'd11 :
						  (iFifo$D_OUT[82] ?
						     5'd12 :
						     (iFifo$D_OUT[81] ?
							5'd13 :
							(iFifo$D_OUT[80] ?
							   5'd14 :
							   (iFifo$D_OUT[79] ?
							      5'd15 :
							      (iFifo$D_OUT[78] ?
								 5'd16 :
								 (iFifo$D_OUT[77] ?
								    5'd17 :
								    (iFifo$D_OUT[76] ?
								       5'd18 :
								       (iFifo$D_OUT[75] ?
									  5'd19 :
									  (iFifo$D_OUT[74] ?
									     5'd20 :
									     (iFifo$D_OUT[73] ?
										5'd21 :
										(iFifo$D_OUT[72] ?
										   5'd22 :
										   5'd23)))))))))))))))))))))) } ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_94_ETC___d4684 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_94_ETC___d4683 ^
	      12'h800) <=
	     12'd3071 ;
  assign _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_94_ETC___d4685 =
	     (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_94_ETC___d4683 ^
	      12'h800) <
	     12'd1026 ;
  assign _3970_MINUS_SEXT_resWire_wget__412_BITS_67_TO_5_ETC___d6036 =
	     12'd3970 -
	     SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6033 ;
  assign _7170_MINUS_fpu_madd_fState_S3_first__995_BITS__ETC___d2007 =
	     13'd7170 - fpu_madd_fState_S3$D_OUT[12:0] ;
  assign _7170_MINUS_fpu_madd_fState_S3_first__995_BITS__ETC___d2008 =
	     (_7170_MINUS_fpu_madd_fState_S3_first__995_BITS__ETC___d2007 ^
	      13'h1000) <=
	     13'd4096 ;
  assign _theResult____h164731 =
	     ((_3074_MINUS_SEXT_iFifo_first__087_BITS_167_TO_1_ETC___d3326 ^
	       12'h800) <
	      12'd2105) ?
	       result__h165344 :
	       ((value__h149040 == 25'd0) ? sfd__h144653 : 57'd1) ;
  assign _theResult____h203369 =
	     ((_3074_MINUS_SEXT_iFifo_first__087_BITS_102_TO_9_ETC___d4809 ^
	       12'h800) <
	      12'd2105) ?
	       result__h203982 :
	       ((value__h187678 == 25'd0) ? sfd__h183293 : 57'd1) ;
  assign _theResult____h242308 =
	     ((_3074_MINUS_SEXT_iFifo_first__087_BITS_37_TO_30_ETC___d4034 ^
	       12'h800) <
	      12'd2105) ?
	       result__h242921 :
	       ((value__h226617 == 25'd0) ? sfd__h222232 : 57'd1) ;
  assign _theResult____h269777 =
	     (value__h270397 == 54'd0) ? sfd__h262175 : 57'd1 ;
  assign _theResult____h287414 =
	     ((_3970_MINUS_SEXT_resWire_wget__412_BITS_67_TO_5_ETC___d6036 ^
	       12'h800) <
	      12'd2105) ?
	       result__h288027 :
	       _theResult____h269777 ;
  assign _theResult____h32523 =
	     (fpu_div64_fState_S2$D_OUT[10:0] < 11'd58) ?
	       result__h32648 :
	       result__h32823 ;
  assign _theResult___exp__h142541 =
	     sfd__h142040[53] ?
	       ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h142626) :
	       IF_fpu_madd_fState_S8_first__960_BITS_65_TO_55_ETC___d2986 ;
  assign _theResult___exp__h164098 =
	     sfd__h163471[53] ?
	       ((_theResult___fst_exp__h163453 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h182586) :
	       ((_theResult___fst_exp__h163453 == 11'd0 &&
		 sfd__h163471[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h163453) ;
  assign _theResult___exp__h173688 =
	     sfd__h173061[53] ?
	       ((_theResult___fst_exp__h172969 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h182621) :
	       ((_theResult___fst_exp__h172969 == 11'd0 &&
		 sfd__h173061[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h172969) ;
  assign _theResult___exp__h182440 =
	     sfd__h181789[53] ?
	       ((_theResult___fst_exp__h181770 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h182647) :
	       ((_theResult___fst_exp__h181770 == 11'd0 &&
		 sfd__h181789[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h181770) ;
  assign _theResult___exp__h202736 =
	     sfd__h202109[53] ?
	       ((_theResult___fst_exp__h202091 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h221224) :
	       ((_theResult___fst_exp__h202091 == 11'd0 &&
		 sfd__h202109[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h202091) ;
  assign _theResult___exp__h212326 =
	     sfd__h211699[53] ?
	       ((_theResult___fst_exp__h211607 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h221259) :
	       ((_theResult___fst_exp__h211607 == 11'd0 &&
		 sfd__h211699[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h211607) ;
  assign _theResult___exp__h221078 =
	     sfd__h220427[53] ?
	       ((_theResult___fst_exp__h220408 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h221285) :
	       ((_theResult___fst_exp__h220408 == 11'd0 &&
		 sfd__h220427[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h220408) ;
  assign _theResult___exp__h241675 =
	     sfd__h241048[53] ?
	       ((_theResult___fst_exp__h241030 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h260163) :
	       ((_theResult___fst_exp__h241030 == 11'd0 &&
		 sfd__h241048[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h241030) ;
  assign _theResult___exp__h251265 =
	     sfd__h250638[53] ?
	       ((_theResult___fst_exp__h250546 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h260198) :
	       ((_theResult___fst_exp__h250546 == 11'd0 &&
		 sfd__h250638[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h250546) ;
  assign _theResult___exp__h260017 =
	     sfd__h259366[53] ?
	       ((_theResult___fst_exp__h259347 == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h260224) :
	       ((_theResult___fst_exp__h259347 == 11'd0 &&
		 sfd__h259366[53:52] == 2'b01) ?
		  11'd1 :
		  _theResult___fst_exp__h259347) ;
  assign _theResult___exp__h278402 =
	     sfd__h277978[24] ?
	       ((_theResult___fst_exp__h277886 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h304923) :
	       ((_theResult___fst_exp__h277886 == 8'd0 &&
		 sfd__h277978[24:23] == 2'b01) ?
		  8'd1 :
		  _theResult___fst_exp__h277886) ;
  assign _theResult___exp__h286984 =
	     sfd__h286560[24] ?
	       ((_theResult___fst_exp__h286542 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h304949) :
	       ((_theResult___fst_exp__h286542 == 8'd0 &&
		 sfd__h286560[24:23] == 2'b01) ?
		  8'd1 :
		  _theResult___fst_exp__h286542) ;
  assign _theResult___exp__h296168 =
	     sfd__h295744[24] ?
	       ((_theResult___fst_exp__h295652 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h304984) :
	       ((_theResult___fst_exp__h295652 == 8'd0 &&
		 sfd__h295744[24:23] == 2'b01) ?
		  8'd1 :
		  _theResult___fst_exp__h295652) ;
  assign _theResult___exp__h304804 =
	     sfd__h304356[24] ?
	       ((_theResult___fst_exp__h304337 == 8'd254) ?
		  8'd255 :
		  din_inc___2_exp__h305010) :
	       ((_theResult___fst_exp__h304337 == 8'd0 &&
		 sfd__h304356[24:23] == 2'b01) ?
		  8'd1 :
		  _theResult___fst_exp__h304337) ;
  assign _theResult___exp__h43475 =
	     sfd__h42982[53] ?
	       ((fpu_div64_fState_S4$D_OUT[64:54] == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h43566) :
	       IF_fpu_div64_fState_S4_first__43_BITS_64_TO_54_ETC___d977 ;
  assign _theResult___exp__h95909 =
	     sfd__h95416[53] ?
	       ((fpu_sqr64_fState_S4$D_OUT[64:54] == 11'd2046) ?
		  11'd2047 :
		  din_inc___2_exp__h96000) :
	       IF_fpu_sqr64_fState_S4_first__687_BITS_64_TO_5_ETC___d1721 ;
  assign _theResult___fst__h116827 =
	     { fpu_madd_fProd_S3_first__009_SRL_IF_7170_MINUS_ETC___d2012[105:1],
	       fpu_madd_fProd_S3_first__009_SRL_IF_7170_MINUS_ETC___d2012[0] |
	       sfdlsb__h116825 } ;
  assign _theResult___fst__h1476 =
	     IF_rg_index_1_4_ULE_58_8_THEN_NOT_rg_b_9_EQ_0__ETC___d56 ?
	       _theResult___fst__h1600 :
	       IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d49 ;
  assign _theResult___fst__h1515 =
	     (rg_res[116] || rg_b == 116'd0) ? rg_b : b__h1608 ;
  assign _theResult___fst__h1600 =
	     (IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d49 ==
	      116'd0) ?
	       IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d49 :
	       b__h1712 ;
  assign _theResult___fst__h31322 =
	     IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d499 ?
	       value__h31550[10:0] :
	       11'd0 ;
  assign _theResult___fst_exp__h130949 =
	     sfdBC__h115662[105] ?
	       _theResult___fst_exp__h130971 :
	       _theResult___fst_exp__h131034 ;
  assign _theResult___fst_exp__h130952 =
	     (sfdBC__h115662[105] &&
	      IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2031 ==
	      12'd1023) ?
	       11'd2046 :
	       _theResult___fst_exp__h130949 ;
  assign _theResult___fst_exp__h130971 =
	     (din_exp__h130866 == 11'd0) ? 11'd2 : din_exp__h130866 + 11'd1 ;
  assign _theResult___fst_exp__h130986 =
	     (din_exp__h130866 == 11'd0) ? 11'd1 : din_exp__h130866 ;
  assign _theResult___fst_exp__h131025 =
	     din_exp__h130866 -
	     { 4'd0,
	       IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2460 } ;
  assign _theResult___fst_exp__h131031 =
	     (!sfdBC__h115662[105] && !sfdBC__h115662[104] &&
	      !sfdBC__h115662[103] &&
	      !sfdBC__h115662[102] &&
	      !sfdBC__h115662[101] &&
	      !sfdBC__h115662[100] &&
	      !sfdBC__h115662[99] &&
	      !sfdBC__h115662[98] &&
	      !sfdBC__h115662[97] &&
	      !sfdBC__h115662[96] &&
	      !sfdBC__h115662[95] &&
	      !sfdBC__h115662[94] &&
	      !sfdBC__h115662[93] &&
	      !sfdBC__h115662[92] &&
	      !sfdBC__h115662[91] &&
	      !sfdBC__h115662[90] &&
	      !sfdBC__h115662[89] &&
	      !sfdBC__h115662[88] &&
	      !sfdBC__h115662[87] &&
	      !sfdBC__h115662[86] &&
	      !sfdBC__h115662[85] &&
	      !sfdBC__h115662[84] &&
	      !sfdBC__h115662[83] &&
	      !sfdBC__h115662[82] &&
	      !sfdBC__h115662[81] &&
	      !sfdBC__h115662[80] &&
	      !sfdBC__h115662[79] &&
	      !sfdBC__h115662[78] &&
	      !sfdBC__h115662[77] &&
	      !sfdBC__h115662[76] &&
	      !sfdBC__h115662[75] &&
	      !sfdBC__h115662[74] &&
	      !sfdBC__h115662[73] &&
	      !sfdBC__h115662[72] &&
	      !sfdBC__h115662[71] &&
	      !sfdBC__h115662[70] &&
	      !sfdBC__h115662[69] &&
	      !sfdBC__h115662[68] &&
	      !sfdBC__h115662[67] &&
	      !sfdBC__h115662[66] &&
	      !sfdBC__h115662[65] &&
	      !sfdBC__h115662[64] &&
	      !sfdBC__h115662[63] &&
	      !sfdBC__h115662[62] &&
	      !sfdBC__h115662[61] &&
	      !sfdBC__h115662[60] &&
	      !sfdBC__h115662[59] &&
	      !sfdBC__h115662[58] &&
	      !sfdBC__h115662[57] &&
	      !sfdBC__h115662[56] &&
	      !sfdBC__h115662[55] &&
	      !sfdBC__h115662[54] &&
	      !sfdBC__h115662[53] &&
	      !sfdBC__h115662[52] &&
	      !sfdBC__h115662[51] &&
	      !sfdBC__h115662[50] &&
	      !sfdBC__h115662[49] &&
	      !sfdBC__h115662[48] &&
	      !sfdBC__h115662[47] &&
	      !sfdBC__h115662[46] &&
	      !sfdBC__h115662[45] &&
	      !sfdBC__h115662[44] &&
	      !sfdBC__h115662[43] &&
	      !sfdBC__h115662[42] &&
	      !sfdBC__h115662[41] &&
	      !sfdBC__h115662[40] &&
	      !sfdBC__h115662[39] &&
	      !sfdBC__h115662[38] &&
	      !sfdBC__h115662[37] &&
	      !sfdBC__h115662[36] &&
	      !sfdBC__h115662[35] &&
	      !sfdBC__h115662[34] &&
	      !sfdBC__h115662[33] &&
	      !sfdBC__h115662[32] &&
	      !sfdBC__h115662[31] &&
	      !sfdBC__h115662[30] &&
	      !sfdBC__h115662[29] &&
	      !sfdBC__h115662[28] &&
	      !sfdBC__h115662[27] &&
	      !sfdBC__h115662[26] &&
	      !sfdBC__h115662[25] &&
	      !sfdBC__h115662[24] &&
	      !sfdBC__h115662[23] &&
	      !sfdBC__h115662[22] &&
	      !sfdBC__h115662[21] &&
	      !sfdBC__h115662[20] &&
	      !sfdBC__h115662[19] &&
	      !sfdBC__h115662[18] &&
	      !sfdBC__h115662[17] &&
	      !sfdBC__h115662[16] &&
	      !sfdBC__h115662[15] &&
	      !sfdBC__h115662[14] &&
	      !sfdBC__h115662[13] &&
	      !sfdBC__h115662[12] &&
	      !sfdBC__h115662[11] &&
	      !sfdBC__h115662[10] &&
	      !sfdBC__h115662[9] &&
	      !sfdBC__h115662[8] &&
	      !sfdBC__h115662[7] &&
	      !sfdBC__h115662[6] &&
	      !sfdBC__h115662[5] &&
	      !sfdBC__h115662[4] &&
	      !sfdBC__h115662[3] &&
	      !sfdBC__h115662[2] &&
	      !sfdBC__h115662[1] &&
	      !sfdBC__h115662[0] ||
	      !_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S3_f_ETC___d2463) ?
	       11'd0 :
	       _theResult___fst_exp__h131025 ;
  assign _theResult___fst_exp__h131034 =
	     (!sfdBC__h115662[105] && sfdBC__h115662[104]) ?
	       _theResult___fst_exp__h130986 :
	       _theResult___fst_exp__h131031 ;
  assign _theResult___fst_exp__h141375 =
	     sfd__h133119[56] ?
	       _theResult___fst_exp__h141397 :
	       _theResult___fst_exp__h141460 ;
  assign _theResult___fst_exp__h141378 =
	     (sfd__h133119[56] &&
	      IF_fpu_madd_fState_S7_first__651_BITS_126_TO_1_ETC___d2668 ==
	      12'd1023) ?
	       11'd2046 :
	       _theResult___fst_exp__h141375 ;
  assign _theResult___fst_exp__h141397 =
	     (value__h141307[10:0] == 11'd0) ?
	       11'd2 :
	       value__h141307[10:0] + 11'd1 ;
  assign _theResult___fst_exp__h141412 =
	     (value__h141307[10:0] == 11'd0) ? 11'd1 : value__h141307[10:0] ;
  assign _theResult___fst_exp__h141451 =
	     value__h141307[10:0] -
	     { 5'd0,
	       IF_IF_fpu_madd_fState_S7_first__651_BIT_128_65_ETC___d2901 } ;
  assign _theResult___fst_exp__h141457 =
	     (!sfd__h133119[56] && !sfd__h133119[55] && !sfd__h133119[54] &&
	      !sfd__h133119[53] &&
	      !sfd__h133119[52] &&
	      !sfd__h133119[51] &&
	      !sfd__h133119[50] &&
	      !sfd__h133119[49] &&
	      !sfd__h133119[48] &&
	      !sfd__h133119[47] &&
	      !sfd__h133119[46] &&
	      !sfd__h133119[45] &&
	      !sfd__h133119[44] &&
	      !sfd__h133119[43] &&
	      !sfd__h133119[42] &&
	      !sfd__h133119[41] &&
	      !sfd__h133119[40] &&
	      !sfd__h133119[39] &&
	      !sfd__h133119[38] &&
	      !sfd__h133119[37] &&
	      !sfd__h133119[36] &&
	      !sfd__h133119[35] &&
	      !sfd__h133119[34] &&
	      !sfd__h133119[33] &&
	      !sfd__h133119[32] &&
	      !sfd__h133119[31] &&
	      !sfd__h133119[30] &&
	      !sfd__h133119[29] &&
	      !sfd__h133119[28] &&
	      !sfd__h133119[27] &&
	      !sfd__h133119[26] &&
	      !sfd__h133119[25] &&
	      !sfd__h133119[24] &&
	      !sfd__h133119[23] &&
	      !sfd__h133119[22] &&
	      !sfd__h133119[21] &&
	      !sfd__h133119[20] &&
	      !sfd__h133119[19] &&
	      !sfd__h133119[18] &&
	      !sfd__h133119[17] &&
	      !sfd__h133119[16] &&
	      !sfd__h133119[15] &&
	      !sfd__h133119[14] &&
	      !sfd__h133119[13] &&
	      !sfd__h133119[12] &&
	      !sfd__h133119[11] &&
	      !sfd__h133119[10] &&
	      !sfd__h133119[9] &&
	      !sfd__h133119[8] &&
	      !sfd__h133119[7] &&
	      !sfd__h133119[6] &&
	      !sfd__h133119[5] &&
	      !sfd__h133119[4] &&
	      !sfd__h133119[3] &&
	      !sfd__h133119[2] &&
	      !sfd__h133119[1] &&
	      !sfd__h133119[0] ||
	      !_0_CONCAT_IF_IF_fpu_madd_fState_S7_first__651_B_ETC___d2904) ?
	       11'd0 :
	       _theResult___fst_exp__h141451 ;
  assign _theResult___fst_exp__h141460 =
	     (!sfd__h133119[56] && sfd__h133119[55]) ?
	       _theResult___fst_exp__h141412 :
	       _theResult___fst_exp__h141457 ;
  assign _theResult___fst_exp__h163444 =
	     11'd897 -
	     { 5'd0,
	       IF_iFifo_first__087_BITS_167_TO_160_130_EQ_0_1_ETC___d3271 } ;
  assign _theResult___fst_exp__h163450 =
	     (iFifo$D_OUT[167:160] == 8'd0 && !iFifo$D_OUT[159] &&
	      NOT_iFifo_first__087_BIT_158_142_202_AND_NOT_i_ETC___d3244 ||
	      !_0_CONCAT_IF_iFifo_first__087_BITS_167_TO_160_1_ETC___d3273) ?
	       11'd0 :
	       _theResult___fst_exp__h163444 ;
  assign _theResult___fst_exp__h163453 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       _theResult___fst_exp__h163450 :
	       11'd897 ;
  assign _theResult___fst_exp__h164179 =
	     (_theResult___fst_exp__h163453 == 11'd2047) ?
	       _theResult___fst_exp__h163453 :
	       _theResult___fst_exp__h164176 ;
  assign _theResult___fst_exp__h172969 =
	     _theResult____h164731[56] ?
	       11'd2 :
	       _theResult___fst_exp__h173043 ;
  assign _theResult___fst_exp__h173034 =
	     11'd0 -
	     { 5'd0,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__087_BITS_16_ETC___d3572 } ;
  assign _theResult___fst_exp__h173040 =
	     (!_theResult____h164731[56] && !_theResult____h164731[55] &&
	      !_theResult____h164731[54] &&
	      !_theResult____h164731[53] &&
	      !_theResult____h164731[52] &&
	      !_theResult____h164731[51] &&
	      !_theResult____h164731[50] &&
	      !_theResult____h164731[49] &&
	      !_theResult____h164731[48] &&
	      !_theResult____h164731[47] &&
	      !_theResult____h164731[46] &&
	      !_theResult____h164731[45] &&
	      !_theResult____h164731[44] &&
	      !_theResult____h164731[43] &&
	      !_theResult____h164731[42] &&
	      !_theResult____h164731[41] &&
	      !_theResult____h164731[40] &&
	      !_theResult____h164731[39] &&
	      !_theResult____h164731[38] &&
	      !_theResult____h164731[37] &&
	      !_theResult____h164731[36] &&
	      !_theResult____h164731[35] &&
	      !_theResult____h164731[34] &&
	      !_theResult____h164731[33] &&
	      !_theResult____h164731[32] &&
	      !_theResult____h164731[31] &&
	      !_theResult____h164731[30] &&
	      !_theResult____h164731[29] &&
	      !_theResult____h164731[28] &&
	      !_theResult____h164731[27] &&
	      !_theResult____h164731[26] &&
	      !_theResult____h164731[25] &&
	      !_theResult____h164731[24] &&
	      !_theResult____h164731[23] &&
	      !_theResult____h164731[22] &&
	      !_theResult____h164731[21] &&
	      !_theResult____h164731[20] &&
	      !_theResult____h164731[19] &&
	      !_theResult____h164731[18] &&
	      !_theResult____h164731[17] &&
	      !_theResult____h164731[16] &&
	      !_theResult____h164731[15] &&
	      !_theResult____h164731[14] &&
	      !_theResult____h164731[13] &&
	      !_theResult____h164731[12] &&
	      !_theResult____h164731[11] &&
	      !_theResult____h164731[10] &&
	      !_theResult____h164731[9] &&
	      !_theResult____h164731[8] &&
	      !_theResult____h164731[7] &&
	      !_theResult____h164731[6] &&
	      !_theResult____h164731[5] &&
	      !_theResult____h164731[4] &&
	      !_theResult____h164731[3] &&
	      !_theResult____h164731[2] &&
	      !_theResult____h164731[1] &&
	      !_theResult____h164731[0] ||
	      !_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__08_ETC___d3574) ?
	       11'd0 :
	       _theResult___fst_exp__h173034 ;
  assign _theResult___fst_exp__h173043 =
	     (!_theResult____h164731[56] && _theResult____h164731[55]) ?
	       11'd1 :
	       _theResult___fst_exp__h173040 ;
  assign _theResult___fst_exp__h173769 =
	     (_theResult___fst_exp__h172969 == 11'd2047) ?
	       _theResult___fst_exp__h172969 :
	       _theResult___fst_exp__h173766 ;
  assign _theResult___fst_exp__h181722 =
	     (SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC__q36[10:0] ==
	      11'd0) ?
	       11'd1 :
	       SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC__q36[10:0] ;
  assign _theResult___fst_exp__h181761 =
	     SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC__q36[10:0] -
	     { 5'd0,
	       IF_iFifo_first__087_BITS_167_TO_160_130_EQ_0_1_ETC___d3271 } ;
  assign _theResult___fst_exp__h181767 =
	     (iFifo$D_OUT[167:160] == 8'd0 && !iFifo$D_OUT[159] &&
	      NOT_iFifo_first__087_BIT_158_142_202_AND_NOT_i_ETC___d3244 ||
	      !_0_CONCAT_IF_iFifo_first__087_BITS_167_TO_160_1_ETC___d3624) ?
	       11'd0 :
	       _theResult___fst_exp__h181761 ;
  assign _theResult___fst_exp__h181770 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       _theResult___fst_exp__h181767 :
	       _theResult___fst_exp__h181722 ;
  assign _theResult___fst_exp__h182521 =
	     (_theResult___fst_exp__h181770 == 11'd2047) ?
	       _theResult___fst_exp__h181770 :
	       _theResult___fst_exp__h182518 ;
  assign _theResult___fst_exp__h182530 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_15_ETC___d3189 ?
		  _theResult___snd_fst_exp__h164182 :
		  _theResult___fst_exp__h148408) :
	       (SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC___d3324 ?
		  _theResult___snd_fst_exp__h182524 :
		  _theResult___fst_exp__h148408) ;
  assign _theResult___fst_exp__h182533 =
	     (iFifo$D_OUT[167:160] == 8'd0 && iFifo$D_OUT[159:137] == 23'd0) ?
	       11'd0 :
	       _theResult___fst_exp__h182530 ;
  assign _theResult___fst_exp__h202082 =
	     11'd897 -
	     { 5'd0,
	       IF_iFifo_first__087_BITS_102_TO_95_625_EQ_0_63_ETC___d4757 } ;
  assign _theResult___fst_exp__h202088 =
	     (iFifo$D_OUT[102:95] == 8'd0 && !iFifo$D_OUT[94] &&
	      NOT_iFifo_first__087_BIT_93_637_688_AND_NOT_iF_ETC___d4730 ||
	      !_0_CONCAT_IF_iFifo_first__087_BITS_102_TO_95_62_ETC___d4759) ?
	       11'd0 :
	       _theResult___fst_exp__h202082 ;
  assign _theResult___fst_exp__h202091 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       _theResult___fst_exp__h202088 :
	       11'd897 ;
  assign _theResult___fst_exp__h202817 =
	     (_theResult___fst_exp__h202091 == 11'd2047) ?
	       _theResult___fst_exp__h202091 :
	       _theResult___fst_exp__h202814 ;
  assign _theResult___fst_exp__h211607 =
	     _theResult____h203369[56] ?
	       11'd2 :
	       _theResult___fst_exp__h211681 ;
  assign _theResult___fst_exp__h211672 =
	     11'd0 -
	     { 5'd0,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__087_BITS_10_ETC___d5055 } ;
  assign _theResult___fst_exp__h211678 =
	     (!_theResult____h203369[56] && !_theResult____h203369[55] &&
	      !_theResult____h203369[54] &&
	      !_theResult____h203369[53] &&
	      !_theResult____h203369[52] &&
	      !_theResult____h203369[51] &&
	      !_theResult____h203369[50] &&
	      !_theResult____h203369[49] &&
	      !_theResult____h203369[48] &&
	      !_theResult____h203369[47] &&
	      !_theResult____h203369[46] &&
	      !_theResult____h203369[45] &&
	      !_theResult____h203369[44] &&
	      !_theResult____h203369[43] &&
	      !_theResult____h203369[42] &&
	      !_theResult____h203369[41] &&
	      !_theResult____h203369[40] &&
	      !_theResult____h203369[39] &&
	      !_theResult____h203369[38] &&
	      !_theResult____h203369[37] &&
	      !_theResult____h203369[36] &&
	      !_theResult____h203369[35] &&
	      !_theResult____h203369[34] &&
	      !_theResult____h203369[33] &&
	      !_theResult____h203369[32] &&
	      !_theResult____h203369[31] &&
	      !_theResult____h203369[30] &&
	      !_theResult____h203369[29] &&
	      !_theResult____h203369[28] &&
	      !_theResult____h203369[27] &&
	      !_theResult____h203369[26] &&
	      !_theResult____h203369[25] &&
	      !_theResult____h203369[24] &&
	      !_theResult____h203369[23] &&
	      !_theResult____h203369[22] &&
	      !_theResult____h203369[21] &&
	      !_theResult____h203369[20] &&
	      !_theResult____h203369[19] &&
	      !_theResult____h203369[18] &&
	      !_theResult____h203369[17] &&
	      !_theResult____h203369[16] &&
	      !_theResult____h203369[15] &&
	      !_theResult____h203369[14] &&
	      !_theResult____h203369[13] &&
	      !_theResult____h203369[12] &&
	      !_theResult____h203369[11] &&
	      !_theResult____h203369[10] &&
	      !_theResult____h203369[9] &&
	      !_theResult____h203369[8] &&
	      !_theResult____h203369[7] &&
	      !_theResult____h203369[6] &&
	      !_theResult____h203369[5] &&
	      !_theResult____h203369[4] &&
	      !_theResult____h203369[3] &&
	      !_theResult____h203369[2] &&
	      !_theResult____h203369[1] &&
	      !_theResult____h203369[0] ||
	      !_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__08_ETC___d5057) ?
	       11'd0 :
	       _theResult___fst_exp__h211672 ;
  assign _theResult___fst_exp__h211681 =
	     (!_theResult____h203369[56] && _theResult____h203369[55]) ?
	       11'd1 :
	       _theResult___fst_exp__h211678 ;
  assign _theResult___fst_exp__h212407 =
	     (_theResult___fst_exp__h211607 == 11'd2047) ?
	       _theResult___fst_exp__h211607 :
	       _theResult___fst_exp__h212404 ;
  assign _theResult___fst_exp__h220360 =
	     (SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC__q96[10:0] ==
	      11'd0) ?
	       11'd1 :
	       SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC__q96[10:0] ;
  assign _theResult___fst_exp__h220399 =
	     SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC__q96[10:0] -
	     { 5'd0,
	       IF_iFifo_first__087_BITS_102_TO_95_625_EQ_0_63_ETC___d4757 } ;
  assign _theResult___fst_exp__h220405 =
	     (iFifo$D_OUT[102:95] == 8'd0 && !iFifo$D_OUT[94] &&
	      NOT_iFifo_first__087_BIT_93_637_688_AND_NOT_iF_ETC___d4730 ||
	      !_0_CONCAT_IF_iFifo_first__087_BITS_102_TO_95_62_ETC___d5107) ?
	       11'd0 :
	       _theResult___fst_exp__h220399 ;
  assign _theResult___fst_exp__h220408 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       _theResult___fst_exp__h220405 :
	       _theResult___fst_exp__h220360 ;
  assign _theResult___fst_exp__h221159 =
	     (_theResult___fst_exp__h220408 == 11'd2047) ?
	       _theResult___fst_exp__h220408 :
	       _theResult___fst_exp__h221156 ;
  assign _theResult___fst_exp__h221168 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_94_ETC___d4684 ?
		  _theResult___snd_fst_exp__h202820 :
		  _theResult___fst_exp__h187048) :
	       (SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4807 ?
		  _theResult___snd_fst_exp__h221162 :
		  _theResult___fst_exp__h187048) ;
  assign _theResult___fst_exp__h221171 =
	     (iFifo$D_OUT[102:95] == 8'd0 && iFifo$D_OUT[94:72] == 23'd0) ?
	       11'd0 :
	       _theResult___fst_exp__h221168 ;
  assign _theResult___fst_exp__h241021 =
	     11'd897 -
	     { 5'd0,
	       IF_iFifo_first__087_BITS_37_TO_30_850_EQ_0_856_ETC___d3982 } ;
  assign _theResult___fst_exp__h241027 =
	     (iFifo$D_OUT[37:30] == 8'd0 && !iFifo$D_OUT[29] &&
	      NOT_iFifo_first__087_BIT_28_862_913_AND_NOT_iF_ETC___d3955 ||
	      !_0_CONCAT_IF_iFifo_first__087_BITS_37_TO_30_850_ETC___d3984) ?
	       11'd0 :
	       _theResult___fst_exp__h241021 ;
  assign _theResult___fst_exp__h241030 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       _theResult___fst_exp__h241027 :
	       11'd897 ;
  assign _theResult___fst_exp__h241756 =
	     (_theResult___fst_exp__h241030 == 11'd2047) ?
	       _theResult___fst_exp__h241030 :
	       _theResult___fst_exp__h241753 ;
  assign _theResult___fst_exp__h250546 =
	     _theResult____h242308[56] ?
	       11'd2 :
	       _theResult___fst_exp__h250620 ;
  assign _theResult___fst_exp__h250611 =
	     11'd0 -
	     { 5'd0,
	       IF_IF_3074_MINUS_SEXT_iFifo_first__087_BITS_37_ETC___d4280 } ;
  assign _theResult___fst_exp__h250617 =
	     (!_theResult____h242308[56] && !_theResult____h242308[55] &&
	      !_theResult____h242308[54] &&
	      !_theResult____h242308[53] &&
	      !_theResult____h242308[52] &&
	      !_theResult____h242308[51] &&
	      !_theResult____h242308[50] &&
	      !_theResult____h242308[49] &&
	      !_theResult____h242308[48] &&
	      !_theResult____h242308[47] &&
	      !_theResult____h242308[46] &&
	      !_theResult____h242308[45] &&
	      !_theResult____h242308[44] &&
	      !_theResult____h242308[43] &&
	      !_theResult____h242308[42] &&
	      !_theResult____h242308[41] &&
	      !_theResult____h242308[40] &&
	      !_theResult____h242308[39] &&
	      !_theResult____h242308[38] &&
	      !_theResult____h242308[37] &&
	      !_theResult____h242308[36] &&
	      !_theResult____h242308[35] &&
	      !_theResult____h242308[34] &&
	      !_theResult____h242308[33] &&
	      !_theResult____h242308[32] &&
	      !_theResult____h242308[31] &&
	      !_theResult____h242308[30] &&
	      !_theResult____h242308[29] &&
	      !_theResult____h242308[28] &&
	      !_theResult____h242308[27] &&
	      !_theResult____h242308[26] &&
	      !_theResult____h242308[25] &&
	      !_theResult____h242308[24] &&
	      !_theResult____h242308[23] &&
	      !_theResult____h242308[22] &&
	      !_theResult____h242308[21] &&
	      !_theResult____h242308[20] &&
	      !_theResult____h242308[19] &&
	      !_theResult____h242308[18] &&
	      !_theResult____h242308[17] &&
	      !_theResult____h242308[16] &&
	      !_theResult____h242308[15] &&
	      !_theResult____h242308[14] &&
	      !_theResult____h242308[13] &&
	      !_theResult____h242308[12] &&
	      !_theResult____h242308[11] &&
	      !_theResult____h242308[10] &&
	      !_theResult____h242308[9] &&
	      !_theResult____h242308[8] &&
	      !_theResult____h242308[7] &&
	      !_theResult____h242308[6] &&
	      !_theResult____h242308[5] &&
	      !_theResult____h242308[4] &&
	      !_theResult____h242308[3] &&
	      !_theResult____h242308[2] &&
	      !_theResult____h242308[1] &&
	      !_theResult____h242308[0] ||
	      !_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__08_ETC___d4282) ?
	       11'd0 :
	       _theResult___fst_exp__h250611 ;
  assign _theResult___fst_exp__h250620 =
	     (!_theResult____h242308[56] && _theResult____h242308[55]) ?
	       11'd1 :
	       _theResult___fst_exp__h250617 ;
  assign _theResult___fst_exp__h251346 =
	     (_theResult___fst_exp__h250546 == 11'd2047) ?
	       _theResult___fst_exp__h250546 :
	       _theResult___fst_exp__h251343 ;
  assign _theResult___fst_exp__h259299 =
	     (SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC__q63[10:0] ==
	      11'd0) ?
	       11'd1 :
	       SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC__q63[10:0] ;
  assign _theResult___fst_exp__h259338 =
	     SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC__q63[10:0] -
	     { 5'd0,
	       IF_iFifo_first__087_BITS_37_TO_30_850_EQ_0_856_ETC___d3982 } ;
  assign _theResult___fst_exp__h259344 =
	     (iFifo$D_OUT[37:30] == 8'd0 && !iFifo$D_OUT[29] &&
	      NOT_iFifo_first__087_BIT_28_862_913_AND_NOT_iF_ETC___d3955 ||
	      !_0_CONCAT_IF_iFifo_first__087_BITS_37_TO_30_850_ETC___d4332) ?
	       11'd0 :
	       _theResult___fst_exp__h259338 ;
  assign _theResult___fst_exp__h259347 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       _theResult___fst_exp__h259344 :
	       _theResult___fst_exp__h259299 ;
  assign _theResult___fst_exp__h260098 =
	     (_theResult___fst_exp__h259347 == 11'd2047) ?
	       _theResult___fst_exp__h259347 :
	       _theResult___fst_exp__h260095 ;
  assign _theResult___fst_exp__h260107 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_29_ETC___d3909 ?
		  _theResult___snd_fst_exp__h241759 :
		  _theResult___fst_exp__h225987) :
	       (SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4032 ?
		  _theResult___snd_fst_exp__h260101 :
		  _theResult___fst_exp__h225987) ;
  assign _theResult___fst_exp__h260110 =
	     (iFifo$D_OUT[37:30] == 8'd0 && iFifo$D_OUT[29:7] == 23'd0) ?
	       11'd0 :
	       _theResult___fst_exp__h260107 ;
  assign _theResult___fst_exp__h277886 =
	     _theResult____h269777[56] ?
	       8'd2 :
	       _theResult___fst_exp__h277960 ;
  assign _theResult___fst_exp__h277951 =
	     8'd0 -
	     { 2'd0,
	       IF_IF_0b0_CONCAT_NOT_resWire_wget__412_BITS_67_ETC___d5769 } ;
  assign _theResult___fst_exp__h277957 =
	     (!_theResult____h269777[56] && !_theResult____h269777[55] &&
	      !_theResult____h269777[54] &&
	      !_theResult____h269777[53] &&
	      !_theResult____h269777[52] &&
	      !_theResult____h269777[51] &&
	      !_theResult____h269777[50] &&
	      !_theResult____h269777[49] &&
	      !_theResult____h269777[48] &&
	      !_theResult____h269777[47] &&
	      !_theResult____h269777[46] &&
	      !_theResult____h269777[45] &&
	      !_theResult____h269777[44] &&
	      !_theResult____h269777[43] &&
	      !_theResult____h269777[42] &&
	      !_theResult____h269777[41] &&
	      !_theResult____h269777[40] &&
	      !_theResult____h269777[39] &&
	      !_theResult____h269777[38] &&
	      !_theResult____h269777[37] &&
	      !_theResult____h269777[36] &&
	      !_theResult____h269777[35] &&
	      !_theResult____h269777[34] &&
	      !_theResult____h269777[33] &&
	      !_theResult____h269777[32] &&
	      !_theResult____h269777[31] &&
	      !_theResult____h269777[30] &&
	      !_theResult____h269777[29] &&
	      !_theResult____h269777[28] &&
	      !_theResult____h269777[27] &&
	      !_theResult____h269777[26] &&
	      !_theResult____h269777[25] &&
	      !_theResult____h269777[24] &&
	      !_theResult____h269777[23] &&
	      !_theResult____h269777[22] &&
	      !_theResult____h269777[21] &&
	      !_theResult____h269777[20] &&
	      !_theResult____h269777[19] &&
	      !_theResult____h269777[18] &&
	      !_theResult____h269777[17] &&
	      !_theResult____h269777[16] &&
	      !_theResult____h269777[15] &&
	      !_theResult____h269777[14] &&
	      !_theResult____h269777[13] &&
	      !_theResult____h269777[12] &&
	      !_theResult____h269777[11] &&
	      !_theResult____h269777[10] &&
	      !_theResult____h269777[9] &&
	      !_theResult____h269777[8] &&
	      !_theResult____h269777[7] &&
	      !_theResult____h269777[6] &&
	      !_theResult____h269777[5] &&
	      !_theResult____h269777[4] &&
	      !_theResult____h269777[3] &&
	      !_theResult____h269777[2] &&
	      !_theResult____h269777[1] &&
	      !_theResult____h269777[0] ||
	      !_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__41_ETC___d5771) ?
	       8'd0 :
	       _theResult___fst_exp__h277951 ;
  assign _theResult___fst_exp__h277960 =
	     (!_theResult____h269777[56] && _theResult____h269777[55]) ?
	       8'd1 :
	       _theResult___fst_exp__h277957 ;
  assign _theResult___fst_exp__h278483 =
	     (_theResult___fst_exp__h277886 == 8'd255) ?
	       _theResult___fst_exp__h277886 :
	       _theResult___fst_exp__h278480 ;
  assign _theResult___fst_exp__h286533 =
	     8'd129 -
	     { 2'd0,
	       IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d5984 } ;
  assign _theResult___fst_exp__h286539 =
	     (resWire$wget[67:57] == 11'd0 &&
	      NOT_resWire_wget__412_BIT_56_428_827_AND_NOT_r_ETC___d5929 ||
	      !_0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_41_ETC___d5986) ?
	       8'd0 :
	       _theResult___fst_exp__h286533 ;
  assign _theResult___fst_exp__h286542 =
	     (resWire$wget[67:57] == 11'd0) ?
	       _theResult___fst_exp__h286539 :
	       8'd129 ;
  assign _theResult___fst_exp__h287065 =
	     (_theResult___fst_exp__h286542 == 8'd255) ?
	       _theResult___fst_exp__h286542 :
	       _theResult___fst_exp__h287062 ;
  assign _theResult___fst_exp__h295652 =
	     _theResult____h287414[56] ?
	       8'd2 :
	       _theResult___fst_exp__h295726 ;
  assign _theResult___fst_exp__h295717 =
	     8'd0 -
	     { 2'd0,
	       IF_IF_3970_MINUS_SEXT_resWire_wget__412_BITS_6_ETC___d6280 } ;
  assign _theResult___fst_exp__h295723 =
	     (!_theResult____h287414[56] && !_theResult____h287414[55] &&
	      !_theResult____h287414[54] &&
	      !_theResult____h287414[53] &&
	      !_theResult____h287414[52] &&
	      !_theResult____h287414[51] &&
	      !_theResult____h287414[50] &&
	      !_theResult____h287414[49] &&
	      !_theResult____h287414[48] &&
	      !_theResult____h287414[47] &&
	      !_theResult____h287414[46] &&
	      !_theResult____h287414[45] &&
	      !_theResult____h287414[44] &&
	      !_theResult____h287414[43] &&
	      !_theResult____h287414[42] &&
	      !_theResult____h287414[41] &&
	      !_theResult____h287414[40] &&
	      !_theResult____h287414[39] &&
	      !_theResult____h287414[38] &&
	      !_theResult____h287414[37] &&
	      !_theResult____h287414[36] &&
	      !_theResult____h287414[35] &&
	      !_theResult____h287414[34] &&
	      !_theResult____h287414[33] &&
	      !_theResult____h287414[32] &&
	      !_theResult____h287414[31] &&
	      !_theResult____h287414[30] &&
	      !_theResult____h287414[29] &&
	      !_theResult____h287414[28] &&
	      !_theResult____h287414[27] &&
	      !_theResult____h287414[26] &&
	      !_theResult____h287414[25] &&
	      !_theResult____h287414[24] &&
	      !_theResult____h287414[23] &&
	      !_theResult____h287414[22] &&
	      !_theResult____h287414[21] &&
	      !_theResult____h287414[20] &&
	      !_theResult____h287414[19] &&
	      !_theResult____h287414[18] &&
	      !_theResult____h287414[17] &&
	      !_theResult____h287414[16] &&
	      !_theResult____h287414[15] &&
	      !_theResult____h287414[14] &&
	      !_theResult____h287414[13] &&
	      !_theResult____h287414[12] &&
	      !_theResult____h287414[11] &&
	      !_theResult____h287414[10] &&
	      !_theResult____h287414[9] &&
	      !_theResult____h287414[8] &&
	      !_theResult____h287414[7] &&
	      !_theResult____h287414[6] &&
	      !_theResult____h287414[5] &&
	      !_theResult____h287414[4] &&
	      !_theResult____h287414[3] &&
	      !_theResult____h287414[2] &&
	      !_theResult____h287414[1] &&
	      !_theResult____h287414[0] ||
	      !_0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget__4_ETC___d6282) ?
	       8'd0 :
	       _theResult___fst_exp__h295717 ;
  assign _theResult___fst_exp__h295726 =
	     (!_theResult____h287414[56] && _theResult____h287414[55]) ?
	       8'd1 :
	       _theResult___fst_exp__h295723 ;
  assign _theResult___fst_exp__h296249 =
	     (_theResult___fst_exp__h295652 == 8'd255) ?
	       _theResult___fst_exp__h295652 :
	       _theResult___fst_exp__h296246 ;
  assign _theResult___fst_exp__h304289 =
	     (SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC__q138[7:0] ==
	      8'd0) ?
	       8'd1 :
	       SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC__q138[7:0] ;
  assign _theResult___fst_exp__h304328 =
	     SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC__q138[7:0] -
	     { 2'd0,
	       IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d5984 } ;
  assign _theResult___fst_exp__h304334 =
	     (resWire$wget[67:57] == 11'd0 &&
	      NOT_resWire_wget__412_BIT_56_428_827_AND_NOT_r_ETC___d5929 ||
	      !_0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_41_ETC___d6335) ?
	       8'd0 :
	       _theResult___fst_exp__h304328 ;
  assign _theResult___fst_exp__h304337 =
	     (resWire$wget[67:57] == 11'd0) ?
	       _theResult___fst_exp__h304334 :
	       _theResult___fst_exp__h304289 ;
  assign _theResult___fst_exp__h304885 =
	     (_theResult___fst_exp__h304337 == 8'd255) ?
	       _theResult___fst_exp__h304337 :
	       _theResult___fst_exp__h304882 ;
  assign _theResult___fst_exp__h304894 =
	     (resWire$wget[67:57] == 11'd0) ?
	       (_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5534 ?
		  _theResult___snd_fst_exp__h287068 :
		  _theResult___fst_exp__h269759) :
	       (SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6034 ?
		  _theResult___snd_fst_exp__h304888 :
		  _theResult___fst_exp__h269759) ;
  assign _theResult___fst_exp__h304897 =
	     (resWire$wget[67:57] == 11'd0 && resWire$wget[56:5] == 52'd0) ?
	       8'd0 :
	       _theResult___fst_exp__h304894 ;
  assign _theResult___fst_exp__h42284 =
	     fpu_div64_fState_S3$D_OUT[120:110] - 11'd1 ;
  assign _theResult___fst_exp__h42287 =
	     (fpu_div64_fState_S3$D_OUT[57:56] == 2'b0) ?
	       _theResult___fst_exp__h42284 :
	       11'd2046 ;
  assign _theResult___fst_exp__h42290 =
	     (fpu_div64_fState_S3$D_OUT[120:110] == 11'd2047) ?
	       _theResult___fst_exp__h42287 :
	       fpu_div64_fState_S3$D_OUT[120:110] ;
  assign _theResult___fst_exp__h42333 =
	     sfdin__h34118[57] ?
	       _theResult___fst_exp__h42356 :
	       _theResult___fst_exp__h42420 ;
  assign _theResult___fst_exp__h42336 =
	     (sfdin__h34118[57] &&
	      IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d643 ==
	      12'd1023) ?
	       11'd2046 :
	       _theResult___fst_exp__h42333 ;
  assign _theResult___fst_exp__h42356 =
	     (_theResult___fst_exp__h42290 == 11'd0) ?
	       11'd2 :
	       _theResult___fst_exp__h42290 + 11'd1 ;
  assign _theResult___fst_exp__h42372 =
	     (_theResult___fst_exp__h42290 == 11'd0) ?
	       11'd1 :
	       _theResult___fst_exp__h42290 ;
  assign _theResult___fst_exp__h42411 =
	     _theResult___fst_exp__h42290 -
	     { 5'd0,
	       IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d880 } ;
  assign _theResult___fst_exp__h42417 =
	     (!sfdin__h34118[57] && !sfdin__h34118[56] &&
	      !sfdin__h34118[55] &&
	      !sfdin__h34118[54] &&
	      !sfdin__h34118[53] &&
	      !sfdin__h34118[52] &&
	      !sfdin__h34118[51] &&
	      !sfdin__h34118[50] &&
	      !sfdin__h34118[49] &&
	      !sfdin__h34118[48] &&
	      !sfdin__h34118[47] &&
	      !sfdin__h34118[46] &&
	      !sfdin__h34118[45] &&
	      !sfdin__h34118[44] &&
	      !sfdin__h34118[43] &&
	      !sfdin__h34118[42] &&
	      !sfdin__h34118[41] &&
	      !sfdin__h34118[40] &&
	      !sfdin__h34118[39] &&
	      !sfdin__h34118[38] &&
	      !sfdin__h34118[37] &&
	      !sfdin__h34118[36] &&
	      !sfdin__h34118[35] &&
	      !sfdin__h34118[34] &&
	      !sfdin__h34118[33] &&
	      !sfdin__h34118[32] &&
	      !sfdin__h34118[31] &&
	      !sfdin__h34118[30] &&
	      !sfdin__h34118[29] &&
	      !sfdin__h34118[28] &&
	      !sfdin__h34118[27] &&
	      !sfdin__h34118[26] &&
	      !sfdin__h34118[25] &&
	      !sfdin__h34118[24] &&
	      !sfdin__h34118[23] &&
	      !sfdin__h34118[22] &&
	      !sfdin__h34118[21] &&
	      !sfdin__h34118[20] &&
	      !sfdin__h34118[19] &&
	      !sfdin__h34118[18] &&
	      !sfdin__h34118[17] &&
	      !sfdin__h34118[16] &&
	      !sfdin__h34118[15] &&
	      !sfdin__h34118[14] &&
	      !sfdin__h34118[13] &&
	      !sfdin__h34118[12] &&
	      !sfdin__h34118[11] &&
	      !sfdin__h34118[10] &&
	      !sfdin__h34118[9] &&
	      !sfdin__h34118[8] &&
	      !sfdin__h34118[7] &&
	      !sfdin__h34118[6] &&
	      !sfdin__h34118[5] &&
	      !sfdin__h34118[4] &&
	      !sfdin__h34118[3] &&
	      !sfdin__h34118[2] &&
	      !sfdin__h34118[1] &&
	      !sfdin__h34118[0] ||
	      !_0_CONCAT_IF_IF_fpu_div64_fState_S3_first__86_B_ETC___d883) ?
	       11'd0 :
	       _theResult___fst_exp__h42411 ;
  assign _theResult___fst_exp__h42420 =
	     (!sfdin__h34118[57] && sfdin__h34118[56]) ?
	       _theResult___fst_exp__h42372 :
	       _theResult___fst_exp__h42417 ;
  assign _theResult___fst_exp__h43556 =
	     (fpu_div64_fState_S4$D_OUT[64:54] == 11'd2047) ?
	       fpu_div64_fState_S4$D_OUT[64:54] :
	       _theResult___fst_exp__h43553 ;
  assign _theResult___fst_exp__h94750 =
	     fpu_sqr64_fState_S3$D_OUT[58] ?
	       _theResult___fst_exp__h94773 :
	       _theResult___fst_exp__h94837 ;
  assign _theResult___fst_exp__h94753 =
	     (fpu_sqr64_fState_S3$D_OUT[58] &&
	      IF_fpu_sqr64_fState_S3_first__375_BITS_121_TO__ETC___d1389 ==
	      12'd1023) ?
	       11'd2046 :
	       _theResult___fst_exp__h94750 ;
  assign _theResult___fst_exp__h94773 =
	     (fpu_sqr64_fState_S3$D_OUT[121:111] == 11'd0) ?
	       11'd2 :
	       fpu_sqr64_fState_S3$D_OUT[121:111] + 11'd1 ;
  assign _theResult___fst_exp__h94789 =
	     (fpu_sqr64_fState_S3$D_OUT[121:111] == 11'd0) ?
	       11'd1 :
	       fpu_sqr64_fState_S3$D_OUT[121:111] ;
  assign _theResult___fst_exp__h94828 =
	     fpu_sqr64_fState_S3$D_OUT[121:111] -
	     { 5'd0,
	       IF_fpu_sqr64_fState_S3_first__375_BIT_58_384_T_ETC___d1630 } ;
  assign _theResult___fst_exp__h94834 =
	     (!fpu_sqr64_fState_S3$D_OUT[58] &&
	      !fpu_sqr64_fState_S3$D_OUT[57] &&
	      !fpu_sqr64_fState_S3$D_OUT[56] &&
	      !fpu_sqr64_fState_S3$D_OUT[55] &&
	      !fpu_sqr64_fState_S3$D_OUT[54] &&
	      !fpu_sqr64_fState_S3$D_OUT[53] &&
	      !fpu_sqr64_fState_S3$D_OUT[52] &&
	      !fpu_sqr64_fState_S3$D_OUT[51] &&
	      !fpu_sqr64_fState_S3$D_OUT[50] &&
	      !fpu_sqr64_fState_S3$D_OUT[49] &&
	      !fpu_sqr64_fState_S3$D_OUT[48] &&
	      !fpu_sqr64_fState_S3$D_OUT[47] &&
	      !fpu_sqr64_fState_S3$D_OUT[46] &&
	      !fpu_sqr64_fState_S3$D_OUT[45] &&
	      !fpu_sqr64_fState_S3$D_OUT[44] &&
	      !fpu_sqr64_fState_S3$D_OUT[43] &&
	      !fpu_sqr64_fState_S3$D_OUT[42] &&
	      !fpu_sqr64_fState_S3$D_OUT[41] &&
	      !fpu_sqr64_fState_S3$D_OUT[40] &&
	      !fpu_sqr64_fState_S3$D_OUT[39] &&
	      !fpu_sqr64_fState_S3$D_OUT[38] &&
	      !fpu_sqr64_fState_S3$D_OUT[37] &&
	      !fpu_sqr64_fState_S3$D_OUT[36] &&
	      !fpu_sqr64_fState_S3$D_OUT[35] &&
	      !fpu_sqr64_fState_S3$D_OUT[34] &&
	      !fpu_sqr64_fState_S3$D_OUT[33] &&
	      !fpu_sqr64_fState_S3$D_OUT[32] &&
	      !fpu_sqr64_fState_S3$D_OUT[31] &&
	      !fpu_sqr64_fState_S3$D_OUT[30] &&
	      !fpu_sqr64_fState_S3$D_OUT[29] &&
	      !fpu_sqr64_fState_S3$D_OUT[28] &&
	      !fpu_sqr64_fState_S3$D_OUT[27] &&
	      !fpu_sqr64_fState_S3$D_OUT[26] &&
	      !fpu_sqr64_fState_S3$D_OUT[25] &&
	      !fpu_sqr64_fState_S3$D_OUT[24] &&
	      !fpu_sqr64_fState_S3$D_OUT[23] &&
	      !fpu_sqr64_fState_S3$D_OUT[22] &&
	      !fpu_sqr64_fState_S3$D_OUT[21] &&
	      !fpu_sqr64_fState_S3$D_OUT[20] &&
	      !fpu_sqr64_fState_S3$D_OUT[19] &&
	      !fpu_sqr64_fState_S3$D_OUT[18] &&
	      !fpu_sqr64_fState_S3$D_OUT[17] &&
	      !fpu_sqr64_fState_S3$D_OUT[16] &&
	      !fpu_sqr64_fState_S3$D_OUT[15] &&
	      !fpu_sqr64_fState_S3$D_OUT[14] &&
	      !fpu_sqr64_fState_S3$D_OUT[13] &&
	      !fpu_sqr64_fState_S3$D_OUT[12] &&
	      !fpu_sqr64_fState_S3$D_OUT[11] &&
	      !fpu_sqr64_fState_S3$D_OUT[10] &&
	      !fpu_sqr64_fState_S3$D_OUT[9] &&
	      !fpu_sqr64_fState_S3$D_OUT[8] &&
	      !fpu_sqr64_fState_S3$D_OUT[7] &&
	      !fpu_sqr64_fState_S3$D_OUT[6] &&
	      !fpu_sqr64_fState_S3$D_OUT[5] &&
	      !fpu_sqr64_fState_S3$D_OUT[4] &&
	      !fpu_sqr64_fState_S3$D_OUT[3] &&
	      !fpu_sqr64_fState_S3$D_OUT[2] &&
	      !fpu_sqr64_fState_S3$D_OUT[1] &&
	      !fpu_sqr64_fState_S3$D_OUT[0] ||
	      !_0_CONCAT_IF_fpu_sqr64_fState_S3_first__375_BIT_ETC___d1633) ?
	       11'd0 :
	       _theResult___fst_exp__h94828 ;
  assign _theResult___fst_exp__h94837 =
	     (!fpu_sqr64_fState_S3$D_OUT[58] &&
	      fpu_sqr64_fState_S3$D_OUT[57]) ?
	       _theResult___fst_exp__h94789 :
	       _theResult___fst_exp__h94834 ;
  assign _theResult___fst_exp__h95990 =
	     (fpu_sqr64_fState_S4$D_OUT[64:54] == 11'd2047) ?
	       fpu_sqr64_fState_S4$D_OUT[64:54] :
	       _theResult___fst_exp__h95987 ;
  assign _theResult___fst_sfd__h164180 =
	     (_theResult___fst_exp__h163453 == 11'd2047) ?
	       _theResult___snd__h163404[56:5] :
	       _theResult___fst_sfd__h164177 ;
  assign _theResult___fst_sfd__h173770 =
	     (_theResult___fst_exp__h172969 == 11'd2047) ?
	       sfdin__h172963[56:5] :
	       _theResult___fst_sfd__h173767 ;
  assign _theResult___fst_sfd__h182522 =
	     (_theResult___fst_exp__h181770 == 11'd2047) ?
	       _theResult___snd__h181716[56:5] :
	       _theResult___fst_sfd__h182519 ;
  assign _theResult___fst_sfd__h182531 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_15_ETC___d3189 ?
		  _theResult___snd_fst_sfd__h164183 :
		  _theResult___fst_sfd__h148409) :
	       (SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC___d3324 ?
		  _theResult___snd_fst_sfd__h182525 :
		  _theResult___fst_sfd__h148409) ;
  assign _theResult___fst_sfd__h182537 =
	     ((iFifo$D_OUT[167:160] == 8'd255 ||
	       iFifo$D_OUT[167:160] == 8'd0) &&
	      iFifo$D_OUT[159:137] == 23'd0) ?
	       52'd0 :
	       _theResult___fst_sfd__h182531 ;
  assign _theResult___fst_sfd__h202818 =
	     (_theResult___fst_exp__h202091 == 11'd2047) ?
	       _theResult___snd__h202042[56:5] :
	       _theResult___fst_sfd__h202815 ;
  assign _theResult___fst_sfd__h212408 =
	     (_theResult___fst_exp__h211607 == 11'd2047) ?
	       sfdin__h211601[56:5] :
	       _theResult___fst_sfd__h212405 ;
  assign _theResult___fst_sfd__h221160 =
	     (_theResult___fst_exp__h220408 == 11'd2047) ?
	       _theResult___snd__h220354[56:5] :
	       _theResult___fst_sfd__h221157 ;
  assign _theResult___fst_sfd__h221169 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_94_ETC___d4684 ?
		  _theResult___snd_fst_sfd__h202821 :
		  _theResult___fst_sfd__h187049) :
	       (SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4807 ?
		  _theResult___snd_fst_sfd__h221163 :
		  _theResult___fst_sfd__h187049) ;
  assign _theResult___fst_sfd__h221175 =
	     ((iFifo$D_OUT[102:95] == 8'd255 ||
	       iFifo$D_OUT[102:95] == 8'd0) &&
	      iFifo$D_OUT[94:72] == 23'd0) ?
	       52'd0 :
	       _theResult___fst_sfd__h221169 ;
  assign _theResult___fst_sfd__h241757 =
	     (_theResult___fst_exp__h241030 == 11'd2047) ?
	       _theResult___snd__h240981[56:5] :
	       _theResult___fst_sfd__h241754 ;
  assign _theResult___fst_sfd__h251347 =
	     (_theResult___fst_exp__h250546 == 11'd2047) ?
	       sfdin__h250540[56:5] :
	       _theResult___fst_sfd__h251344 ;
  assign _theResult___fst_sfd__h260099 =
	     (_theResult___fst_exp__h259347 == 11'd2047) ?
	       _theResult___snd__h259293[56:5] :
	       _theResult___fst_sfd__h260096 ;
  assign _theResult___fst_sfd__h260108 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       (_3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_29_ETC___d3909 ?
		  _theResult___snd_fst_sfd__h241760 :
		  _theResult___fst_sfd__h225988) :
	       (SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4032 ?
		  _theResult___snd_fst_sfd__h260102 :
		  _theResult___fst_sfd__h225988) ;
  assign _theResult___fst_sfd__h260114 =
	     ((iFifo$D_OUT[37:30] == 8'd255 || iFifo$D_OUT[37:30] == 8'd0) &&
	      iFifo$D_OUT[29:7] == 23'd0) ?
	       52'd0 :
	       _theResult___fst_sfd__h260108 ;
  assign _theResult___fst_sfd__h278484 =
	     (_theResult___fst_exp__h277886 == 8'd255) ?
	       sfdin__h277880[56:34] :
	       _theResult___fst_sfd__h278481 ;
  assign _theResult___fst_sfd__h287066 =
	     (_theResult___fst_exp__h286542 == 8'd255) ?
	       _theResult___snd__h286493[56:34] :
	       _theResult___fst_sfd__h287063 ;
  assign _theResult___fst_sfd__h296250 =
	     (_theResult___fst_exp__h295652 == 8'd255) ?
	       sfdin__h295646[56:34] :
	       _theResult___fst_sfd__h296247 ;
  assign _theResult___fst_sfd__h304886 =
	     (_theResult___fst_exp__h304337 == 8'd255) ?
	       _theResult___snd__h304283[56:34] :
	       _theResult___fst_sfd__h304883 ;
  assign _theResult___fst_sfd__h304895 =
	     (resWire$wget[67:57] == 11'd0) ?
	       (_3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5534 ?
		  _theResult___snd_fst_sfd__h287069 :
		  _theResult___fst_sfd__h269760) :
	       (SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6034 ?
		  _theResult___snd_fst_sfd__h304889 :
		  _theResult___fst_sfd__h269760) ;
  assign _theResult___fst_sfd__h304901 =
	     ((resWire$wget[67:57] == 11'd2047 ||
	       resWire$wget[67:57] == 11'd0) &&
	      resWire$wget[56:5] == 52'd0) ?
	       23'd0 :
	       _theResult___fst_sfd__h304895 ;
  assign _theResult___fst_sfd__h43557 =
	     (fpu_div64_fState_S4$D_OUT[64:54] == 11'd2047) ?
	       fpu_div64_fState_S4$D_OUT[53:2] :
	       _theResult___fst_sfd__h43554 ;
  assign _theResult___fst_sfd__h95991 =
	     (fpu_sqr64_fState_S4$D_OUT[64:54] == 11'd2047) ?
	       fpu_sqr64_fState_S4$D_OUT[53:2] :
	       _theResult___fst_sfd__h95988 ;
  assign _theResult___fst_sfd__h96608 =
	     fpu_madd_fOperand_S0$D_OUT[195] ?
	       fpu_madd_fOperand_S0$D_OUT[182:131] :
	       52'd0 ;
  assign _theResult___sfd__h142542 =
	     sfd__h142040[53] ?
	       ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2046) ?
		  52'd0 :
		  sfd__h142040[52:1]) :
	       sfd__h142040[51:0] ;
  assign _theResult___sfd__h164099 =
	     sfd__h163471[53] ?
	       ((_theResult___fst_exp__h163453 == 11'd2046) ?
		  52'd0 :
		  sfd__h163471[52:1]) :
	       sfd__h163471[51:0] ;
  assign _theResult___sfd__h173689 =
	     sfd__h173061[53] ?
	       ((_theResult___fst_exp__h172969 == 11'd2046) ?
		  52'd0 :
		  sfd__h173061[52:1]) :
	       sfd__h173061[51:0] ;
  assign _theResult___sfd__h182441 =
	     sfd__h181789[53] ?
	       ((_theResult___fst_exp__h181770 == 11'd2046) ?
		  52'd0 :
		  sfd__h181789[52:1]) :
	       sfd__h181789[51:0] ;
  assign _theResult___sfd__h202737 =
	     sfd__h202109[53] ?
	       ((_theResult___fst_exp__h202091 == 11'd2046) ?
		  52'd0 :
		  sfd__h202109[52:1]) :
	       sfd__h202109[51:0] ;
  assign _theResult___sfd__h212327 =
	     sfd__h211699[53] ?
	       ((_theResult___fst_exp__h211607 == 11'd2046) ?
		  52'd0 :
		  sfd__h211699[52:1]) :
	       sfd__h211699[51:0] ;
  assign _theResult___sfd__h221079 =
	     sfd__h220427[53] ?
	       ((_theResult___fst_exp__h220408 == 11'd2046) ?
		  52'd0 :
		  sfd__h220427[52:1]) :
	       sfd__h220427[51:0] ;
  assign _theResult___sfd__h241676 =
	     sfd__h241048[53] ?
	       ((_theResult___fst_exp__h241030 == 11'd2046) ?
		  52'd0 :
		  sfd__h241048[52:1]) :
	       sfd__h241048[51:0] ;
  assign _theResult___sfd__h251266 =
	     sfd__h250638[53] ?
	       ((_theResult___fst_exp__h250546 == 11'd2046) ?
		  52'd0 :
		  sfd__h250638[52:1]) :
	       sfd__h250638[51:0] ;
  assign _theResult___sfd__h260018 =
	     sfd__h259366[53] ?
	       ((_theResult___fst_exp__h259347 == 11'd2046) ?
		  52'd0 :
		  sfd__h259366[52:1]) :
	       sfd__h259366[51:0] ;
  assign _theResult___sfd__h278403 =
	     sfd__h277978[24] ?
	       ((_theResult___fst_exp__h277886 == 8'd254) ?
		  23'd0 :
		  sfd__h277978[23:1]) :
	       sfd__h277978[22:0] ;
  assign _theResult___sfd__h286985 =
	     sfd__h286560[24] ?
	       ((_theResult___fst_exp__h286542 == 8'd254) ?
		  23'd0 :
		  sfd__h286560[23:1]) :
	       sfd__h286560[22:0] ;
  assign _theResult___sfd__h296169 =
	     sfd__h295744[24] ?
	       ((_theResult___fst_exp__h295652 == 8'd254) ?
		  23'd0 :
		  sfd__h295744[23:1]) :
	       sfd__h295744[22:0] ;
  assign _theResult___sfd__h304805 =
	     sfd__h304356[24] ?
	       ((_theResult___fst_exp__h304337 == 8'd254) ?
		  23'd0 :
		  sfd__h304356[23:1]) :
	       sfd__h304356[22:0] ;
  assign _theResult___sfd__h43476 =
	     sfd__h42982[53] ?
	       ((fpu_div64_fState_S4$D_OUT[64:54] == 11'd2046) ?
		  52'd0 :
		  sfd__h42982[52:1]) :
	       sfd__h42982[51:0] ;
  assign _theResult___sfd__h95910 =
	     sfd__h95416[53] ?
	       ((fpu_sqr64_fState_S4$D_OUT[64:54] == 11'd2046) ?
		  52'd0 :
		  sfd__h95416[52:1]) :
	       sfd__h95416[51:0] ;
  assign _theResult___snd__h130966 = { sfdBC__h115662[104:0], 1'd0 } ;
  assign _theResult___snd__h130980 =
	     (!sfdBC__h115662[105] && sfdBC__h115662[104]) ?
	       _theResult___snd__h130982 :
	       _theResult___snd__h130994 ;
  assign _theResult___snd__h130982 = { sfdBC__h115662[103:0], 2'd0 } ;
  assign _theResult___snd__h130994 =
	     (!sfdBC__h115662[105] && !sfdBC__h115662[104] &&
	      !sfdBC__h115662[103] &&
	      !sfdBC__h115662[102] &&
	      !sfdBC__h115662[101] &&
	      !sfdBC__h115662[100] &&
	      !sfdBC__h115662[99] &&
	      !sfdBC__h115662[98] &&
	      !sfdBC__h115662[97] &&
	      !sfdBC__h115662[96] &&
	      !sfdBC__h115662[95] &&
	      !sfdBC__h115662[94] &&
	      !sfdBC__h115662[93] &&
	      !sfdBC__h115662[92] &&
	      !sfdBC__h115662[91] &&
	      !sfdBC__h115662[90] &&
	      !sfdBC__h115662[89] &&
	      !sfdBC__h115662[88] &&
	      !sfdBC__h115662[87] &&
	      !sfdBC__h115662[86] &&
	      !sfdBC__h115662[85] &&
	      !sfdBC__h115662[84] &&
	      !sfdBC__h115662[83] &&
	      !sfdBC__h115662[82] &&
	      !sfdBC__h115662[81] &&
	      !sfdBC__h115662[80] &&
	      !sfdBC__h115662[79] &&
	      !sfdBC__h115662[78] &&
	      !sfdBC__h115662[77] &&
	      !sfdBC__h115662[76] &&
	      !sfdBC__h115662[75] &&
	      !sfdBC__h115662[74] &&
	      !sfdBC__h115662[73] &&
	      !sfdBC__h115662[72] &&
	      !sfdBC__h115662[71] &&
	      !sfdBC__h115662[70] &&
	      !sfdBC__h115662[69] &&
	      !sfdBC__h115662[68] &&
	      !sfdBC__h115662[67] &&
	      !sfdBC__h115662[66] &&
	      !sfdBC__h115662[65] &&
	      !sfdBC__h115662[64] &&
	      !sfdBC__h115662[63] &&
	      !sfdBC__h115662[62] &&
	      !sfdBC__h115662[61] &&
	      !sfdBC__h115662[60] &&
	      !sfdBC__h115662[59] &&
	      !sfdBC__h115662[58] &&
	      !sfdBC__h115662[57] &&
	      !sfdBC__h115662[56] &&
	      !sfdBC__h115662[55] &&
	      !sfdBC__h115662[54] &&
	      !sfdBC__h115662[53] &&
	      !sfdBC__h115662[52] &&
	      !sfdBC__h115662[51] &&
	      !sfdBC__h115662[50] &&
	      !sfdBC__h115662[49] &&
	      !sfdBC__h115662[48] &&
	      !sfdBC__h115662[47] &&
	      !sfdBC__h115662[46] &&
	      !sfdBC__h115662[45] &&
	      !sfdBC__h115662[44] &&
	      !sfdBC__h115662[43] &&
	      !sfdBC__h115662[42] &&
	      !sfdBC__h115662[41] &&
	      !sfdBC__h115662[40] &&
	      !sfdBC__h115662[39] &&
	      !sfdBC__h115662[38] &&
	      !sfdBC__h115662[37] &&
	      !sfdBC__h115662[36] &&
	      !sfdBC__h115662[35] &&
	      !sfdBC__h115662[34] &&
	      !sfdBC__h115662[33] &&
	      !sfdBC__h115662[32] &&
	      !sfdBC__h115662[31] &&
	      !sfdBC__h115662[30] &&
	      !sfdBC__h115662[29] &&
	      !sfdBC__h115662[28] &&
	      !sfdBC__h115662[27] &&
	      !sfdBC__h115662[26] &&
	      !sfdBC__h115662[25] &&
	      !sfdBC__h115662[24] &&
	      !sfdBC__h115662[23] &&
	      !sfdBC__h115662[22] &&
	      !sfdBC__h115662[21] &&
	      !sfdBC__h115662[20] &&
	      !sfdBC__h115662[19] &&
	      !sfdBC__h115662[18] &&
	      !sfdBC__h115662[17] &&
	      !sfdBC__h115662[16] &&
	      !sfdBC__h115662[15] &&
	      !sfdBC__h115662[14] &&
	      !sfdBC__h115662[13] &&
	      !sfdBC__h115662[12] &&
	      !sfdBC__h115662[11] &&
	      !sfdBC__h115662[10] &&
	      !sfdBC__h115662[9] &&
	      !sfdBC__h115662[8] &&
	      !sfdBC__h115662[7] &&
	      !sfdBC__h115662[6] &&
	      !sfdBC__h115662[5] &&
	      !sfdBC__h115662[4] &&
	      !sfdBC__h115662[3] &&
	      !sfdBC__h115662[2] &&
	      !sfdBC__h115662[1] &&
	      !sfdBC__h115662[0]) ?
	       sfdBC__h115662 :
	       _theResult___snd__h131000 ;
  assign _theResult___snd__h131000 =
	     { IF_0_CONCAT_IF_IF_7170_MINUS_fpu_madd_fState_S_ETC__q24[103:0],
	       2'd0 } ;
  assign _theResult___snd__h131018 =
	     sfdBC__h115662 <<
	     IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2462 ;
  assign _theResult___snd__h131023 =
	     sfdBC__h115662 <<
	     IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2460 ;
  assign _theResult___snd__h141392 = { sfd__h133119[55:0], 1'd0 } ;
  assign _theResult___snd__h141406 =
	     (!sfd__h133119[56] && sfd__h133119[55]) ?
	       _theResult___snd__h141408 :
	       _theResult___snd__h141420 ;
  assign _theResult___snd__h141408 = { sfd__h133119[54:0], 2'd0 } ;
  assign _theResult___snd__h141420 =
	     (!sfd__h133119[56] && !sfd__h133119[55] && !sfd__h133119[54] &&
	      !sfd__h133119[53] &&
	      !sfd__h133119[52] &&
	      !sfd__h133119[51] &&
	      !sfd__h133119[50] &&
	      !sfd__h133119[49] &&
	      !sfd__h133119[48] &&
	      !sfd__h133119[47] &&
	      !sfd__h133119[46] &&
	      !sfd__h133119[45] &&
	      !sfd__h133119[44] &&
	      !sfd__h133119[43] &&
	      !sfd__h133119[42] &&
	      !sfd__h133119[41] &&
	      !sfd__h133119[40] &&
	      !sfd__h133119[39] &&
	      !sfd__h133119[38] &&
	      !sfd__h133119[37] &&
	      !sfd__h133119[36] &&
	      !sfd__h133119[35] &&
	      !sfd__h133119[34] &&
	      !sfd__h133119[33] &&
	      !sfd__h133119[32] &&
	      !sfd__h133119[31] &&
	      !sfd__h133119[30] &&
	      !sfd__h133119[29] &&
	      !sfd__h133119[28] &&
	      !sfd__h133119[27] &&
	      !sfd__h133119[26] &&
	      !sfd__h133119[25] &&
	      !sfd__h133119[24] &&
	      !sfd__h133119[23] &&
	      !sfd__h133119[22] &&
	      !sfd__h133119[21] &&
	      !sfd__h133119[20] &&
	      !sfd__h133119[19] &&
	      !sfd__h133119[18] &&
	      !sfd__h133119[17] &&
	      !sfd__h133119[16] &&
	      !sfd__h133119[15] &&
	      !sfd__h133119[14] &&
	      !sfd__h133119[13] &&
	      !sfd__h133119[12] &&
	      !sfd__h133119[11] &&
	      !sfd__h133119[10] &&
	      !sfd__h133119[9] &&
	      !sfd__h133119[8] &&
	      !sfd__h133119[7] &&
	      !sfd__h133119[6] &&
	      !sfd__h133119[5] &&
	      !sfd__h133119[4] &&
	      !sfd__h133119[3] &&
	      !sfd__h133119[2] &&
	      !sfd__h133119[1] &&
	      !sfd__h133119[0]) ?
	       sfd__h133119 :
	       _theResult___snd__h141426 ;
  assign _theResult___snd__h141426 =
	     { IF_0_CONCAT_IF_IF_fpu_madd_fState_S7_first__65_ETC__q29[54:0],
	       2'd0 } ;
  assign _theResult___snd__h141444 =
	     sfd__h133119 <<
	     IF_fpu_madd_fState_S7_first__651_BITS_126_TO_1_ETC___d2903 ;
  assign _theResult___snd__h141449 =
	     sfd__h133119 <<
	     IF_IF_fpu_madd_fState_S7_first__651_BIT_128_65_ETC___d2901 ;
  assign _theResult___snd__h163404 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       _theResult___snd__h163413 :
	       _theResult___snd__h163406 ;
  assign _theResult___snd__h163406 = { iFifo$D_OUT[159:137], 34'd0 } ;
  assign _theResult___snd__h163413 =
	     (iFifo$D_OUT[167:160] == 8'd0 && !iFifo$D_OUT[159] &&
	      NOT_iFifo_first__087_BIT_158_142_202_AND_NOT_i_ETC___d3244) ?
	       sfd__h144653 :
	       _theResult___snd__h163419 ;
  assign _theResult___snd__h163419 =
	     { IF_0_CONCAT_IF_iFifo_first__087_BITS_167_TO_16_ETC__q33[54:0],
	       2'd0 } ;
  assign _theResult___snd__h163442 =
	     sfd__h144653 <<
	     IF_iFifo_first__087_BITS_167_TO_160_130_EQ_0_1_ETC___d3271 ;
  assign _theResult___snd__h172980 = { _theResult____h164731[55:0], 1'd0 } ;
  assign _theResult___snd__h172991 =
	     (!_theResult____h164731[56] && _theResult____h164731[55]) ?
	       _theResult___snd__h172993 :
	       _theResult___snd__h173003 ;
  assign _theResult___snd__h172993 = { _theResult____h164731[54:0], 2'd0 } ;
  assign _theResult___snd__h173003 =
	     (!_theResult____h164731[56] && !_theResult____h164731[55] &&
	      !_theResult____h164731[54] &&
	      !_theResult____h164731[53] &&
	      !_theResult____h164731[52] &&
	      !_theResult____h164731[51] &&
	      !_theResult____h164731[50] &&
	      !_theResult____h164731[49] &&
	      !_theResult____h164731[48] &&
	      !_theResult____h164731[47] &&
	      !_theResult____h164731[46] &&
	      !_theResult____h164731[45] &&
	      !_theResult____h164731[44] &&
	      !_theResult____h164731[43] &&
	      !_theResult____h164731[42] &&
	      !_theResult____h164731[41] &&
	      !_theResult____h164731[40] &&
	      !_theResult____h164731[39] &&
	      !_theResult____h164731[38] &&
	      !_theResult____h164731[37] &&
	      !_theResult____h164731[36] &&
	      !_theResult____h164731[35] &&
	      !_theResult____h164731[34] &&
	      !_theResult____h164731[33] &&
	      !_theResult____h164731[32] &&
	      !_theResult____h164731[31] &&
	      !_theResult____h164731[30] &&
	      !_theResult____h164731[29] &&
	      !_theResult____h164731[28] &&
	      !_theResult____h164731[27] &&
	      !_theResult____h164731[26] &&
	      !_theResult____h164731[25] &&
	      !_theResult____h164731[24] &&
	      !_theResult____h164731[23] &&
	      !_theResult____h164731[22] &&
	      !_theResult____h164731[21] &&
	      !_theResult____h164731[20] &&
	      !_theResult____h164731[19] &&
	      !_theResult____h164731[18] &&
	      !_theResult____h164731[17] &&
	      !_theResult____h164731[16] &&
	      !_theResult____h164731[15] &&
	      !_theResult____h164731[14] &&
	      !_theResult____h164731[13] &&
	      !_theResult____h164731[12] &&
	      !_theResult____h164731[11] &&
	      !_theResult____h164731[10] &&
	      !_theResult____h164731[9] &&
	      !_theResult____h164731[8] &&
	      !_theResult____h164731[7] &&
	      !_theResult____h164731[6] &&
	      !_theResult____h164731[5] &&
	      !_theResult____h164731[4] &&
	      !_theResult____h164731[3] &&
	      !_theResult____h164731[2] &&
	      !_theResult____h164731[1] &&
	      !_theResult____h164731[0]) ?
	       _theResult____h164731 :
	       _theResult___snd__h173009 ;
  assign _theResult___snd__h173009 =
	     { IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q37[54:0],
	       2'd0 } ;
  assign _theResult___snd__h173032 =
	     _theResult____h164731 <<
	     IF_IF_3074_MINUS_SEXT_iFifo_first__087_BITS_16_ETC___d3572 ;
  assign _theResult___snd__h181716 =
	     (iFifo$D_OUT[167:160] == 8'd0) ?
	       _theResult___snd__h181730 :
	       _theResult___snd__h163406 ;
  assign _theResult___snd__h181730 =
	     (iFifo$D_OUT[167:160] == 8'd0 && !iFifo$D_OUT[159] &&
	      NOT_iFifo_first__087_BIT_158_142_202_AND_NOT_i_ETC___d3244) ?
	       sfd__h144653 :
	       _theResult___snd__h181736 ;
  assign _theResult___snd__h181736 =
	     { IF_0_CONCAT_IF_iFifo_first__087_BITS_167_TO_16_ETC__q40[54:0],
	       2'd0 } ;
  assign _theResult___snd__h181754 =
	     sfd__h144653 <<
	     IF_SEXT_iFifo_first__087_BITS_167_TO_160_130_M_ETC___d3623 ;
  assign _theResult___snd__h202042 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       _theResult___snd__h202051 :
	       _theResult___snd__h202044 ;
  assign _theResult___snd__h202044 = { iFifo$D_OUT[94:72], 34'd0 } ;
  assign _theResult___snd__h202051 =
	     (iFifo$D_OUT[102:95] == 8'd0 && !iFifo$D_OUT[94] &&
	      NOT_iFifo_first__087_BIT_93_637_688_AND_NOT_iF_ETC___d4730) ?
	       sfd__h183293 :
	       _theResult___snd__h202057 ;
  assign _theResult___snd__h202057 =
	     { IF_0_CONCAT_IF_iFifo_first__087_BITS_102_TO_95_ETC__q93[54:0],
	       2'd0 } ;
  assign _theResult___snd__h202080 =
	     sfd__h183293 <<
	     IF_iFifo_first__087_BITS_102_TO_95_625_EQ_0_63_ETC___d4757 ;
  assign _theResult___snd__h211618 = { _theResult____h203369[55:0], 1'd0 } ;
  assign _theResult___snd__h211629 =
	     (!_theResult____h203369[56] && _theResult____h203369[55]) ?
	       _theResult___snd__h211631 :
	       _theResult___snd__h211641 ;
  assign _theResult___snd__h211631 = { _theResult____h203369[54:0], 2'd0 } ;
  assign _theResult___snd__h211641 =
	     (!_theResult____h203369[56] && !_theResult____h203369[55] &&
	      !_theResult____h203369[54] &&
	      !_theResult____h203369[53] &&
	      !_theResult____h203369[52] &&
	      !_theResult____h203369[51] &&
	      !_theResult____h203369[50] &&
	      !_theResult____h203369[49] &&
	      !_theResult____h203369[48] &&
	      !_theResult____h203369[47] &&
	      !_theResult____h203369[46] &&
	      !_theResult____h203369[45] &&
	      !_theResult____h203369[44] &&
	      !_theResult____h203369[43] &&
	      !_theResult____h203369[42] &&
	      !_theResult____h203369[41] &&
	      !_theResult____h203369[40] &&
	      !_theResult____h203369[39] &&
	      !_theResult____h203369[38] &&
	      !_theResult____h203369[37] &&
	      !_theResult____h203369[36] &&
	      !_theResult____h203369[35] &&
	      !_theResult____h203369[34] &&
	      !_theResult____h203369[33] &&
	      !_theResult____h203369[32] &&
	      !_theResult____h203369[31] &&
	      !_theResult____h203369[30] &&
	      !_theResult____h203369[29] &&
	      !_theResult____h203369[28] &&
	      !_theResult____h203369[27] &&
	      !_theResult____h203369[26] &&
	      !_theResult____h203369[25] &&
	      !_theResult____h203369[24] &&
	      !_theResult____h203369[23] &&
	      !_theResult____h203369[22] &&
	      !_theResult____h203369[21] &&
	      !_theResult____h203369[20] &&
	      !_theResult____h203369[19] &&
	      !_theResult____h203369[18] &&
	      !_theResult____h203369[17] &&
	      !_theResult____h203369[16] &&
	      !_theResult____h203369[15] &&
	      !_theResult____h203369[14] &&
	      !_theResult____h203369[13] &&
	      !_theResult____h203369[12] &&
	      !_theResult____h203369[11] &&
	      !_theResult____h203369[10] &&
	      !_theResult____h203369[9] &&
	      !_theResult____h203369[8] &&
	      !_theResult____h203369[7] &&
	      !_theResult____h203369[6] &&
	      !_theResult____h203369[5] &&
	      !_theResult____h203369[4] &&
	      !_theResult____h203369[3] &&
	      !_theResult____h203369[2] &&
	      !_theResult____h203369[1] &&
	      !_theResult____h203369[0]) ?
	       _theResult____h203369 :
	       _theResult___snd__h211647 ;
  assign _theResult___snd__h211647 =
	     { IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q97[54:0],
	       2'd0 } ;
  assign _theResult___snd__h211670 =
	     _theResult____h203369 <<
	     IF_IF_3074_MINUS_SEXT_iFifo_first__087_BITS_10_ETC___d5055 ;
  assign _theResult___snd__h220354 =
	     (iFifo$D_OUT[102:95] == 8'd0) ?
	       _theResult___snd__h220368 :
	       _theResult___snd__h202044 ;
  assign _theResult___snd__h220368 =
	     (iFifo$D_OUT[102:95] == 8'd0 && !iFifo$D_OUT[94] &&
	      NOT_iFifo_first__087_BIT_93_637_688_AND_NOT_iF_ETC___d4730) ?
	       sfd__h183293 :
	       _theResult___snd__h220374 ;
  assign _theResult___snd__h220374 =
	     { IF_0_CONCAT_IF_iFifo_first__087_BITS_102_TO_95_ETC__q100[54:0],
	       2'd0 } ;
  assign _theResult___snd__h220392 =
	     sfd__h183293 <<
	     IF_SEXT_iFifo_first__087_BITS_102_TO_95_625_MI_ETC___d5106 ;
  assign _theResult___snd__h240981 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       _theResult___snd__h240990 :
	       _theResult___snd__h240983 ;
  assign _theResult___snd__h240983 = { iFifo$D_OUT[29:7], 34'd0 } ;
  assign _theResult___snd__h240990 =
	     (iFifo$D_OUT[37:30] == 8'd0 && !iFifo$D_OUT[29] &&
	      NOT_iFifo_first__087_BIT_28_862_913_AND_NOT_iF_ETC___d3955) ?
	       sfd__h222232 :
	       _theResult___snd__h240996 ;
  assign _theResult___snd__h240996 =
	     { IF_0_CONCAT_IF_iFifo_first__087_BITS_37_TO_30__ETC__q60[54:0],
	       2'd0 } ;
  assign _theResult___snd__h241019 =
	     sfd__h222232 <<
	     IF_iFifo_first__087_BITS_37_TO_30_850_EQ_0_856_ETC___d3982 ;
  assign _theResult___snd__h250557 = { _theResult____h242308[55:0], 1'd0 } ;
  assign _theResult___snd__h250568 =
	     (!_theResult____h242308[56] && _theResult____h242308[55]) ?
	       _theResult___snd__h250570 :
	       _theResult___snd__h250580 ;
  assign _theResult___snd__h250570 = { _theResult____h242308[54:0], 2'd0 } ;
  assign _theResult___snd__h250580 =
	     (!_theResult____h242308[56] && !_theResult____h242308[55] &&
	      !_theResult____h242308[54] &&
	      !_theResult____h242308[53] &&
	      !_theResult____h242308[52] &&
	      !_theResult____h242308[51] &&
	      !_theResult____h242308[50] &&
	      !_theResult____h242308[49] &&
	      !_theResult____h242308[48] &&
	      !_theResult____h242308[47] &&
	      !_theResult____h242308[46] &&
	      !_theResult____h242308[45] &&
	      !_theResult____h242308[44] &&
	      !_theResult____h242308[43] &&
	      !_theResult____h242308[42] &&
	      !_theResult____h242308[41] &&
	      !_theResult____h242308[40] &&
	      !_theResult____h242308[39] &&
	      !_theResult____h242308[38] &&
	      !_theResult____h242308[37] &&
	      !_theResult____h242308[36] &&
	      !_theResult____h242308[35] &&
	      !_theResult____h242308[34] &&
	      !_theResult____h242308[33] &&
	      !_theResult____h242308[32] &&
	      !_theResult____h242308[31] &&
	      !_theResult____h242308[30] &&
	      !_theResult____h242308[29] &&
	      !_theResult____h242308[28] &&
	      !_theResult____h242308[27] &&
	      !_theResult____h242308[26] &&
	      !_theResult____h242308[25] &&
	      !_theResult____h242308[24] &&
	      !_theResult____h242308[23] &&
	      !_theResult____h242308[22] &&
	      !_theResult____h242308[21] &&
	      !_theResult____h242308[20] &&
	      !_theResult____h242308[19] &&
	      !_theResult____h242308[18] &&
	      !_theResult____h242308[17] &&
	      !_theResult____h242308[16] &&
	      !_theResult____h242308[15] &&
	      !_theResult____h242308[14] &&
	      !_theResult____h242308[13] &&
	      !_theResult____h242308[12] &&
	      !_theResult____h242308[11] &&
	      !_theResult____h242308[10] &&
	      !_theResult____h242308[9] &&
	      !_theResult____h242308[8] &&
	      !_theResult____h242308[7] &&
	      !_theResult____h242308[6] &&
	      !_theResult____h242308[5] &&
	      !_theResult____h242308[4] &&
	      !_theResult____h242308[3] &&
	      !_theResult____h242308[2] &&
	      !_theResult____h242308[1] &&
	      !_theResult____h242308[0]) ?
	       _theResult____h242308 :
	       _theResult___snd__h250586 ;
  assign _theResult___snd__h250586 =
	     { IF_0_CONCAT_IF_IF_3074_MINUS_SEXT_iFifo_first__ETC__q64[54:0],
	       2'd0 } ;
  assign _theResult___snd__h250609 =
	     _theResult____h242308 <<
	     IF_IF_3074_MINUS_SEXT_iFifo_first__087_BITS_37_ETC___d4280 ;
  assign _theResult___snd__h259293 =
	     (iFifo$D_OUT[37:30] == 8'd0) ?
	       _theResult___snd__h259307 :
	       _theResult___snd__h240983 ;
  assign _theResult___snd__h259307 =
	     (iFifo$D_OUT[37:30] == 8'd0 && !iFifo$D_OUT[29] &&
	      NOT_iFifo_first__087_BIT_28_862_913_AND_NOT_iF_ETC___d3955) ?
	       sfd__h222232 :
	       _theResult___snd__h259313 ;
  assign _theResult___snd__h259313 =
	     { IF_0_CONCAT_IF_iFifo_first__087_BITS_37_TO_30__ETC__q67[54:0],
	       2'd0 } ;
  assign _theResult___snd__h259331 =
	     sfd__h222232 <<
	     IF_SEXT_iFifo_first__087_BITS_37_TO_30_850_MIN_ETC___d4331 ;
  assign _theResult___snd__h277897 = { _theResult____h269777[55:0], 1'd0 } ;
  assign _theResult___snd__h277908 =
	     (!_theResult____h269777[56] && _theResult____h269777[55]) ?
	       _theResult___snd__h277910 :
	       _theResult___snd__h277920 ;
  assign _theResult___snd__h277910 = { _theResult____h269777[54:0], 2'd0 } ;
  assign _theResult___snd__h277920 =
	     (!_theResult____h269777[56] && !_theResult____h269777[55] &&
	      !_theResult____h269777[54] &&
	      !_theResult____h269777[53] &&
	      !_theResult____h269777[52] &&
	      !_theResult____h269777[51] &&
	      !_theResult____h269777[50] &&
	      !_theResult____h269777[49] &&
	      !_theResult____h269777[48] &&
	      !_theResult____h269777[47] &&
	      !_theResult____h269777[46] &&
	      !_theResult____h269777[45] &&
	      !_theResult____h269777[44] &&
	      !_theResult____h269777[43] &&
	      !_theResult____h269777[42] &&
	      !_theResult____h269777[41] &&
	      !_theResult____h269777[40] &&
	      !_theResult____h269777[39] &&
	      !_theResult____h269777[38] &&
	      !_theResult____h269777[37] &&
	      !_theResult____h269777[36] &&
	      !_theResult____h269777[35] &&
	      !_theResult____h269777[34] &&
	      !_theResult____h269777[33] &&
	      !_theResult____h269777[32] &&
	      !_theResult____h269777[31] &&
	      !_theResult____h269777[30] &&
	      !_theResult____h269777[29] &&
	      !_theResult____h269777[28] &&
	      !_theResult____h269777[27] &&
	      !_theResult____h269777[26] &&
	      !_theResult____h269777[25] &&
	      !_theResult____h269777[24] &&
	      !_theResult____h269777[23] &&
	      !_theResult____h269777[22] &&
	      !_theResult____h269777[21] &&
	      !_theResult____h269777[20] &&
	      !_theResult____h269777[19] &&
	      !_theResult____h269777[18] &&
	      !_theResult____h269777[17] &&
	      !_theResult____h269777[16] &&
	      !_theResult____h269777[15] &&
	      !_theResult____h269777[14] &&
	      !_theResult____h269777[13] &&
	      !_theResult____h269777[12] &&
	      !_theResult____h269777[11] &&
	      !_theResult____h269777[10] &&
	      !_theResult____h269777[9] &&
	      !_theResult____h269777[8] &&
	      !_theResult____h269777[7] &&
	      !_theResult____h269777[6] &&
	      !_theResult____h269777[5] &&
	      !_theResult____h269777[4] &&
	      !_theResult____h269777[3] &&
	      !_theResult____h269777[2] &&
	      !_theResult____h269777[1] &&
	      !_theResult____h269777[0]) ?
	       _theResult____h269777 :
	       _theResult___snd__h277926 ;
  assign _theResult___snd__h277926 =
	     { IF_0_CONCAT_IF_IF_0b0_CONCAT_NOT_resWire_wget__ETC__q133[54:0],
	       2'd0 } ;
  assign _theResult___snd__h277949 =
	     _theResult____h269777 <<
	     IF_IF_0b0_CONCAT_NOT_resWire_wget__412_BITS_67_ETC___d5769 ;
  assign _theResult___snd__h286493 =
	     (resWire$wget[67:57] == 11'd0) ?
	       _theResult___snd__h286502 :
	       _theResult___snd__h286495 ;
  assign _theResult___snd__h286495 = { resWire$wget[56:5], 5'd0 } ;
  assign _theResult___snd__h286502 =
	     (resWire$wget[67:57] == 11'd0 &&
	      NOT_resWire_wget__412_BIT_56_428_827_AND_NOT_r_ETC___d5929) ?
	       sfd__h262175 :
	       _theResult___snd__h286508 ;
  assign _theResult___snd__h286508 =
	     { IF_0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_ETC__q135[54:0],
	       2'd0 } ;
  assign _theResult___snd__h286531 =
	     sfd__h262175 <<
	     IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d5984 ;
  assign _theResult___snd__h295663 = { _theResult____h287414[55:0], 1'd0 } ;
  assign _theResult___snd__h295674 =
	     (!_theResult____h287414[56] && _theResult____h287414[55]) ?
	       _theResult___snd__h295676 :
	       _theResult___snd__h295686 ;
  assign _theResult___snd__h295676 = { _theResult____h287414[54:0], 2'd0 } ;
  assign _theResult___snd__h295686 =
	     (!_theResult____h287414[56] && !_theResult____h287414[55] &&
	      !_theResult____h287414[54] &&
	      !_theResult____h287414[53] &&
	      !_theResult____h287414[52] &&
	      !_theResult____h287414[51] &&
	      !_theResult____h287414[50] &&
	      !_theResult____h287414[49] &&
	      !_theResult____h287414[48] &&
	      !_theResult____h287414[47] &&
	      !_theResult____h287414[46] &&
	      !_theResult____h287414[45] &&
	      !_theResult____h287414[44] &&
	      !_theResult____h287414[43] &&
	      !_theResult____h287414[42] &&
	      !_theResult____h287414[41] &&
	      !_theResult____h287414[40] &&
	      !_theResult____h287414[39] &&
	      !_theResult____h287414[38] &&
	      !_theResult____h287414[37] &&
	      !_theResult____h287414[36] &&
	      !_theResult____h287414[35] &&
	      !_theResult____h287414[34] &&
	      !_theResult____h287414[33] &&
	      !_theResult____h287414[32] &&
	      !_theResult____h287414[31] &&
	      !_theResult____h287414[30] &&
	      !_theResult____h287414[29] &&
	      !_theResult____h287414[28] &&
	      !_theResult____h287414[27] &&
	      !_theResult____h287414[26] &&
	      !_theResult____h287414[25] &&
	      !_theResult____h287414[24] &&
	      !_theResult____h287414[23] &&
	      !_theResult____h287414[22] &&
	      !_theResult____h287414[21] &&
	      !_theResult____h287414[20] &&
	      !_theResult____h287414[19] &&
	      !_theResult____h287414[18] &&
	      !_theResult____h287414[17] &&
	      !_theResult____h287414[16] &&
	      !_theResult____h287414[15] &&
	      !_theResult____h287414[14] &&
	      !_theResult____h287414[13] &&
	      !_theResult____h287414[12] &&
	      !_theResult____h287414[11] &&
	      !_theResult____h287414[10] &&
	      !_theResult____h287414[9] &&
	      !_theResult____h287414[8] &&
	      !_theResult____h287414[7] &&
	      !_theResult____h287414[6] &&
	      !_theResult____h287414[5] &&
	      !_theResult____h287414[4] &&
	      !_theResult____h287414[3] &&
	      !_theResult____h287414[2] &&
	      !_theResult____h287414[1] &&
	      !_theResult____h287414[0]) ?
	       _theResult____h287414 :
	       _theResult___snd__h295692 ;
  assign _theResult___snd__h295692 =
	     { IF_0_CONCAT_IF_IF_3970_MINUS_SEXT_resWire_wget_ETC__q139[54:0],
	       2'd0 } ;
  assign _theResult___snd__h295715 =
	     _theResult____h287414 <<
	     IF_IF_3970_MINUS_SEXT_resWire_wget__412_BITS_6_ETC___d6280 ;
  assign _theResult___snd__h304283 =
	     (resWire$wget[67:57] == 11'd0) ?
	       _theResult___snd__h304297 :
	       _theResult___snd__h286495 ;
  assign _theResult___snd__h304297 =
	     (resWire$wget[67:57] == 11'd0 &&
	      NOT_resWire_wget__412_BIT_56_428_827_AND_NOT_r_ETC___d5929) ?
	       sfd__h262175 :
	       _theResult___snd__h304303 ;
  assign _theResult___snd__h304303 =
	     { IF_0_CONCAT_IF_resWire_wget__412_BITS_67_TO_57_ETC__q142[54:0],
	       2'd0 } ;
  assign _theResult___snd__h304321 =
	     sfd__h262175 <<
	     IF_SEXT_resWire_wget__412_BITS_67_TO_57_418_MI_ETC___d6334 ;
  assign _theResult___snd__h34715 =
	     { fpu_div64_fState_S3$D_OUT[56:0], 1'd0 } ;
  assign _theResult___snd__h42350 = { sfdin__h34118[56:0], 1'd0 } ;
  assign _theResult___snd__h42365 =
	     (!sfdin__h34118[57] && sfdin__h34118[56]) ?
	       _theResult___snd__h42367 :
	       _theResult___snd__h42380 ;
  assign _theResult___snd__h42367 = { sfdin__h34118[55:0], 2'd0 } ;
  assign _theResult___snd__h42380 =
	     (!sfdin__h34118[57] && !sfdin__h34118[56] &&
	      !sfdin__h34118[55] &&
	      !sfdin__h34118[54] &&
	      !sfdin__h34118[53] &&
	      !sfdin__h34118[52] &&
	      !sfdin__h34118[51] &&
	      !sfdin__h34118[50] &&
	      !sfdin__h34118[49] &&
	      !sfdin__h34118[48] &&
	      !sfdin__h34118[47] &&
	      !sfdin__h34118[46] &&
	      !sfdin__h34118[45] &&
	      !sfdin__h34118[44] &&
	      !sfdin__h34118[43] &&
	      !sfdin__h34118[42] &&
	      !sfdin__h34118[41] &&
	      !sfdin__h34118[40] &&
	      !sfdin__h34118[39] &&
	      !sfdin__h34118[38] &&
	      !sfdin__h34118[37] &&
	      !sfdin__h34118[36] &&
	      !sfdin__h34118[35] &&
	      !sfdin__h34118[34] &&
	      !sfdin__h34118[33] &&
	      !sfdin__h34118[32] &&
	      !sfdin__h34118[31] &&
	      !sfdin__h34118[30] &&
	      !sfdin__h34118[29] &&
	      !sfdin__h34118[28] &&
	      !sfdin__h34118[27] &&
	      !sfdin__h34118[26] &&
	      !sfdin__h34118[25] &&
	      !sfdin__h34118[24] &&
	      !sfdin__h34118[23] &&
	      !sfdin__h34118[22] &&
	      !sfdin__h34118[21] &&
	      !sfdin__h34118[20] &&
	      !sfdin__h34118[19] &&
	      !sfdin__h34118[18] &&
	      !sfdin__h34118[17] &&
	      !sfdin__h34118[16] &&
	      !sfdin__h34118[15] &&
	      !sfdin__h34118[14] &&
	      !sfdin__h34118[13] &&
	      !sfdin__h34118[12] &&
	      !sfdin__h34118[11] &&
	      !sfdin__h34118[10] &&
	      !sfdin__h34118[9] &&
	      !sfdin__h34118[8] &&
	      !sfdin__h34118[7] &&
	      !sfdin__h34118[6] &&
	      !sfdin__h34118[5] &&
	      !sfdin__h34118[4] &&
	      !sfdin__h34118[3] &&
	      !sfdin__h34118[2] &&
	      !sfdin__h34118[1] &&
	      !sfdin__h34118[0]) ?
	       sfdin__h34118 :
	       _theResult___snd__h42386 ;
  assign _theResult___snd__h42386 =
	     { IF_0_CONCAT_IF_IF_fpu_div64_fState_S3_first__8_ETC__q12[55:0],
	       2'd0 } ;
  assign _theResult___snd__h42404 =
	     sfdin__h34118 <<
	     IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d882 ;
  assign _theResult___snd__h42409 =
	     sfdin__h34118 <<
	     IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d880 ;
  assign _theResult___snd__h94767 =
	     { fpu_sqr64_fState_S3$D_OUT[57:0], 1'd0 } ;
  assign _theResult___snd__h94782 =
	     (!fpu_sqr64_fState_S3$D_OUT[58] &&
	      fpu_sqr64_fState_S3$D_OUT[57]) ?
	       _theResult___snd__h94784 :
	       _theResult___snd__h94797 ;
  assign _theResult___snd__h94784 =
	     { fpu_sqr64_fState_S3$D_OUT[56:0], 2'd0 } ;
  assign _theResult___snd__h94797 =
	     (!fpu_sqr64_fState_S3$D_OUT[58] &&
	      !fpu_sqr64_fState_S3$D_OUT[57] &&
	      !fpu_sqr64_fState_S3$D_OUT[56] &&
	      !fpu_sqr64_fState_S3$D_OUT[55] &&
	      !fpu_sqr64_fState_S3$D_OUT[54] &&
	      !fpu_sqr64_fState_S3$D_OUT[53] &&
	      !fpu_sqr64_fState_S3$D_OUT[52] &&
	      !fpu_sqr64_fState_S3$D_OUT[51] &&
	      !fpu_sqr64_fState_S3$D_OUT[50] &&
	      !fpu_sqr64_fState_S3$D_OUT[49] &&
	      !fpu_sqr64_fState_S3$D_OUT[48] &&
	      !fpu_sqr64_fState_S3$D_OUT[47] &&
	      !fpu_sqr64_fState_S3$D_OUT[46] &&
	      !fpu_sqr64_fState_S3$D_OUT[45] &&
	      !fpu_sqr64_fState_S3$D_OUT[44] &&
	      !fpu_sqr64_fState_S3$D_OUT[43] &&
	      !fpu_sqr64_fState_S3$D_OUT[42] &&
	      !fpu_sqr64_fState_S3$D_OUT[41] &&
	      !fpu_sqr64_fState_S3$D_OUT[40] &&
	      !fpu_sqr64_fState_S3$D_OUT[39] &&
	      !fpu_sqr64_fState_S3$D_OUT[38] &&
	      !fpu_sqr64_fState_S3$D_OUT[37] &&
	      !fpu_sqr64_fState_S3$D_OUT[36] &&
	      !fpu_sqr64_fState_S3$D_OUT[35] &&
	      !fpu_sqr64_fState_S3$D_OUT[34] &&
	      !fpu_sqr64_fState_S3$D_OUT[33] &&
	      !fpu_sqr64_fState_S3$D_OUT[32] &&
	      !fpu_sqr64_fState_S3$D_OUT[31] &&
	      !fpu_sqr64_fState_S3$D_OUT[30] &&
	      !fpu_sqr64_fState_S3$D_OUT[29] &&
	      !fpu_sqr64_fState_S3$D_OUT[28] &&
	      !fpu_sqr64_fState_S3$D_OUT[27] &&
	      !fpu_sqr64_fState_S3$D_OUT[26] &&
	      !fpu_sqr64_fState_S3$D_OUT[25] &&
	      !fpu_sqr64_fState_S3$D_OUT[24] &&
	      !fpu_sqr64_fState_S3$D_OUT[23] &&
	      !fpu_sqr64_fState_S3$D_OUT[22] &&
	      !fpu_sqr64_fState_S3$D_OUT[21] &&
	      !fpu_sqr64_fState_S3$D_OUT[20] &&
	      !fpu_sqr64_fState_S3$D_OUT[19] &&
	      !fpu_sqr64_fState_S3$D_OUT[18] &&
	      !fpu_sqr64_fState_S3$D_OUT[17] &&
	      !fpu_sqr64_fState_S3$D_OUT[16] &&
	      !fpu_sqr64_fState_S3$D_OUT[15] &&
	      !fpu_sqr64_fState_S3$D_OUT[14] &&
	      !fpu_sqr64_fState_S3$D_OUT[13] &&
	      !fpu_sqr64_fState_S3$D_OUT[12] &&
	      !fpu_sqr64_fState_S3$D_OUT[11] &&
	      !fpu_sqr64_fState_S3$D_OUT[10] &&
	      !fpu_sqr64_fState_S3$D_OUT[9] &&
	      !fpu_sqr64_fState_S3$D_OUT[8] &&
	      !fpu_sqr64_fState_S3$D_OUT[7] &&
	      !fpu_sqr64_fState_S3$D_OUT[6] &&
	      !fpu_sqr64_fState_S3$D_OUT[5] &&
	      !fpu_sqr64_fState_S3$D_OUT[4] &&
	      !fpu_sqr64_fState_S3$D_OUT[3] &&
	      !fpu_sqr64_fState_S3$D_OUT[2] &&
	      !fpu_sqr64_fState_S3$D_OUT[1] &&
	      !fpu_sqr64_fState_S3$D_OUT[0]) ?
	       fpu_sqr64_fState_S3$D_OUT[58:0] :
	       _theResult___snd__h94803 ;
  assign _theResult___snd__h94803 =
	     { IF_0_CONCAT_IF_fpu_sqr64_fState_S3_first__375__ETC__q19[56:0],
	       2'd0 } ;
  assign _theResult___snd__h94821 =
	     fpu_sqr64_fState_S3$D_OUT[58:0] <<
	     IF_fpu_sqr64_fState_S3_first__375_BITS_121_TO__ETC___d1632 ;
  assign _theResult___snd__h94826 =
	     fpu_sqr64_fState_S3$D_OUT[58:0] <<
	     IF_fpu_sqr64_fState_S3_first__375_BIT_58_384_T_ETC___d1630 ;
  assign _theResult___snd_fst__h131051 =
	     { IF_sfdin30943_BIT_53_THEN_2_ELSE_0__q25[1],
	       { sfdin__h130943[52:0], 52'd0 } != 105'd0 } ;
  assign _theResult___snd_fst__h141477 =
	     { IF_sfdin41369_BIT_4_THEN_2_ELSE_0__q30[1],
	       { sfdin__h141369[3:0], 52'd0 } != 56'd0 } ;
  assign _theResult___snd_fst__h1478 =
	     IF_rg_index_1_4_ULE_58_8_THEN_NOT_rg_b_9_EQ_0__ETC___d56 ?
	       _theResult___snd_fst__h1602 :
	       IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d83 ;
  assign _theResult___snd_fst__h1517 =
	     (rg_res[116] || rg_b == 116'd0 ||
	      rg_s_1_ULT_rg_r_1_0_PLUS_rg_b_9_2___d63) ?
	       rg_s :
	       s__h1658 ;
  assign _theResult___snd_fst__h1602 =
	     (IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d49 ==
	      116'd0 ||
	      IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d85) ?
	       IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d83 :
	       s__h1723 ;
  assign _theResult___snd_fst__h42439 =
	     { IF_sfdin2327_BIT_5_THEN_2_ELSE_0__q13[1],
	       { sfdin__h42327[4:0], 52'd0 } != 57'd0 } ;
  assign _theResult___snd_fst__h94856 =
	     { IF_sfdin4744_BIT_6_THEN_2_ELSE_0__q20[1],
	       { sfdin__h94744[5:0], 52'd0 } != 58'd0 } ;
  assign _theResult___snd_fst_exp__h164182 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_15_ETC___d3190 ?
	       11'd0 :
	       _theResult___fst_exp__h164179 ;
  assign _theResult___snd_fst_exp__h182524 =
	     SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC___d3325 ?
	       _theResult___fst_exp__h173769 :
	       _theResult___fst_exp__h182521 ;
  assign _theResult___snd_fst_exp__h202820 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_94_ETC___d4685 ?
	       11'd0 :
	       _theResult___fst_exp__h202817 ;
  assign _theResult___snd_fst_exp__h221162 =
	     SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4808 ?
	       _theResult___fst_exp__h212407 :
	       _theResult___fst_exp__h221159 ;
  assign _theResult___snd_fst_exp__h241759 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_29_ETC___d3910 ?
	       11'd0 :
	       _theResult___fst_exp__h241756 ;
  assign _theResult___snd_fst_exp__h260101 =
	     SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4033 ?
	       _theResult___fst_exp__h251346 :
	       _theResult___fst_exp__h260098 ;
  assign _theResult___snd_fst_exp__h287068 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5535 ?
	       _theResult___fst_exp__h278483 :
	       _theResult___fst_exp__h287065 ;
  assign _theResult___snd_fst_exp__h304888 =
	     SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6035 ?
	       _theResult___fst_exp__h296249 :
	       _theResult___fst_exp__h304885 ;
  assign _theResult___snd_fst_exp__h31334 =
	     (IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d355 ||
	      IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d499) ?
	       11'd0 :
	       value__h31374[10:0] ;
  assign _theResult___snd_fst_exp__h31337 =
	     IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d353 ?
	       _theResult___snd_fst_exp__h31334 :
	       11'd2046 ;
  assign _theResult___snd_fst_exp__h31361 =
	     fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d498 ?
	       11'd0 :
	       _theResult___snd_fst_exp__h31337 ;
  assign _theResult___snd_fst_sfd__h144603 =
	     (iFifo$D_OUT[159:137] == 23'd0) ?
	       52'h4000000000000 :
	       out___1_sfd__h144352 ;
  assign _theResult___snd_fst_sfd__h164183 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_15_ETC___d3190 ?
	       52'd0 :
	       _theResult___fst_sfd__h164180 ;
  assign _theResult___snd_fst_sfd__h182525 =
	     SEXT_iFifo_first__087_BITS_167_TO_160_130_MINU_ETC___d3325 ?
	       _theResult___fst_sfd__h173770 :
	       _theResult___fst_sfd__h182522 ;
  assign _theResult___snd_fst_sfd__h183243 =
	     (iFifo$D_OUT[94:72] == 23'd0) ?
	       52'h4000000000000 :
	       out___1_sfd__h182992 ;
  assign _theResult___snd_fst_sfd__h202821 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_94_ETC___d4685 ?
	       52'd0 :
	       _theResult___fst_sfd__h202818 ;
  assign _theResult___snd_fst_sfd__h221163 =
	     SEXT_iFifo_first__087_BITS_102_TO_95_625_MINUS_ETC___d4808 ?
	       _theResult___fst_sfd__h212408 :
	       _theResult___fst_sfd__h221160 ;
  assign _theResult___snd_fst_sfd__h222182 =
	     (iFifo$D_OUT[29:7] == 23'd0) ?
	       52'h4000000000000 :
	       out___1_sfd__h221931 ;
  assign _theResult___snd_fst_sfd__h241760 =
	     _3970_MINUS_0_CONCAT_IF_iFifo_first__087_BIT_29_ETC___d3910 ?
	       52'd0 :
	       _theResult___fst_sfd__h241757 ;
  assign _theResult___snd_fst_sfd__h260102 =
	     SEXT_iFifo_first__087_BITS_37_TO_30_850_MINUS__ETC___d4033 ?
	       _theResult___fst_sfd__h251347 :
	       _theResult___fst_sfd__h260099 ;
  assign _theResult___snd_fst_sfd__h262125 =
	     (resWire$wget[56:34] == 23'd0) ?
	       23'd2097152 :
	       resWire$wget[56:34] ;
  assign _theResult___snd_fst_sfd__h287069 =
	     _3074_MINUS_0_CONCAT_IF_resWire_wget__412_BIT_5_ETC___d5535 ?
	       _theResult___fst_sfd__h278484 :
	       _theResult___fst_sfd__h287066 ;
  assign _theResult___snd_fst_sfd__h304889 =
	     SEXT_resWire_wget__412_BITS_67_TO_57_418_MINUS_ETC___d6035 ?
	       _theResult___fst_sfd__h296250 :
	       _theResult___fst_sfd__h304886 ;
  assign _theResult___snd_fst_sfd__h31362 =
	     (fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d498 ||
	      IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d353) ?
	       52'd0 :
	       52'hFFFFFFFFFFFFF ;
  assign _theResult___snd_snd__h131371 =
	     (fpu_madd_fProd_S3$D_OUT == 106'd0) ? 2'd0 : 2'd1 ;
  assign _theResult___snd_snd__h1649 =
	     rg_s_1_ULT_rg_r_1_0_PLUS_rg_b_9_2___d63 ? r__h1663 : r__h1659 ;
  assign _theResult___snd_snd__h1715 =
	     IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d85 ?
	       r__h1753 :
	       r__h1724 ;
  assign _theResult___snd_snd_snd__h131369 =
	     fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2004 ?
	       _theResult___snd_snd__h131371 :
	       guardBC__h115666 ;
  assign _theResult___snd_snd_snd__h1481 =
	     IF_rg_index_1_4_ULE_58_8_THEN_NOT_rg_b_9_EQ_0__ETC___d56 ?
	       _theResult___snd_snd_snd__h1605 :
	       IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d69 ;
  assign _theResult___snd_snd_snd__h1520 =
	     (rg_res[116] || rg_b == 116'd0) ?
	       rg_r_1 :
	       _theResult___snd_snd__h1649 ;
  assign _theResult___snd_snd_snd__h1605 =
	     (IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d49 ==
	      116'd0) ?
	       IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d69 :
	       _theResult___snd_snd__h1715 ;
  assign _theResult___snd_snd_snd__h33963 =
	     (fpu_div64_fState_S3$D_OUT[57:56] == 2'b0) ?
	       _theResult___snd__h34715 :
	       fpu_div64_fState_S3$D_OUT[57:0] ;
  assign b___1__h77160 = 116'h40000000000000000000000000000 >> x__h85465 ;
  assign b__h11457 =
	     (fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd0) ?
	       (fpu_div64_fOperands_S0$D_OUT[54] ?
		  6'd1 :
		  (fpu_div64_fOperands_S0$D_OUT[53] ?
		     6'd2 :
		     (fpu_div64_fOperands_S0$D_OUT[52] ?
			6'd3 :
			(fpu_div64_fOperands_S0$D_OUT[51] ?
			   6'd4 :
			   (fpu_div64_fOperands_S0$D_OUT[50] ?
			      6'd5 :
			      (fpu_div64_fOperands_S0$D_OUT[49] ?
				 6'd6 :
				 (fpu_div64_fOperands_S0$D_OUT[48] ?
				    6'd7 :
				    (fpu_div64_fOperands_S0$D_OUT[47] ?
				       6'd8 :
				       (fpu_div64_fOperands_S0$D_OUT[46] ?
					  6'd9 :
					  (fpu_div64_fOperands_S0$D_OUT[45] ?
					     6'd10 :
					     (fpu_div64_fOperands_S0$D_OUT[44] ?
						6'd11 :
						(fpu_div64_fOperands_S0$D_OUT[43] ?
						   6'd12 :
						   (fpu_div64_fOperands_S0$D_OUT[42] ?
						      6'd13 :
						      (fpu_div64_fOperands_S0$D_OUT[41] ?
							 6'd14 :
							 (fpu_div64_fOperands_S0$D_OUT[40] ?
							    6'd15 :
							    (fpu_div64_fOperands_S0$D_OUT[39] ?
							       6'd16 :
							       (fpu_div64_fOperands_S0$D_OUT[38] ?
								  6'd17 :
								  (fpu_div64_fOperands_S0$D_OUT[37] ?
								     6'd18 :
								     (fpu_div64_fOperands_S0$D_OUT[36] ?
									6'd19 :
									(fpu_div64_fOperands_S0$D_OUT[35] ?
									   6'd20 :
									   (fpu_div64_fOperands_S0$D_OUT[34] ?
									      6'd21 :
									      (fpu_div64_fOperands_S0$D_OUT[33] ?
										 6'd22 :
										 (fpu_div64_fOperands_S0$D_OUT[32] ?
										    6'd23 :
										    (fpu_div64_fOperands_S0$D_OUT[31] ?
										       6'd24 :
										       (fpu_div64_fOperands_S0$D_OUT[30] ?
											  6'd25 :
											  (fpu_div64_fOperands_S0$D_OUT[29] ?
											     6'd26 :
											     (fpu_div64_fOperands_S0$D_OUT[28] ?
												6'd27 :
												(fpu_div64_fOperands_S0$D_OUT[27] ?
												   6'd28 :
												   (fpu_div64_fOperands_S0$D_OUT[26] ?
												      6'd29 :
												      (fpu_div64_fOperands_S0$D_OUT[25] ?
													 6'd30 :
													 (fpu_div64_fOperands_S0$D_OUT[24] ?
													    6'd31 :
													    (fpu_div64_fOperands_S0$D_OUT[23] ?
													       6'd32 :
													       (fpu_div64_fOperands_S0$D_OUT[22] ?
														  6'd33 :
														  (fpu_div64_fOperands_S0$D_OUT[21] ?
														     6'd34 :
														     (fpu_div64_fOperands_S0$D_OUT[20] ?
															6'd35 :
															(fpu_div64_fOperands_S0$D_OUT[19] ?
															   6'd36 :
															   (fpu_div64_fOperands_S0$D_OUT[18] ?
															      6'd37 :
															      (fpu_div64_fOperands_S0$D_OUT[17] ?
																 6'd38 :
																 (fpu_div64_fOperands_S0$D_OUT[16] ?
																    6'd39 :
																    (fpu_div64_fOperands_S0$D_OUT[15] ?
																       6'd40 :
																       (fpu_div64_fOperands_S0$D_OUT[14] ?
																	  6'd41 :
																	  (fpu_div64_fOperands_S0$D_OUT[13] ?
																	     6'd42 :
																	     (fpu_div64_fOperands_S0$D_OUT[12] ?
																		6'd43 :
																		(fpu_div64_fOperands_S0$D_OUT[11] ?
																		   6'd44 :
																		   (fpu_div64_fOperands_S0$D_OUT[10] ?
																		      6'd45 :
																		      (fpu_div64_fOperands_S0$D_OUT[9] ?
																			 6'd46 :
																			 (fpu_div64_fOperands_S0$D_OUT[8] ?
																			    6'd47 :
																			    (fpu_div64_fOperands_S0$D_OUT[7] ?
																			       6'd48 :
																			       (fpu_div64_fOperands_S0$D_OUT[6] ?
																				  6'd49 :
																				  (fpu_div64_fOperands_S0$D_OUT[5] ?
																				     6'd50 :
																				     (fpu_div64_fOperands_S0$D_OUT[4] ?
																					6'd51 :
																					(fpu_div64_fOperands_S0$D_OUT[3] ?
																					   6'd52 :
																					   6'd53)))))))))))))))))))))))))))))))))))))))))))))))))))) :
	       6'd0 ;
  assign b__h1608 = { 2'd0, rg_b[115:2] } ;
  assign b__h1712 =
	     { 2'd0,
	       IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d49[115:2] } ;
  assign b__h32583 = { rg_d, 58'd0 } ;
  assign b__h4039 =
	     (fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd0) ?
	       (fpu_div64_fOperands_S0$D_OUT[118] ?
		  6'd1 :
		  (fpu_div64_fOperands_S0$D_OUT[117] ?
		     6'd2 :
		     (fpu_div64_fOperands_S0$D_OUT[116] ?
			6'd3 :
			(fpu_div64_fOperands_S0$D_OUT[115] ?
			   6'd4 :
			   (fpu_div64_fOperands_S0$D_OUT[114] ?
			      6'd5 :
			      (fpu_div64_fOperands_S0$D_OUT[113] ?
				 6'd6 :
				 (fpu_div64_fOperands_S0$D_OUT[112] ?
				    6'd7 :
				    (fpu_div64_fOperands_S0$D_OUT[111] ?
				       6'd8 :
				       (fpu_div64_fOperands_S0$D_OUT[110] ?
					  6'd9 :
					  (fpu_div64_fOperands_S0$D_OUT[109] ?
					     6'd10 :
					     (fpu_div64_fOperands_S0$D_OUT[108] ?
						6'd11 :
						(fpu_div64_fOperands_S0$D_OUT[107] ?
						   6'd12 :
						   (fpu_div64_fOperands_S0$D_OUT[106] ?
						      6'd13 :
						      (fpu_div64_fOperands_S0$D_OUT[105] ?
							 6'd14 :
							 (fpu_div64_fOperands_S0$D_OUT[104] ?
							    6'd15 :
							    (fpu_div64_fOperands_S0$D_OUT[103] ?
							       6'd16 :
							       (fpu_div64_fOperands_S0$D_OUT[102] ?
								  6'd17 :
								  (fpu_div64_fOperands_S0$D_OUT[101] ?
								     6'd18 :
								     (fpu_div64_fOperands_S0$D_OUT[100] ?
									6'd19 :
									(fpu_div64_fOperands_S0$D_OUT[99] ?
									   6'd20 :
									   (fpu_div64_fOperands_S0$D_OUT[98] ?
									      6'd21 :
									      (fpu_div64_fOperands_S0$D_OUT[97] ?
										 6'd22 :
										 (fpu_div64_fOperands_S0$D_OUT[96] ?
										    6'd23 :
										    (fpu_div64_fOperands_S0$D_OUT[95] ?
										       6'd24 :
										       (fpu_div64_fOperands_S0$D_OUT[94] ?
											  6'd25 :
											  (fpu_div64_fOperands_S0$D_OUT[93] ?
											     6'd26 :
											     (fpu_div64_fOperands_S0$D_OUT[92] ?
												6'd27 :
												(fpu_div64_fOperands_S0$D_OUT[91] ?
												   6'd28 :
												   (fpu_div64_fOperands_S0$D_OUT[90] ?
												      6'd29 :
												      (fpu_div64_fOperands_S0$D_OUT[89] ?
													 6'd30 :
													 (fpu_div64_fOperands_S0$D_OUT[88] ?
													    6'd31 :
													    (fpu_div64_fOperands_S0$D_OUT[87] ?
													       6'd32 :
													       (fpu_div64_fOperands_S0$D_OUT[86] ?
														  6'd33 :
														  (fpu_div64_fOperands_S0$D_OUT[85] ?
														     6'd34 :
														     (fpu_div64_fOperands_S0$D_OUT[84] ?
															6'd35 :
															(fpu_div64_fOperands_S0$D_OUT[83] ?
															   6'd36 :
															   (fpu_div64_fOperands_S0$D_OUT[82] ?
															      6'd37 :
															      (fpu_div64_fOperands_S0$D_OUT[81] ?
																 6'd38 :
																 (fpu_div64_fOperands_S0$D_OUT[80] ?
																    6'd39 :
																    (fpu_div64_fOperands_S0$D_OUT[79] ?
																       6'd40 :
																       (fpu_div64_fOperands_S0$D_OUT[78] ?
																	  6'd41 :
																	  (fpu_div64_fOperands_S0$D_OUT[77] ?
																	     6'd42 :
																	     (fpu_div64_fOperands_S0$D_OUT[76] ?
																		6'd43 :
																		(fpu_div64_fOperands_S0$D_OUT[75] ?
																		   6'd44 :
																		   (fpu_div64_fOperands_S0$D_OUT[74] ?
																		      6'd45 :
																		      (fpu_div64_fOperands_S0$D_OUT[73] ?
																			 6'd46 :
																			 (fpu_div64_fOperands_S0$D_OUT[72] ?
																			    6'd47 :
																			    (fpu_div64_fOperands_S0$D_OUT[71] ?
																			       6'd48 :
																			       (fpu_div64_fOperands_S0$D_OUT[70] ?
																				  6'd49 :
																				  (fpu_div64_fOperands_S0$D_OUT[69] ?
																				     6'd50 :
																				     (fpu_div64_fOperands_S0$D_OUT[68] ?
																					6'd51 :
																					(fpu_div64_fOperands_S0$D_OUT[67] ?
																					   6'd52 :
																					   6'd53)))))))))))))))))))))))))))))))))))))))))))))))))))) :
	       6'd0 ;
  assign din_exp30866_MINUS_1023__q23 = din_exp__h130866 - 11'd1023 ;
  assign din_exp__h130866 =
	     _7170_MINUS_fpu_madd_fState_S3_first__995_BITS__ETC___d2008 ?
	       value__h130883[10:0] :
	       11'd0 ;
  assign din_inc___2_exp__h142626 = fpu_madd_fState_S8$D_OUT[65:55] + 11'd1 ;
  assign din_inc___2_exp__h182586 = _theResult___fst_exp__h163453 + 11'd1 ;
  assign din_inc___2_exp__h182621 = _theResult___fst_exp__h172969 + 11'd1 ;
  assign din_inc___2_exp__h182647 = _theResult___fst_exp__h181770 + 11'd1 ;
  assign din_inc___2_exp__h221224 = _theResult___fst_exp__h202091 + 11'd1 ;
  assign din_inc___2_exp__h221259 = _theResult___fst_exp__h211607 + 11'd1 ;
  assign din_inc___2_exp__h221285 = _theResult___fst_exp__h220408 + 11'd1 ;
  assign din_inc___2_exp__h260163 = _theResult___fst_exp__h241030 + 11'd1 ;
  assign din_inc___2_exp__h260198 = _theResult___fst_exp__h250546 + 11'd1 ;
  assign din_inc___2_exp__h260224 = _theResult___fst_exp__h259347 + 11'd1 ;
  assign din_inc___2_exp__h304923 = _theResult___fst_exp__h277886 + 8'd1 ;
  assign din_inc___2_exp__h304949 = _theResult___fst_exp__h286542 + 8'd1 ;
  assign din_inc___2_exp__h304984 = _theResult___fst_exp__h295652 + 8'd1 ;
  assign din_inc___2_exp__h305010 = _theResult___fst_exp__h304337 + 8'd1 ;
  assign din_inc___2_exp__h43566 = fpu_div64_fState_S4$D_OUT[64:54] + 11'd1 ;
  assign din_inc___2_exp__h96000 = fpu_sqr64_fState_S4$D_OUT[64:54] + 11'd1 ;
  assign exp__h304906 =
	     (resWire$wget[67:57] == 11'd2047) ?
	       8'd255 :
	       _theResult___fst_exp__h304897 ;
  assign fpu_div64_fOperands_S0D_OUT_BITS_129_TO_119_M_ETC__q7 =
	     fpu_div64_fOperands_S0$D_OUT[129:119] - 11'd1023 ;
  assign fpu_div64_fOperands_S0D_OUT_BITS_65_TO_55_MIN_ETC__q8 =
	     fpu_div64_fOperands_S0$D_OUT[65:55] - 11'd1023 ;
  assign fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d363 =
	     fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_div64_fOperands_S0$D_OUT[118:67] != 52'd0 &&
	     !fpu_div64_fOperands_S0$D_OUT[118] ||
	     fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_div64_fOperands_S0$D_OUT[54:3] != 52'd0 &&
	     !fpu_div64_fOperands_S0$D_OUT[54] ||
	     fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_div64_fOperands_S0$D_OUT[118] ||
	     fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_div64_fOperands_S0$D_OUT[54] ||
	     fpu_div64_fOperands_S0_first__06_BITS_65_TO_55_ETC___d359 ;
  assign fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d401 =
	     fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_div64_fOperands_S0$D_OUT[118:67] == 52'd0 ||
	     fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd0 &&
	     fpu_div64_fOperands_S0$D_OUT[118:67] == 52'd0 ||
	     fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_div64_fOperands_S0$D_OUT[54:3] == 52'd0 ;
  assign fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d436 =
	     fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_div64_fOperands_S0$D_OUT[118:67] == 52'd0 &&
	     fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_div64_fOperands_S0$D_OUT[54:3] == 52'd0 ||
	     fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd0 &&
	     fpu_div64_fOperands_S0$D_OUT[118:67] == 52'd0 &&
	     fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd0 &&
	     fpu_div64_fOperands_S0$D_OUT[54:3] == 52'd0 ;
  assign fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d498 =
	     fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_div64_fOperands_S0$D_OUT[118:67] != 52'd0 &&
	     !fpu_div64_fOperands_S0$D_OUT[118] ||
	     fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_div64_fOperands_S0$D_OUT[54:3] != 52'd0 &&
	     !fpu_div64_fOperands_S0$D_OUT[54] ||
	     fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_div64_fOperands_S0$D_OUT[118] ||
	     fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_div64_fOperands_S0$D_OUT[54] ||
	     fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd0 &&
	     fpu_div64_fOperands_S0$D_OUT[54:3] == 52'd0 ||
	     fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d401 ;
  assign fpu_div64_fOperands_S0_first__06_BITS_65_TO_55_ETC___d359 =
	     fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd0 &&
	     fpu_div64_fOperands_S0$D_OUT[54:3] == 52'd0 ||
	     fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_div64_fOperands_S0$D_OUT[118:67] == 52'd0 ||
	     fpu_div64_fOperands_S0$D_OUT[129:119] == 11'd0 &&
	     fpu_div64_fOperands_S0$D_OUT[118:67] == 52'd0 ||
	     fpu_div64_fOperands_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_div64_fOperands_S0$D_OUT[54:3] == 52'd0 ||
	     !IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d353 ||
	     IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d355 ;
  assign fpu_div64_fOperands_S0_first__06_BIT_130_03_EQ_ETC___d405 =
	     fpu_div64_fOperands_S0$D_OUT[130] ==
	     fpu_div64_fOperands_S0$D_OUT[66] ;
  assign fpu_div64_fState_S3_first__86_BIT_121_07_CONCA_ETC___d936 =
	     { fpu_div64_fState_S3$D_OUT[121],
	       IF_fpu_div64_fState_S3_first__86_BITS_120_TO_1_ETC___d597 ?
		 IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d929 :
		 ((fpu_div64_fState_S3$D_OUT[120:110] == 11'd2047) ?
		    ((fpu_div64_fState_S3$D_OUT[57:56] == 2'b0) ?
		       { _theResult___fst_exp__h42284,
			 fpu_div64_fState_S3$D_OUT[109:58] } :
		       63'h7FEFFFFFFFFFFFFF) :
		    fpu_div64_fState_S3$D_OUT[120:58]) } ;
  assign fpu_madd_fOperand_S0D_OUT_BITS_129_TO_119_MIN_ETC__q128 =
	     fpu_madd_fOperand_S0$D_OUT[129:119] - 11'd1023 ;
  assign fpu_madd_fOperand_S0D_OUT_BITS_65_TO_55_MINUS_ETC__q129 =
	     fpu_madd_fOperand_S0$D_OUT[65:55] - 11'd1023 ;
  assign fpu_madd_fOperand_S0_first__803_BITS_129_TO_11_ETC___d1857 =
	     fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 ||
	     fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0 ||
	     x__h96539 == 11'd0 && _theResult___fst_sfd__h96608 == 52'd0 &&
	     (fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd0 &&
	      fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 ||
	      fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd0 &&
	      fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0) &&
	     fpu_madd_fOperand_S0_first__803_BIT_195_804_AN_ETC___d1855 ;
  assign fpu_madd_fOperand_S0_first__803_BITS_129_TO_11_ETC___d1926 =
	     fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 &&
	     fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd0 &&
	     fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0 ||
	     fpu_madd_fOperand_S0$D_OUT[129:119] == 11'd0 &&
	     fpu_madd_fOperand_S0$D_OUT[118:67] == 52'd0 &&
	     fpu_madd_fOperand_S0$D_OUT[65:55] == 11'd2047 &&
	     fpu_madd_fOperand_S0$D_OUT[54:3] == 52'd0 ;
  assign fpu_madd_fOperand_S0_first__803_BIT_195_804_AN_ETC___d1855 =
	     (fpu_madd_fOperand_S0$D_OUT[195] &&
	      fpu_madd_fOperand_S0$D_OUT[194]) ==
	     NOT_fpu_madd_fOperand_S0_first__803_BIT_130_85_ETC___d1854 ;
  assign fpu_madd_fProd_S3_first__009_SRL_IF_7170_MINUS_ETC___d2012 =
	     fpu_madd_fProd_S3$D_OUT >>
	     _7170_MINUS_fpu_madd_fState_S3_first__995_BITS__ETC___d2007 ;
  assign fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2002 =
	     (fpu_madd_fState_S3$D_OUT[12:0] ^ 13'h1000) <= 13'd5119 ;
  assign fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2004 =
	     (fpu_madd_fState_S3$D_OUT[12:0] ^ 13'h1000) < 13'd3020 ;
  assign fpu_madd_fState_S3_first__995_BITS_86_TO_82_00_ETC___d2501 =
	     fpu_madd_fState_S3$D_OUT[86:82] |
	     { 2'd0,
	       sfdBC__h115662[105] &&
	       IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2031 ==
	       12'd1023,
	       _theResult___fst_exp__h130952 == 11'd0 &&
	       guardBC__h115666 != 2'd0,
	       sfdBC__h115662[105] &&
	       IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2031 ==
	       12'd1023 } ;
  assign fpu_madd_fState_S4D_OUT_BITS_128_TO_118_MINUS_ETC__q27 =
	     fpu_madd_fState_S4$D_OUT[128:118] - 11'd1023 ;
  assign fpu_madd_fState_S4D_OUT_BITS_64_TO_54_MINUS_1023__q26 =
	     fpu_madd_fState_S4$D_OUT[64:54] - 11'd1023 ;
  assign fpu_madd_fState_S5_first__601_BITS_56_TO_0_610_ETC___d2615 =
	     fpu_madd_fState_S5$D_OUT[56:0] >>
	     fpu_madd_fState_S5$D_OUT[126:114] ;
  assign fpu_madd_fState_S7_first__651_BITS_137_TO_133__ETC___d2942 =
	     fpu_madd_fState_S7$D_OUT[137:133] |
	     { 2'd0,
	       sfd__h133119[56] &&
	       IF_fpu_madd_fState_S7_first__651_BITS_126_TO_1_ETC___d2668 ==
	       12'd1023,
	       _theResult___fst_exp__h141378 == 11'd0 &&
	       guard__h133123 != 2'd0,
	       sfd__h133119[56] &&
	       IF_fpu_madd_fState_S7_first__651_BITS_126_TO_1_ETC___d2668 ==
	       12'd1023 } ;
  assign fpu_madd_fState_S8_first__960_BITS_75_TO_71_03_ETC___d3043 =
	     fpu_madd_fState_S8$D_OUT[75:71] |
	     { 2'd0,
	       IF_fpu_madd_fState_S8_first__960_BITS_65_TO_55_ETC___d3011 ==
	       11'd2047 &&
	       ((fpu_madd_fState_S8$D_OUT[65:55] == 11'd2047) ?
		  fpu_madd_fState_S8$D_OUT[54:3] :
		  _theResult___fst_sfd__h142620) ==
	       52'd0,
	       1'd0,
	       fpu_madd_fState_S8$D_OUT[65:55] != 11'd2047 &&
	       fpu_madd_fState_S8$D_OUT[2:1] != 2'b0 } ;
  assign fpu_sqr64_fOperand_S0D_OUT_BITS_65_TO_55_MINU_ETC__q16 =
	     fpu_sqr64_fOperand_S0$D_OUT[65:55] - 11'd1023 ;
  assign fpu_sqr64_fState_S3D_OUT_BITS_121_TO_111_MINU_ETC__q18 =
	     fpu_sqr64_fState_S3$D_OUT[121:111] - 11'd1023 ;
  assign guardBC__h115666 =
	     (sfdBC__h115662[105] &&
	      IF_IF_7170_MINUS_fpu_madd_fState_S3_first__995_ETC___d2031 ==
	      12'd1023) ?
	       2'd3 :
	       _theResult___snd_fst__h131051 ;
  assign guard__h132367 = fpu_madd_fState_S5$D_OUT[56:0] << x__h132471 ;
  assign guard__h133123 =
	     (sfd__h133119[56] &&
	      IF_fpu_madd_fState_S7_first__651_BITS_126_TO_1_ETC___d2668 ==
	      12'd1023) ?
	       2'd3 :
	       _theResult___snd_fst__h141477 ;
  assign guard__h155492 =
	     { IF_theResult___snd63404_BIT_4_THEN_2_ELSE_0__q34[1],
	       { _theResult___snd__h163404[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h164741 =
	     { IF_sfdin72963_BIT_4_THEN_2_ELSE_0__q38[1],
	       { sfdin__h172963[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h165339 = x__h165441 != 57'd0 ;
  assign guard__h173780 =
	     { IF_theResult___snd81716_BIT_4_THEN_2_ELSE_0__q41[1],
	       { _theResult___snd__h181716[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h194130 =
	     { IF_theResult___snd02042_BIT_4_THEN_2_ELSE_0__q94[1],
	       { _theResult___snd__h202042[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h203379 =
	     { IF_sfdin11601_BIT_4_THEN_2_ELSE_0__q98[1],
	       { sfdin__h211601[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h203977 = x__h204079 != 57'd0 ;
  assign guard__h212418 =
	     { IF_theResult___snd20354_BIT_4_THEN_2_ELSE_0__q101[1],
	       { _theResult___snd__h220354[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h233069 =
	     { IF_theResult___snd40981_BIT_4_THEN_2_ELSE_0__q61[1],
	       { _theResult___snd__h240981[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h242318 =
	     { IF_sfdin50540_BIT_4_THEN_2_ELSE_0__q65[1],
	       { sfdin__h250540[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h242916 = x__h243018 != 57'd0 ;
  assign guard__h251357 =
	     { IF_theResult___snd59293_BIT_4_THEN_2_ELSE_0__q68[1],
	       { _theResult___snd__h259293[3:0], 52'd0 } != 56'd0 } ;
  assign guard__h269787 =
	     { IF_sfdin77880_BIT_33_THEN_2_ELSE_0__q134[1],
	       { sfdin__h277880[32:0], 23'd0 } != 56'd0 } ;
  assign guard__h278494 =
	     { IF_theResult___snd86493_BIT_33_THEN_2_ELSE_0__q136[1],
	       { _theResult___snd__h286493[32:0], 23'd0 } != 56'd0 } ;
  assign guard__h287424 =
	     { IF_sfdin95646_BIT_33_THEN_2_ELSE_0__q140[1],
	       { sfdin__h295646[32:0], 23'd0 } != 56'd0 } ;
  assign guard__h288022 = x__h288124 != 57'd0 ;
  assign guard__h296260 =
	     { IF_theResult___snd04283_BIT_33_THEN_2_ELSE_0__q143[1],
	       { _theResult___snd__h304283[32:0], 23'd0 } != 56'd0 } ;
  assign guard__h33946 = x__h42705 ;
  assign guard__h86435 = x__h95138 ;
  assign iFifoD_OUT_BITS_102_TO_95_MINUS_127__q95 =
	     iFifo$D_OUT[102:95] - 8'd127 ;
  assign iFifoD_OUT_BITS_167_TO_160_MINUS_127__q35 =
	     iFifo$D_OUT[167:160] - 8'd127 ;
  assign iFifoD_OUT_BITS_37_TO_30_MINUS_127__q62 =
	     iFifo$D_OUT[37:30] - 8'd127 ;
  assign out___1_sfd__h144352 = { iFifo$D_OUT[159:137], 29'd0 } ;
  assign out___1_sfd__h182992 = { iFifo$D_OUT[94:72], 29'd0 } ;
  assign out___1_sfd__h221931 = { iFifo$D_OUT[29:7], 29'd0 } ;
  assign out_exp__h142544 =
	     fpu_madd_fState_S8$D_OUT[3] ?
	       _theResult___exp__h142541 :
	       fpu_madd_fState_S8$D_OUT[65:55] ;
  assign out_exp__h164101 =
	     _theResult___snd__h163404[5] ?
	       _theResult___exp__h164098 :
	       _theResult___fst_exp__h163453 ;
  assign out_exp__h173691 =
	     sfdin__h172963[5] ?
	       _theResult___exp__h173688 :
	       _theResult___fst_exp__h172969 ;
  assign out_exp__h182443 =
	     _theResult___snd__h181716[5] ?
	       _theResult___exp__h182440 :
	       _theResult___fst_exp__h181770 ;
  assign out_exp__h202739 =
	     _theResult___snd__h202042[5] ?
	       _theResult___exp__h202736 :
	       _theResult___fst_exp__h202091 ;
  assign out_exp__h212329 =
	     sfdin__h211601[5] ?
	       _theResult___exp__h212326 :
	       _theResult___fst_exp__h211607 ;
  assign out_exp__h221081 =
	     _theResult___snd__h220354[5] ?
	       _theResult___exp__h221078 :
	       _theResult___fst_exp__h220408 ;
  assign out_exp__h241678 =
	     _theResult___snd__h240981[5] ?
	       _theResult___exp__h241675 :
	       _theResult___fst_exp__h241030 ;
  assign out_exp__h251268 =
	     sfdin__h250540[5] ?
	       _theResult___exp__h251265 :
	       _theResult___fst_exp__h250546 ;
  assign out_exp__h260020 =
	     _theResult___snd__h259293[5] ?
	       _theResult___exp__h260017 :
	       _theResult___fst_exp__h259347 ;
  assign out_exp__h278405 =
	     sfdin__h277880[34] ?
	       _theResult___exp__h278402 :
	       _theResult___fst_exp__h277886 ;
  assign out_exp__h286987 =
	     _theResult___snd__h286493[34] ?
	       _theResult___exp__h286984 :
	       _theResult___fst_exp__h286542 ;
  assign out_exp__h296171 =
	     sfdin__h295646[34] ?
	       _theResult___exp__h296168 :
	       _theResult___fst_exp__h295652 ;
  assign out_exp__h304807 =
	     _theResult___snd__h304283[34] ?
	       _theResult___exp__h304804 :
	       _theResult___fst_exp__h304337 ;
  assign out_exp__h43478 =
	     fpu_div64_fState_S4$D_OUT[2] ?
	       _theResult___exp__h43475 :
	       fpu_div64_fState_S4$D_OUT[64:54] ;
  assign out_exp__h95912 =
	     fpu_sqr64_fState_S4$D_OUT[2] ?
	       _theResult___exp__h95909 :
	       fpu_sqr64_fState_S4$D_OUT[64:54] ;
  assign out_sfd__h142545 =
	     fpu_madd_fState_S8$D_OUT[3] ?
	       _theResult___sfd__h142542 :
	       fpu_madd_fState_S8$D_OUT[54:3] ;
  assign out_sfd__h164102 =
	     _theResult___snd__h163404[5] ?
	       _theResult___sfd__h164099 :
	       _theResult___snd__h163404[56:5] ;
  assign out_sfd__h173692 =
	     sfdin__h172963[5] ?
	       _theResult___sfd__h173689 :
	       sfdin__h172963[56:5] ;
  assign out_sfd__h182444 =
	     _theResult___snd__h181716[5] ?
	       _theResult___sfd__h182441 :
	       _theResult___snd__h181716[56:5] ;
  assign out_sfd__h202740 =
	     _theResult___snd__h202042[5] ?
	       _theResult___sfd__h202737 :
	       _theResult___snd__h202042[56:5] ;
  assign out_sfd__h212330 =
	     sfdin__h211601[5] ?
	       _theResult___sfd__h212327 :
	       sfdin__h211601[56:5] ;
  assign out_sfd__h221082 =
	     _theResult___snd__h220354[5] ?
	       _theResult___sfd__h221079 :
	       _theResult___snd__h220354[56:5] ;
  assign out_sfd__h241679 =
	     _theResult___snd__h240981[5] ?
	       _theResult___sfd__h241676 :
	       _theResult___snd__h240981[56:5] ;
  assign out_sfd__h251269 =
	     sfdin__h250540[5] ?
	       _theResult___sfd__h251266 :
	       sfdin__h250540[56:5] ;
  assign out_sfd__h260021 =
	     _theResult___snd__h259293[5] ?
	       _theResult___sfd__h260018 :
	       _theResult___snd__h259293[56:5] ;
  assign out_sfd__h278406 =
	     sfdin__h277880[34] ?
	       _theResult___sfd__h278403 :
	       sfdin__h277880[56:34] ;
  assign out_sfd__h286988 =
	     _theResult___snd__h286493[34] ?
	       _theResult___sfd__h286985 :
	       _theResult___snd__h286493[56:34] ;
  assign out_sfd__h296172 =
	     sfdin__h295646[34] ?
	       _theResult___sfd__h296169 :
	       sfdin__h295646[56:34] ;
  assign out_sfd__h304808 =
	     _theResult___snd__h304283[34] ?
	       _theResult___sfd__h304805 :
	       _theResult___snd__h304283[56:34] ;
  assign out_sfd__h43479 =
	     fpu_div64_fState_S4$D_OUT[2] ?
	       _theResult___sfd__h43476 :
	       fpu_div64_fState_S4$D_OUT[53:2] ;
  assign out_sfd__h95913 =
	     fpu_sqr64_fState_S4$D_OUT[2] ?
	       _theResult___sfd__h95910 :
	       fpu_sqr64_fState_S4$D_OUT[53:2] ;
  assign r__h1659 = r__h1663 + rg_b ;
  assign r__h1663 = { 1'd0, rg_r_1[115:1] } ;
  assign r__h1724 =
	     r__h1753 +
	     IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d49 ;
  assign r__h1753 =
	     { 1'd0,
	       IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d69[115:1] } ;
  assign resWire_wget__412_BITS_4_TO_0_661_OR_NOT_resWi_ETC___d6771 =
	     resWire$wget[4:0] |
	     { (resWire$wget[67:57] != 11'd2047 ||
		resWire$wget[56:5] == 52'd0) &&
	       (resWire$wget[67:57] != 11'd2047 ||
		resWire$wget[56:5] != 52'd0) &&
	       (resWire$wget[67:57] != 11'd0 ||
		resWire$wget[56:5] != 52'd0) &&
	       IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6712,
	       (resWire$wget[67:57] != 11'd2047 ||
		resWire$wget[56:5] == 52'd0) &&
	       (resWire$wget[67:57] != 11'd2047 ||
		resWire$wget[56:5] != 52'd0) &&
	       (resWire$wget[67:57] != 11'd0 ||
		resWire$wget[56:5] != 52'd0) &&
	       IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6723,
	       (resWire$wget[67:57] != 11'd2047 ||
		resWire$wget[56:5] == 52'd0) &&
	       (resWire$wget[67:57] != 11'd2047 ||
		resWire$wget[56:5] != 52'd0) &&
	       (resWire$wget[67:57] != 11'd0 ||
		resWire$wget[56:5] != 52'd0) &&
	       IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6739,
	       (resWire$wget[67:57] != 11'd2047 ||
		resWire$wget[56:5] == 52'd0) &&
	       (resWire$wget[67:57] != 11'd2047 ||
		resWire$wget[56:5] != 52'd0) &&
	       (resWire$wget[67:57] != 11'd0 ||
		resWire$wget[56:5] != 52'd0) &&
	       IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6752,
	       (resWire$wget[67:57] != 11'd2047 ||
		resWire$wget[56:5] == 52'd0) &&
	       (resWire$wget[67:57] != 11'd2047 ||
		resWire$wget[56:5] != 52'd0) &&
	       (resWire$wget[67:57] != 11'd0 ||
		resWire$wget[56:5] != 52'd0) &&
	       IF_resWire_wget__412_BITS_67_TO_57_418_EQ_0_42_ETC___d6765 } ;
  assign resWirewget_BITS_67_TO_57_MINUS_1023__q137 =
	     resWire$wget[67:57] - 11'd1023 ;
  assign result__h132372 =
	     { fpu_madd_fState_S5_first__601_BITS_56_TO_0_610_ETC___d2615[56:1],
	       fpu_madd_fState_S5_first__601_BITS_56_TO_0_610_ETC___d2615[0] |
	       guard__h132367 != 57'd0 } ;
  assign result__h165344 =
	     { _0b0_CONCAT_NOT_iFifo_first__087_BITS_167_TO_16_ETC___d3330[56:1],
	       _0b0_CONCAT_NOT_iFifo_first__087_BITS_167_TO_16_ETC___d3330[0] |
	       guard__h165339 } ;
  assign result__h203982 =
	     { _0b0_CONCAT_NOT_iFifo_first__087_BITS_102_TO_95_ETC___d4813[56:1],
	       _0b0_CONCAT_NOT_iFifo_first__087_BITS_102_TO_95_ETC___d4813[0] |
	       guard__h203977 } ;
  assign result__h242921 =
	     { _0b0_CONCAT_NOT_iFifo_first__087_BITS_37_TO_30__ETC___d4038[56:1],
	       _0b0_CONCAT_NOT_iFifo_first__087_BITS_37_TO_30__ETC___d4038[0] |
	       guard__h242916 } ;
  assign result__h288027 =
	     { _0b0_CONCAT_NOT_resWire_wget__412_BITS_67_TO_57_ETC___d6040[56:1],
	       _0b0_CONCAT_NOT_resWire_wget__412_BITS_67_TO_57_ETC___d6040[0] |
	       guard__h288022 } ;
  assign result__h32617 = { _theResult____h32523[57:1], 1'd1 } ;
  assign result__h32648 =
	     { 1'd0,
	       value__h32661[56:1],
	       value__h32661[0] | sfdlsb__h32643 } ;
  assign result__h32823 =
	     (IF_rg_r_BIT_115_THEN_rg_q_PLUS_NEG_INV_rg_q_59_ETC__q10[56:0] ==
	      57'd0) ?
	       58'd0 :
	       58'd1 ;
  assign result__h85925 = { x__h85931[58:1], 1'd1 } ;
  assign rg_index_1_4_PLUS_1_6_ULE_58___d37 = rg_index_1 + 6'd1 <= 6'd58 ;
  assign rg_index_1_4_ULE_58___d38 = rg_index_1 <= 6'd58 ;
  assign rg_index_PLUS_1_ULE_57___d6 = rg_index + 6'd1 <= 6'd57 ;
  assign rg_index_ULE_57___d7 = rg_index <= 6'd57 ;
  assign rg_q_PLUS_NEG_INV_rg_q_59_60___d561 = rg_q + -(~rg_q) ;
  assign rg_s_1_ULT_rg_r_1_0_PLUS_rg_b_9_2___d63 = rg_s < sum__h1606 ;
  assign s__h1658 = rg_s - sum__h1606 ;
  assign s__h1723 =
	     IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d83 -
	     sum__h1710 ;
  assign sfdA__h131577 =
	     { 1'b0,
	       fpu_madd_fState_S4$D_OUT[128:118] != 11'd0,
	       fpu_madd_fState_S4$D_OUT[117:66],
	       3'b0 } ;
  assign sfdA__h2035 =
	     { fpu_div64_fOperands_S0$D_OUT[129:119] != 11'd0,
	       fpu_div64_fOperands_S0$D_OUT[118:67] } ;
  assign sfdA__h2039 = sfdA__h2035 << b__h4039 ;
  assign sfdBC__h115662 =
	     _7170_MINUS_fpu_madd_fState_S3_first__995_BITS__ETC___d2008 ?
	       fpu_madd_fProd_S3$D_OUT :
	       _theResult___fst__h116827 ;
  assign sfdBC__h131578 =
	     { 1'b0,
	       fpu_madd_fState_S4$D_OUT[64:54] != 11'd0,
	       fpu_madd_fState_S4$D_OUT[53:0],
	       1'b0 } ;
  assign sfdB__h2036 =
	     { fpu_div64_fOperands_S0$D_OUT[65:55] != 11'd0,
	       fpu_div64_fOperands_S0$D_OUT[54:3] } ;
  assign sfdB__h2041 = sfdB__h2036 << b__h11457 ;
  assign sfd___1__h60702 = { 1'd0, sfd__h44953[57:1] } ;
  assign sfd__h133119 =
	     fpu_madd_fState_S7$D_OUT[128] ?
	       fpu_madd_fState_S7$D_OUT[56:0] :
	       fpu_madd_fState_S7$D_OUT[113:57] ;
  assign sfd__h142040 =
	     { 1'b0,
	       fpu_madd_fState_S8$D_OUT[65:55] != 11'd0,
	       fpu_madd_fState_S8$D_OUT[54:3] } +
	     54'd1 ;
  assign sfd__h144653 = { value__h149040, 32'd0 } ;
  assign sfd__h163471 =
	     { 1'b0,
	       _theResult___fst_exp__h163453 != 11'd0,
	       _theResult___snd__h163404[56:5] } +
	     54'd1 ;
  assign sfd__h173061 =
	     { 1'b0,
	       _theResult___fst_exp__h172969 != 11'd0,
	       sfdin__h172963[56:5] } +
	     54'd1 ;
  assign sfd__h181789 =
	     { 1'b0,
	       _theResult___fst_exp__h181770 != 11'd0,
	       _theResult___snd__h181716[56:5] } +
	     54'd1 ;
  assign sfd__h183293 = { value__h187678, 32'd0 } ;
  assign sfd__h18934 = { 1'd1, fpu_div64_fOperands_S0$D_OUT[117:67] } ;
  assign sfd__h18937 = { 1'd1, fpu_div64_fOperands_S0$D_OUT[53:3] } ;
  assign sfd__h202109 =
	     { 1'b0,
	       _theResult___fst_exp__h202091 != 11'd0,
	       _theResult___snd__h202042[56:5] } +
	     54'd1 ;
  assign sfd__h211699 =
	     { 1'b0,
	       _theResult___fst_exp__h211607 != 11'd0,
	       sfdin__h211601[56:5] } +
	     54'd1 ;
  assign sfd__h220427 =
	     { 1'b0,
	       _theResult___fst_exp__h220408 != 11'd0,
	       _theResult___snd__h220354[56:5] } +
	     54'd1 ;
  assign sfd__h222232 = { value__h226617, 32'd0 } ;
  assign sfd__h241048 =
	     { 1'b0,
	       _theResult___fst_exp__h241030 != 11'd0,
	       _theResult___snd__h240981[56:5] } +
	     54'd1 ;
  assign sfd__h250638 =
	     { 1'b0,
	       _theResult___fst_exp__h250546 != 11'd0,
	       sfdin__h250540[56:5] } +
	     54'd1 ;
  assign sfd__h259366 =
	     { 1'b0,
	       _theResult___fst_exp__h259347 != 11'd0,
	       _theResult___snd__h259293[56:5] } +
	     54'd1 ;
  assign sfd__h262175 = { value__h270397, 3'd0 } ;
  assign sfd__h277978 =
	     { 1'b0,
	       _theResult___fst_exp__h277886 != 8'd0,
	       sfdin__h277880[56:34] } +
	     25'd1 ;
  assign sfd__h286560 =
	     { 1'b0,
	       _theResult___fst_exp__h286542 != 8'd0,
	       _theResult___snd__h286493[56:34] } +
	     25'd1 ;
  assign sfd__h295744 =
	     { 1'b0,
	       _theResult___fst_exp__h295652 != 8'd0,
	       sfdin__h295646[56:34] } +
	     25'd1 ;
  assign sfd__h304356 =
	     { 1'b0,
	       _theResult___fst_exp__h304337 != 8'd0,
	       _theResult___snd__h304283[56:34] } +
	     25'd1 ;
  assign sfd__h304907 =
	     (resWire$wget[67:57] == 11'd2047 &&
	      resWire$wget[56:5] != 52'd0) ?
	       _theResult___snd_fst_sfd__h262125 :
	       _theResult___fst_sfd__h304901 ;
  assign sfd__h42982 =
	     { 1'b0,
	       fpu_div64_fState_S4$D_OUT[64:54] != 11'd0,
	       fpu_div64_fState_S4$D_OUT[53:2] } +
	     54'd1 ;
  assign sfd__h44951 = { value__h53174, 4'd0 } ;
  assign sfd__h44953 = sfd__h44951 << x__h60732 ;
  assign sfd__h45004 = { 1'd1, fpu_sqr64_fOperand_S0$D_OUT[53:3] } ;
  assign sfd__h95416 =
	     { 1'b0,
	       fpu_sqr64_fState_S4$D_OUT[64:54] != 11'd0,
	       fpu_sqr64_fState_S4$D_OUT[53:2] } +
	     54'd1 ;
  assign sfd__h99402 = { 1'd1, _theResult___fst_sfd__h96608[50:0] } ;
  assign sfd__h99405 = { 1'd1, fpu_madd_fOperand_S0$D_OUT[117:67] } ;
  assign sfd__h99408 = { 1'd1, fpu_madd_fOperand_S0$D_OUT[53:3] } ;
  assign sfdin__h130943 =
	     sfdBC__h115662[105] ?
	       _theResult___snd__h130966 :
	       _theResult___snd__h130980 ;
  assign sfdin__h141369 =
	     sfd__h133119[56] ?
	       _theResult___snd__h141392 :
	       _theResult___snd__h141406 ;
  assign sfdin__h172963 =
	     _theResult____h164731[56] ?
	       _theResult___snd__h172980 :
	       _theResult___snd__h172991 ;
  assign sfdin__h211601 =
	     _theResult____h203369[56] ?
	       _theResult___snd__h211618 :
	       _theResult___snd__h211629 ;
  assign sfdin__h250540 =
	     _theResult____h242308[56] ?
	       _theResult___snd__h250557 :
	       _theResult___snd__h250568 ;
  assign sfdin__h277880 =
	     _theResult____h269777[56] ?
	       _theResult___snd__h277897 :
	       _theResult___snd__h277908 ;
  assign sfdin__h295646 =
	     _theResult____h287414[56] ?
	       _theResult___snd__h295663 :
	       _theResult___snd__h295674 ;
  assign sfdin__h34118 =
	     (fpu_div64_fState_S3$D_OUT[120:110] == 11'd2047) ?
	       _theResult___snd_snd_snd__h33963 :
	       fpu_div64_fState_S3$D_OUT[57:0] ;
  assign sfdin__h42327 =
	     sfdin__h34118[57] ?
	       _theResult___snd__h42350 :
	       _theResult___snd__h42365 ;
  assign sfdin__h94744 =
	     fpu_sqr64_fState_S3$D_OUT[58] ?
	       _theResult___snd__h94767 :
	       _theResult___snd__h94782 ;
  assign sfdlsb__h116825 = x__h116896 != 106'd0 ;
  assign sfdlsb__h32643 = x__h32762 != 58'd0 ;
  assign sum__h1606 = rg_r_1 + rg_b ;
  assign sum__h1710 =
	     IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d69 +
	     IF_rg_index_1_4_ULE_58_8_THEN_IF_rg_res_1_BIT__ETC___d49 ;
  assign theResult___fst_exp2290_MINUS_1023__q11 =
	     _theResult___fst_exp__h42290 - 11'd1023 ;
  assign value41307_BITS_10_TO_0_MINUS_1023__q28 =
	     value__h141307[10:0] - 11'd1023 ;
  assign value_BIT_52___h53270 = fpu_sqr64_fOperand_S0$D_OUT[65:55] != 11'd0 ;
  assign value__h130883 = fpu_madd_fState_S3$D_OUT[12:0] + 13'd1023 ;
  assign value__h141307 = fpu_madd_fState_S7$D_OUT[126:114] + 13'd1023 ;
  assign value__h149040 =
	     { 1'b0, iFifo$D_OUT[167:160] != 8'd0, iFifo$D_OUT[159:137] } ;
  assign value__h187678 =
	     { 1'b0, iFifo$D_OUT[102:95] != 8'd0, iFifo$D_OUT[94:72] } ;
  assign value__h226617 =
	     { 1'b0, iFifo$D_OUT[37:30] != 8'd0, iFifo$D_OUT[29:7] } ;
  assign value__h270397 =
	     { 1'b0, resWire$wget[67:57] != 11'd0, resWire$wget[56:5] } ;
  assign value__h31374 =
	     IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d352 +
	     13'd1023 ;
  assign value__h31429 = { 1'b0, sfdA__h2039 } ;
  assign value__h31550 =
	     13'd7170 -
	     IF_fpu_div64_fOperands_S0_first__06_BITS_129_T_ETC___d352 ;
  assign value__h32541 = rg_r[115] ? rg_r + b__h32583 : rg_r ;
  assign value__h32661 =
	     IF_rg_r_BIT_115_THEN_rg_q_PLUS_NEG_INV_rg_q_59_ETC__q10[56:0] >>
	     fpu_div64_fState_S2$D_OUT[10:0] ;
  assign value__h53174 =
	     { 1'b0,
	       value_BIT_52___h53270,
	       fpu_sqr64_fOperand_S0$D_OUT[54:3] } ;
  assign x__h114243 =
	     { fpu_madd_fOperand_S0$D_OUT[129:119] != 11'd0,
	       fpu_madd_fOperand_S0$D_OUT[118:67] } ;
  assign x__h114255 =
	     { fpu_madd_fOperand_S0$D_OUT[65:55] != 11'd0,
	       fpu_madd_fOperand_S0$D_OUT[54:3] } ;
  assign x__h116896 = fpu_madd_fProd_S3$D_OUT << x__h116929 ;
  assign x__h116929 =
	     13'd106 -
	     _7170_MINUS_fpu_madd_fState_S3_first__995_BITS__ETC___d2007 ;
  assign x__h131406 =
	     fpu_madd_fState_S3_first__995_BITS_12_TO_0_001_ETC___d2002 ?
	       _theResult___snd_snd_snd__h131369 :
	       2'd3 ;
  assign x__h131940 =
	     { 1'b0,
	       NOT_fpu_madd_fState_S4_first__547_BIT_130_553__ETC___d2584 ?
		 { fpu_madd_fState_S4$D_OUT[64:54] != 11'd0,
		   fpu_madd_fState_S4$D_OUT[53:0],
		   1'b0 } :
		 { fpu_madd_fState_S4$D_OUT[128:118] != 11'd0,
		   fpu_madd_fState_S4$D_OUT[117:66],
		   3'b0 } } ;
  assign x__h131944 =
	     { 1'b0,
	       NOT_fpu_madd_fState_S4_first__547_BIT_130_553__ETC___d2584 ?
		 { fpu_madd_fState_S4$D_OUT[128:118] != 11'd0,
		   fpu_madd_fState_S4$D_OUT[117:66],
		   3'b0 } :
		 { fpu_madd_fState_S4$D_OUT[64:54] != 11'd0,
		   fpu_madd_fState_S4$D_OUT[53:0],
		   1'b0 } } ;
  assign x__h132359 =
	     fpu_madd_fState_S5$D_OUT[215] ?
	       fpu_madd_fState_S5$D_OUT[56:0] :
	       (((fpu_madd_fState_S5$D_OUT[126:114] ^ 13'h1000) < 13'd4153) ?
		  result__h132372 :
		  ((fpu_madd_fState_S5$D_OUT[56:0] == 57'd0) ?
		     fpu_madd_fState_S5$D_OUT[56:0] :
		     57'd1)) ;
  assign x__h132471 = 13'd57 - fpu_madd_fState_S5$D_OUT[126:114] ;
  assign x__h132871 =
	     fpu_madd_fState_S6$D_OUT[113:57] +
	     fpu_madd_fState_S6$D_OUT[56:0] ;
  assign x__h132880 =
	     fpu_madd_fState_S6$D_OUT[113:57] -
	     fpu_madd_fState_S6$D_OUT[56:0] ;
  assign x__h141760 = fpu_madd_fState_S7$D_OUT[202] ? 2'd0 : guard__h133123 ;
  assign x__h165441 = sfd__h144653 << x__h165474 ;
  assign x__h165474 =
	     12'd57 -
	     _3074_MINUS_SEXT_iFifo_first__087_BITS_167_TO_1_ETC___d3326 ;
  assign x__h204079 = sfd__h183293 << x__h204112 ;
  assign x__h204112 =
	     12'd57 -
	     _3074_MINUS_SEXT_iFifo_first__087_BITS_102_TO_9_ETC___d4809 ;
  assign x__h243018 = sfd__h222232 << x__h243051 ;
  assign x__h243051 =
	     12'd57 -
	     _3074_MINUS_SEXT_iFifo_first__087_BITS_37_TO_30_ETC___d4034 ;
  assign x__h288124 = sfd__h262175 << x__h288157 ;
  assign x__h288157 =
	     12'd57 -
	     _3970_MINUS_SEXT_resWire_wget__412_BITS_67_TO_5_ETC___d6036 ;
  assign x__h31426 = { value__h31429, 60'd0 } ;
  assign x__h31487 = { sfdB__h2041, 4'b0 } ;
  assign x__h31541 =
	     fpu_div64_fOperands_S0_first__06_BITS_129_TO_1_ETC___d363 ?
	       11'd0 :
	       _theResult___fst__h31322 ;
  assign x__h32762 =
	     { 1'd0,
	       IF_rg_r_BIT_115_THEN_rg_q_PLUS_NEG_INV_rg_q_59_ETC__q10[56:0] } <<
	     x__h32769 ;
  assign x__h32769 = 11'd58 - fpu_div64_fState_S2$D_OUT[10:0] ;
  assign x__h33052 =
	     (value__h32541[114:58] == 57'd0) ?
	       _theResult____h32523 :
	       result__h32617 ;
  assign x__h42705 =
	     (sfdin__h34118[57] &&
	      IF_IF_fpu_div64_fState_S3_first__86_BITS_120_T_ETC___d643 ==
	      12'd1023) ?
	       2'd3 :
	       _theResult___snd_fst__h42439 ;
  assign x__h52551 = x__h52569 + 13'd1024 ;
  assign x__h52569 =
	     { IF_fpu_sqr64_fOperand_S0_first__059_BITS_65_TO_ETC__q17[11],
	       IF_fpu_sqr64_fOperand_S0_first__059_BITS_65_TO_ETC__q17 } ;
  assign x__h60693 =
	     IF_fpu_sqr64_fOperand_S0_first__059_BITS_65_TO_ETC___d1195[0] ?
	       sfd__h44953 :
	       sfd___1__h60702 ;
  assign x__h60732 =
	     IF_fpu_sqr64_fOperand_S0_first__059_BITS_65_TO_ETC___d1193 -
	     6'd1 ;
  assign x__h85465 =
	     IF_fpu_sqr64_fState_S1_first__216_BIT_57_226_T_ETC___d1342[0] ?
	       IF_fpu_sqr64_fState_S1_first__216_BIT_57_226_T_ETC___d1342 +
	       7'd1 :
	       IF_fpu_sqr64_fState_S1_first__216_BIT_57_226_T_ETC___d1342 ;
  assign x__h85931 = rg_res[116] ? rg_res[115:0] : 116'd0 ;
  assign x__h86149 = (rg_s == 116'd0) ? x__h85931[58:0] : result__h85925 ;
  assign x__h95138 =
	     (fpu_sqr64_fState_S3$D_OUT[58] &&
	      IF_fpu_sqr64_fState_S3_first__375_BITS_121_TO__ETC___d1389 ==
	      12'd1023) ?
	       2'd3 :
	       _theResult___snd_fst__h94856 ;
  assign x__h96539 =
	     fpu_madd_fOperand_S0$D_OUT[195] ?
	       fpu_madd_fOperand_S0$D_OUT[193:183] :
	       11'd0 ;
  always@(fpu_div64_fState_S4$D_OUT or
	  out_sfd__h43479 or _theResult___sfd__h43476)
  begin
    case (fpu_div64_fState_S4$D_OUT[1:0])
      2'b0, 2'b01:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q1 =
	      fpu_div64_fState_S4$D_OUT[53:2];
      2'b10:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q1 =
	      out_sfd__h43479;
      2'b11:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q1 =
	      _theResult___sfd__h43476;
    endcase
  end
  always@(fpu_div64_fState_S4$D_OUT or _theResult___sfd__h43476)
  begin
    case (fpu_div64_fState_S4$D_OUT[1:0])
      2'b0:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q2 =
	      fpu_div64_fState_S4$D_OUT[53:2];
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q2 =
	      _theResult___sfd__h43476;
    endcase
  end
  always@(fpu_div64_fState_S4$D_OUT or
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q1 or
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q2 or
	  _theResult___sfd__h43476)
  begin
    case (fpu_div64_fState_S4$D_OUT[68:66])
      3'd0:
	  _theResult___fst_sfd__h43554 =
	      CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q1;
      3'd1:
	  _theResult___fst_sfd__h43554 =
	      CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q2;
      3'd2:
	  _theResult___fst_sfd__h43554 =
	      (fpu_div64_fState_S4$D_OUT[1:0] == 2'b0 ||
	       fpu_div64_fState_S4$D_OUT[65]) ?
		fpu_div64_fState_S4$D_OUT[53:2] :
		_theResult___sfd__h43476;
      3'd3:
	  _theResult___fst_sfd__h43554 =
	      (fpu_div64_fState_S4$D_OUT[1:0] == 2'b0) ?
		fpu_div64_fState_S4$D_OUT[53:2] :
		(fpu_div64_fState_S4$D_OUT[65] ?
		   _theResult___sfd__h43476 :
		   fpu_div64_fState_S4$D_OUT[53:2]);
      3'd4: _theResult___fst_sfd__h43554 = fpu_div64_fState_S4$D_OUT[53:2];
      default: _theResult___fst_sfd__h43554 = 52'd0;
    endcase
  end
  always@(fpu_sqr64_fState_S4$D_OUT or
	  out_sfd__h95913 or _theResult___sfd__h95910)
  begin
    case (fpu_sqr64_fState_S4$D_OUT[1:0])
      2'b0, 2'b01:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q3 =
	      fpu_sqr64_fState_S4$D_OUT[53:2];
      2'b10:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q3 =
	      out_sfd__h95913;
      2'b11:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q3 =
	      _theResult___sfd__h95910;
    endcase
  end
  always@(fpu_sqr64_fState_S4$D_OUT or _theResult___sfd__h95910)
  begin
    case (fpu_sqr64_fState_S4$D_OUT[1:0])
      2'b0:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q4 =
	      fpu_sqr64_fState_S4$D_OUT[53:2];
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q4 =
	      _theResult___sfd__h95910;
    endcase
  end
  always@(fpu_sqr64_fState_S4$D_OUT or
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q3 or
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q4 or
	  _theResult___sfd__h95910)
  begin
    case (fpu_sqr64_fState_S4$D_OUT[68:66])
      3'd0:
	  _theResult___fst_sfd__h95988 =
	      CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q3;
      3'd1:
	  _theResult___fst_sfd__h95988 =
	      CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q4;
      3'd2:
	  _theResult___fst_sfd__h95988 =
	      (fpu_sqr64_fState_S4$D_OUT[1:0] == 2'b0 ||
	       fpu_sqr64_fState_S4$D_OUT[65]) ?
		fpu_sqr64_fState_S4$D_OUT[53:2] :
		_theResult___sfd__h95910;
      3'd3:
	  _theResult___fst_sfd__h95988 =
	      (fpu_sqr64_fState_S4$D_OUT[1:0] == 2'b0) ?
		fpu_sqr64_fState_S4$D_OUT[53:2] :
		(fpu_sqr64_fState_S4$D_OUT[65] ?
		   _theResult___sfd__h95910 :
		   fpu_sqr64_fState_S4$D_OUT[53:2]);
      3'd4: _theResult___fst_sfd__h95988 = fpu_sqr64_fState_S4$D_OUT[53:2];
      default: _theResult___fst_sfd__h95988 = 52'd0;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  out_sfd__h142545 or _theResult___sfd__h142542)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0, 2'b01:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q5 =
	      fpu_madd_fState_S8$D_OUT[54:3];
      2'b10:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q5 =
	      out_sfd__h142545;
      2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q5 =
	      _theResult___sfd__h142542;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or _theResult___sfd__h142542)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q6 =
	      fpu_madd_fState_S8$D_OUT[54:3];
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q6 =
	      _theResult___sfd__h142542;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q5 or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q6 or
	  _theResult___sfd__h142542)
  begin
    case (fpu_madd_fState_S8$D_OUT[70:68])
      3'd0:
	  _theResult___fst_sfd__h142620 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q5;
      3'd1:
	  _theResult___fst_sfd__h142620 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q6;
      3'd2:
	  _theResult___fst_sfd__h142620 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0 ||
	       fpu_madd_fState_S8$D_OUT[66]) ?
		fpu_madd_fState_S8$D_OUT[54:3] :
		_theResult___sfd__h142542;
      3'd3:
	  _theResult___fst_sfd__h142620 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0) ?
		fpu_madd_fState_S8$D_OUT[54:3] :
		(fpu_madd_fState_S8$D_OUT[66] ?
		   _theResult___sfd__h142542 :
		   fpu_madd_fState_S8$D_OUT[54:3]);
      3'd4: _theResult___fst_sfd__h142620 = fpu_madd_fState_S8$D_OUT[54:3];
      default: _theResult___fst_sfd__h142620 = 52'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_exp__h148408 = 11'd2047;
      3'd2:
	  _theResult___fst_exp__h148408 =
	      iFifo$D_OUT[168] ? 11'd2046 : 11'd2047;
      3'd3:
	  _theResult___fst_exp__h148408 =
	      iFifo$D_OUT[168] ? 11'd2047 : 11'd2046;
      3'd4: _theResult___fst_exp__h148408 = 11'd2046;
      default: _theResult___fst_exp__h148408 = 11'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_sfd__h148409 = 52'd0;
      3'd2:
	  _theResult___fst_sfd__h148409 =
	      iFifo$D_OUT[168] ? 52'hFFFFFFFFFFFFF : 52'd0;
      3'd3:
	  _theResult___fst_sfd__h148409 =
	      iFifo$D_OUT[168] ? 52'd0 : 52'hFFFFFFFFFFFFF;
      3'd4: _theResult___fst_sfd__h148409 = 52'hFFFFFFFFFFFFF;
      default: _theResult___fst_sfd__h148409 = 52'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_exp__h187048 = 11'd2047;
      3'd2:
	  _theResult___fst_exp__h187048 =
	      iFifo$D_OUT[103] ? 11'd2046 : 11'd2047;
      3'd3:
	  _theResult___fst_exp__h187048 =
	      iFifo$D_OUT[103] ? 11'd2047 : 11'd2046;
      3'd4: _theResult___fst_exp__h187048 = 11'd2046;
      default: _theResult___fst_exp__h187048 = 11'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_exp__h225987 = 11'd2047;
      3'd2:
	  _theResult___fst_exp__h225987 =
	      iFifo$D_OUT[38] ? 11'd2046 : 11'd2047;
      3'd3:
	  _theResult___fst_exp__h225987 =
	      iFifo$D_OUT[38] ? 11'd2047 : 11'd2046;
      3'd4: _theResult___fst_exp__h225987 = 11'd2046;
      default: _theResult___fst_exp__h225987 = 11'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_sfd__h187049 = 52'd0;
      3'd2:
	  _theResult___fst_sfd__h187049 =
	      iFifo$D_OUT[103] ? 52'hFFFFFFFFFFFFF : 52'd0;
      3'd3:
	  _theResult___fst_sfd__h187049 =
	      iFifo$D_OUT[103] ? 52'd0 : 52'hFFFFFFFFFFFFF;
      3'd4: _theResult___fst_sfd__h187049 = 52'hFFFFFFFFFFFFF;
      default: _theResult___fst_sfd__h187049 = 52'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1: _theResult___fst_sfd__h225988 = 52'd0;
      3'd2:
	  _theResult___fst_sfd__h225988 =
	      iFifo$D_OUT[38] ? 52'hFFFFFFFFFFFFF : 52'd0;
      3'd3:
	  _theResult___fst_sfd__h225988 =
	      iFifo$D_OUT[38] ? 52'd0 : 52'hFFFFFFFFFFFFF;
      3'd4: _theResult___fst_sfd__h225988 = 52'hFFFFFFFFFFFFF;
      default: _theResult___fst_sfd__h225988 = 52'd0;
    endcase
  end
  always@(fpu_div64_fOperands_S0$D_OUT or
	  fpu_div64_fOperands_S0_first__06_BIT_130_03_EQ_ETC___d405)
  begin
    case (fpu_div64_fOperands_S0$D_OUT[2:0])
      3'd0, 3'd1: _theResult___fst_exp__h19467 = 11'd2047;
      3'd2:
	  _theResult___fst_exp__h19467 =
	      fpu_div64_fOperands_S0_first__06_BIT_130_03_EQ_ETC___d405 ?
		11'd2047 :
		11'd2046;
      3'd3:
	  _theResult___fst_exp__h19467 =
	      fpu_div64_fOperands_S0_first__06_BIT_130_03_EQ_ETC___d405 ?
		11'd2046 :
		11'd2047;
      3'd4: _theResult___fst_exp__h19467 = 11'd2046;
      default: _theResult___fst_exp__h19467 = 11'd0;
    endcase
  end
  always@(fpu_div64_fOperands_S0$D_OUT or
	  fpu_div64_fOperands_S0_first__06_BIT_130_03_EQ_ETC___d405)
  begin
    case (fpu_div64_fOperands_S0$D_OUT[2:0])
      3'd0, 3'd1: _theResult___fst_sfd__h19468 = 52'd0;
      3'd2:
	  _theResult___fst_sfd__h19468 =
	      fpu_div64_fOperands_S0_first__06_BIT_130_03_EQ_ETC___d405 ?
		52'd0 :
		52'hFFFFFFFFFFFFF;
      3'd3:
	  _theResult___fst_sfd__h19468 =
	      fpu_div64_fOperands_S0_first__06_BIT_130_03_EQ_ETC___d405 ?
		52'hFFFFFFFFFFFFF :
		52'd0;
      3'd4: _theResult___fst_sfd__h19468 = 52'hFFFFFFFFFFFFF;
      default: _theResult___fst_sfd__h19468 = 52'd0;
    endcase
  end
  always@(fpu_div64_fOperands_S0$D_OUT or
	  fpu_div64_fOperands_S0_first__06_BIT_130_03_EQ_ETC___d405)
  begin
    case (fpu_div64_fOperands_S0$D_OUT[2:0])
      3'd0: _theResult___fst_sfd__h19957 = 52'd0;
      3'd1: _theResult___fst_sfd__h19957 = 52'd1;
      3'd2:
	  _theResult___fst_sfd__h19957 =
	      fpu_div64_fOperands_S0_first__06_BIT_130_03_EQ_ETC___d405 ?
		52'd1 :
		52'd0;
      3'd3:
	  _theResult___fst_sfd__h19957 =
	      fpu_div64_fOperands_S0_first__06_BIT_130_03_EQ_ETC___d405 ?
		52'd0 :
		52'd1;
      default: _theResult___fst_sfd__h19957 = 52'd0;
    endcase
  end
  always@(fpu_div64_fOperands_S0$D_OUT or
	  fpu_div64_fOperands_S0_first__06_BIT_130_03_EQ_ETC___d405)
  begin
    case (fpu_div64_fOperands_S0$D_OUT[2:0])
      3'd0, 3'd1, 3'd2, 3'd3:
	  CASE_fpu_div64_fOperands_S0D_OUT_BITS_2_TO_0__ETC__q9 =
	      !fpu_div64_fOperands_S0_first__06_BIT_130_03_EQ_ETC___d405;
      default: CASE_fpu_div64_fOperands_S0D_OUT_BITS_2_TO_0__ETC__q9 =
		   fpu_div64_fOperands_S0$D_OUT[2:0] == 3'd4 &&
		   !fpu_div64_fOperands_S0_first__06_BIT_130_03_EQ_ETC___d405;
    endcase
  end
  always@(fpu_div64_fState_S4$D_OUT or
	  out_exp__h43478 or _theResult___exp__h43475)
  begin
    case (fpu_div64_fState_S4$D_OUT[1:0])
      2'b0, 2'b01:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q14 =
	      fpu_div64_fState_S4$D_OUT[64:54];
      2'b10:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q14 =
	      out_exp__h43478;
      2'b11:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q14 =
	      _theResult___exp__h43475;
    endcase
  end
  always@(fpu_div64_fState_S4$D_OUT or _theResult___exp__h43475)
  begin
    case (fpu_div64_fState_S4$D_OUT[1:0])
      2'b0:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q15 =
	      fpu_div64_fState_S4$D_OUT[64:54];
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q15 =
	      _theResult___exp__h43475;
    endcase
  end
  always@(fpu_div64_fState_S4$D_OUT or
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q14 or
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q15 or
	  _theResult___exp__h43475)
  begin
    case (fpu_div64_fState_S4$D_OUT[68:66])
      3'd0:
	  _theResult___fst_exp__h43553 =
	      CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q14;
      3'd1:
	  _theResult___fst_exp__h43553 =
	      CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q15;
      3'd2:
	  _theResult___fst_exp__h43553 =
	      (fpu_div64_fState_S4$D_OUT[1:0] == 2'b0 ||
	       fpu_div64_fState_S4$D_OUT[65]) ?
		fpu_div64_fState_S4$D_OUT[64:54] :
		_theResult___exp__h43475;
      3'd3:
	  _theResult___fst_exp__h43553 =
	      (fpu_div64_fState_S4$D_OUT[1:0] == 2'b0) ?
		fpu_div64_fState_S4$D_OUT[64:54] :
		(fpu_div64_fState_S4$D_OUT[65] ?
		   _theResult___exp__h43475 :
		   fpu_div64_fState_S4$D_OUT[64:54]);
      3'd4: _theResult___fst_exp__h43553 = fpu_div64_fState_S4$D_OUT[64:54];
      default: _theResult___fst_exp__h43553 = 11'd0;
    endcase
  end
  always@(fpu_sqr64_fState_S4$D_OUT or
	  out_exp__h95912 or _theResult___exp__h95909)
  begin
    case (fpu_sqr64_fState_S4$D_OUT[1:0])
      2'b0, 2'b01:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q21 =
	      fpu_sqr64_fState_S4$D_OUT[64:54];
      2'b10:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q21 =
	      out_exp__h95912;
      2'b11:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q21 =
	      _theResult___exp__h95909;
    endcase
  end
  always@(fpu_sqr64_fState_S4$D_OUT or _theResult___exp__h95909)
  begin
    case (fpu_sqr64_fState_S4$D_OUT[1:0])
      2'b0:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q22 =
	      fpu_sqr64_fState_S4$D_OUT[64:54];
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q22 =
	      _theResult___exp__h95909;
    endcase
  end
  always@(fpu_sqr64_fState_S4$D_OUT or
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q21 or
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q22 or
	  _theResult___exp__h95909)
  begin
    case (fpu_sqr64_fState_S4$D_OUT[68:66])
      3'd0:
	  _theResult___fst_exp__h95987 =
	      CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q21;
      3'd1:
	  _theResult___fst_exp__h95987 =
	      CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q22;
      3'd2:
	  _theResult___fst_exp__h95987 =
	      (fpu_sqr64_fState_S4$D_OUT[1:0] == 2'b0 ||
	       fpu_sqr64_fState_S4$D_OUT[65]) ?
		fpu_sqr64_fState_S4$D_OUT[64:54] :
		_theResult___exp__h95909;
      3'd3:
	  _theResult___fst_exp__h95987 =
	      (fpu_sqr64_fState_S4$D_OUT[1:0] == 2'b0) ?
		fpu_sqr64_fState_S4$D_OUT[64:54] :
		(fpu_sqr64_fState_S4$D_OUT[65] ?
		   _theResult___exp__h95909 :
		   fpu_sqr64_fState_S4$D_OUT[64:54]);
      3'd4: _theResult___fst_exp__h95987 = fpu_sqr64_fState_S4$D_OUT[64:54];
      default: _theResult___fst_exp__h95987 = 11'd0;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  out_exp__h142544 or _theResult___exp__h142541)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0, 2'b01:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q31 =
	      fpu_madd_fState_S8$D_OUT[65:55];
      2'b10:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q31 =
	      out_exp__h142544;
      2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q31 =
	      _theResult___exp__h142541;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or _theResult___exp__h142541)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q32 =
	      fpu_madd_fState_S8$D_OUT[65:55];
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q32 =
	      _theResult___exp__h142541;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q31 or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q32 or
	  _theResult___exp__h142541)
  begin
    case (fpu_madd_fState_S8$D_OUT[70:68])
      3'd0:
	  _theResult___fst_exp__h142619 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q31;
      3'd1:
	  _theResult___fst_exp__h142619 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q32;
      3'd2:
	  _theResult___fst_exp__h142619 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0 ||
	       fpu_madd_fState_S8$D_OUT[66]) ?
		fpu_madd_fState_S8$D_OUT[65:55] :
		_theResult___exp__h142541;
      3'd3:
	  _theResult___fst_exp__h142619 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0) ?
		fpu_madd_fState_S8$D_OUT[65:55] :
		(fpu_madd_fState_S8$D_OUT[66] ?
		   _theResult___exp__h142541 :
		   fpu_madd_fState_S8$D_OUT[65:55]);
      3'd4: _theResult___fst_exp__h142619 = fpu_madd_fState_S8$D_OUT[65:55];
      default: _theResult___fst_exp__h142619 = 11'd0;
    endcase
  end
  always@(guard__h155492 or
	  _theResult___fst_exp__h163453 or
	  out_exp__h164101 or _theResult___exp__h164098)
  begin
    case (guard__h155492)
      2'b0, 2'b01:
	  CASE_guard55492_0b0_theResult___fst_exp63453_0_ETC__q42 =
	      _theResult___fst_exp__h163453;
      2'b10:
	  CASE_guard55492_0b0_theResult___fst_exp63453_0_ETC__q42 =
	      out_exp__h164101;
      2'b11:
	  CASE_guard55492_0b0_theResult___fst_exp63453_0_ETC__q42 =
	      _theResult___exp__h164098;
    endcase
  end
  always@(guard__h155492 or
	  _theResult___fst_exp__h163453 or _theResult___exp__h164098)
  begin
    case (guard__h155492)
      2'b0:
	  CASE_guard55492_0b0_theResult___fst_exp63453_0_ETC__q43 =
	      _theResult___fst_exp__h163453;
      2'b01, 2'b10, 2'b11:
	  CASE_guard55492_0b0_theResult___fst_exp63453_0_ETC__q43 =
	      _theResult___exp__h164098;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard55492_0b0_theResult___fst_exp63453_0_ETC__q42 or
	  CASE_guard55492_0b0_theResult___fst_exp63453_0_ETC__q43 or
	  IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3690 or
	  IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3692 or
	  _theResult___fst_exp__h163453)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h164176 =
	      CASE_guard55492_0b0_theResult___fst_exp63453_0_ETC__q42;
      3'd1:
	  _theResult___fst_exp__h164176 =
	      CASE_guard55492_0b0_theResult___fst_exp63453_0_ETC__q43;
      3'd2:
	  _theResult___fst_exp__h164176 =
	      IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3690;
      3'd3:
	  _theResult___fst_exp__h164176 =
	      IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3692;
      3'd4: _theResult___fst_exp__h164176 = _theResult___fst_exp__h163453;
      default: _theResult___fst_exp__h164176 = 11'd0;
    endcase
  end
  always@(guard__h164741 or
	  _theResult___fst_exp__h172969 or
	  out_exp__h173691 or _theResult___exp__h173688)
  begin
    case (guard__h164741)
      2'b0, 2'b01:
	  CASE_guard64741_0b0_theResult___fst_exp72969_0_ETC__q44 =
	      _theResult___fst_exp__h172969;
      2'b10:
	  CASE_guard64741_0b0_theResult___fst_exp72969_0_ETC__q44 =
	      out_exp__h173691;
      2'b11:
	  CASE_guard64741_0b0_theResult___fst_exp72969_0_ETC__q44 =
	      _theResult___exp__h173688;
    endcase
  end
  always@(guard__h164741 or
	  _theResult___fst_exp__h172969 or _theResult___exp__h173688)
  begin
    case (guard__h164741)
      2'b0:
	  CASE_guard64741_0b0_theResult___fst_exp72969_0_ETC__q45 =
	      _theResult___fst_exp__h172969;
      2'b01, 2'b10, 2'b11:
	  CASE_guard64741_0b0_theResult___fst_exp72969_0_ETC__q45 =
	      _theResult___exp__h173688;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard64741_0b0_theResult___fst_exp72969_0_ETC__q44 or
	  CASE_guard64741_0b0_theResult___fst_exp72969_0_ETC__q45 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d3729 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d3731 or
	  _theResult___fst_exp__h172969)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h173766 =
	      CASE_guard64741_0b0_theResult___fst_exp72969_0_ETC__q44;
      3'd1:
	  _theResult___fst_exp__h173766 =
	      CASE_guard64741_0b0_theResult___fst_exp72969_0_ETC__q45;
      3'd2:
	  _theResult___fst_exp__h173766 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d3729;
      3'd3:
	  _theResult___fst_exp__h173766 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d3731;
      3'd4: _theResult___fst_exp__h173766 = _theResult___fst_exp__h172969;
      default: _theResult___fst_exp__h173766 = 11'd0;
    endcase
  end
  always@(guard__h173780 or
	  _theResult___fst_exp__h181770 or
	  out_exp__h182443 or _theResult___exp__h182440)
  begin
    case (guard__h173780)
      2'b0, 2'b01:
	  CASE_guard73780_0b0_theResult___fst_exp81770_0_ETC__q46 =
	      _theResult___fst_exp__h181770;
      2'b10:
	  CASE_guard73780_0b0_theResult___fst_exp81770_0_ETC__q46 =
	      out_exp__h182443;
      2'b11:
	  CASE_guard73780_0b0_theResult___fst_exp81770_0_ETC__q46 =
	      _theResult___exp__h182440;
    endcase
  end
  always@(guard__h173780 or
	  _theResult___fst_exp__h181770 or _theResult___exp__h182440)
  begin
    case (guard__h173780)
      2'b0:
	  CASE_guard73780_0b0_theResult___fst_exp81770_0_ETC__q47 =
	      _theResult___fst_exp__h181770;
      2'b01, 2'b10, 2'b11:
	  CASE_guard73780_0b0_theResult___fst_exp81770_0_ETC__q47 =
	      _theResult___exp__h182440;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard73780_0b0_theResult___fst_exp81770_0_ETC__q46 or
	  CASE_guard73780_0b0_theResult___fst_exp81770_0_ETC__q47 or
	  IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3760 or
	  IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3762 or
	  _theResult___fst_exp__h181770)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h182518 =
	      CASE_guard73780_0b0_theResult___fst_exp81770_0_ETC__q46;
      3'd1:
	  _theResult___fst_exp__h182518 =
	      CASE_guard73780_0b0_theResult___fst_exp81770_0_ETC__q47;
      3'd2:
	  _theResult___fst_exp__h182518 =
	      IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3760;
      3'd3:
	  _theResult___fst_exp__h182518 =
	      IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3762;
      3'd4: _theResult___fst_exp__h182518 = _theResult___fst_exp__h181770;
      default: _theResult___fst_exp__h182518 = 11'd0;
    endcase
  end
  always@(guard__h155492 or
	  _theResult___snd__h163404 or
	  out_sfd__h164102 or _theResult___sfd__h164099)
  begin
    case (guard__h155492)
      2'b0, 2'b01:
	  CASE_guard55492_0b0_theResult___snd63404_BITS__ETC__q48 =
	      _theResult___snd__h163404[56:5];
      2'b10:
	  CASE_guard55492_0b0_theResult___snd63404_BITS__ETC__q48 =
	      out_sfd__h164102;
      2'b11:
	  CASE_guard55492_0b0_theResult___snd63404_BITS__ETC__q48 =
	      _theResult___sfd__h164099;
    endcase
  end
  always@(guard__h155492 or
	  _theResult___snd__h163404 or _theResult___sfd__h164099)
  begin
    case (guard__h155492)
      2'b0:
	  CASE_guard55492_0b0_theResult___snd63404_BITS__ETC__q49 =
	      _theResult___snd__h163404[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard55492_0b0_theResult___snd63404_BITS__ETC__q49 =
	      _theResult___sfd__h164099;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard55492_0b0_theResult___snd63404_BITS__ETC__q48 or
	  CASE_guard55492_0b0_theResult___snd63404_BITS__ETC__q49 or
	  IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3786 or
	  IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3788 or
	  _theResult___snd__h163404)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h164177 =
	      CASE_guard55492_0b0_theResult___snd63404_BITS__ETC__q48;
      3'd1:
	  _theResult___fst_sfd__h164177 =
	      CASE_guard55492_0b0_theResult___snd63404_BITS__ETC__q49;
      3'd2:
	  _theResult___fst_sfd__h164177 =
	      IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3786;
      3'd3:
	  _theResult___fst_sfd__h164177 =
	      IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3788;
      3'd4: _theResult___fst_sfd__h164177 = _theResult___snd__h163404[56:5];
      default: _theResult___fst_sfd__h164177 = 52'd0;
    endcase
  end
  always@(guard__h164741 or
	  sfdin__h172963 or out_sfd__h173692 or _theResult___sfd__h173689)
  begin
    case (guard__h164741)
      2'b0, 2'b01:
	  CASE_guard64741_0b0_sfdin72963_BITS_56_TO_5_0b_ETC__q50 =
	      sfdin__h172963[56:5];
      2'b10:
	  CASE_guard64741_0b0_sfdin72963_BITS_56_TO_5_0b_ETC__q50 =
	      out_sfd__h173692;
      2'b11:
	  CASE_guard64741_0b0_sfdin72963_BITS_56_TO_5_0b_ETC__q50 =
	      _theResult___sfd__h173689;
    endcase
  end
  always@(guard__h164741 or sfdin__h172963 or _theResult___sfd__h173689)
  begin
    case (guard__h164741)
      2'b0:
	  CASE_guard64741_0b0_sfdin72963_BITS_56_TO_5_0b_ETC__q51 =
	      sfdin__h172963[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard64741_0b0_sfdin72963_BITS_56_TO_5_0b_ETC__q51 =
	      _theResult___sfd__h173689;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard64741_0b0_sfdin72963_BITS_56_TO_5_0b_ETC__q50 or
	  CASE_guard64741_0b0_sfdin72963_BITS_56_TO_5_0b_ETC__q51 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d3813 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d3815 or
	  sfdin__h172963)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h173767 =
	      CASE_guard64741_0b0_sfdin72963_BITS_56_TO_5_0b_ETC__q50;
      3'd1:
	  _theResult___fst_sfd__h173767 =
	      CASE_guard64741_0b0_sfdin72963_BITS_56_TO_5_0b_ETC__q51;
      3'd2:
	  _theResult___fst_sfd__h173767 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d3813;
      3'd3:
	  _theResult___fst_sfd__h173767 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d3815;
      3'd4: _theResult___fst_sfd__h173767 = sfdin__h172963[56:5];
      default: _theResult___fst_sfd__h173767 = 52'd0;
    endcase
  end
  always@(guard__h173780 or
	  _theResult___snd__h181716 or
	  out_sfd__h182444 or _theResult___sfd__h182441)
  begin
    case (guard__h173780)
      2'b0, 2'b01:
	  CASE_guard73780_0b0_theResult___snd81716_BITS__ETC__q52 =
	      _theResult___snd__h181716[56:5];
      2'b10:
	  CASE_guard73780_0b0_theResult___snd81716_BITS__ETC__q52 =
	      out_sfd__h182444;
      2'b11:
	  CASE_guard73780_0b0_theResult___snd81716_BITS__ETC__q52 =
	      _theResult___sfd__h182441;
    endcase
  end
  always@(guard__h173780 or
	  _theResult___snd__h181716 or _theResult___sfd__h182441)
  begin
    case (guard__h173780)
      2'b0:
	  CASE_guard73780_0b0_theResult___snd81716_BITS__ETC__q53 =
	      _theResult___snd__h181716[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard73780_0b0_theResult___snd81716_BITS__ETC__q53 =
	      _theResult___sfd__h182441;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard73780_0b0_theResult___snd81716_BITS__ETC__q52 or
	  CASE_guard73780_0b0_theResult___snd81716_BITS__ETC__q53 or
	  IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3832 or
	  IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3834 or
	  _theResult___snd__h181716)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h182519 =
	      CASE_guard73780_0b0_theResult___snd81716_BITS__ETC__q52;
      3'd1:
	  _theResult___fst_sfd__h182519 =
	      CASE_guard73780_0b0_theResult___snd81716_BITS__ETC__q53;
      3'd2:
	  _theResult___fst_sfd__h182519 =
	      IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3832;
      3'd3:
	  _theResult___fst_sfd__h182519 =
	      IF_IF_IF_iFifo_first__087_BITS_167_TO_160_130__ETC___d3834;
      3'd4: _theResult___fst_sfd__h182519 = _theResult___snd__h181716[56:5];
      default: _theResult___fst_sfd__h182519 = 52'd0;
    endcase
  end
  always@(guard__h155492 or iFifo$D_OUT)
  begin
    case (guard__h155492)
      2'b0, 2'b01, 2'b10:
	  CASE_guard55492_0b0_iFifoD_OUT_BIT_168_0b1_iF_ETC__q54 =
	      iFifo$D_OUT[168];
      2'd3:
	  CASE_guard55492_0b0_iFifoD_OUT_BIT_168_0b1_iF_ETC__q54 =
	      guard__h155492 == 2'b11 && iFifo$D_OUT[168];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard55492_0b0_iFifoD_OUT_BIT_168_0b1_iF_ETC__q54 or
	  guard__h155492)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard55492_ETC__q55 =
	      CASE_guard55492_0b0_iFifoD_OUT_BIT_168_0b1_iF_ETC__q54;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard55492_ETC__q55 =
	      (guard__h155492 == 2'b0) ?
		iFifo$D_OUT[168] :
		(guard__h155492 == 2'b01 || guard__h155492 == 2'b10 ||
		 guard__h155492 == 2'b11) &&
		iFifo$D_OUT[168];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard55492_ETC__q55 =
	      iFifo$D_OUT[168];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard55492_ETC__q55 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[168];
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d3320 =
	      iFifo$D_OUT[168];
      default: IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d3320 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[168];
    endcase
  end
  always@(guard__h164741 or iFifo$D_OUT)
  begin
    case (guard__h164741)
      2'b0, 2'b01, 2'b10:
	  CASE_guard64741_0b0_iFifoD_OUT_BIT_168_0b1_iF_ETC__q56 =
	      iFifo$D_OUT[168];
      2'd3:
	  CASE_guard64741_0b0_iFifoD_OUT_BIT_168_0b1_iF_ETC__q56 =
	      guard__h164741 == 2'b11 && iFifo$D_OUT[168];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard64741_0b0_iFifoD_OUT_BIT_168_0b1_iF_ETC__q56 or
	  guard__h164741)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard64741_ETC__q57 =
	      CASE_guard64741_0b0_iFifoD_OUT_BIT_168_0b1_iF_ETC__q56;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard64741_ETC__q57 =
	      (guard__h164741 == 2'b0) ?
		iFifo$D_OUT[168] :
		(guard__h164741 == 2'b01 || guard__h164741 == 2'b10 ||
		 guard__h164741 == 2'b11) &&
		iFifo$D_OUT[168];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard64741_ETC__q57 =
	      iFifo$D_OUT[168];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard64741_ETC__q57 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[168];
    endcase
  end
  always@(guard__h173780 or iFifo$D_OUT)
  begin
    case (guard__h173780)
      2'b0, 2'b01, 2'b10:
	  CASE_guard73780_0b0_iFifoD_OUT_BIT_168_0b1_iF_ETC__q58 =
	      iFifo$D_OUT[168];
      2'd3:
	  CASE_guard73780_0b0_iFifoD_OUT_BIT_168_0b1_iF_ETC__q58 =
	      guard__h173780 == 2'b11 && iFifo$D_OUT[168];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard73780_0b0_iFifoD_OUT_BIT_168_0b1_iF_ETC__q58 or
	  guard__h173780)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard73780_ETC__q59 =
	      CASE_guard73780_0b0_iFifoD_OUT_BIT_168_0b1_iF_ETC__q58;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard73780_ETC__q59 =
	      (guard__h173780 == 2'b0) ?
		iFifo$D_OUT[168] :
		(guard__h173780 == 2'b01 || guard__h173780 == 2'b10 ||
		 guard__h173780 == 2'b11) &&
		iFifo$D_OUT[168];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard73780_ETC__q59 =
	      iFifo$D_OUT[168];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard73780_ETC__q59 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[168];
    endcase
  end
  always@(guard__h233069 or
	  _theResult___fst_exp__h241030 or
	  out_exp__h241678 or _theResult___exp__h241675)
  begin
    case (guard__h233069)
      2'b0, 2'b01:
	  CASE_guard33069_0b0_theResult___fst_exp41030_0_ETC__q69 =
	      _theResult___fst_exp__h241030;
      2'b10:
	  CASE_guard33069_0b0_theResult___fst_exp41030_0_ETC__q69 =
	      out_exp__h241678;
      2'b11:
	  CASE_guard33069_0b0_theResult___fst_exp41030_0_ETC__q69 =
	      _theResult___exp__h241675;
    endcase
  end
  always@(guard__h233069 or
	  _theResult___fst_exp__h241030 or _theResult___exp__h241675)
  begin
    case (guard__h233069)
      2'b0:
	  CASE_guard33069_0b0_theResult___fst_exp41030_0_ETC__q70 =
	      _theResult___fst_exp__h241030;
      2'b01, 2'b10, 2'b11:
	  CASE_guard33069_0b0_theResult___fst_exp41030_0_ETC__q70 =
	      _theResult___exp__h241675;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard33069_0b0_theResult___fst_exp41030_0_ETC__q69 or
	  CASE_guard33069_0b0_theResult___fst_exp41030_0_ETC__q70 or
	  IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4398 or
	  IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4400 or
	  _theResult___fst_exp__h241030)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h241753 =
	      CASE_guard33069_0b0_theResult___fst_exp41030_0_ETC__q69;
      3'd1:
	  _theResult___fst_exp__h241753 =
	      CASE_guard33069_0b0_theResult___fst_exp41030_0_ETC__q70;
      3'd2:
	  _theResult___fst_exp__h241753 =
	      IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4398;
      3'd3:
	  _theResult___fst_exp__h241753 =
	      IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4400;
      3'd4: _theResult___fst_exp__h241753 = _theResult___fst_exp__h241030;
      default: _theResult___fst_exp__h241753 = 11'd0;
    endcase
  end
  always@(guard__h242318 or
	  _theResult___fst_exp__h250546 or
	  out_exp__h251268 or _theResult___exp__h251265)
  begin
    case (guard__h242318)
      2'b0, 2'b01:
	  CASE_guard42318_0b0_theResult___fst_exp50546_0_ETC__q71 =
	      _theResult___fst_exp__h250546;
      2'b10:
	  CASE_guard42318_0b0_theResult___fst_exp50546_0_ETC__q71 =
	      out_exp__h251268;
      2'b11:
	  CASE_guard42318_0b0_theResult___fst_exp50546_0_ETC__q71 =
	      _theResult___exp__h251265;
    endcase
  end
  always@(guard__h242318 or
	  _theResult___fst_exp__h250546 or _theResult___exp__h251265)
  begin
    case (guard__h242318)
      2'b0:
	  CASE_guard42318_0b0_theResult___fst_exp50546_0_ETC__q72 =
	      _theResult___fst_exp__h250546;
      2'b01, 2'b10, 2'b11:
	  CASE_guard42318_0b0_theResult___fst_exp50546_0_ETC__q72 =
	      _theResult___exp__h251265;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard42318_0b0_theResult___fst_exp50546_0_ETC__q71 or
	  CASE_guard42318_0b0_theResult___fst_exp50546_0_ETC__q72 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d4436 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d4438 or
	  _theResult___fst_exp__h250546)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h251343 =
	      CASE_guard42318_0b0_theResult___fst_exp50546_0_ETC__q71;
      3'd1:
	  _theResult___fst_exp__h251343 =
	      CASE_guard42318_0b0_theResult___fst_exp50546_0_ETC__q72;
      3'd2:
	  _theResult___fst_exp__h251343 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d4436;
      3'd3:
	  _theResult___fst_exp__h251343 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d4438;
      3'd4: _theResult___fst_exp__h251343 = _theResult___fst_exp__h250546;
      default: _theResult___fst_exp__h251343 = 11'd0;
    endcase
  end
  always@(guard__h251357 or
	  _theResult___fst_exp__h259347 or
	  out_exp__h260020 or _theResult___exp__h260017)
  begin
    case (guard__h251357)
      2'b0, 2'b01:
	  CASE_guard51357_0b0_theResult___fst_exp59347_0_ETC__q73 =
	      _theResult___fst_exp__h259347;
      2'b10:
	  CASE_guard51357_0b0_theResult___fst_exp59347_0_ETC__q73 =
	      out_exp__h260020;
      2'b11:
	  CASE_guard51357_0b0_theResult___fst_exp59347_0_ETC__q73 =
	      _theResult___exp__h260017;
    endcase
  end
  always@(guard__h251357 or
	  _theResult___fst_exp__h259347 or _theResult___exp__h260017)
  begin
    case (guard__h251357)
      2'b0:
	  CASE_guard51357_0b0_theResult___fst_exp59347_0_ETC__q74 =
	      _theResult___fst_exp__h259347;
      2'b01, 2'b10, 2'b11:
	  CASE_guard51357_0b0_theResult___fst_exp59347_0_ETC__q74 =
	      _theResult___exp__h260017;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard51357_0b0_theResult___fst_exp59347_0_ETC__q73 or
	  CASE_guard51357_0b0_theResult___fst_exp59347_0_ETC__q74 or
	  IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4467 or
	  IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4469 or
	  _theResult___fst_exp__h259347)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h260095 =
	      CASE_guard51357_0b0_theResult___fst_exp59347_0_ETC__q73;
      3'd1:
	  _theResult___fst_exp__h260095 =
	      CASE_guard51357_0b0_theResult___fst_exp59347_0_ETC__q74;
      3'd2:
	  _theResult___fst_exp__h260095 =
	      IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4467;
      3'd3:
	  _theResult___fst_exp__h260095 =
	      IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4469;
      3'd4: _theResult___fst_exp__h260095 = _theResult___fst_exp__h259347;
      default: _theResult___fst_exp__h260095 = 11'd0;
    endcase
  end
  always@(guard__h233069 or
	  _theResult___snd__h240981 or
	  out_sfd__h241679 or _theResult___sfd__h241676)
  begin
    case (guard__h233069)
      2'b0, 2'b01:
	  CASE_guard33069_0b0_theResult___snd40981_BITS__ETC__q75 =
	      _theResult___snd__h240981[56:5];
      2'b10:
	  CASE_guard33069_0b0_theResult___snd40981_BITS__ETC__q75 =
	      out_sfd__h241679;
      2'b11:
	  CASE_guard33069_0b0_theResult___snd40981_BITS__ETC__q75 =
	      _theResult___sfd__h241676;
    endcase
  end
  always@(guard__h233069 or
	  _theResult___snd__h240981 or _theResult___sfd__h241676)
  begin
    case (guard__h233069)
      2'b0:
	  CASE_guard33069_0b0_theResult___snd40981_BITS__ETC__q76 =
	      _theResult___snd__h240981[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard33069_0b0_theResult___snd40981_BITS__ETC__q76 =
	      _theResult___sfd__h241676;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard33069_0b0_theResult___snd40981_BITS__ETC__q75 or
	  CASE_guard33069_0b0_theResult___snd40981_BITS__ETC__q76 or
	  IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4493 or
	  IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4495 or
	  _theResult___snd__h240981)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h241754 =
	      CASE_guard33069_0b0_theResult___snd40981_BITS__ETC__q75;
      3'd1:
	  _theResult___fst_sfd__h241754 =
	      CASE_guard33069_0b0_theResult___snd40981_BITS__ETC__q76;
      3'd2:
	  _theResult___fst_sfd__h241754 =
	      IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4493;
      3'd3:
	  _theResult___fst_sfd__h241754 =
	      IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4495;
      3'd4: _theResult___fst_sfd__h241754 = _theResult___snd__h240981[56:5];
      default: _theResult___fst_sfd__h241754 = 52'd0;
    endcase
  end
  always@(guard__h242318 or
	  sfdin__h250540 or out_sfd__h251269 or _theResult___sfd__h251266)
  begin
    case (guard__h242318)
      2'b0, 2'b01:
	  CASE_guard42318_0b0_sfdin50540_BITS_56_TO_5_0b_ETC__q77 =
	      sfdin__h250540[56:5];
      2'b10:
	  CASE_guard42318_0b0_sfdin50540_BITS_56_TO_5_0b_ETC__q77 =
	      out_sfd__h251269;
      2'b11:
	  CASE_guard42318_0b0_sfdin50540_BITS_56_TO_5_0b_ETC__q77 =
	      _theResult___sfd__h251266;
    endcase
  end
  always@(guard__h242318 or sfdin__h250540 or _theResult___sfd__h251266)
  begin
    case (guard__h242318)
      2'b0:
	  CASE_guard42318_0b0_sfdin50540_BITS_56_TO_5_0b_ETC__q78 =
	      sfdin__h250540[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard42318_0b0_sfdin50540_BITS_56_TO_5_0b_ETC__q78 =
	      _theResult___sfd__h251266;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard42318_0b0_sfdin50540_BITS_56_TO_5_0b_ETC__q77 or
	  CASE_guard42318_0b0_sfdin50540_BITS_56_TO_5_0b_ETC__q78 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d4519 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d4521 or
	  sfdin__h250540)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h251344 =
	      CASE_guard42318_0b0_sfdin50540_BITS_56_TO_5_0b_ETC__q77;
      3'd1:
	  _theResult___fst_sfd__h251344 =
	      CASE_guard42318_0b0_sfdin50540_BITS_56_TO_5_0b_ETC__q78;
      3'd2:
	  _theResult___fst_sfd__h251344 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d4519;
      3'd3:
	  _theResult___fst_sfd__h251344 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d4521;
      3'd4: _theResult___fst_sfd__h251344 = sfdin__h250540[56:5];
      default: _theResult___fst_sfd__h251344 = 52'd0;
    endcase
  end
  always@(guard__h233069 or iFifo$D_OUT)
  begin
    case (guard__h233069)
      2'b0, 2'b01, 2'b10:
	  CASE_guard33069_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q79 =
	      iFifo$D_OUT[38];
      2'd3:
	  CASE_guard33069_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q79 =
	      guard__h233069 == 2'b11 && iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard33069_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q79 or
	  guard__h233069)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard33069_ETC__q80 =
	      CASE_guard33069_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q79;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard33069_ETC__q80 =
	      (guard__h233069 == 2'b0) ?
		iFifo$D_OUT[38] :
		(guard__h233069 == 2'b01 || guard__h233069 == 2'b10 ||
		 guard__h233069 == 2'b11) &&
		iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard33069_ETC__q80 =
	      iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard33069_ETC__q80 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h251357 or
	  _theResult___snd__h259293 or
	  out_sfd__h260021 or _theResult___sfd__h260018)
  begin
    case (guard__h251357)
      2'b0, 2'b01:
	  CASE_guard51357_0b0_theResult___snd59293_BITS__ETC__q81 =
	      _theResult___snd__h259293[56:5];
      2'b10:
	  CASE_guard51357_0b0_theResult___snd59293_BITS__ETC__q81 =
	      out_sfd__h260021;
      2'b11:
	  CASE_guard51357_0b0_theResult___snd59293_BITS__ETC__q81 =
	      _theResult___sfd__h260018;
    endcase
  end
  always@(guard__h251357 or
	  _theResult___snd__h259293 or _theResult___sfd__h260018)
  begin
    case (guard__h251357)
      2'b0:
	  CASE_guard51357_0b0_theResult___snd59293_BITS__ETC__q82 =
	      _theResult___snd__h259293[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard51357_0b0_theResult___snd59293_BITS__ETC__q82 =
	      _theResult___sfd__h260018;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard51357_0b0_theResult___snd59293_BITS__ETC__q81 or
	  CASE_guard51357_0b0_theResult___snd59293_BITS__ETC__q82 or
	  IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4538 or
	  IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4540 or
	  _theResult___snd__h259293)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h260096 =
	      CASE_guard51357_0b0_theResult___snd59293_BITS__ETC__q81;
      3'd1:
	  _theResult___fst_sfd__h260096 =
	      CASE_guard51357_0b0_theResult___snd59293_BITS__ETC__q82;
      3'd2:
	  _theResult___fst_sfd__h260096 =
	      IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4538;
      3'd3:
	  _theResult___fst_sfd__h260096 =
	      IF_IF_IF_iFifo_first__087_BITS_37_TO_30_850_EQ_ETC___d4540;
      3'd4: _theResult___fst_sfd__h260096 = _theResult___snd__h259293[56:5];
      default: _theResult___fst_sfd__h260096 = 52'd0;
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d4028 =
	      iFifo$D_OUT[38];
      default: IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d4028 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h242318 or iFifo$D_OUT)
  begin
    case (guard__h242318)
      2'b0, 2'b01, 2'b10:
	  CASE_guard42318_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q83 =
	      iFifo$D_OUT[38];
      2'd3:
	  CASE_guard42318_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q83 =
	      guard__h242318 == 2'b11 && iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard42318_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q83 or
	  guard__h242318)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard42318_ETC__q84 =
	      CASE_guard42318_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q83;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard42318_ETC__q84 =
	      (guard__h242318 == 2'b0) ?
		iFifo$D_OUT[38] :
		(guard__h242318 == 2'b01 || guard__h242318 == 2'b10 ||
		 guard__h242318 == 2'b11) &&
		iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard42318_ETC__q84 =
	      iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard42318_ETC__q84 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h251357 or iFifo$D_OUT)
  begin
    case (guard__h251357)
      2'b0, 2'b01, 2'b10:
	  CASE_guard51357_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q85 =
	      iFifo$D_OUT[38];
      2'd3:
	  CASE_guard51357_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q85 =
	      guard__h251357 == 2'b11 && iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard51357_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q85 or
	  guard__h251357)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard51357_ETC__q86 =
	      CASE_guard51357_0b0_iFifoD_OUT_BIT_38_0b1_iFi_ETC__q85;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard51357_ETC__q86 =
	      (guard__h251357 == 2'b0) ?
		iFifo$D_OUT[38] :
		(guard__h251357 == 2'b01 || guard__h251357 == 2'b10 ||
		 guard__h251357 == 2'b11) &&
		iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard51357_ETC__q86 =
	      iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard51357_ETC__q86 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h233069 or iFifo$D_OUT)
  begin
    case (guard__h233069)
      2'b0, 2'b01, 2'b10:
	  CASE_guard33069_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q87 =
	      !iFifo$D_OUT[38];
      2'd3:
	  CASE_guard33069_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q87 =
	      guard__h233069 != 2'b11 || !iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard33069_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q87 or
	  guard__h233069)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard33069_ETC__q88 =
	      CASE_guard33069_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q87;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard33069_ETC__q88 =
	      (guard__h233069 == 2'b0) ?
		!iFifo$D_OUT[38] :
		guard__h233069 != 2'b01 && guard__h233069 != 2'b10 &&
		guard__h233069 != 2'b11 ||
		!iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard33069_ETC__q88 =
	      !iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard33069_ETC__q88 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h242318 or iFifo$D_OUT)
  begin
    case (guard__h242318)
      2'b0, 2'b01, 2'b10:
	  CASE_guard42318_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q89 =
	      !iFifo$D_OUT[38];
      2'd3:
	  CASE_guard42318_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q89 =
	      guard__h242318 != 2'b11 || !iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard42318_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q89 or
	  guard__h242318)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard42318_ETC__q90 =
	      CASE_guard42318_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q89;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard42318_ETC__q90 =
	      (guard__h242318 == 2'b0) ?
		!iFifo$D_OUT[38] :
		guard__h242318 != 2'b01 && guard__h242318 != 2'b10 &&
		guard__h242318 != 2'b11 ||
		!iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard42318_ETC__q90 =
	      !iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard42318_ETC__q90 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h251357 or iFifo$D_OUT)
  begin
    case (guard__h251357)
      2'b0, 2'b01, 2'b10:
	  CASE_guard51357_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q91 =
	      !iFifo$D_OUT[38];
      2'd3:
	  CASE_guard51357_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q91 =
	      guard__h251357 != 2'b11 || !iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard51357_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q91 or
	  guard__h251357)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard51357_ETC__q92 =
	      CASE_guard51357_0b0_NOT_iFifoD_OUT_BIT_38_0b1_ETC__q91;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard51357_ETC__q92 =
	      (guard__h251357 == 2'b0) ?
		!iFifo$D_OUT[38] :
		guard__h251357 != 2'b01 && guard__h251357 != 2'b10 &&
		guard__h251357 != 2'b11 ||
		!iFifo$D_OUT[38];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard51357_ETC__q92 =
	      !iFifo$D_OUT[38];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard51357_ETC__q92 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[38];
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d4582 =
	      !iFifo$D_OUT[38];
      default: IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d4582 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[38];
    endcase
  end
  always@(guard__h194130 or
	  _theResult___fst_exp__h202091 or
	  out_exp__h202739 or _theResult___exp__h202736)
  begin
    case (guard__h194130)
      2'b0, 2'b01:
	  CASE_guard94130_0b0_theResult___fst_exp02091_0_ETC__q102 =
	      _theResult___fst_exp__h202091;
      2'b10:
	  CASE_guard94130_0b0_theResult___fst_exp02091_0_ETC__q102 =
	      out_exp__h202739;
      2'b11:
	  CASE_guard94130_0b0_theResult___fst_exp02091_0_ETC__q102 =
	      _theResult___exp__h202736;
    endcase
  end
  always@(guard__h194130 or
	  _theResult___fst_exp__h202091 or _theResult___exp__h202736)
  begin
    case (guard__h194130)
      2'b0:
	  CASE_guard94130_0b0_theResult___fst_exp02091_0_ETC__q103 =
	      _theResult___fst_exp__h202091;
      2'b01, 2'b10, 2'b11:
	  CASE_guard94130_0b0_theResult___fst_exp02091_0_ETC__q103 =
	      _theResult___exp__h202736;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard94130_0b0_theResult___fst_exp02091_0_ETC__q102 or
	  CASE_guard94130_0b0_theResult___fst_exp02091_0_ETC__q103 or
	  IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5173 or
	  IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5175 or
	  _theResult___fst_exp__h202091)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h202814 =
	      CASE_guard94130_0b0_theResult___fst_exp02091_0_ETC__q102;
      3'd1:
	  _theResult___fst_exp__h202814 =
	      CASE_guard94130_0b0_theResult___fst_exp02091_0_ETC__q103;
      3'd2:
	  _theResult___fst_exp__h202814 =
	      IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5173;
      3'd3:
	  _theResult___fst_exp__h202814 =
	      IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5175;
      3'd4: _theResult___fst_exp__h202814 = _theResult___fst_exp__h202091;
      default: _theResult___fst_exp__h202814 = 11'd0;
    endcase
  end
  always@(guard__h203379 or
	  _theResult___fst_exp__h211607 or
	  out_exp__h212329 or _theResult___exp__h212326)
  begin
    case (guard__h203379)
      2'b0, 2'b01:
	  CASE_guard03379_0b0_theResult___fst_exp11607_0_ETC__q104 =
	      _theResult___fst_exp__h211607;
      2'b10:
	  CASE_guard03379_0b0_theResult___fst_exp11607_0_ETC__q104 =
	      out_exp__h212329;
      2'b11:
	  CASE_guard03379_0b0_theResult___fst_exp11607_0_ETC__q104 =
	      _theResult___exp__h212326;
    endcase
  end
  always@(guard__h203379 or
	  _theResult___fst_exp__h211607 or _theResult___exp__h212326)
  begin
    case (guard__h203379)
      2'b0:
	  CASE_guard03379_0b0_theResult___fst_exp11607_0_ETC__q105 =
	      _theResult___fst_exp__h211607;
      2'b01, 2'b10, 2'b11:
	  CASE_guard03379_0b0_theResult___fst_exp11607_0_ETC__q105 =
	      _theResult___exp__h212326;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard03379_0b0_theResult___fst_exp11607_0_ETC__q104 or
	  CASE_guard03379_0b0_theResult___fst_exp11607_0_ETC__q105 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d5211 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d5213 or
	  _theResult___fst_exp__h211607)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h212404 =
	      CASE_guard03379_0b0_theResult___fst_exp11607_0_ETC__q104;
      3'd1:
	  _theResult___fst_exp__h212404 =
	      CASE_guard03379_0b0_theResult___fst_exp11607_0_ETC__q105;
      3'd2:
	  _theResult___fst_exp__h212404 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d5211;
      3'd3:
	  _theResult___fst_exp__h212404 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d5213;
      3'd4: _theResult___fst_exp__h212404 = _theResult___fst_exp__h211607;
      default: _theResult___fst_exp__h212404 = 11'd0;
    endcase
  end
  always@(guard__h212418 or
	  _theResult___fst_exp__h220408 or
	  out_exp__h221081 or _theResult___exp__h221078)
  begin
    case (guard__h212418)
      2'b0, 2'b01:
	  CASE_guard12418_0b0_theResult___fst_exp20408_0_ETC__q106 =
	      _theResult___fst_exp__h220408;
      2'b10:
	  CASE_guard12418_0b0_theResult___fst_exp20408_0_ETC__q106 =
	      out_exp__h221081;
      2'b11:
	  CASE_guard12418_0b0_theResult___fst_exp20408_0_ETC__q106 =
	      _theResult___exp__h221078;
    endcase
  end
  always@(guard__h212418 or
	  _theResult___fst_exp__h220408 or _theResult___exp__h221078)
  begin
    case (guard__h212418)
      2'b0:
	  CASE_guard12418_0b0_theResult___fst_exp20408_0_ETC__q107 =
	      _theResult___fst_exp__h220408;
      2'b01, 2'b10, 2'b11:
	  CASE_guard12418_0b0_theResult___fst_exp20408_0_ETC__q107 =
	      _theResult___exp__h221078;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard12418_0b0_theResult___fst_exp20408_0_ETC__q106 or
	  CASE_guard12418_0b0_theResult___fst_exp20408_0_ETC__q107 or
	  IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5242 or
	  IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5244 or
	  _theResult___fst_exp__h220408)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_exp__h221156 =
	      CASE_guard12418_0b0_theResult___fst_exp20408_0_ETC__q106;
      3'd1:
	  _theResult___fst_exp__h221156 =
	      CASE_guard12418_0b0_theResult___fst_exp20408_0_ETC__q107;
      3'd2:
	  _theResult___fst_exp__h221156 =
	      IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5242;
      3'd3:
	  _theResult___fst_exp__h221156 =
	      IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5244;
      3'd4: _theResult___fst_exp__h221156 = _theResult___fst_exp__h220408;
      default: _theResult___fst_exp__h221156 = 11'd0;
    endcase
  end
  always@(guard__h194130 or
	  _theResult___snd__h202042 or
	  out_sfd__h202740 or _theResult___sfd__h202737)
  begin
    case (guard__h194130)
      2'b0, 2'b01:
	  CASE_guard94130_0b0_theResult___snd02042_BITS__ETC__q108 =
	      _theResult___snd__h202042[56:5];
      2'b10:
	  CASE_guard94130_0b0_theResult___snd02042_BITS__ETC__q108 =
	      out_sfd__h202740;
      2'b11:
	  CASE_guard94130_0b0_theResult___snd02042_BITS__ETC__q108 =
	      _theResult___sfd__h202737;
    endcase
  end
  always@(guard__h194130 or
	  _theResult___snd__h202042 or _theResult___sfd__h202737)
  begin
    case (guard__h194130)
      2'b0:
	  CASE_guard94130_0b0_theResult___snd02042_BITS__ETC__q109 =
	      _theResult___snd__h202042[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard94130_0b0_theResult___snd02042_BITS__ETC__q109 =
	      _theResult___sfd__h202737;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard94130_0b0_theResult___snd02042_BITS__ETC__q108 or
	  CASE_guard94130_0b0_theResult___snd02042_BITS__ETC__q109 or
	  IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5268 or
	  IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5270 or
	  _theResult___snd__h202042)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h202815 =
	      CASE_guard94130_0b0_theResult___snd02042_BITS__ETC__q108;
      3'd1:
	  _theResult___fst_sfd__h202815 =
	      CASE_guard94130_0b0_theResult___snd02042_BITS__ETC__q109;
      3'd2:
	  _theResult___fst_sfd__h202815 =
	      IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5268;
      3'd3:
	  _theResult___fst_sfd__h202815 =
	      IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5270;
      3'd4: _theResult___fst_sfd__h202815 = _theResult___snd__h202042[56:5];
      default: _theResult___fst_sfd__h202815 = 52'd0;
    endcase
  end
  always@(guard__h203379 or
	  sfdin__h211601 or out_sfd__h212330 or _theResult___sfd__h212327)
  begin
    case (guard__h203379)
      2'b0, 2'b01:
	  CASE_guard03379_0b0_sfdin11601_BITS_56_TO_5_0b_ETC__q110 =
	      sfdin__h211601[56:5];
      2'b10:
	  CASE_guard03379_0b0_sfdin11601_BITS_56_TO_5_0b_ETC__q110 =
	      out_sfd__h212330;
      2'b11:
	  CASE_guard03379_0b0_sfdin11601_BITS_56_TO_5_0b_ETC__q110 =
	      _theResult___sfd__h212327;
    endcase
  end
  always@(guard__h203379 or sfdin__h211601 or _theResult___sfd__h212327)
  begin
    case (guard__h203379)
      2'b0:
	  CASE_guard03379_0b0_sfdin11601_BITS_56_TO_5_0b_ETC__q111 =
	      sfdin__h211601[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard03379_0b0_sfdin11601_BITS_56_TO_5_0b_ETC__q111 =
	      _theResult___sfd__h212327;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard03379_0b0_sfdin11601_BITS_56_TO_5_0b_ETC__q110 or
	  CASE_guard03379_0b0_sfdin11601_BITS_56_TO_5_0b_ETC__q111 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d5294 or
	  IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d5296 or
	  sfdin__h211601)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h212405 =
	      CASE_guard03379_0b0_sfdin11601_BITS_56_TO_5_0b_ETC__q110;
      3'd1:
	  _theResult___fst_sfd__h212405 =
	      CASE_guard03379_0b0_sfdin11601_BITS_56_TO_5_0b_ETC__q111;
      3'd2:
	  _theResult___fst_sfd__h212405 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d5294;
      3'd3:
	  _theResult___fst_sfd__h212405 =
	      IF_IF_IF_IF_3074_MINUS_SEXT_iFifo_first__087_B_ETC___d5296;
      3'd4: _theResult___fst_sfd__h212405 = sfdin__h211601[56:5];
      default: _theResult___fst_sfd__h212405 = 52'd0;
    endcase
  end
  always@(guard__h212418 or
	  _theResult___snd__h220354 or
	  out_sfd__h221082 or _theResult___sfd__h221079)
  begin
    case (guard__h212418)
      2'b0, 2'b01:
	  CASE_guard12418_0b0_theResult___snd20354_BITS__ETC__q112 =
	      _theResult___snd__h220354[56:5];
      2'b10:
	  CASE_guard12418_0b0_theResult___snd20354_BITS__ETC__q112 =
	      out_sfd__h221082;
      2'b11:
	  CASE_guard12418_0b0_theResult___snd20354_BITS__ETC__q112 =
	      _theResult___sfd__h221079;
    endcase
  end
  always@(guard__h212418 or
	  _theResult___snd__h220354 or _theResult___sfd__h221079)
  begin
    case (guard__h212418)
      2'b0:
	  CASE_guard12418_0b0_theResult___snd20354_BITS__ETC__q113 =
	      _theResult___snd__h220354[56:5];
      2'b01, 2'b10, 2'b11:
	  CASE_guard12418_0b0_theResult___snd20354_BITS__ETC__q113 =
	      _theResult___sfd__h221079;
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard12418_0b0_theResult___snd20354_BITS__ETC__q112 or
	  CASE_guard12418_0b0_theResult___snd20354_BITS__ETC__q113 or
	  IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5313 or
	  IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5315 or
	  _theResult___snd__h220354)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  _theResult___fst_sfd__h221157 =
	      CASE_guard12418_0b0_theResult___snd20354_BITS__ETC__q112;
      3'd1:
	  _theResult___fst_sfd__h221157 =
	      CASE_guard12418_0b0_theResult___snd20354_BITS__ETC__q113;
      3'd2:
	  _theResult___fst_sfd__h221157 =
	      IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5313;
      3'd3:
	  _theResult___fst_sfd__h221157 =
	      IF_IF_IF_iFifo_first__087_BITS_102_TO_95_625_E_ETC___d5315;
      3'd4: _theResult___fst_sfd__h221157 = _theResult___snd__h220354[56:5];
      default: _theResult___fst_sfd__h221157 = 52'd0;
    endcase
  end
  always@(guard__h194130 or iFifo$D_OUT)
  begin
    case (guard__h194130)
      2'b0, 2'b01, 2'b10:
	  CASE_guard94130_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q114 =
	      iFifo$D_OUT[103];
      2'd3:
	  CASE_guard94130_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q114 =
	      guard__h194130 == 2'b11 && iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard94130_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q114 or
	  guard__h194130)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard94130_ETC__q115 =
	      CASE_guard94130_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q114;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard94130_ETC__q115 =
	      (guard__h194130 == 2'b0) ?
		iFifo$D_OUT[103] :
		(guard__h194130 == 2'b01 || guard__h194130 == 2'b10 ||
		 guard__h194130 == 2'b11) &&
		iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard94130_ETC__q115 =
	      iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard94130_ETC__q115 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d4803 =
	      iFifo$D_OUT[103];
      default: IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d4803 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h203379 or iFifo$D_OUT)
  begin
    case (guard__h203379)
      2'b0, 2'b01, 2'b10:
	  CASE_guard03379_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q116 =
	      iFifo$D_OUT[103];
      2'd3:
	  CASE_guard03379_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q116 =
	      guard__h203379 == 2'b11 && iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard03379_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q116 or
	  guard__h203379)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard03379_ETC__q117 =
	      CASE_guard03379_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q116;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard03379_ETC__q117 =
	      (guard__h203379 == 2'b0) ?
		iFifo$D_OUT[103] :
		(guard__h203379 == 2'b01 || guard__h203379 == 2'b10 ||
		 guard__h203379 == 2'b11) &&
		iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard03379_ETC__q117 =
	      iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard03379_ETC__q117 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h212418 or iFifo$D_OUT)
  begin
    case (guard__h212418)
      2'b0, 2'b01, 2'b10:
	  CASE_guard12418_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q118 =
	      iFifo$D_OUT[103];
      2'd3:
	  CASE_guard12418_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q118 =
	      guard__h212418 == 2'b11 && iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard12418_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q118 or
	  guard__h212418)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard12418_ETC__q119 =
	      CASE_guard12418_0b0_iFifoD_OUT_BIT_103_0b1_iF_ETC__q118;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard12418_ETC__q119 =
	      (guard__h212418 == 2'b0) ?
		iFifo$D_OUT[103] :
		(guard__h212418 == 2'b01 || guard__h212418 == 2'b10 ||
		 guard__h212418 == 2'b11) &&
		iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard12418_ETC__q119 =
	      iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard12418_ETC__q119 =
		   iFifo$D_OUT[6:4] == 3'd4 && iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h194130 or iFifo$D_OUT)
  begin
    case (guard__h194130)
      2'b0, 2'b01, 2'b10:
	  CASE_guard94130_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q120 =
	      !iFifo$D_OUT[103];
      2'd3:
	  CASE_guard94130_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q120 =
	      guard__h194130 != 2'b11 || !iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard94130_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q120 or
	  guard__h194130)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard94130_ETC__q121 =
	      CASE_guard94130_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q120;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard94130_ETC__q121 =
	      (guard__h194130 == 2'b0) ?
		!iFifo$D_OUT[103] :
		guard__h194130 != 2'b01 && guard__h194130 != 2'b10 &&
		guard__h194130 != 2'b11 ||
		!iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard94130_ETC__q121 =
	      !iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard94130_ETC__q121 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h203379 or iFifo$D_OUT)
  begin
    case (guard__h203379)
      2'b0, 2'b01, 2'b10:
	  CASE_guard03379_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q122 =
	      !iFifo$D_OUT[103];
      2'd3:
	  CASE_guard03379_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q122 =
	      guard__h203379 != 2'b11 || !iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard03379_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q122 or
	  guard__h203379)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard03379_ETC__q123 =
	      CASE_guard03379_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q122;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard03379_ETC__q123 =
	      (guard__h203379 == 2'b0) ?
		!iFifo$D_OUT[103] :
		guard__h203379 != 2'b01 && guard__h203379 != 2'b10 &&
		guard__h203379 != 2'b11 ||
		!iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard03379_ETC__q123 =
	      !iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard03379_ETC__q123 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[103];
    endcase
  end
  always@(guard__h212418 or iFifo$D_OUT)
  begin
    case (guard__h212418)
      2'b0, 2'b01, 2'b10:
	  CASE_guard12418_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q124 =
	      !iFifo$D_OUT[103];
      2'd3:
	  CASE_guard12418_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q124 =
	      guard__h212418 != 2'b11 || !iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT or
	  CASE_guard12418_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q124 or
	  guard__h212418)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard12418_ETC__q125 =
	      CASE_guard12418_0b0_NOT_iFifoD_OUT_BIT_103_0b_ETC__q124;
      3'd1:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard12418_ETC__q125 =
	      (guard__h212418 == 2'b0) ?
		!iFifo$D_OUT[103] :
		guard__h212418 != 2'b01 && guard__h212418 != 2'b10 &&
		guard__h212418 != 2'b11 ||
		!iFifo$D_OUT[103];
      3'd2, 3'd3:
	  CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard12418_ETC__q125 =
	      !iFifo$D_OUT[103];
      default: CASE_iFifoD_OUT_BITS_6_TO_4_0_CASE_guard12418_ETC__q125 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[103];
    endcase
  end
  always@(iFifo$D_OUT)
  begin
    case (iFifo$D_OUT[6:4])
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d5348 =
	      !iFifo$D_OUT[103];
      default: IF_iFifo_first__087_BITS_6_TO_4_118_EQ_0_191_O_ETC___d5348 =
		   iFifo$D_OUT[6:4] != 3'd4 || !iFifo$D_OUT[103];
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0, 2'b01, 2'b10:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q126 =
	      fpu_madd_fState_S8$D_OUT[66];
      2'd3:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q126 =
	      fpu_madd_fState_S8$D_OUT[2:1] == 2'b11 &&
	      fpu_madd_fState_S8$D_OUT[66];
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q126)
  begin
    case (fpu_madd_fState_S8$D_OUT[70:68])
      3'd0:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q127 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q126;
      3'd1:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q127 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0) ?
		fpu_madd_fState_S8$D_OUT[66] :
		(fpu_madd_fState_S8$D_OUT[2:1] == 2'b01 ||
		 fpu_madd_fState_S8$D_OUT[2:1] == 2'b10 ||
		 fpu_madd_fState_S8$D_OUT[2:1] == 2'b11) &&
		fpu_madd_fState_S8$D_OUT[66];
      3'd2, 3'd3:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q127 =
	      fpu_madd_fState_S8$D_OUT[66];
      default: CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q127 =
		   fpu_madd_fState_S8$D_OUT[70:68] == 3'd4 &&
		   fpu_madd_fState_S8$D_OUT[66];
    endcase
  end
  always@(iFifo$D_OUT or
	  IF_iFifo_first__087_BIT_71_849_THEN_IF_iFifo_f_ETC___d4618 or
	  IF_iFifo_first__087_BIT_201_115_THEN_IF_iFifo__ETC___d3848 or
	  IF_iFifo_first__087_BIT_71_849_THEN_IF_iFifo_f_ETC___d4555)
  begin
    case (iFifo$D_OUT[3:0])
      4'd0, 4'd1:
	  IF_iFifo_first__087_BITS_3_TO_0_088_EQ_0_089_O_ETC___d4623 =
	      IF_iFifo_first__087_BIT_201_115_THEN_IF_iFifo__ETC___d3848;
      4'd5, 4'd7:
	  IF_iFifo_first__087_BITS_3_TO_0_088_EQ_0_089_O_ETC___d4623 =
	      IF_iFifo_first__087_BIT_71_849_THEN_IF_iFifo_f_ETC___d4555;
      4'd6:
	  IF_iFifo_first__087_BITS_3_TO_0_088_EQ_0_089_O_ETC___d4623 =
	      IF_iFifo_first__087_BIT_71_849_THEN_IF_iFifo_f_ETC___d4618;
      default: IF_iFifo_first__087_BITS_3_TO_0_088_EQ_0_089_O_ETC___d4623 =
		   IF_iFifo_first__087_BIT_71_849_THEN_IF_iFifo_f_ETC___d4618;
    endcase
  end
  always@(iFifo$D_OUT or
	  fpu_madd_fOperand_S0$FULL_N or
	  fpu_div64_fOperands_S0$FULL_N or fpu_sqr64_fOperand_S0$FULL_N)
  begin
    case (iFifo$D_OUT[3:0])
      4'd0, 4'd1, 4'd2, 4'd5, 4'd6, 4'd7:
	  IF_iFifo_first__087_BITS_3_TO_0_088_EQ_0_089_O_ETC___d3110 =
	      fpu_madd_fOperand_S0$FULL_N;
      4'd3:
	  IF_iFifo_first__087_BITS_3_TO_0_088_EQ_0_089_O_ETC___d3110 =
	      fpu_div64_fOperands_S0$FULL_N;
      4'd4:
	  IF_iFifo_first__087_BITS_3_TO_0_088_EQ_0_089_O_ETC___d3110 =
	      fpu_sqr64_fOperand_S0$FULL_N;
      default: IF_iFifo_first__087_BITS_3_TO_0_088_EQ_0_089_O_ETC___d3110 =
		   iFifo$D_OUT[3:0] != 4'd8 || fpu_madd_fOperand_S0$FULL_N;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__96_ETC___d3065)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0, 2'b01:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q130 =
	      fpu_madd_fState_S8$D_OUT[65:3];
      2'b10:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q130 =
	      fpu_madd_fState_S8$D_OUT[3] ?
		IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__96_ETC___d3065 :
		fpu_madd_fState_S8$D_OUT[65:3];
      2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q130 =
	      IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__96_ETC___d3065;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__96_ETC___d3065)
  begin
    case (fpu_madd_fState_S8$D_OUT[2:1])
      2'b0:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q131 =
	      fpu_madd_fState_S8$D_OUT[65:3];
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q131 =
	      IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__96_ETC___d3065;
    endcase
  end
  always@(fpu_madd_fState_S8$D_OUT or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q130 or
	  CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q131 or
	  IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__96_ETC___d3065)
  begin
    case (fpu_madd_fState_S8$D_OUT[70:68])
      3'd0:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q132 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q130;
      3'd1:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q132 =
	      CASE_fpu_madd_fState_S8D_OUT_BITS_2_TO_1_0b0__ETC__q131;
      3'd2:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q132 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0 ||
	       fpu_madd_fState_S8$D_OUT[66]) ?
		fpu_madd_fState_S8$D_OUT[65:3] :
		IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__96_ETC___d3065;
      3'd3:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q132 =
	      (fpu_madd_fState_S8$D_OUT[2:1] == 2'b0) ?
		fpu_madd_fState_S8$D_OUT[65:3] :
		(fpu_madd_fState_S8$D_OUT[66] ?
		   IF_0b0_CONCAT_NOT_fpu_madd_fState_S8_first__96_ETC___d3065 :
		   fpu_madd_fState_S8$D_OUT[65:3]);
      3'd4:
	  CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q132 =
	      fpu_madd_fState_S8$D_OUT[65:3];
      default: CASE_fpu_madd_fState_S8D_OUT_BITS_70_TO_68_0__ETC__q132 =
		   63'd0;
    endcase
  end
  always@(rmdFifo$D_OUT or resWire$wget)
  begin
    case (rmdFifo$D_OUT)
      3'd0, 3'd1: _theResult___fst_exp__h269759 = 8'd255;
      3'd2:
	  _theResult___fst_exp__h269759 = resWire$wget[68] ? 8'd254 : 8'd255;
      3'd3:
	  _theResult___fst_exp__h269759 = resWire$wget[68] ? 8'd255 : 8'd254;
      3'd4: _theResult___fst_exp__h269759 = 8'd254;
      default: _theResult___fst_exp__h269759 = 8'd0;
    endcase
  end
  always@(rmdFifo$D_OUT or resWire$wget)
  begin
    case (rmdFifo$D_OUT)
      3'd0, 3'd1: _theResult___fst_sfd__h269760 = 23'd0;
      3'd2:
	  _theResult___fst_sfd__h269760 =
	      resWire$wget[68] ? 23'd8388607 : 23'd0;
      3'd3:
	  _theResult___fst_sfd__h269760 =
	      resWire$wget[68] ? 23'd0 : 23'd8388607;
      3'd4: _theResult___fst_sfd__h269760 = 23'd8388607;
      default: _theResult___fst_sfd__h269760 = 23'd0;
    endcase
  end
  always@(guard__h269787 or resWire$wget)
  begin
    case (guard__h269787)
      2'b0, 2'b01, 2'b10:
	  CASE_guard69787_0b0_resWirewget_BIT_68_0b1_re_ETC__q144 =
	      resWire$wget[68];
      2'd3:
	  CASE_guard69787_0b0_resWirewget_BIT_68_0b1_re_ETC__q144 =
	      guard__h269787 == 2'b11 && resWire$wget[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  resWire$wget or
	  CASE_guard69787_0b0_resWirewget_BIT_68_0b1_re_ETC__q144 or
	  guard__h269787)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6390 =
	      CASE_guard69787_0b0_resWirewget_BIT_68_0b1_re_ETC__q144;
      3'd1:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6390 =
	      (guard__h269787 == 2'b0) ?
		resWire$wget[68] :
		(guard__h269787 == 2'b01 || guard__h269787 == 2'b10 ||
		 guard__h269787 == 2'b11) &&
		resWire$wget[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6390 =
	      resWire$wget[68];
      default: IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6390 =
		   rmdFifo$D_OUT == 3'd4 && resWire$wget[68];
    endcase
  end
  always@(guard__h269787 or resWire$wget)
  begin
    case (guard__h269787)
      2'b0, 2'b01, 2'b10:
	  CASE_guard69787_0b0_NOT_resWirewget_BIT_68_0b_ETC__q145 =
	      !resWire$wget[68];
      2'd3:
	  CASE_guard69787_0b0_NOT_resWirewget_BIT_68_0b_ETC__q145 =
	      guard__h269787 != 2'b11 || !resWire$wget[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  resWire$wget or
	  CASE_guard69787_0b0_NOT_resWirewget_BIT_68_0b_ETC__q145 or
	  guard__h269787)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d5825 =
	      CASE_guard69787_0b0_NOT_resWirewget_BIT_68_0b_ETC__q145;
      3'd1:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d5825 =
	      (guard__h269787 == 2'b0) ?
		!resWire$wget[68] :
		guard__h269787 != 2'b01 && guard__h269787 != 2'b10 &&
		guard__h269787 != 2'b11 ||
		!resWire$wget[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d5825 =
	      !resWire$wget[68];
      default: IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d5825 =
		   rmdFifo$D_OUT != 3'd4 || !resWire$wget[68];
    endcase
  end
  always@(guard__h278494 or resWire$wget)
  begin
    case (guard__h278494)
      2'b0, 2'b01, 2'b10:
	  CASE_guard78494_0b0_resWirewget_BIT_68_0b1_re_ETC__q146 =
	      resWire$wget[68];
      2'd3:
	  CASE_guard78494_0b0_resWirewget_BIT_68_0b1_re_ETC__q146 =
	      guard__h278494 == 2'b11 && resWire$wget[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  resWire$wget or
	  CASE_guard78494_0b0_resWirewget_BIT_68_0b1_re_ETC__q146 or
	  guard__h278494)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6399 =
	      CASE_guard78494_0b0_resWirewget_BIT_68_0b1_re_ETC__q146;
      3'd1:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6399 =
	      (guard__h278494 == 2'b0) ?
		resWire$wget[68] :
		(guard__h278494 == 2'b01 || guard__h278494 == 2'b10 ||
		 guard__h278494 == 2'b11) &&
		resWire$wget[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6399 =
	      resWire$wget[68];
      default: IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6399 =
		   rmdFifo$D_OUT == 3'd4 && resWire$wget[68];
    endcase
  end
  always@(guard__h278494 or resWire$wget)
  begin
    case (guard__h278494)
      2'b0, 2'b01, 2'b10:
	  CASE_guard78494_0b0_NOT_resWirewget_BIT_68_0b_ETC__q147 =
	      !resWire$wget[68];
      2'd3:
	  CASE_guard78494_0b0_NOT_resWirewget_BIT_68_0b_ETC__q147 =
	      guard__h278494 != 2'b11 || !resWire$wget[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  resWire$wget or
	  CASE_guard78494_0b0_NOT_resWirewget_BIT_68_0b_ETC__q147 or
	  guard__h278494)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6025 =
	      CASE_guard78494_0b0_NOT_resWirewget_BIT_68_0b_ETC__q147;
      3'd1:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6025 =
	      (guard__h278494 == 2'b0) ?
		!resWire$wget[68] :
		guard__h278494 != 2'b01 && guard__h278494 != 2'b10 &&
		guard__h278494 != 2'b11 ||
		!resWire$wget[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6025 =
	      !resWire$wget[68];
      default: IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6025 =
		   rmdFifo$D_OUT != 3'd4 || !resWire$wget[68];
    endcase
  end
  always@(guard__h287424 or resWire$wget)
  begin
    case (guard__h287424)
      2'b0, 2'b01, 2'b10:
	  CASE_guard87424_0b0_resWirewget_BIT_68_0b1_re_ETC__q148 =
	      resWire$wget[68];
      2'd3:
	  CASE_guard87424_0b0_resWirewget_BIT_68_0b1_re_ETC__q148 =
	      guard__h287424 == 2'b11 && resWire$wget[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  resWire$wget or
	  CASE_guard87424_0b0_resWirewget_BIT_68_0b1_re_ETC__q148 or
	  guard__h287424)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6411 =
	      CASE_guard87424_0b0_resWirewget_BIT_68_0b1_re_ETC__q148;
      3'd1:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6411 =
	      (guard__h287424 == 2'b0) ?
		resWire$wget[68] :
		(guard__h287424 == 2'b01 || guard__h287424 == 2'b10 ||
		 guard__h287424 == 2'b11) &&
		resWire$wget[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6411 =
	      resWire$wget[68];
      default: IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6411 =
		   rmdFifo$D_OUT == 3'd4 && resWire$wget[68];
    endcase
  end
  always@(guard__h287424 or resWire$wget)
  begin
    case (guard__h287424)
      2'b0, 2'b01, 2'b10:
	  CASE_guard87424_0b0_NOT_resWirewget_BIT_68_0b_ETC__q149 =
	      !resWire$wget[68];
      2'd3:
	  CASE_guard87424_0b0_NOT_resWirewget_BIT_68_0b_ETC__q149 =
	      guard__h287424 != 2'b11 || !resWire$wget[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  resWire$wget or
	  CASE_guard87424_0b0_NOT_resWirewget_BIT_68_0b_ETC__q149 or
	  guard__h287424)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6326 =
	      CASE_guard87424_0b0_NOT_resWirewget_BIT_68_0b_ETC__q149;
      3'd1:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6326 =
	      (guard__h287424 == 2'b0) ?
		!resWire$wget[68] :
		guard__h287424 != 2'b01 && guard__h287424 != 2'b10 &&
		guard__h287424 != 2'b11 ||
		!resWire$wget[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6326 =
	      !resWire$wget[68];
      default: IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_I_ETC___d6326 =
		   rmdFifo$D_OUT != 3'd4 || !resWire$wget[68];
    endcase
  end
  always@(guard__h296260 or resWire$wget)
  begin
    case (guard__h296260)
      2'b0, 2'b01, 2'b10:
	  CASE_guard96260_0b0_resWirewget_BIT_68_0b1_re_ETC__q150 =
	      resWire$wget[68];
      2'd3:
	  CASE_guard96260_0b0_resWirewget_BIT_68_0b1_re_ETC__q150 =
	      guard__h296260 == 2'b11 && resWire$wget[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  resWire$wget or
	  CASE_guard96260_0b0_resWirewget_BIT_68_0b1_re_ETC__q150 or
	  guard__h296260)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6420 =
	      CASE_guard96260_0b0_resWirewget_BIT_68_0b1_re_ETC__q150;
      3'd1:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6420 =
	      (guard__h296260 == 2'b0) ?
		resWire$wget[68] :
		(guard__h296260 == 2'b01 || guard__h296260 == 2'b10 ||
		 guard__h296260 == 2'b11) &&
		resWire$wget[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6420 =
	      resWire$wget[68];
      default: IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6420 =
		   rmdFifo$D_OUT == 3'd4 && resWire$wget[68];
    endcase
  end
  always@(guard__h296260 or resWire$wget)
  begin
    case (guard__h296260)
      2'b0, 2'b01, 2'b10:
	  CASE_guard96260_0b0_NOT_resWirewget_BIT_68_0b_ETC__q151 =
	      !resWire$wget[68];
      2'd3:
	  CASE_guard96260_0b0_NOT_resWirewget_BIT_68_0b_ETC__q151 =
	      guard__h296260 != 2'b11 || !resWire$wget[68];
    endcase
  end
  always@(rmdFifo$D_OUT or
	  resWire$wget or
	  CASE_guard96260_0b0_NOT_resWirewget_BIT_68_0b_ETC__q151 or
	  guard__h296260)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6375 =
	      CASE_guard96260_0b0_NOT_resWirewget_BIT_68_0b_ETC__q151;
      3'd1:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6375 =
	      (guard__h296260 == 2'b0) ?
		!resWire$wget[68] :
		guard__h296260 != 2'b01 && guard__h296260 != 2'b10 &&
		guard__h296260 != 2'b11 ||
		!resWire$wget[68];
      3'd2, 3'd3:
	  IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6375 =
	      !resWire$wget[68];
      default: IF_rmdFifo_first__780_EQ_0_781_THEN_IF_IF_IF_r_ETC___d6375 =
		   rmdFifo$D_OUT != 3'd4 || !resWire$wget[68];
    endcase
  end
  always@(rmdFifo$D_OUT or resWire$wget)
  begin
    case (rmdFifo$D_OUT)
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_rmdFifo_first__780_EQ_0_781_OR_rmdFifo_firs_ETC___d6402 =
	      resWire$wget[68];
      default: IF_rmdFifo_first__780_EQ_0_781_OR_rmdFifo_firs_ETC___d6402 =
		   rmdFifo$D_OUT == 3'd4 && resWire$wget[68];
    endcase
  end
  always@(rmdFifo$D_OUT or resWire$wget)
  begin
    case (rmdFifo$D_OUT)
      3'd0, 3'd1, 3'd2, 3'd3:
	  IF_rmdFifo_first__780_EQ_0_781_OR_rmdFifo_firs_ETC___d6030 =
	      !resWire$wget[68];
      default: IF_rmdFifo_first__780_EQ_0_781_OR_rmdFifo_firs_ETC___d6030 =
		   rmdFifo$D_OUT != 3'd4 || !resWire$wget[68];
    endcase
  end
  always@(guard__h278494 or
	  _theResult___fst_exp__h286542 or
	  out_exp__h286987 or _theResult___exp__h286984)
  begin
    case (guard__h278494)
      2'b0, 2'b01:
	  CASE_guard78494_0b0_theResult___fst_exp86542_0_ETC__q152 =
	      _theResult___fst_exp__h286542;
      2'b10:
	  CASE_guard78494_0b0_theResult___fst_exp86542_0_ETC__q152 =
	      out_exp__h286987;
      2'b11:
	  CASE_guard78494_0b0_theResult___fst_exp86542_0_ETC__q152 =
	      _theResult___exp__h286984;
    endcase
  end
  always@(guard__h278494 or
	  _theResult___fst_exp__h286542 or _theResult___exp__h286984)
  begin
    case (guard__h278494)
      2'b0:
	  CASE_guard78494_0b0_theResult___fst_exp86542_0_ETC__q153 =
	      _theResult___fst_exp__h286542;
      2'b01, 2'b10, 2'b11:
	  CASE_guard78494_0b0_theResult___fst_exp86542_0_ETC__q153 =
	      _theResult___exp__h286984;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard78494_0b0_theResult___fst_exp86542_0_ETC__q152 or
	  CASE_guard78494_0b0_theResult___fst_exp86542_0_ETC__q153 or
	  IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6481 or
	  IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6483 or
	  _theResult___fst_exp__h286542)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_exp__h287062 =
	      CASE_guard78494_0b0_theResult___fst_exp86542_0_ETC__q152;
      3'd1:
	  _theResult___fst_exp__h287062 =
	      CASE_guard78494_0b0_theResult___fst_exp86542_0_ETC__q153;
      3'd2:
	  _theResult___fst_exp__h287062 =
	      IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6481;
      3'd3:
	  _theResult___fst_exp__h287062 =
	      IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6483;
      3'd4: _theResult___fst_exp__h287062 = _theResult___fst_exp__h286542;
      default: _theResult___fst_exp__h287062 = 8'd0;
    endcase
  end
  always@(guard__h269787 or
	  _theResult___fst_exp__h277886 or
	  out_exp__h278405 or _theResult___exp__h278402)
  begin
    case (guard__h269787)
      2'b0, 2'b01:
	  CASE_guard69787_0b0_theResult___fst_exp77886_0_ETC__q154 =
	      _theResult___fst_exp__h277886;
      2'b10:
	  CASE_guard69787_0b0_theResult___fst_exp77886_0_ETC__q154 =
	      out_exp__h278405;
      2'b11:
	  CASE_guard69787_0b0_theResult___fst_exp77886_0_ETC__q154 =
	      _theResult___exp__h278402;
    endcase
  end
  always@(guard__h269787 or
	  _theResult___fst_exp__h277886 or _theResult___exp__h278402)
  begin
    case (guard__h269787)
      2'b0:
	  CASE_guard69787_0b0_theResult___fst_exp77886_0_ETC__q155 =
	      _theResult___fst_exp__h277886;
      2'b01, 2'b10, 2'b11:
	  CASE_guard69787_0b0_theResult___fst_exp77886_0_ETC__q155 =
	      _theResult___exp__h278402;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard69787_0b0_theResult___fst_exp77886_0_ETC__q154 or
	  CASE_guard69787_0b0_theResult___fst_exp77886_0_ETC__q155 or
	  IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__412_B_ETC___d6450 or
	  IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__412_B_ETC___d6452 or
	  _theResult___fst_exp__h277886)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_exp__h278480 =
	      CASE_guard69787_0b0_theResult___fst_exp77886_0_ETC__q154;
      3'd1:
	  _theResult___fst_exp__h278480 =
	      CASE_guard69787_0b0_theResult___fst_exp77886_0_ETC__q155;
      3'd2:
	  _theResult___fst_exp__h278480 =
	      IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__412_B_ETC___d6450;
      3'd3:
	  _theResult___fst_exp__h278480 =
	      IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__412_B_ETC___d6452;
      3'd4: _theResult___fst_exp__h278480 = _theResult___fst_exp__h277886;
      default: _theResult___fst_exp__h278480 = 8'd0;
    endcase
  end
  always@(guard__h287424 or
	  _theResult___fst_exp__h295652 or
	  out_exp__h296171 or _theResult___exp__h296168)
  begin
    case (guard__h287424)
      2'b0, 2'b01:
	  CASE_guard87424_0b0_theResult___fst_exp95652_0_ETC__q156 =
	      _theResult___fst_exp__h295652;
      2'b10:
	  CASE_guard87424_0b0_theResult___fst_exp95652_0_ETC__q156 =
	      out_exp__h296171;
      2'b11:
	  CASE_guard87424_0b0_theResult___fst_exp95652_0_ETC__q156 =
	      _theResult___exp__h296168;
    endcase
  end
  always@(guard__h287424 or
	  _theResult___fst_exp__h295652 or _theResult___exp__h296168)
  begin
    case (guard__h287424)
      2'b0:
	  CASE_guard87424_0b0_theResult___fst_exp95652_0_ETC__q157 =
	      _theResult___fst_exp__h295652;
      2'b01, 2'b10, 2'b11:
	  CASE_guard87424_0b0_theResult___fst_exp95652_0_ETC__q157 =
	      _theResult___exp__h296168;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard87424_0b0_theResult___fst_exp95652_0_ETC__q156 or
	  CASE_guard87424_0b0_theResult___fst_exp95652_0_ETC__q157 or
	  IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__412__ETC___d6520 or
	  IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__412__ETC___d6522 or
	  _theResult___fst_exp__h295652)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_exp__h296246 =
	      CASE_guard87424_0b0_theResult___fst_exp95652_0_ETC__q156;
      3'd1:
	  _theResult___fst_exp__h296246 =
	      CASE_guard87424_0b0_theResult___fst_exp95652_0_ETC__q157;
      3'd2:
	  _theResult___fst_exp__h296246 =
	      IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__412__ETC___d6520;
      3'd3:
	  _theResult___fst_exp__h296246 =
	      IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__412__ETC___d6522;
      3'd4: _theResult___fst_exp__h296246 = _theResult___fst_exp__h295652;
      default: _theResult___fst_exp__h296246 = 8'd0;
    endcase
  end
  always@(guard__h296260 or
	  _theResult___fst_exp__h304337 or
	  out_exp__h304807 or _theResult___exp__h304804)
  begin
    case (guard__h296260)
      2'b0, 2'b01:
	  CASE_guard96260_0b0_theResult___fst_exp04337_0_ETC__q158 =
	      _theResult___fst_exp__h304337;
      2'b10:
	  CASE_guard96260_0b0_theResult___fst_exp04337_0_ETC__q158 =
	      out_exp__h304807;
      2'b11:
	  CASE_guard96260_0b0_theResult___fst_exp04337_0_ETC__q158 =
	      _theResult___exp__h304804;
    endcase
  end
  always@(guard__h296260 or
	  _theResult___fst_exp__h304337 or _theResult___exp__h304804)
  begin
    case (guard__h296260)
      2'b0:
	  CASE_guard96260_0b0_theResult___fst_exp04337_0_ETC__q159 =
	      _theResult___fst_exp__h304337;
      2'b01, 2'b10, 2'b11:
	  CASE_guard96260_0b0_theResult___fst_exp04337_0_ETC__q159 =
	      _theResult___exp__h304804;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard96260_0b0_theResult___fst_exp04337_0_ETC__q158 or
	  CASE_guard96260_0b0_theResult___fst_exp04337_0_ETC__q159 or
	  IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6551 or
	  IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6553 or
	  _theResult___fst_exp__h304337)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_exp__h304882 =
	      CASE_guard96260_0b0_theResult___fst_exp04337_0_ETC__q158;
      3'd1:
	  _theResult___fst_exp__h304882 =
	      CASE_guard96260_0b0_theResult___fst_exp04337_0_ETC__q159;
      3'd2:
	  _theResult___fst_exp__h304882 =
	      IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6551;
      3'd3:
	  _theResult___fst_exp__h304882 =
	      IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6553;
      3'd4: _theResult___fst_exp__h304882 = _theResult___fst_exp__h304337;
      default: _theResult___fst_exp__h304882 = 8'd0;
    endcase
  end
  always@(guard__h278494 or
	  _theResult___snd__h286493 or
	  out_sfd__h286988 or _theResult___sfd__h286985)
  begin
    case (guard__h278494)
      2'b0, 2'b01:
	  CASE_guard78494_0b0_theResult___snd86493_BITS__ETC__q160 =
	      _theResult___snd__h286493[56:34];
      2'b10:
	  CASE_guard78494_0b0_theResult___snd86493_BITS__ETC__q160 =
	      out_sfd__h286988;
      2'b11:
	  CASE_guard78494_0b0_theResult___snd86493_BITS__ETC__q160 =
	      _theResult___sfd__h286985;
    endcase
  end
  always@(guard__h278494 or
	  _theResult___snd__h286493 or _theResult___sfd__h286985)
  begin
    case (guard__h278494)
      2'b0:
	  CASE_guard78494_0b0_theResult___snd86493_BITS__ETC__q161 =
	      _theResult___snd__h286493[56:34];
      2'b01, 2'b10, 2'b11:
	  CASE_guard78494_0b0_theResult___snd86493_BITS__ETC__q161 =
	      _theResult___sfd__h286985;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard78494_0b0_theResult___snd86493_BITS__ETC__q160 or
	  CASE_guard78494_0b0_theResult___snd86493_BITS__ETC__q161 or
	  IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6597 or
	  IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6599 or
	  _theResult___snd__h286493)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_sfd__h287063 =
	      CASE_guard78494_0b0_theResult___snd86493_BITS__ETC__q160;
      3'd1:
	  _theResult___fst_sfd__h287063 =
	      CASE_guard78494_0b0_theResult___snd86493_BITS__ETC__q161;
      3'd2:
	  _theResult___fst_sfd__h287063 =
	      IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6597;
      3'd3:
	  _theResult___fst_sfd__h287063 =
	      IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6599;
      3'd4: _theResult___fst_sfd__h287063 = _theResult___snd__h286493[56:34];
      default: _theResult___fst_sfd__h287063 = 23'd0;
    endcase
  end
  always@(guard__h269787 or
	  sfdin__h277880 or out_sfd__h278406 or _theResult___sfd__h278403)
  begin
    case (guard__h269787)
      2'b0, 2'b01:
	  CASE_guard69787_0b0_sfdin77880_BITS_56_TO_34_0_ETC__q162 =
	      sfdin__h277880[56:34];
      2'b10:
	  CASE_guard69787_0b0_sfdin77880_BITS_56_TO_34_0_ETC__q162 =
	      out_sfd__h278406;
      2'b11:
	  CASE_guard69787_0b0_sfdin77880_BITS_56_TO_34_0_ETC__q162 =
	      _theResult___sfd__h278403;
    endcase
  end
  always@(guard__h269787 or sfdin__h277880 or _theResult___sfd__h278403)
  begin
    case (guard__h269787)
      2'b0:
	  CASE_guard69787_0b0_sfdin77880_BITS_56_TO_34_0_ETC__q163 =
	      sfdin__h277880[56:34];
      2'b01, 2'b10, 2'b11:
	  CASE_guard69787_0b0_sfdin77880_BITS_56_TO_34_0_ETC__q163 =
	      _theResult___sfd__h278403;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard69787_0b0_sfdin77880_BITS_56_TO_34_0_ETC__q162 or
	  CASE_guard69787_0b0_sfdin77880_BITS_56_TO_34_0_ETC__q163 or
	  IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__412_B_ETC___d6578 or
	  IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__412_B_ETC___d6580 or
	  sfdin__h277880)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_sfd__h278481 =
	      CASE_guard69787_0b0_sfdin77880_BITS_56_TO_34_0_ETC__q162;
      3'd1:
	  _theResult___fst_sfd__h278481 =
	      CASE_guard69787_0b0_sfdin77880_BITS_56_TO_34_0_ETC__q163;
      3'd2:
	  _theResult___fst_sfd__h278481 =
	      IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__412_B_ETC___d6578;
      3'd3:
	  _theResult___fst_sfd__h278481 =
	      IF_IF_IF_IF_0b0_CONCAT_NOT_resWire_wget__412_B_ETC___d6580;
      3'd4: _theResult___fst_sfd__h278481 = sfdin__h277880[56:34];
      default: _theResult___fst_sfd__h278481 = 23'd0;
    endcase
  end
  always@(guard__h287424 or
	  sfdin__h295646 or out_sfd__h296172 or _theResult___sfd__h296169)
  begin
    case (guard__h287424)
      2'b0, 2'b01:
	  CASE_guard87424_0b0_sfdin95646_BITS_56_TO_34_0_ETC__q164 =
	      sfdin__h295646[56:34];
      2'b10:
	  CASE_guard87424_0b0_sfdin95646_BITS_56_TO_34_0_ETC__q164 =
	      out_sfd__h296172;
      2'b11:
	  CASE_guard87424_0b0_sfdin95646_BITS_56_TO_34_0_ETC__q164 =
	      _theResult___sfd__h296169;
    endcase
  end
  always@(guard__h287424 or sfdin__h295646 or _theResult___sfd__h296169)
  begin
    case (guard__h287424)
      2'b0:
	  CASE_guard87424_0b0_sfdin95646_BITS_56_TO_34_0_ETC__q165 =
	      sfdin__h295646[56:34];
      2'b01, 2'b10, 2'b11:
	  CASE_guard87424_0b0_sfdin95646_BITS_56_TO_34_0_ETC__q165 =
	      _theResult___sfd__h296169;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard87424_0b0_sfdin95646_BITS_56_TO_34_0_ETC__q164 or
	  CASE_guard87424_0b0_sfdin95646_BITS_56_TO_34_0_ETC__q165 or
	  IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__412__ETC___d6624 or
	  IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__412__ETC___d6626 or
	  sfdin__h295646)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_sfd__h296247 =
	      CASE_guard87424_0b0_sfdin95646_BITS_56_TO_34_0_ETC__q164;
      3'd1:
	  _theResult___fst_sfd__h296247 =
	      CASE_guard87424_0b0_sfdin95646_BITS_56_TO_34_0_ETC__q165;
      3'd2:
	  _theResult___fst_sfd__h296247 =
	      IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__412__ETC___d6624;
      3'd3:
	  _theResult___fst_sfd__h296247 =
	      IF_IF_IF_IF_3970_MINUS_SEXT_resWire_wget__412__ETC___d6626;
      3'd4: _theResult___fst_sfd__h296247 = sfdin__h295646[56:34];
      default: _theResult___fst_sfd__h296247 = 23'd0;
    endcase
  end
  always@(guard__h296260 or
	  _theResult___snd__h304283 or
	  out_sfd__h304808 or _theResult___sfd__h304805)
  begin
    case (guard__h296260)
      2'b0, 2'b01:
	  CASE_guard96260_0b0_theResult___snd04283_BITS__ETC__q166 =
	      _theResult___snd__h304283[56:34];
      2'b10:
	  CASE_guard96260_0b0_theResult___snd04283_BITS__ETC__q166 =
	      out_sfd__h304808;
      2'b11:
	  CASE_guard96260_0b0_theResult___snd04283_BITS__ETC__q166 =
	      _theResult___sfd__h304805;
    endcase
  end
  always@(guard__h296260 or
	  _theResult___snd__h304283 or _theResult___sfd__h304805)
  begin
    case (guard__h296260)
      2'b0:
	  CASE_guard96260_0b0_theResult___snd04283_BITS__ETC__q167 =
	      _theResult___snd__h304283[56:34];
      2'b01, 2'b10, 2'b11:
	  CASE_guard96260_0b0_theResult___snd04283_BITS__ETC__q167 =
	      _theResult___sfd__h304805;
    endcase
  end
  always@(rmdFifo$D_OUT or
	  CASE_guard96260_0b0_theResult___snd04283_BITS__ETC__q166 or
	  CASE_guard96260_0b0_theResult___snd04283_BITS__ETC__q167 or
	  IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6643 or
	  IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6645 or
	  _theResult___snd__h304283)
  begin
    case (rmdFifo$D_OUT)
      3'd0:
	  _theResult___fst_sfd__h304883 =
	      CASE_guard96260_0b0_theResult___snd04283_BITS__ETC__q166;
      3'd1:
	  _theResult___fst_sfd__h304883 =
	      CASE_guard96260_0b0_theResult___snd04283_BITS__ETC__q167;
      3'd2:
	  _theResult___fst_sfd__h304883 =
	      IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6643;
      3'd3:
	  _theResult___fst_sfd__h304883 =
	      IF_IF_IF_resWire_wget__412_BITS_67_TO_57_418_E_ETC___d6645;
      3'd4: _theResult___fst_sfd__h304883 = _theResult___snd__h304283[56:34];
      default: _theResult___fst_sfd__h304883 = 23'd0;
    endcase
  end
  always@(fpu_div64_fState_S4$D_OUT)
  begin
    case (fpu_div64_fState_S4$D_OUT[68:66])
      3'd2, 3'd3:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q168 =
	      fpu_div64_fState_S4$D_OUT[65];
      default: CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q168 =
		   fpu_div64_fState_S4$D_OUT[68:66] == 3'd4 &&
		   fpu_div64_fState_S4$D_OUT[65];
    endcase
  end
  always@(fpu_div64_fState_S4$D_OUT or
	  IF_0b0_CONCAT_NOT_fpu_div64_fState_S4_first__4_ETC___d980)
  begin
    case (fpu_div64_fState_S4$D_OUT[68:66])
      3'd2:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q169 =
	      (fpu_div64_fState_S4$D_OUT[1:0] == 2'b0 ||
	       fpu_div64_fState_S4$D_OUT[65]) ?
		fpu_div64_fState_S4$D_OUT[64:2] :
		IF_0b0_CONCAT_NOT_fpu_div64_fState_S4_first__4_ETC___d980;
      3'd3:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q169 =
	      (fpu_div64_fState_S4$D_OUT[1:0] == 2'b0) ?
		fpu_div64_fState_S4$D_OUT[64:2] :
		(fpu_div64_fState_S4$D_OUT[65] ?
		   IF_0b0_CONCAT_NOT_fpu_div64_fState_S4_first__4_ETC___d980 :
		   fpu_div64_fState_S4$D_OUT[64:2]);
      3'd4:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q169 =
	      fpu_div64_fState_S4$D_OUT[64:2];
      default: CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q169 =
		   63'd0;
    endcase
  end
  always@(fpu_div64_fState_S4$D_OUT)
  begin
    case (fpu_div64_fState_S4$D_OUT[1:0])
      2'b0, 2'b01, 2'b10:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q170 =
	      fpu_div64_fState_S4$D_OUT[65];
      2'd3:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q170 =
	      fpu_div64_fState_S4$D_OUT[1:0] == 2'b11 &&
	      fpu_div64_fState_S4$D_OUT[65];
    endcase
  end
  always@(fpu_div64_fState_S4$D_OUT or
	  IF_0b0_CONCAT_NOT_fpu_div64_fState_S4_first__4_ETC___d980)
  begin
    case (fpu_div64_fState_S4$D_OUT[1:0])
      2'b0, 2'b01:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q171 =
	      fpu_div64_fState_S4$D_OUT[64:2];
      2'b10:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q171 =
	      fpu_div64_fState_S4$D_OUT[2] ?
		IF_0b0_CONCAT_NOT_fpu_div64_fState_S4_first__4_ETC___d980 :
		fpu_div64_fState_S4$D_OUT[64:2];
      2'b11:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q171 =
	      IF_0b0_CONCAT_NOT_fpu_div64_fState_S4_first__4_ETC___d980;
    endcase
  end
  always@(fpu_div64_fState_S4$D_OUT or
	  IF_0b0_CONCAT_NOT_fpu_div64_fState_S4_first__4_ETC___d980)
  begin
    case (fpu_div64_fState_S4$D_OUT[1:0])
      2'd0: CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0_0_ETC__q172 = 63'd0;
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0_0_ETC__q172 =
	      IF_0b0_CONCAT_NOT_fpu_div64_fState_S4_first__4_ETC___d980;
    endcase
  end
  always@(fpu_div64_fState_S4$D_OUT or
	  CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q168 or
	  CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q169 or
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q170 or
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q171 or
	  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0_0_ETC__q172)
  begin
    case (fpu_div64_fState_S4$D_OUT[68:66])
      3'd0:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_0_ETC__q173 =
	      { CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q170,
		CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q171 };
      3'd1:
	  CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_0_ETC__q173 =
	      (fpu_div64_fState_S4$D_OUT[1:0] == 2'b0) ?
		fpu_div64_fState_S4$D_OUT[65:2] :
		{ (fpu_div64_fState_S4$D_OUT[1:0] == 2'b01 ||
		   fpu_div64_fState_S4$D_OUT[1:0] == 2'b10 ||
		   fpu_div64_fState_S4$D_OUT[1:0] == 2'b11) &&
		  fpu_div64_fState_S4$D_OUT[65],
		  CASE_fpu_div64_fState_S4D_OUT_BITS_1_TO_0_0_0_ETC__q172 };
      default: CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_0_ETC__q173 =
		   { CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q168,
		     CASE_fpu_div64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q169 };
    endcase
  end
  always@(fpu_div64_fState_S3$D_OUT)
  begin
    case (fpu_div64_fState_S3$D_OUT[124:122])
      3'd0, 3'd1, 3'd2, 3'd3:
	  CASE_fpu_div64_fState_S3D_OUT_BITS_124_TO_122_ETC__q174 =
	      fpu_div64_fState_S3$D_OUT[121];
      default: CASE_fpu_div64_fState_S3D_OUT_BITS_124_TO_122_ETC__q174 =
		   fpu_div64_fState_S3$D_OUT[124:122] == 3'd4 &&
		   fpu_div64_fState_S3$D_OUT[121];
    endcase
  end
  always@(fpu_div64_fState_S3$D_OUT)
  begin
    case (fpu_div64_fState_S3$D_OUT[124:122])
      3'd0, 3'd1:
	  CASE_fpu_div64_fState_S3D_OUT_BITS_124_TO_122_ETC__q175 =
	      63'h7FF0000000000000;
      3'd2:
	  CASE_fpu_div64_fState_S3D_OUT_BITS_124_TO_122_ETC__q175 =
	      fpu_div64_fState_S3$D_OUT[121] ?
		63'h7FEFFFFFFFFFFFFF :
		63'h7FF0000000000000;
      3'd3:
	  CASE_fpu_div64_fState_S3D_OUT_BITS_124_TO_122_ETC__q175 =
	      fpu_div64_fState_S3$D_OUT[121] ?
		63'h7FF0000000000000 :
		63'h7FEFFFFFFFFFFFFF;
      3'd4:
	  CASE_fpu_div64_fState_S3D_OUT_BITS_124_TO_122_ETC__q175 =
	      63'h7FEFFFFFFFFFFFFF;
      default: CASE_fpu_div64_fState_S3D_OUT_BITS_124_TO_122_ETC__q175 =
		   63'd0;
    endcase
  end
  always@(iFifo$D_OUT or
	  IF_iFifo_first__087_BIT_201_115_THEN_IF_iFifo__ETC___d3848 or
	  IF_iFifo_first__087_BIT_136_624_THEN_IF_iFifo__ETC___d5330 or
	  IF_iFifo_first__087_BITS_102_TO_95_625_EQ_255__ETC___d5378)
  begin
    case (iFifo$D_OUT[3:0])
      4'd0:
	  CASE_iFifoD_OUT_BITS_3_TO_0_0_IF_iFifo_first__ETC__q176 =
	      IF_iFifo_first__087_BIT_136_624_THEN_IF_iFifo__ETC___d5330;
      4'd1:
	  CASE_iFifoD_OUT_BITS_3_TO_0_0_IF_iFifo_first__ETC__q176 =
	      iFifo$D_OUT[136] ?
		IF_iFifo_first__087_BITS_102_TO_95_625_EQ_255__ETC___d5378 :
		{ iFifo$D_OUT[136] || !iFifo$D_OUT[135],
		  iFifo$D_OUT[134:72] };
      default: CASE_iFifoD_OUT_BITS_3_TO_0_0_IF_iFifo_first__ETC__q176 =
		   IF_iFifo_first__087_BIT_201_115_THEN_IF_iFifo__ETC___d3848;
    endcase
  end
  always@(iFifo$D_OUT or
	  IF_iFifo_first__087_BIT_136_624_THEN_IF_iFifo__ETC___d5330)
  begin
    case (iFifo$D_OUT[3:0])
      4'd0, 4'd1:
	  CASE_iFifoD_OUT_BITS_3_TO_0_0_460718241880001_ETC__q177 =
	      64'h3FF0000000000000;
      default: CASE_iFifoD_OUT_BITS_3_TO_0_0_460718241880001_ETC__q177 =
		   IF_iFifo_first__087_BIT_136_624_THEN_IF_iFifo__ETC___d5330;
    endcase
  end
  always@(fpu_sqr64_fState_S4$D_OUT)
  begin
    case (fpu_sqr64_fState_S4$D_OUT[68:66])
      3'd2, 3'd3:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q178 =
	      fpu_sqr64_fState_S4$D_OUT[65];
      default: CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q178 =
		   fpu_sqr64_fState_S4$D_OUT[68:66] == 3'd4 &&
		   fpu_sqr64_fState_S4$D_OUT[65];
    endcase
  end
  always@(fpu_sqr64_fState_S4$D_OUT or
	  IF_0b0_CONCAT_NOT_fpu_sqr64_fState_S4_first__6_ETC___d1724)
  begin
    case (fpu_sqr64_fState_S4$D_OUT[68:66])
      3'd2:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q179 =
	      (fpu_sqr64_fState_S4$D_OUT[1:0] == 2'b0 ||
	       fpu_sqr64_fState_S4$D_OUT[65]) ?
		fpu_sqr64_fState_S4$D_OUT[64:2] :
		IF_0b0_CONCAT_NOT_fpu_sqr64_fState_S4_first__6_ETC___d1724;
      3'd3:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q179 =
	      (fpu_sqr64_fState_S4$D_OUT[1:0] == 2'b0) ?
		fpu_sqr64_fState_S4$D_OUT[64:2] :
		(fpu_sqr64_fState_S4$D_OUT[65] ?
		   IF_0b0_CONCAT_NOT_fpu_sqr64_fState_S4_first__6_ETC___d1724 :
		   fpu_sqr64_fState_S4$D_OUT[64:2]);
      3'd4:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q179 =
	      fpu_sqr64_fState_S4$D_OUT[64:2];
      default: CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q179 =
		   63'd0;
    endcase
  end
  always@(fpu_sqr64_fState_S4$D_OUT)
  begin
    case (fpu_sqr64_fState_S4$D_OUT[1:0])
      2'b0, 2'b01, 2'b10:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q180 =
	      fpu_sqr64_fState_S4$D_OUT[65];
      2'd3:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q180 =
	      fpu_sqr64_fState_S4$D_OUT[1:0] == 2'b11 &&
	      fpu_sqr64_fState_S4$D_OUT[65];
    endcase
  end
  always@(fpu_sqr64_fState_S4$D_OUT or
	  IF_0b0_CONCAT_NOT_fpu_sqr64_fState_S4_first__6_ETC___d1724)
  begin
    case (fpu_sqr64_fState_S4$D_OUT[1:0])
      2'b0, 2'b01:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q181 =
	      fpu_sqr64_fState_S4$D_OUT[64:2];
      2'b10:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q181 =
	      fpu_sqr64_fState_S4$D_OUT[2] ?
		IF_0b0_CONCAT_NOT_fpu_sqr64_fState_S4_first__6_ETC___d1724 :
		fpu_sqr64_fState_S4$D_OUT[64:2];
      2'b11:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q181 =
	      IF_0b0_CONCAT_NOT_fpu_sqr64_fState_S4_first__6_ETC___d1724;
    endcase
  end
  always@(fpu_sqr64_fState_S4$D_OUT or
	  IF_0b0_CONCAT_NOT_fpu_sqr64_fState_S4_first__6_ETC___d1724)
  begin
    case (fpu_sqr64_fState_S4$D_OUT[1:0])
      2'd0: CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0_0_ETC__q182 = 63'd0;
      2'b01, 2'b10, 2'b11:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0_0_ETC__q182 =
	      IF_0b0_CONCAT_NOT_fpu_sqr64_fState_S4_first__6_ETC___d1724;
    endcase
  end
  always@(fpu_sqr64_fState_S4$D_OUT or
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q178 or
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q179 or
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q180 or
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q181 or
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0_0_ETC__q182)
  begin
    case (fpu_sqr64_fState_S4$D_OUT[68:66])
      3'd0:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_0_ETC__q183 =
	      { CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q180,
		CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0b0_ETC__q181 };
      3'd1:
	  CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_0_ETC__q183 =
	      (fpu_sqr64_fState_S4$D_OUT[1:0] == 2'b0) ?
		fpu_sqr64_fState_S4$D_OUT[65:2] :
		{ (fpu_sqr64_fState_S4$D_OUT[1:0] == 2'b01 ||
		   fpu_sqr64_fState_S4$D_OUT[1:0] == 2'b10 ||
		   fpu_sqr64_fState_S4$D_OUT[1:0] == 2'b11) &&
		  fpu_sqr64_fState_S4$D_OUT[65],
		  CASE_fpu_sqr64_fState_S4D_OUT_BITS_1_TO_0_0_0_ETC__q182 };
      default: CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_0_ETC__q183 =
		   { CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q178,
		     CASE_fpu_sqr64_fState_S4D_OUT_BITS_68_TO_66_2_ETC__q179 };
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        crg_done <= `BSV_ASSIGNMENT_DELAY 1'd0;
	crg_done_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
	oFifo_rv <= `BSV_ASSIGNMENT_DELAY
	    { 1'd0,
	      70'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx /* unspecified value */  };
	rg_busy <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_busy_1 <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (crg_done$EN) crg_done <= `BSV_ASSIGNMENT_DELAY crg_done$D_IN;
	if (crg_done_1$EN)
	  crg_done_1 <= `BSV_ASSIGNMENT_DELAY crg_done_1$D_IN;
	if (oFifo_rv$EN) oFifo_rv <= `BSV_ASSIGNMENT_DELAY oFifo_rv$D_IN;
	if (rg_busy$EN) rg_busy <= `BSV_ASSIGNMENT_DELAY rg_busy$D_IN;
	if (rg_busy_1$EN) rg_busy_1 <= `BSV_ASSIGNMENT_DELAY rg_busy_1$D_IN;
      end
    if (rg_b$EN) rg_b <= `BSV_ASSIGNMENT_DELAY rg_b$D_IN;
    if (rg_d$EN) rg_d <= `BSV_ASSIGNMENT_DELAY rg_d$D_IN;
    if (rg_index$EN) rg_index <= `BSV_ASSIGNMENT_DELAY rg_index$D_IN;
    if (rg_index_1$EN) rg_index_1 <= `BSV_ASSIGNMENT_DELAY rg_index_1$D_IN;
    if (rg_q$EN) rg_q <= `BSV_ASSIGNMENT_DELAY rg_q$D_IN;
    if (rg_r$EN) rg_r <= `BSV_ASSIGNMENT_DELAY rg_r$D_IN;
    if (rg_r_1$EN) rg_r_1 <= `BSV_ASSIGNMENT_DELAY rg_r_1$D_IN;
    if (rg_res$EN) rg_res <= `BSV_ASSIGNMENT_DELAY rg_res$D_IN;
    if (rg_s$EN) rg_s <= `BSV_ASSIGNMENT_DELAY rg_s$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    crg_done = 1'h0;
    crg_done_1 = 1'h0;
    oFifo_rv = 71'h2AAAAAAAAAAAAAAAAA;
    rg_b = 116'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    rg_busy = 1'h0;
    rg_busy_1 = 1'h0;
    rg_d = 58'h2AAAAAAAAAAAAAA;
    rg_index = 6'h2A;
    rg_index_1 = 6'h2A;
    rg_q = 58'h2AAAAAAAAAAAAAA;
    rg_r = 116'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    rg_r_1 = 116'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    rg_res = 117'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    rg_s = 116'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (fpu_div64_fResult_S5$EMPTY_N && fpu_madd_fResult_S9$EMPTY_N)
	$display("Error: \"../src_Core/CPU/FPU.bsv\", line 110, column 29: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_getResDiv] and\n  [RL_getResMAdd] ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (fpu_div64_fResult_S5$EMPTY_N && fpu_sqr64_fResult_S5$EMPTY_N)
	$display("Error: \"../src_Core/CPU/FPU.bsv\", line 110, column 29: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_getResDiv] and [RL_getResSqr]\n  ) fired in the same clock cycle.\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (fpu_sqr64_fResult_S5$EMPTY_N && fpu_madd_fResult_S9$EMPTY_N)
	$display("Error: \"../src_Core/CPU/FPU.bsv\", line 110, column 40: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_getResSqr] and\n  [RL_getResMAdd] ) fired in the same clock cycle.\n");
  end
  // synopsys translate_on
endmodule  // mkFPU

