# compile vhdl design source files
vhdl xil_defaultlib  \
"tb_full_addr_func_synth.vhd" \
"../../../../../full_addr.srcs/sim_1/new/tb_full_addr.vhd" \

# Do not sort compile order
nosort
