============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 25 2019  12:57:42 pm
  Module:                 FME_PIPE_6
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                      Type          Fanout  Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clock_name)            launch                                           0 R 
U_crtl
  estado_atual_reg[1]/CP                                         0             0 R 
  estado_atual_reg[1]/Q       HS65_LS_DFPRQX9         2  10.9   60  +142     142 F 
  g201/A                                                              +0     142   
  g201/Z                      HS65_LS_AND2X35         1  30.3   27   +75     216 F 
  g200/A                                                              +0     217   
  g200/Z                      HS65_LS_BFX284         15 189.2   23   +55     272 F 
U_crtl/inp_source 
g3041/A                                                               +0     272   
g3041/Z                       HS65_LS_BFX71           3  39.1   21   +52     324 F 
g3040/A                                                               +0     324   
g3040/Z                       HS65_LS_BFX71           5 102.4   38   +64     388 F 
g3038/A                                                               +0     389   
g3038/Z                       HS65_LS_IVX142          8 105.5   31   +35     424 R 
g3037/A                                                               +0     424   
g3037/Z                       HS65_LS_CNIVX55         5  56.5   33   +38     462 F 
g2528/B                                                               +0     462   
g2528/Z                       HS65_LS_NAND2AX29       1  12.5   24   +25     488 R 
g2307/A                                                               +0     488   
g2307/Z                       HS65_LS_NAND2X29        3  31.2   45   +43     531 F 
U_inter/linha[3][5] 
  g2097/A                                                             +0     531   
  g2097/Z                     HS65_LS_BFX71           9  53.0   25   +67     598 F 
  PUs[14].U_F6_U_4_U_S0_add_18_10/B[5] 
    fopt321/A                                                         +0     598   
    fopt321/Z                 HS65_LS_IVX18           1  12.4   29   +29     627 R 
    g295/B                                                            +0     627   
    g295/Z                    HS65_LS_NAND2X29        2  19.1   32   +35     662 F 
    g288/A                                                            +0     662   
    g288/Z                    HS65_LS_NAND2X21        2  17.5   32   +34     696 R 
    g283/A                                                            +0     696   
    g283/Z                    HS65_LS_IVX27           1  12.1   18   +25     722 F 
    g267/A                                                            +0     722   
    g267/Z                    HS65_LS_AOI21X23        1  17.5   49   +46     767 R 
    g259/B                                                            +0     768   
    g259/Z                    HS65_LS_NAND2X43        3  22.5   31   +41     808 F 
    g254/B                                                            +0     808   
    g254/Z                    HS65_LS_NAND2X21        1  12.4   28   +28     836 R 
    g247/B                                                            +0     836   
    g247/Z                    HS65_LS_NAND2X29        1  11.6   24   +29     865 F 
    g245/B                                                            +0     865   
    g245/Z                    HS65_LS_XOR2X35         5  29.1   37   +73     939 R 
  PUs[14].U_F6_U_4_U_S0_add_18_10/Z[10] 
  addinc_PUs[14].U_F6_U_4_U_S1_add_18_16/A[10] 
    g353/A                                                            +0     939   
    g353/Z                    HS65_LS_OR2X35          4  20.4   25   +61     999 R 
    g345/A                                                            +0     999   
    g345/Z                    HS65_LS_IVX18           1   7.0   16   +21    1021 F 
    g340/B                                                            +0    1021   
    g340/Z                    HS65_LS_NOR2X13         2  11.4   51   +38    1059 R 
    g322/A                                                            +0    1059   
    g322/Z                    HS65_LS_AND2X18         2   8.8   26   +72    1131 R 
    g309/C                                                            +0    1131   
    g309/Z                    HS65_LS_NAND3AX6        1   5.0   56   +50    1181 F 
    g303/C                                                            +0    1181   
    g303/Z                    HS65_LS_OAI211X5        1   7.8   86   +52    1233 R 
    g299/B                                                            +0    1233   
    g299/Z                    HS65_LS_XNOR2X18        2  10.8   31  +103    1336 F 
  addinc_PUs[14].U_F6_U_4_U_S1_add_18_16/Z[13] 
  PUs[14].U_F6_U_S12_add_41_16/B[13] 
    g421/B                                                            +0    1336   
    g421/Z                    HS65_LS_NAND2X7         2   8.3   43   +39    1375 R 
    g395/A                                                            +0    1375   
    g395/Z                    HS65_LS_NOR2AX13        2  12.3   56   +89    1464 R 
    g388/A                                                            +0    1464   
    g388/Z                    HS65_LS_IVX9            1   8.5   35   +47    1511 F 
    g346/D0                                                           +0    1511   
    g346/Z                    HS65_LS_MUXI21X15       1   3.8   37   +42    1554 R 
  PUs[14].U_F6_U_S12_add_41_16/Z[13] 
  PUs[14].U_F6_U_p11/input[13] 
    output_reg[13]/D     <<<  HS65_LS_DFPQX18                         +0    1554   
    output_reg[13]/CP         setup                              0   +86    1640 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)            capture                                       1740 R 
                              adjustments                           -100    1640   
-----------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[1]/CP
End-point    : U_inter/PUs[14].U_F6_U_p11/output_reg[13]/D
