Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 12 15:36:32 2021
| Host         : LAPTOP-KSVOJTV9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.252        0.000                      0                21518        0.005        0.000                      0                21474        0.182        0.000                       0                 11770  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
adc_clk_in                                        {0.000 2.000}        4.000           250.000         
clk_fpga_0                                        {0.000 5.000}        10.000          100.000         
clk_fpga_1                                        {0.000 2.500}        5.000           200.000         
dac_clk_in                                        {0.000 1.000}        2.000           500.000         
  mmcm_clk_0_s                                    {0.000 1.000}        2.000           500.000         
  mmcm_clk_1_s                                    {0.000 4.000}        8.000           125.000         
  mmcm_fb_clk_s                                   {0.000 6.000}        12.000          83.333          
i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_system_clk_wiz_0_0                     {0.000 16.667}       33.333          30.000          
  clkfbout_system_clk_wiz_0_0                     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_in                                              1.513        0.000                      0                 2658        0.020        0.000                      0                 2654        1.358        0.000                       0                  1494  
clk_fpga_0                                              3.556        0.000                      0                 6816        0.064        0.000                      0                 6816        2.500        0.000                       0                  3641  
clk_fpga_1                                              4.346        0.000                      0                    2        0.225        0.000                      0                    2        0.264        0.000                       0                     6  
dac_clk_in                                                                                                                                                                                          0.182        0.000                       0                     1  
  mmcm_clk_0_s                                                                                                                                                                                      0.591        0.000                       0                    20  
  mmcm_clk_1_s                                          1.516        0.000                      0                 9219        0.079        0.000                      0                 9219        3.358        0.000                       0                  6599  
  mmcm_fb_clk_s                                                                                                                                                                                    10.591        0.000                       0                     3  
i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      31.925        0.000                       0                     3  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                       3.929        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk_in          0.252        0.000                      0                   48        0.005        0.000                      0                   48  
mmcm_clk_1_s  adc_clk_in          7.230        0.000                      0                   20                                                                        
clk_fpga_0    clk_fpga_1          3.473        0.000                      0                    1        0.160        0.000                      0                    1  
adc_clk_in    mmcm_clk_1_s        3.249        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk_in         adc_clk_in               1.814        0.000                      0                  219        0.297        0.000                      0                  219  
**async_default**  clk_fpga_0         clk_fpga_0               3.239        0.000                      0                 2265        0.833        0.000                      0                 2265  
**async_default**  mmcm_clk_1_s       mmcm_clk_1_s             4.206        0.000                      0                  298        0.411        0.000                      0                  298  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        1.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.345ns (13.913%)  route 2.135ns (86.087%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 7.535 - 4.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.293     3.870    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     4.129 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         1.037     5.166    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/rst
    SLICE_X10Y184        LUT6 (Prop_lut6_I5_O)        0.043     5.209 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2/O
                         net (fo=16, routed)          1.097     6.306    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2_n_0
    SLICE_X12Y185        LUT3 (Prop_lut3_I1_O)        0.043     6.349 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.349    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[0]_i_1_n_0
    SLICE_X12Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.164     7.535    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X12Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[0]/C
                         clock pessimism              0.298     7.834    
                         clock uncertainty           -0.035     7.798    
    SLICE_X12Y185        FDRE (Setup_fdre_C_D)        0.064     7.862    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.349ns (14.052%)  route 2.135ns (85.948%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 7.535 - 4.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.293     3.870    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     4.129 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         1.037     5.166    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/rst
    SLICE_X10Y184        LUT6 (Prop_lut6_I5_O)        0.043     5.209 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2/O
                         net (fo=16, routed)          1.097     6.306    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2_n_0
    SLICE_X12Y185        LUT3 (Prop_lut3_I1_O)        0.047     6.353 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     6.353    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[4]_i_1_n_0
    SLICE_X12Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.164     7.535    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X12Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[4]/C
                         clock pessimism              0.298     7.834    
                         clock uncertainty           -0.035     7.798    
    SLICE_X12Y185        FDRE (Setup_fdre_C_D)        0.086     7.884    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 1.581ns (73.191%)  route 0.579ns (26.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 7.588 - 4.000 ) 
    Source Clock Delay      (SCD):    3.933ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.357     3.933    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y72          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y72          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      1.581     5.514 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[25]
                         net (fo=2, routed)           0.579     6.093    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_s[25]
    DSP48_X0Y72          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.217     7.588    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y72          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.345     7.933    
                         clock uncertainty           -0.035     7.898    
    DSP48_X0Y72          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.261     7.637    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 1.581ns (74.061%)  route 0.554ns (25.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.585ns = ( 7.585 - 4.000 ) 
    Source Clock Delay      (SCD):    3.929ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.353     3.929    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y68          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y68          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      1.581     5.510 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/P[18]
                         net (fo=2, routed)           0.554     6.064    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/dc_offset_s[18]
    DSP48_X0Y68          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.214     7.585    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/clk
    DSP48_X0Y68          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.344     7.929    
                         clock uncertainty           -0.035     7.894    
    DSP48_X0Y68          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.261     7.633    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.633    
                         arrival time                          -6.064    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 1.581ns (74.067%)  route 0.554ns (25.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 7.588 - 4.000 ) 
    Source Clock Delay      (SCD):    3.933ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.357     3.933    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y72          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y72          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      1.581     5.514 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[18]
                         net (fo=2, routed)           0.554     6.068    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_s[18]
    DSP48_X0Y72          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.217     7.588    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y72          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.345     7.933    
                         clock uncertainty           -0.035     7.898    
    DSP48_X0Y72          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.261     7.637    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.345ns (14.270%)  route 2.073ns (85.730%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 7.535 - 4.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.293     3.870    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     4.129 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         1.037     5.166    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/rst
    SLICE_X10Y184        LUT6 (Prop_lut6_I5_O)        0.043     5.209 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2/O
                         net (fo=16, routed)          1.035     6.244    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2_n_0
    SLICE_X10Y185        LUT3 (Prop_lut3_I1_O)        0.043     6.287 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.287    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[3]_i_1_n_0
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.164     7.535    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[3]/C
                         clock pessimism              0.298     7.834    
                         clock uncertainty           -0.035     7.798    
    SLICE_X10Y185        FDRE (Setup_fdre_C_D)        0.066     7.864    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.864    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.345ns (14.295%)  route 2.068ns (85.705%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 7.535 - 4.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.293     3.870    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     4.129 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         1.037     5.166    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/rst
    SLICE_X10Y184        LUT6 (Prop_lut6_I5_O)        0.043     5.209 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2/O
                         net (fo=16, routed)          1.031     6.240    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2_n_0
    SLICE_X10Y185        LUT3 (Prop_lut3_I1_O)        0.043     6.283 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     6.283    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[7]_i_1_n_0
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.164     7.535    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[7]/C
                         clock pessimism              0.298     7.834    
                         clock uncertainty           -0.035     7.798    
    SLICE_X10Y185        FDRE (Setup_fdre_C_D)        0.066     7.864    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.864    
                         arrival time                          -6.283    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.347ns (14.341%)  route 2.073ns (85.659%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 7.535 - 4.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.293     3.870    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     4.129 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         1.037     5.166    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/rst
    SLICE_X10Y184        LUT6 (Prop_lut6_I5_O)        0.043     5.209 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2/O
                         net (fo=16, routed)          1.035     6.244    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2_n_0
    SLICE_X10Y185        LUT3 (Prop_lut3_I1_O)        0.045     6.289 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     6.289    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[8]_i_1_n_0
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.164     7.535    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[8]/C
                         clock pessimism              0.298     7.834    
                         clock uncertainty           -0.035     7.798    
    SLICE_X10Y185        FDRE (Setup_fdre_C_D)        0.086     7.884    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.348ns (14.401%)  route 2.068ns (85.599%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 7.535 - 4.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.293     3.870    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     4.129 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         1.037     5.166    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/rst
    SLICE_X10Y184        LUT6 (Prop_lut6_I5_O)        0.043     5.209 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2/O
                         net (fo=16, routed)          1.031     6.240    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2_n_0
    SLICE_X10Y185        LUT3 (Prop_lut3_I1_O)        0.046     6.286 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     6.286    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[9]_i_1_n_0
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.164     7.535    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[9]/C
                         clock pessimism              0.298     7.834    
                         clock uncertainty           -0.035     7.798    
    SLICE_X10Y185        FDRE (Setup_fdre_C_D)        0.086     7.884    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 1.581ns (75.294%)  route 0.519ns (24.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.588ns = ( 7.588 - 4.000 ) 
    Source Clock Delay      (SCD):    3.933ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.357     3.933    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y72          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y72          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      1.581     5.514 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/P[17]
                         net (fo=2, routed)           0.519     6.033    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_s[17]
    DSP48_X0Y72          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.217     7.588    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y72          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism              0.345     7.933    
                         clock uncertainty           -0.035     7.898    
    DSP48_X0Y72          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.261     7.637    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                          7.637    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                  1.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_wfifo_0/inst/g_in[1].din_wdata_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/util_wfifo_0/inst/i_mem/m_ram_reg_1/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.189ns (35.444%)  route 0.344ns (64.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.930ns
    Source Clock Delay      (SCD):    3.560ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     0.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     2.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     2.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.189     3.560    i_system_wrapper/system_i/util_wfifo_0/inst/din_clk
    SLICE_X8Y148         FDRE                                         r  i_system_wrapper/system_i/util_wfifo_0/inst/g_in[1].din_wdata_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y148         FDRE (Prop_fdre_C_Q)         0.189     3.749 r  i_system_wrapper/system_i/util_wfifo_0/inst/g_in[1].din_wdata_reg[95]/Q
                         net (fo=2, routed)           0.344     4.093    i_system_wrapper/system_i/util_wfifo_0/inst/i_mem/dina[95]
    RAMB36_X0Y29         RAMB36E1                                     r  i_system_wrapper/system_i/util_wfifo_0/inst/i_mem/m_ram_reg_1/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.354     3.930    i_system_wrapper/system_i/util_wfifo_0/inst/i_mem/din_clk
    RAMB36_X0Y29         RAMB36E1                                     r  i_system_wrapper/system_i/util_wfifo_0/inst/i_mem/m_ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.315     3.615    
    RAMB36_X0Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.459     4.074    i_system_wrapper/system_i/util_wfifo_0/inst/i_mem/m_ram_reg_1
  -------------------------------------------------------------------
                         required time                         -4.074    
                         arrival time                           4.093    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[32]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.118ns (47.161%)  route 0.132ns (52.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.583     1.786    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    SLICE_X10Y183        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y183        FDRE (Prop_fdre_C_Q)         0.118     1.904 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[32]/Q
                         net (fo=1, routed)           0.132     2.036    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d[32]
    DSP48_X0Y72          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.842     2.195    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y72          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism             -0.343     1.853    
    DSP48_X0Y72          DSP48E1 (Hold_dsp48e1_CLK_C[32])
                                                      0.100     1.953    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.129ns (34.912%)  route 0.240ns (65.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.607     1.810    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X15Y149        FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDRE (Prop_fdre_C_Q)         0.100     1.910 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/Q
                         net (fo=5, routed)           0.240     2.151    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/Q[6]
    SLICE_X16Y150        LUT5 (Prop_lut5_I0_O)        0.029     2.180 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.180    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_0
    SLICE_X16Y150        FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.795     2.149    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X16Y150        FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism             -0.151     1.998    
    SLICE_X16Y150        FDRE (Hold_fdre_C_D)         0.096     2.094    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.122%)  route 0.138ns (53.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.581     1.784    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    SLICE_X10Y181        FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y181        FDRE (Prop_fdre_C_Q)         0.118     1.902 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[21]/Q
                         net (fo=1, routed)           0.138     2.040    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d[21]
    DSP48_X0Y72          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.842     2.195    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y72          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism             -0.343     1.853    
    DSP48_X0Y72          DSP48E1 (Hold_dsp48e1_CLK_C[21])
                                                      0.100     1.953    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_mux_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.130ns (34.814%)  route 0.243ns (65.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.637     1.840    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_clk
    SLICE_X1Y146         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_mux_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.100     1.940 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_mux_a_reg[6]/Q
                         net (fo=2, routed)           0.243     2.184    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_mux_a_reg_n_0_[6]
    SLICE_X0Y155         LUT3 (Prop_lut3_I2_O)        0.030     2.214 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_b[12]_i_1/O
                         net (fo=1, routed)           0.000     2.214    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_b[12]_i_1_n_0
    SLICE_X0Y155         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.827     2.181    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_clk
    SLICE_X0Y155         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_b_reg[12]/C
                         clock pessimism             -0.151     2.030    
    SLICE_X0Y155         FDRE (Hold_fdre_C_D)         0.096     2.126    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_b_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_mux_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.174ns (46.705%)  route 0.199ns (53.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.638     1.841    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_clk
    SLICE_X0Y147         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_mux_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.107     1.948 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_mux_b_reg[3]/Q
                         net (fo=2, routed)           0.199     2.147    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_mux_b[3]
    SLICE_X0Y154         LUT3 (Prop_lut3_I2_O)        0.067     2.214 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_b[7]_i_1/O
                         net (fo=1, routed)           0.000     2.214    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_b[7]_i_1_n_0
    SLICE_X0Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.827     2.181    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_clk
    SLICE_X0Y154         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_b_reg[7]/C
                         clock pessimism             -0.151     2.030    
    SLICE_X0Y154         FDRE (Hold_fdre_C_D)         0.096     2.126    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_mux_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.476%)  route 0.227ns (60.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.638     1.841    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_clk
    SLICE_X0Y148         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_mux_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.118     1.959 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_mux_a_reg[13]/Q
                         net (fo=2, routed)           0.227     2.186    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_mux_a_reg_n_0_[13]
    SLICE_X0Y153         LUT3 (Prop_lut3_I2_O)        0.030     2.216 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_a[12]_i_1/O
                         net (fo=1, routed)           0.000     2.216    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_a[12]_i_1_n_0
    SLICE_X0Y153         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.827     2.181    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_clk
    SLICE_X0Y153         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_a_reg[12]/C
                         clock pessimism             -0.151     2.030    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.096     2.126    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_a_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.736%)  route 0.240ns (65.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.607     1.810    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X15Y149        FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDRE (Prop_fdre_C_Q)         0.100     1.910 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/Q
                         net (fo=5, routed)           0.240     2.151    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/Q[6]
    SLICE_X16Y150        LUT4 (Prop_lut4_I2_O)        0.028     2.179 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.179    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0_n_0
    SLICE_X16Y150        FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.795     2.149    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X16Y150        FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                         clock pessimism             -0.151     1.998    
    SLICE_X16Y150        FDRE (Hold_fdre_C_D)         0.087     2.085    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_mux_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.463%)  route 0.243ns (65.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.637     1.840    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_clk
    SLICE_X1Y146         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_mux_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.100     1.940 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_mux_a_reg[6]/Q
                         net (fo=2, routed)           0.243     2.184    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_mux_a_reg_n_0_[6]
    SLICE_X0Y155         LUT3 (Prop_lut3_I0_O)        0.028     2.212 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_a[6]_i_1/O
                         net (fo=1, routed)           0.000     2.212    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_a[6]_i_1_n_0
    SLICE_X0Y155         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.827     2.181    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_clk
    SLICE_X0Y155         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_a_reg[6]/C
                         clock pessimism             -0.151     2.030    
    SLICE_X0Y155         FDRE (Hold_fdre_C_D)         0.087     2.117    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/adc_data_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.777%)  route 0.180ns (64.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.584     1.787    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    SLICE_X9Y184         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y184         FDRE (Prop_fdre_C_Q)         0.100     1.887 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d_reg[36]/Q
                         net (fo=1, routed)           0.180     2.067    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/dc_offset_d[36]
    DSP48_X0Y72          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.842     2.195    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/clk
    DSP48_X0Y72          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1/CLK
                         clock pessimism             -0.324     1.872    
    DSP48_X0Y72          DSP48E1 (Hold_dsp48e1_CLK_C[36])
                                                      0.100     1.972    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_dcfilter/i_dsp48e1
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { adc_clk_in_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X0Y32   i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X0Y30   i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X0Y28   i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X0Y27   i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X0Y31   i_system_wrapper/system_i/util_wfifo_0/inst/i_mem/m_ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X0Y31   i_system_wrapper/system_i/util_wfifo_0/inst/i_mem/m_ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X0Y29   i_system_wrapper/system_i/util_wfifo_0/inst/i_mem/m_ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X0Y29   i_system_wrapper/system_i/util_wfifo_0/inst/i_mem/m_ram_reg_1/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X0Y66    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         4.000       2.462      DSP48_X0Y64    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y167  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y167  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y167  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y167  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y167  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y167  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y167  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[8]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y167  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[9]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y167  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y167  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_ad_iqcor/i_mul_i/ddata_out_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y162  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y162  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y163  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y163  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y163  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y163  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y163  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y163  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y163  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         2.000       1.358      SLICE_X10Y163  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_ad_iqcor/i_mul_q/ddata_out_reg[13]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 1.127ns (19.293%)  route 4.714ns (80.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 12.476 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=15, routed)          4.714     8.900    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/s_axi_wdata[8]
    SLICE_X22Y172        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.152    12.476    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/s_axi_aclk
    SLICE_X22Y172        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[8]/C
                         clock pessimism              0.121    12.597    
                         clock uncertainty           -0.154    12.443    
    SLICE_X22Y172        FDCE (Setup_fdce_C_D)        0.013    12.456    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                          -8.900    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.127ns (19.347%)  route 4.698ns (80.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 12.492 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=22, routed)          4.698     8.883    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[1]
    SLICE_X15Y193        FDRE                                         r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.168    12.492    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X15Y193        FDRE                                         r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[1]/C
                         clock pessimism              0.121    12.613    
                         clock uncertainty           -0.154    12.459    
    SLICE_X15Y193        FDRE (Setup_fdre_C_D)       -0.007    12.452    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 1.127ns (19.494%)  route 4.654ns (80.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 12.477 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=22, routed)          4.654     8.839    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/s_axi_wdata[1]
    SLICE_X22Y171        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.153    12.477    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/s_axi_aclk
    SLICE_X22Y171        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[1]/C
                         clock pessimism              0.121    12.598    
                         clock uncertainty           -0.154    12.444    
    SLICE_X22Y171        FDCE (Setup_fdce_C_D)        0.023    12.467    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.467    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 1.127ns (19.743%)  route 4.581ns (80.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 12.476 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[8])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[8]
                         net (fo=15, routed)          4.581     8.766    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_wdata[8]
    SLICE_X19Y175        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.152    12.476    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X19Y175        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[8]/C
                         clock pessimism              0.121    12.597    
                         clock uncertainty           -0.154    12.443    
    SLICE_X19Y175        FDCE (Setup_fdce_C_D)       -0.008    12.435    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.127ns (19.915%)  route 4.532ns (80.085%))
  Logic Levels:           0  
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 12.490 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=19, routed)          4.532     8.717    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[7]
    SLICE_X19Y192        FDRE                                         r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.166    12.490    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X19Y192        FDRE                                         r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[7]/C
                         clock pessimism              0.121    12.611    
                         clock uncertainty           -0.154    12.457    
    SLICE_X19Y192        FDRE (Setup_fdre_C_D)       -0.008    12.449    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 1.127ns (20.038%)  route 4.497ns (79.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.476ns = ( 12.476 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=19, routed)          4.497     8.682    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/s_axi_wdata[7]
    SLICE_X22Y172        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.152    12.476    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/s_axi_aclk
    SLICE_X22Y172        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[7]/C
                         clock pessimism              0.121    12.597    
                         clock uncertainty           -0.154    12.443    
    SLICE_X22Y172        FDCE (Setup_fdce_C_D)        0.013    12.456    i_system_wrapper/system_i/axi_ad9122_0/inst/i_up_axi/up_wdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 1.127ns (20.094%)  route 4.482ns (79.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 12.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=22, routed)          4.482     8.667    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[1]
    SLICE_X19Y190        FDRE                                         r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.165    12.489    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X19Y190        FDRE                                         r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[1]/C
                         clock pessimism              0.121    12.610    
                         clock uncertainty           -0.154    12.456    
    SLICE_X19Y190        FDRE (Setup_fdre_C_D)       -0.009    12.447    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.785ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.127ns (20.112%)  route 4.477ns (79.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 12.490 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=22, routed)          4.477     8.662    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[1]
    SLICE_X19Y192        FDRE                                         r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.166    12.490    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X19Y192        FDRE                                         r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[1]/C
                         clock pessimism              0.121    12.611    
                         clock uncertainty           -0.154    12.457    
    SLICE_X19Y192        FDRE (Setup_fdre_C_D)       -0.010    12.447    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.447    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  3.785    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 1.127ns (20.072%)  route 4.488ns (79.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 12.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.127     4.185 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=22, routed)          4.488     8.673    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[1]
    SLICE_X18Y190        FDRE                                         r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.165    12.489    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X18Y190        FDRE                                         r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[1]/C
                         clock pessimism              0.121    12.610    
                         clock uncertainty           -0.154    12.456    
    SLICE_X18Y190        FDRE (Setup_fdre_C_D)        0.021    12.477    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 1.151ns (21.297%)  route 4.253ns (78.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 12.487 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.626     3.058    i_system_wrapper/system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.108     4.166 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=4, routed)           3.953     8.119    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_WSTRB[1]
    SLICE_X14Y184        LUT4 (Prop_lut4_I2_O)        0.043     8.162 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.300     8.463    i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg1[15]_i_1_n_0
    SLICE_X14Y184        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.163    12.487    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X14Y184        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg1_reg[10]/C
                         clock pessimism              0.121    12.608    
                         clock uncertainty           -0.154    12.454    
    SLICE_X14Y184        FDRE (Setup_fdre_C_CE)      -0.178    12.276    i_system_wrapper/system_i/s_axi_modulator_0/inst/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  3.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.107ns (37.697%)  route 0.177ns (62.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.551     1.302    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X32Y150        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y150        FDCE (Prop_fdce_C_Q)         0.107     1.409 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.177     1.586    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m1
    SLICE_X32Y149        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.770     1.569    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X32Y149        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg/C
                         clock pessimism             -0.048     1.521    
    SLICE_X32Y149        FDCE (Hold_fdce_C_D)         0.001     1.522    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/up_rdata_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.125%)  route 0.191ns (59.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.600     1.351    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X29Y148        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/up_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDCE (Prop_fdce_C_Q)         0.100     1.451 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/up_rdata_reg[20]/Q
                         net (fo=1, routed)           0.191     1.642    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_1_s[20]
    SLICE_X29Y155        LUT3 (Prop_lut3_I2_O)        0.028     1.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     1.670    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata[20]_i_1_n_0
    SLICE_X29Y155        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.788     1.587    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/s_axi_aclk
    SLICE_X29Y155        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_reg[20]/C
                         clock pessimism             -0.048     1.539    
    SLICE_X29Y155        FDCE (Hold_fdce_C_D)         0.060     1.599    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/up_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.293%)  route 0.103ns (50.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.730     1.481    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y290        FDRE                                         r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y290        FDRE (Prop_fdre_C_Q)         0.100     1.581 r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.103     1.684    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X26Y290        SRLC32E                                      r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.975     1.774    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y290        SRLC32E                                      r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.261     1.513    
    SLICE_X26Y290        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.607    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/up_adc_data_sel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.607     1.358    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X1Y173         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/up_adc_data_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDCE (Prop_fdce_C_Q)         0.100     1.458 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/up_adc_data_sel_reg[1]/Q
                         net (fo=1, routed)           0.055     1.513    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_rdata_reg[19][1]
    SLICE_X0Y173         LUT4 (Prop_lut4_I1_O)        0.028     1.541 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_rdata[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.541    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[24]_0[1]
    SLICE_X0Y173         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.812     1.611    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X0Y173         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[1]/C
                         clock pessimism             -0.242     1.369    
    SLICE_X0Y173         FDCE (Hold_fdce_C_D)         0.087     1.456    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/up_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.530%)  route 0.136ns (53.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.587     1.338    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X16Y194        FDRE                                         r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y194        FDRE (Prop_fdre_C_Q)         0.118     1.456 r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.136     1.592    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[0]
    SLICE_X16Y192        SRL16E                                       r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.793     1.592    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X16Y192        SRL16E                                       r  i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.241     1.351    
    SLICE_X16Y192        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.505    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.874%)  route 0.149ns (62.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.730     1.481    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y290        FDRE                                         r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y290        FDRE (Prop_fdre_C_Q)         0.091     1.572 r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.149     1.721    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y290        SRLC32E                                      r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.975     1.774    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y290        SRLC32E                                      r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.261     1.513    
    SLICE_X26Y290        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.631    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.387%)  route 0.062ns (32.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.656     1.407    i_system_wrapper/system_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X19Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y222        FDRE (Prop_fdre_C_Q)         0.100     1.507 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.062     1.569    i_system_wrapper/system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X18Y222        LUT5 (Prop_lut5_I1_O)        0.028     1.597 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.597    i_system_wrapper/system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X18Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.881     1.680    i_system_wrapper/system_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X18Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.262     1.418    
    SLICE_X18Y222        FDRE (Hold_fdre_C_D)         0.087     1.505    i_system_wrapper/system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/up_scratch_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.333%)  route 0.063ns (38.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.577     1.328    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X19Y178        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y178        FDCE (Prop_fdce_C_Q)         0.100     1.428 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_wdata_reg[21]/Q
                         net (fo=8, routed)           0.063     1.491    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/Q[21]
    SLICE_X18Y178        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/up_scratch_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.782     1.581    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/s_axi_aclk
    SLICE_X18Y178        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/up_scratch_reg[21]/C
                         clock pessimism             -0.242     1.339    
    SLICE_X18Y178        FDCE (Hold_fdce_C_D)         0.059     1.398    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/up_scratch_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.710     1.461    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X33Y293        FDRE                                         r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y293        FDRE (Prop_fdre_C_Q)         0.100     1.561 r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/Q
                         net (fo=1, routed)           0.101     1.662    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[2]
    SLICE_X32Y295        SRL16E                                       r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.956     1.755    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y295        SRL16E                                       r  i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
                         clock pessimism             -0.280     1.475    
    SLICE_X32Y295        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.561    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/up_dac_data_sel_m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.118ns (32.304%)  route 0.247ns (67.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.586     1.337    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X22Y152        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/up_dac_data_sel_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y152        FDCE (Prop_fdce_C_Q)         0.118     1.455 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/up_dac_data_sel_m_reg[0]/Q
                         net (fo=2, routed)           0.247     1.702    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/D[0]
    SLICE_X21Y147        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.807     1.606    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/s_axi_aclk
    SLICE_X21Y147        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[0]/C
                         clock pessimism             -0.048     1.558    
    SLICE_X21Y147        FDCE (Hold_fdce_C_D)         0.041     1.599    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y172    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[0].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y84     i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[10].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y82     i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[11].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y58     i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[12].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y72     i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[13].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y70     i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[1].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y88     i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[2].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y80     i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[3].i_adc_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C       n/a            2.000         10.000      8.000      IDELAY_X0Y68     i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/g_adc_if[4].i_adc_data/i_rx_data_idelay/C
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y253    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y254    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y253    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X30Y252    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X30Y252    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y251    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y251    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.642         5.000       4.358      SLICE_X26Y255    i_system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.642         5.000       4.358      SLICE_X16Y192    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.642         5.000       4.358      SLICE_X16Y192    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.642         5.000       4.358      SLICE_X16Y192    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.642         5.000       4.358      SLICE_X16Y192    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.642         5.000       4.358      SLICE_X16Y192    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.642         5.000       4.358      SLICE_X16Y192    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.642         5.000       4.358      SLICE_X16Y192    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.642         5.000       4.358      SLICE_X16Y192    i_system_wrapper/system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.259ns (46.149%)  route 0.302ns (53.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 7.564 - 5.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.376     2.808    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y137         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.259     3.067 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/Q
                         net (fo=1, routed)           0.302     3.369    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1
    SLICE_X0Y137         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.240     7.564    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y137         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
                         clock pessimism              0.244     7.808    
                         clock uncertainty           -0.083     7.725    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.010     7.715    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -3.369    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.259ns (46.231%)  route 0.301ns (53.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 7.564 - 5.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.376     2.808    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y137         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.259     3.067 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/Q
                         net (fo=1, routed)           0.301     3.368    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync
    SLICE_X0Y137         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.240     7.564    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y137         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism              0.244     7.808    
                         clock uncertainty           -0.083     7.725    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)        0.000     7.725    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          7.725    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                  4.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.490%)  route 0.147ns (55.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.634     1.385    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y137         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.118     1.503 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/Q
                         net (fo=1, routed)           0.147     1.650    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync
    SLICE_X0Y137         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.836     1.635    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y137         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.250     1.385    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.040     1.425    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.323%)  route 0.148ns (55.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.634     1.385    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y137         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.118     1.503 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/Q
                         net (fo=1, routed)           0.148     1.651    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1
    SLICE_X0Y137         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.836     1.635    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y137         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
                         clock pessimism             -0.250     1.385    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.032     1.417    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_or/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_or/i_delay_ctrl_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y18   i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X0Y137     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X0Y137     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
Min Period        n/a     FDRE/C             n/a            0.700         5.000       4.300      SLICE_X0Y137     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_or/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_or/i_delay_ctrl_REPLICATED_0/REFCLK
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X0Y137     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X0Y137     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X0Y137     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X0Y137     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X0Y137     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X0Y137     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X0Y137     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X0Y137     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X0Y137     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X0Y137     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X0Y137     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         2.500       2.150      SLICE_X0Y137     i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/rst_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_in
  To Clock:  dac_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_in
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { dac_clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         2.000       0.929      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       2.000       98.000     MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            0.818         1.000       0.182      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            0.818         1.000       0.182      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            0.818         1.000       0.182      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            0.818         1.000       0.182      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         2.000       0.591      BUFGCTRL_X0Y1    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_0_bufg/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         2.000       0.929      MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT0
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.000       0.930      OLOGIC_X0Y162    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_clk/g_data[0].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.000       0.930      OLOGIC_X0Y194    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[0].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.000       0.930      OLOGIC_X0Y160    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[10].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.000       0.930      OLOGIC_X0Y152    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[11].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.000       0.930      OLOGIC_X0Y154    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[12].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.000       0.930      OLOGIC_X0Y166    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[13].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.000       0.930      OLOGIC_X0Y56     i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[14].i_serdes/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         2.000       0.930      OLOGIC_X0Y66     i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_out_data/g_data[15].i_serdes/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.000       211.360    MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  mmcm_clk_1_s

Setup :            0  Failing Endpoints,  Worst Slack        1.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.516ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        6.313ns  (logic 0.781ns (12.371%)  route 5.532ns (87.629%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 6.087 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.304    -2.450    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X31Y157        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y157        FDRE (Prop_fdre_C_Q)         0.204    -2.246 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         5.532     3.286    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X36Y135        LUT5 (Prop_lut5_I3_O)        0.124     3.410 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_6__0/O
                         net (fo=1, routed)           0.000     3.410    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_6__0_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.590 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.590    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.644 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.644    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.698 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.698    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.863 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.863    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel_n_226
    SLICE_X36Y138        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.121     6.087    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/d_data_cntrl_reg[131]
    SLICE_X36Y138        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[13]/C
                         clock pessimism             -0.720     5.367    
                         clock uncertainty           -0.064     5.303    
    SLICE_X36Y138        FDRE (Setup_fdre_C_D)        0.076     5.379    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[13]
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.530ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.767ns (12.176%)  route 5.532ns (87.824%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 6.087 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.304    -2.450    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X31Y157        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y157        FDRE (Prop_fdre_C_Q)         0.204    -2.246 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         5.532     3.286    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X36Y135        LUT5 (Prop_lut5_I3_O)        0.124     3.410 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_6__0/O
                         net (fo=1, routed)           0.000     3.410    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_6__0_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.590 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.590    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.644 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.644    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.698 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.698    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.849 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.849    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel_n_224
    SLICE_X36Y138        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.121     6.087    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/d_data_cntrl_reg[131]
    SLICE_X36Y138        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[15]/C
                         clock pessimism             -0.720     5.367    
                         clock uncertainty           -0.064     5.303    
    SLICE_X36Y138        FDRE (Setup_fdre_C_D)        0.076     5.379    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[15]
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -3.849    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.728ns (11.629%)  route 5.532ns (88.371%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 6.087 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.304    -2.450    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X31Y157        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y157        FDRE (Prop_fdre_C_Q)         0.204    -2.246 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         5.532     3.286    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X36Y135        LUT5 (Prop_lut5_I3_O)        0.124     3.410 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_6__0/O
                         net (fo=1, routed)           0.000     3.410    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_6__0_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.590 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.590    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.644 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.644    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.698 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.698    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     3.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.810    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel_n_225
    SLICE_X36Y138        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.121     6.087    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/d_data_cntrl_reg[131]
    SLICE_X36Y138        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[14]/C
                         clock pessimism             -0.720     5.367    
                         clock uncertainty           -0.064     5.303    
    SLICE_X36Y138        FDRE (Setup_fdre_C_D)        0.076     5.379    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[14]
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -3.810    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 0.727ns (11.615%)  route 5.532ns (88.385%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 6.087 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.304    -2.450    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X31Y157        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y157        FDRE (Prop_fdre_C_Q)         0.204    -2.246 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         5.532     3.286    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X36Y135        LUT5 (Prop_lut5_I3_O)        0.124     3.410 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_6__0/O
                         net (fo=1, routed)           0.000     3.410    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_6__0_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.590 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.590    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.644 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.644    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.809 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.809    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel_n_222
    SLICE_X36Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.121     6.087    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/d_data_cntrl_reg[131]
    SLICE_X36Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[9]/C
                         clock pessimism             -0.720     5.367    
                         clock uncertainty           -0.064     5.303    
    SLICE_X36Y137        FDRE (Setup_fdre_C_D)        0.076     5.379    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[9]
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 0.724ns (11.573%)  route 5.532ns (88.427%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 6.087 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.304    -2.450    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X31Y157        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y157        FDRE (Prop_fdre_C_Q)         0.204    -2.246 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         5.532     3.286    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X36Y135        LUT5 (Prop_lut5_I3_O)        0.124     3.410 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_6__0/O
                         net (fo=1, routed)           0.000     3.410    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_6__0_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.590 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.590    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.644 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.644    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.698 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.698    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     3.806 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.806    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel_n_227
    SLICE_X36Y138        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.121     6.087    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/d_data_cntrl_reg[131]
    SLICE_X36Y138        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[12]/C
                         clock pessimism             -0.720     5.367    
                         clock uncertainty           -0.064     5.303    
    SLICE_X36Y138        FDRE (Setup_fdre_C_D)        0.076     5.379    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[12]
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 0.793ns (12.737%)  route 5.433ns (87.263%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 6.088 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.304    -2.450    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X31Y157        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y157        FDRE (Prop_fdre_C_Q)         0.204    -2.246 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         5.433     3.187    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X37Y136        LUT5 (Prop_lut5_I3_O)        0.124     3.311 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_6__0/O
                         net (fo=1, routed)           0.000     3.311    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_6__0_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.504 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.504    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1__0_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.557 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.557    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1__0_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.610 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.610    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1__0_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.776 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.776    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel_n_258
    SLICE_X37Y139        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.122     6.088    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/d_data_cntrl_reg[131]
    SLICE_X37Y139        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[13]/C
                         clock pessimism             -0.720     5.368    
                         clock uncertainty           -0.064     5.304    
    SLICE_X37Y139        FDRE (Setup_fdre_C_D)        0.049     5.353    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[13]
  -------------------------------------------------------------------
                         required time                          5.353    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 0.713ns (11.417%)  route 5.532ns (88.583%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 6.087 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.304    -2.450    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X31Y157        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y157        FDRE (Prop_fdre_C_Q)         0.204    -2.246 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         5.532     3.286    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X36Y135        LUT5 (Prop_lut5_I3_O)        0.124     3.410 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_6__0/O
                         net (fo=1, routed)           0.000     3.410    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_6__0_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.590 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.590    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.644 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.644    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     3.795 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.795    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel_n_220
    SLICE_X36Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.121     6.087    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/d_data_cntrl_reg[131]
    SLICE_X36Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[11]/C
                         clock pessimism             -0.720     5.367    
                         clock uncertainty           -0.064     5.303    
    SLICE_X36Y137        FDRE (Setup_fdre_C_D)        0.076     5.379    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[11]
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.594ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 0.776ns (12.498%)  route 5.433ns (87.502%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.912ns = ( 6.088 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.304    -2.450    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X31Y157        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y157        FDRE (Prop_fdre_C_Q)         0.204    -2.246 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         5.433     3.187    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X37Y136        LUT5 (Prop_lut5_I3_O)        0.124     3.311 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_6__0/O
                         net (fo=1, routed)           0.000     3.311    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1[0]_i_6__0_n_0
    SLICE_X37Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.504 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.504    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[0]_i_1__0_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.557 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.557    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[4]_i_1__0_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.610 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.610    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[8]_i_1__0_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.759 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_3_1_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.759    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel_n_256
    SLICE_X37Y139        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.122     6.088    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/d_data_cntrl_reg[131]
    SLICE_X37Y139        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[15]/C
                         clock pessimism             -0.720     5.368    
                         clock uncertainty           -0.064     5.304    
    SLICE_X37Y139        FDRE (Setup_fdre_C_D)        0.049     5.353    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_3_1_reg[15]
  -------------------------------------------------------------------
                         required time                          5.353    
                         arrival time                          -3.759    
  -------------------------------------------------------------------
                         slack                                  1.594    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 0.674ns (10.860%)  route 5.532ns (89.140%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 6.087 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.304    -2.450    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X31Y157        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y157        FDRE (Prop_fdre_C_Q)         0.204    -2.246 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         5.532     3.286    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X36Y135        LUT5 (Prop_lut5_I3_O)        0.124     3.410 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_6__0/O
                         net (fo=1, routed)           0.000     3.410    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_6__0_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.590 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.590    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.644 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.644    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     3.756 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.756    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel_n_221
    SLICE_X36Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.121     6.087    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/d_data_cntrl_reg[131]
    SLICE_X36Y137        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[10]/C
                         clock pessimism             -0.720     5.367    
                         clock uncertainty           -0.064     5.303    
    SLICE_X36Y137        FDRE (Setup_fdre_C_D)        0.076     5.379    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[10]
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -3.756    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 0.673ns (10.846%)  route 5.532ns (89.154%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 6.087 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.304    -2.450    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/d_xfer_count_reg[5]
    SLICE_X31Y157        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y157        FDRE (Prop_fdre_C_Q)         0.204    -2.246 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/dac_sync_reg/Q
                         net (fo=676, routed)         5.532     3.286    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/E[0]
    SLICE_X36Y135        LUT5 (Prop_lut5_I3_O)        0.124     3.410 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_6__0/O
                         net (fo=1, routed)           0.000     3.410    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1[0]_i_6__0_n_0
    SLICE_X36Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.590 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.590    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[0]_i_1__0_n_0
    SLICE_X36Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.755 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_dds_phase_2_1_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.755    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel_n_218
    SLICE_X36Y136        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.121     6.087    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/d_data_cntrl_reg[131]
    SLICE_X36Y136        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[5]/C
                         clock pessimism             -0.720     5.367    
                         clock uncertainty           -0.064     5.303    
    SLICE_X36Y136        FDRE (Setup_fdre_C_D)        0.076     5.379    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/dac_dds_phase_2_1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.379    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  1.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.586%)  route 0.207ns (67.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.590    -0.531    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.100    -0.431 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=6, routed)           0.207    -0.224    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[7]
    RAMB36_X0Y30         RAMB36E1                                     r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.827    -0.540    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y30         RAMB36E1                                     r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.054    -0.487    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.304    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.133%)  route 0.211ns (67.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.590    -0.531    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X9Y154         FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y154         FDRE (Prop_fdre_C_Q)         0.100    -0.431 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=6, routed)           0.211    -0.220    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[4]
    RAMB36_X0Y30         RAMB36E1                                     r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.827    -0.540    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X0Y30         RAMB36E1                                     r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.054    -0.487    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.304    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/dds_scale_1_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.616ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.547    -0.574    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X37Y166        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y166        FDCE (Prop_fdce_C_Q)         0.100    -0.474 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[71]/Q
                         net (fo=1, routed)           0.055    -0.420    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/Q[3]
    SLICE_X36Y166        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/dds_scale_1_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.751    -0.616    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/ddata_out_reg[0]
    SLICE_X36Y166        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/dds_scale_1_r_reg[3]/C
                         clock pessimism              0.053    -0.563    
    SLICE_X36Y166        FDRE (Hold_fdre_C_D)         0.059    -0.504    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/dds_scale_1_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.118ns (43.135%)  route 0.156ns (56.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.609ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.550    -0.571    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[0]_1
    SLICE_X48Y153        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y153        FDRE (Prop_fdre_C_Q)         0.118    -0.453 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg[8]/Q
                         net (fo=2, routed)           0.156    -0.298    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2_n_40
    SLICE_X42Y152        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.758    -0.609    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/ddata_out_reg[0]
    SLICE_X42Y152        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[8]_srl2/CLK
                         clock pessimism              0.073    -0.536    
    SLICE_X42Y152        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.382    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/s5_data1_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[130]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/dds_scale_0_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.564ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.601    -0.520    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X21Y140        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y140        FDCE (Prop_fdce_C_Q)         0.100    -0.420 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[130]/Q
                         net (fo=1, routed)           0.056    -0.365    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/Q[30]
    SLICE_X20Y140        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/dds_scale_0_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.803    -0.564    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/ddata_out_reg[0]
    SLICE_X20Y140        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/dds_scale_0_r_reg[14]/C
                         clock pessimism              0.055    -0.509    
    SLICE_X20Y140        FDRE (Hold_fdre_C_D)         0.059    -0.450    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/dds_scale_0_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_clock_mon/d_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.953%)  route 0.064ns (39.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.575ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.050ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.585    -0.536    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_clock_mon/d_count_reg[0]_0
    SLICE_X27Y152        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_clock_mon/d_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y152        FDRE (Prop_fdre_C_Q)         0.100    -0.436 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_clock_mon/d_count_reg[10]/Q
                         net (fo=2, routed)           0.064    -0.372    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_clock_mon/d_count_reg_n_0_[10]
    SLICE_X26Y152        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.792    -0.575    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_clock_mon/d_count_reg[0]_0
    SLICE_X26Y152        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[10]/C
                         clock pessimism              0.050    -0.525    
    SLICE_X26Y152        FDRE (Hold_fdre_C_D)         0.059    -0.466    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_clock_mon/d_count_hold_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s6_data2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.265%)  route 0.142ns (58.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.585    -0.536    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/ddata_out_reg[0]
    SLICE_X19Y185        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s6_data2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y185        FDRE (Prop_fdre_C_Q)         0.100    -0.436 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/s6_data2_reg[15]/Q
                         net (fo=1, routed)           0.142    -0.294    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/Q[15]
    DSP48_X1Y75          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.850    -0.517    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/s7_data_reg[30]
    DSP48_X1Y75          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
                         clock pessimism              0.073    -0.445    
    DSP48_X1Y75          DSP48E1 (Hold_dsp48e1_CLK_A[23])
                                                      0.056    -0.389    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s3_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.749%)  route 0.152ns (60.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.515ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.597    -0.524    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/ddata_out_reg[0]
    SLICE_X19Y132        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s3_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y132        FDRE (Prop_fdre_C_Q)         0.100    -0.424 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/s3_data_reg[6]/Q
                         net (fo=3, routed)           0.152    -0.273    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/Q[6]
    DSP48_X1Y52          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.852    -0.515    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/s4_data2_p_reg[31]
    DSP48_X1Y52          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
                         clock pessimism              0.078    -0.438    
    DSP48_X1Y52          DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                      0.070    -0.368    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s6_data2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.537%)  route 0.141ns (58.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.544    -0.577    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/ddata_out_reg[0]
    SLICE_X55Y162        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s6_data2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y162        FDRE (Prop_fdre_C_Q)         0.100    -0.477 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s6_data2_reg[2]/Q
                         net (fo=1, routed)           0.141    -0.337    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/Q[2]
    DSP48_X3Y65          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.807    -0.560    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/s7_data_reg[30]
    DSP48_X3Y65          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
                         clock pessimism              0.073    -0.488    
    DSP48_X3Y65          DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                      0.056    -0.432    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s6_data2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.537%)  route 0.141ns (58.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.560ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.544    -0.577    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/ddata_out_reg[0]
    SLICE_X55Y162        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s6_data2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y162        FDRE (Prop_fdre_C_Q)         0.100    -0.477 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/s6_data2_reg[1]/Q
                         net (fo=1, routed)           0.141    -0.337    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/Q[1]
    DSP48_X3Y65          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.807    -0.560    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/s7_data_reg[30]
    DSP48_X3Y65          DSP48E1                                      r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
                         clock pessimism              0.073    -0.488    
    DSP48_X3Y65          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                      0.056    -0.432    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_1_s
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y32     i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y30     i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y28     i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y27     i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         8.000       6.462      DSP48_X3Y61      i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         8.000       6.462      DSP48_X2Y71      i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_2/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         8.000       6.462      DSP48_X3Y63      i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_3/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         8.000       6.462      DSP48_X1Y48      i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         8.000       6.462      DSP48_X2Y56      i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_dds_2/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         8.000       6.462      DSP48_X1Y61      i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X50Y146    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/ddata_out_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y155    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y157    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y157    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y157    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y157    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y157    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y157    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y158    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y155    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y155    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y157    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y157    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y157    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y157    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y157    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[14]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y157    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[15]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y158    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[16]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y155    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X34Y155    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg[2]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         12.000      10.591     BUFGCTRL_X0Y3    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_fb_clk_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         12.000      10.929     MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         12.000      10.929     MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.000      88.000     MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.000      201.360    MMCME2_ADV_X0Y1  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
  To Clock:  i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         33.333      31.925     BUFGCTRL_X0Y2    i_system_wrapper/system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         33.333      32.263     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.070         33.333      32.263     OLOGIC_X0Y178    i_oddr_ref_clk/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.457ns  (logic 0.309ns (12.574%)  route 2.148ns (87.426%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 15.535 - 12.000 ) 
    Source Clock Delay      (SCD):    2.736ns = ( 12.736 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.304    12.736    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.223    12.959 f  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.051    14.010    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X10Y184        LUT6 (Prop_lut6_I4_O)        0.043    14.053 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2/O
                         net (fo=16, routed)          1.097    15.150    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2_n_0
    SLICE_X12Y185        LUT3 (Prop_lut3_I1_O)        0.043    15.193 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    15.193    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[0]_i_1_n_0
    SLICE_X12Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.164    15.535    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X12Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[0]/C
                         clock pessimism              0.000    15.535    
                         clock uncertainty           -0.154    15.381    
    SLICE_X12Y185        FDRE (Setup_fdre_C_D)        0.064    15.445    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                         -15.193    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.461ns  (logic 0.313ns (12.716%)  route 2.148ns (87.284%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 15.535 - 12.000 ) 
    Source Clock Delay      (SCD):    2.736ns = ( 12.736 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.304    12.736    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.223    12.959 f  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.051    14.010    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X10Y184        LUT6 (Prop_lut6_I4_O)        0.043    14.053 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2/O
                         net (fo=16, routed)          1.097    15.150    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2_n_0
    SLICE_X12Y185        LUT3 (Prop_lut3_I1_O)        0.047    15.197 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    15.197    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[4]_i_1_n_0
    SLICE_X12Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.164    15.535    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X12Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[4]/C
                         clock pessimism              0.000    15.535    
                         clock uncertainty           -0.154    15.381    
    SLICE_X12Y185        FDRE (Setup_fdre_C_D)        0.086    15.467    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.467    
                         arrival time                         -15.197    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.395ns  (logic 0.309ns (12.900%)  route 2.086ns (87.100%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 15.535 - 12.000 ) 
    Source Clock Delay      (SCD):    2.736ns = ( 12.736 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.304    12.736    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.223    12.959 f  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.051    14.010    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X10Y184        LUT6 (Prop_lut6_I4_O)        0.043    14.053 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2/O
                         net (fo=16, routed)          1.035    15.088    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2_n_0
    SLICE_X10Y185        LUT3 (Prop_lut3_I1_O)        0.043    15.131 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    15.131    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[3]_i_1_n_0
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.164    15.535    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[3]/C
                         clock pessimism              0.000    15.535    
                         clock uncertainty           -0.154    15.381    
    SLICE_X10Y185        FDRE (Setup_fdre_C_D)        0.066    15.447    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                         -15.131    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.391ns  (logic 0.309ns (12.922%)  route 2.082ns (87.078%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 15.535 - 12.000 ) 
    Source Clock Delay      (SCD):    2.736ns = ( 12.736 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.304    12.736    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.223    12.959 f  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.051    14.010    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X10Y184        LUT6 (Prop_lut6_I4_O)        0.043    14.053 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2/O
                         net (fo=16, routed)          1.031    15.084    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2_n_0
    SLICE_X10Y185        LUT3 (Prop_lut3_I1_O)        0.043    15.127 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    15.127    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[7]_i_1_n_0
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.164    15.535    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[7]/C
                         clock pessimism              0.000    15.535    
                         clock uncertainty           -0.154    15.381    
    SLICE_X10Y185        FDRE (Setup_fdre_C_D)        0.066    15.447    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.447    
                         arrival time                         -15.127    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.397ns  (logic 0.311ns (12.972%)  route 2.086ns (87.028%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 15.535 - 12.000 ) 
    Source Clock Delay      (SCD):    2.736ns = ( 12.736 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.304    12.736    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.223    12.959 f  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.051    14.010    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X10Y184        LUT6 (Prop_lut6_I4_O)        0.043    14.053 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2/O
                         net (fo=16, routed)          1.035    15.088    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2_n_0
    SLICE_X10Y185        LUT3 (Prop_lut3_I1_O)        0.045    15.133 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    15.133    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[8]_i_1_n_0
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.164    15.535    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[8]/C
                         clock pessimism              0.000    15.535    
                         clock uncertainty           -0.154    15.381    
    SLICE_X10Y185        FDRE (Setup_fdre_C_D)        0.086    15.467    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.467    
                         arrival time                         -15.133    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.394ns  (logic 0.312ns (13.031%)  route 2.082ns (86.969%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 15.535 - 12.000 ) 
    Source Clock Delay      (SCD):    2.736ns = ( 12.736 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.304    12.736    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.223    12.959 f  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.051    14.010    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X10Y184        LUT6 (Prop_lut6_I4_O)        0.043    14.053 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2/O
                         net (fo=16, routed)          1.031    15.084    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2_n_0
    SLICE_X10Y185        LUT3 (Prop_lut3_I1_O)        0.046    15.130 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    15.130    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[9]_i_1_n_0
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.164    15.535    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[9]/C
                         clock pessimism              0.000    15.535    
                         clock uncertainty           -0.154    15.381    
    SLICE_X10Y185        FDRE (Setup_fdre_C_D)        0.086    15.467    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.467    
                         arrival time                         -15.130    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.337ns  (logic 0.309ns (13.220%)  route 2.028ns (86.780%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 15.536 - 12.000 ) 
    Source Clock Delay      (SCD):    2.736ns = ( 12.736 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.304    12.736    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.223    12.959 f  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.051    14.010    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X10Y184        LUT6 (Prop_lut6_I4_O)        0.043    14.053 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2/O
                         net (fo=16, routed)          0.977    15.030    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2_n_0
    SLICE_X10Y186        LUT3 (Prop_lut3_I1_O)        0.043    15.073 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    15.073    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[10]_i_1_n_0
    SLICE_X10Y186        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.165    15.536    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X10Y186        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[10]/C
                         clock pessimism              0.000    15.536    
                         clock uncertainty           -0.154    15.382    
    SLICE_X10Y186        FDRE (Setup_fdre_C_D)        0.064    15.446    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                         -15.073    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.345ns  (logic 0.317ns (13.516%)  route 2.028ns (86.484%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 15.536 - 12.000 ) 
    Source Clock Delay      (SCD):    2.736ns = ( 12.736 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.304    12.736    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.223    12.959 f  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.051    14.010    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X10Y184        LUT6 (Prop_lut6_I4_O)        0.043    14.053 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2/O
                         net (fo=16, routed)          0.977    15.030    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2_n_0
    SLICE_X10Y186        LUT3 (Prop_lut3_I1_O)        0.051    15.081 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[11]_i_1/O
                         net (fo=1, routed)           0.000    15.081    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[11]_i_1_n_0
    SLICE_X10Y186        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.165    15.536    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X10Y186        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[11]/C
                         clock pessimism              0.000    15.536    
                         clock uncertainty           -0.154    15.382    
    SLICE_X10Y186        FDRE (Setup_fdre_C_D)        0.086    15.468    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.468    
                         arrival time                         -15.081    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.313ns  (logic 0.309ns (13.357%)  route 2.004ns (86.643%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 15.536 - 12.000 ) 
    Source Clock Delay      (SCD):    2.736ns = ( 12.736 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.304    12.736    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.223    12.959 f  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.051    14.010    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X10Y184        LUT6 (Prop_lut6_I4_O)        0.043    14.053 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2/O
                         net (fo=16, routed)          0.953    15.006    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2_n_0
    SLICE_X10Y186        LUT3 (Prop_lut3_I1_O)        0.043    15.049 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[14]_i_1/O
                         net (fo=1, routed)           0.000    15.049    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[14]_i_1_n_0
    SLICE_X10Y186        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.165    15.536    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X10Y186        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[14]/C
                         clock pessimism              0.000    15.536    
                         clock uncertainty           -0.154    15.382    
    SLICE_X10Y186        FDRE (Setup_fdre_C_D)        0.066    15.448    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -15.049    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_clk_in rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.299ns  (logic 0.309ns (13.439%)  route 1.990ns (86.561%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 15.535 - 12.000 ) 
    Source Clock Delay      (SCD):    2.736ns = ( 12.736 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339    11.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    11.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.304    12.736    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.223    12.959 f  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.051    14.010    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X10Y184        LUT6 (Prop_lut6_I4_O)        0.043    14.053 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2/O
                         net (fo=16, routed)          0.939    14.992    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[15]_i_2_n_0
    SLICE_X10Y185        LUT3 (Prop_lut3_I1_O)        0.043    15.035 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    15.035    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter[2]_i_1_n_0
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                     12.000    12.000 r  
    AC28                                              0.000    12.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000    12.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753    12.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535    14.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    14.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.164    15.535    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X10Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[2]/C
                         clock pessimism              0.000    15.535    
                         clock uncertainty           -0.154    15.381    
    SLICE_X10Y185        FDRE (Setup_fdre_C_D)        0.065    15.446    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                         -15.035    
  -------------------------------------------------------------------
                         slack                                  0.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.218ns (12.751%)  route 1.492ns (87.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.879ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.164     2.488    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.178     2.666 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.492     4.158    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X11Y166        LUT3 (Prop_lut3_I2_O)        0.040     4.198 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0[11]_i_1/O
                         net (fo=1, routed)           0.000     4.198    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0[11]_i_1_n_0
    SLICE_X11Y166        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.302     3.879    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X11Y166        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[11]/C
                         clock pessimism              0.000     3.879    
                         clock uncertainty            0.154     4.033    
    SLICE_X11Y166        FDRE (Hold_fdre_C_D)         0.160     4.193    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.193    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.214ns (12.546%)  route 1.492ns (87.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.879ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.164     2.488    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.178     2.666 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.492     4.158    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X11Y166        LUT3 (Prop_lut3_I2_O)        0.036     4.194 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0[10]_i_1/O
                         net (fo=1, routed)           0.000     4.194    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0[10]_i_1_n_0
    SLICE_X11Y166        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.302     3.879    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X11Y166        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[10]/C
                         clock pessimism              0.000     3.879    
                         clock uncertainty            0.154     4.033    
    SLICE_X11Y166        FDRE (Hold_fdre_C_D)         0.154     4.187    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.187    
                         arrival time                           4.194    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.218ns (12.641%)  route 1.507ns (87.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.881ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.164     2.488    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.178     2.666 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.507     4.173    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X13Y164        LUT3 (Prop_lut3_I2_O)        0.040     4.213 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0[3]_i_1/O
                         net (fo=1, routed)           0.000     4.213    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0[3]_i_1_n_0
    SLICE_X13Y164        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.304     3.881    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X13Y164        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[3]/C
                         clock pessimism              0.000     3.881    
                         clock uncertainty            0.154     4.035    
    SLICE_X13Y164        FDRE (Hold_fdre_C_D)         0.160     4.195    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.195    
                         arrival time                           4.213    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.214ns (12.438%)  route 1.507ns (87.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.881ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.164     2.488    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.178     2.666 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.507     4.173    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X13Y164        LUT3 (Prop_lut3_I2_O)        0.036     4.209 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0[2]_i_1/O
                         net (fo=1, routed)           0.000     4.209    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0[2]_i_1_n_0
    SLICE_X13Y164        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.304     3.881    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X13Y164        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[2]/C
                         clock pessimism              0.000     3.881    
                         clock uncertainty            0.154     4.035    
    SLICE_X13Y164        FDRE (Hold_fdre_C_D)         0.154     4.189    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.189    
                         arrival time                           4.209    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.214ns (12.383%)  route 1.514ns (87.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.885ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.164     2.488    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.178     2.666 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.514     4.180    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X9Y160         LUT3 (Prop_lut3_I2_O)        0.036     4.216 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1[4]_i_1/O
                         net (fo=1, routed)           0.000     4.216    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1[4]_i_1_n_0
    SLICE_X9Y160         FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.308     3.885    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X9Y160         FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1_reg[4]/C
                         clock pessimism              0.000     3.885    
                         clock uncertainty            0.154     4.039    
    SLICE_X9Y160         FDRE (Hold_fdre_C_D)         0.154     4.193    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.193    
                         arrival time                           4.216    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.214ns (12.377%)  route 1.515ns (87.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.884ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.164     2.488    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.178     2.666 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.515     4.181    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X13Y162        LUT3 (Prop_lut3_I2_O)        0.036     4.217 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0[0]_i_1/O
                         net (fo=1, routed)           0.000     4.217    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0[0]_i_1_n_0
    SLICE_X13Y162        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.307     3.884    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X13Y162        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[0]/C
                         clock pessimism              0.000     3.884    
                         clock uncertainty            0.154     4.038    
    SLICE_X13Y162        FDRE (Hold_fdre_C_D)         0.154     4.192    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.192    
                         arrival time                           4.217    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.222ns (12.787%)  route 1.514ns (87.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.885ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.164     2.488    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.178     2.666 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.514     4.180    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X9Y160         LUT3 (Prop_lut3_I2_O)        0.044     4.224 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1[5]_i_1/O
                         net (fo=1, routed)           0.000     4.224    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1[5]_i_1_n_0
    SLICE_X9Y160         FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.308     3.885    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X9Y160         FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1_reg[5]/C
                         clock pessimism              0.000     3.885    
                         clock uncertainty            0.154     4.039    
    SLICE_X9Y160         FDRE (Hold_fdre_C_D)         0.160     4.199    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.199    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.221ns (12.731%)  route 1.515ns (87.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.884ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.164     2.488    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.178     2.666 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.515     4.181    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X13Y162        LUT3 (Prop_lut3_I2_O)        0.043     4.224 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0[1]_i_1/O
                         net (fo=1, routed)           0.000     4.224    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0[1]_i_1_n_0
    SLICE_X13Y162        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.307     3.884    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X13Y162        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[1]/C
                         clock pessimism              0.000     3.884    
                         clock uncertainty            0.154     4.038    
    SLICE_X13Y162        FDRE (Hold_fdre_C_D)         0.160     4.198    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.198    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.214ns (12.349%)  route 1.519ns (87.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.884ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.164     2.488    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.178     2.666 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.519     4.185    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X13Y162        LUT3 (Prop_lut3_I2_O)        0.036     4.221 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1[10]_i_1/O
                         net (fo=1, routed)           0.000     4.221    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1[10]_i_1_n_0
    SLICE_X13Y162        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.307     3.884    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X13Y162        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1_reg[10]/C
                         clock pessimism              0.000     3.884    
                         clock uncertainty            0.154     4.038    
    SLICE_X13Y162        FDRE (Hold_fdre_C_D)         0.153     4.191    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.191    
                         arrival time                           4.221    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.223ns (12.801%)  route 1.519ns (87.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.884ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     1.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     1.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.164     2.488    i_system_wrapper/system_i/s_axi_modulator_0/inst/S_AXI_ACLK
    SLICE_X13Y185        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y185        FDRE (Prop_fdre_C_Q)         0.178     2.666 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/enable_psk_reg/Q
                         net (fo=33, routed)          1.519     4.185    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/enable_psk
    SLICE_X13Y162        LUT3 (Prop_lut3_I2_O)        0.045     4.230 r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1[11]_i_1/O
                         net (fo=1, routed)           0.000     4.230    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1[11]_i_1_n_0
    SLICE_X13Y162        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.307     3.884    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/clk
    SLICE_X13Y162        FDRE                                         r  i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1_reg[11]/C
                         clock pessimism              0.000     3.884    
                         clock uncertainty            0.154     4.038    
    SLICE_X13Y162        FDRE (Hold_fdre_C_D)         0.160     4.198    i_system_wrapper/system_i/s_axi_modulator_0/inst/i0/d_dat_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.198    
                         arrival time                           4.230    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_1_s
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        7.230ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.708ns  (logic 0.236ns (33.347%)  route 0.472ns (66.653%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y155                                      0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X8Y155         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.472     0.708    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X4Y153         FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y153         FDRE (Setup_fdre_C_D)       -0.062     7.938    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.271ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.635ns  (logic 0.236ns (37.150%)  route 0.399ns (62.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y155                                      0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X8Y155         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.399     0.635    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X7Y155         FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y155         FDRE (Setup_fdre_C_D)       -0.094     7.906    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  7.271    

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.651ns  (logic 0.236ns (36.257%)  route 0.415ns (63.743%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y155                                      0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X8Y155         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.415     0.651    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X4Y153         FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y153         FDRE (Setup_fdre_C_D)       -0.059     7.941    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  7.290    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.639ns  (logic 0.204ns (31.936%)  route 0.435ns (68.064%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X11Y156        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.435     0.639    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X4Y156         FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X4Y156         FDRE (Setup_fdre_C_D)       -0.062     7.938    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.664ns  (logic 0.259ns (39.010%)  route 0.405ns (60.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y155                                      0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y155         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.405     0.664    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X7Y154         FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y154         FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  7.327    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.661ns  (logic 0.259ns (39.209%)  route 0.402ns (60.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y155                                      0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X8Y155         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.402     0.661    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X7Y154         FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y154         FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.357ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.553ns  (logic 0.236ns (42.639%)  route 0.317ns (57.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y155                                      0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y155         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.317     0.553    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X7Y154         FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y154         FDRE (Setup_fdre_C_D)       -0.090     7.910    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.553    
  -------------------------------------------------------------------
                         slack                                  7.357    

Slack (MET) :             7.358ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.633ns  (logic 0.223ns (35.237%)  route 0.410ns (64.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X11Y156        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.410     0.633    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X7Y155         FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y155         FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.633    
  -------------------------------------------------------------------
                         slack                                  7.358    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.601ns  (logic 0.223ns (37.088%)  route 0.378ns (62.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y145                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X17Y145        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.378     0.601    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X17Y146        FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X17Y146        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.586ns  (logic 0.223ns (38.027%)  route 0.363ns (61.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y144                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X17Y144        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.363     0.586    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X17Y147        FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X17Y147        FDRE (Setup_fdre_C_D)       -0.009     7.991    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  7.405    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.223ns (20.103%)  route 0.886ns (79.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 7.564 - 5.000 ) 
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.376     2.808    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y137         FDPE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDPE (Prop_fdpe_C_Q)         0.223     3.031 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_preset_reg/Q
                         net (fo=1, routed)           0.886     3.917    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X0Y137         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     6.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           1.240     7.564    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y137         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
                         clock pessimism              0.000     7.564    
                         clock uncertainty           -0.171     7.393    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.002     7.391    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg
  -------------------------------------------------------------------
                         required time                          7.391    
                         arrival time                          -3.917    
  -------------------------------------------------------------------
                         slack                                  3.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.100ns (16.173%)  route 0.518ns (83.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.335ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.634     1.385    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y137         FDPE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDPE (Prop_fdpe_C_Q)         0.100     1.485 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_preset_reg/Q
                         net (fo=1, routed)           0.518     2.003    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X0Y137         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6, routed)           0.836     1.635    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X0Y137         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg/C
                         clock pessimism              0.000     1.635    
                         clock uncertainty            0.171     1.806    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.037     1.843    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/i_delay_rst_reg/ad_rst_sync_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.160    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_in
  To Clock:  mmcm_clk_1_s

Setup :            0  Failing Endpoints,  Worst Slack        3.249ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.651ns  (logic 0.204ns (31.353%)  route 0.447ns (68.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.447     0.651    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X17Y140        FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X17Y140        FDRE (Setup_fdre_C_D)       -0.100     3.900    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.900    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.627ns  (logic 0.204ns (32.555%)  route 0.423ns (67.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.423     0.627    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X17Y144        FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X17Y144        FDRE (Setup_fdre_C_D)       -0.089     3.911    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.911    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.565ns  (logic 0.204ns (36.090%)  route 0.361ns (63.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.361     0.565    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X19Y140        FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X19Y140        FDRE (Setup_fdre_C_D)       -0.091     3.909    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.587ns  (logic 0.204ns (34.770%)  route 0.383ns (65.230%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y152                                      0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y152         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.383     0.587    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X6Y153         FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X6Y153         FDRE (Setup_fdre_C_D)       -0.060     3.940    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          3.940    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.580ns  (logic 0.204ns (35.202%)  route 0.376ns (64.798%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y152                                      0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X7Y152         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.376     0.580    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X6Y153         FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X6Y153         FDRE (Setup_fdre_C_D)       -0.062     3.938    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.938    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.572ns  (logic 0.204ns (35.679%)  route 0.368ns (64.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.368     0.572    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X12Y143        FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X12Y143        FDRE (Setup_fdre_C_D)       -0.060     3.940    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.940    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.552ns  (logic 0.204ns (36.968%)  route 0.348ns (63.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y152                                      0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y152         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.348     0.552    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X6Y152         FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X6Y152         FDRE (Setup_fdre_C_D)       -0.058     3.942    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.942    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.583ns  (logic 0.223ns (38.250%)  route 0.360ns (61.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.360     0.583    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X17Y141        FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X17Y141        FDRE (Setup_fdre_C_D)       -0.009     3.991    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.494ns  (logic 0.204ns (41.281%)  route 0.290ns (58.719%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y152                                      0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X7Y152         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.290     0.494    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X7Y151         FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X7Y151         FDRE (Setup_fdre_C_D)       -0.090     3.910    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.910    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             mmcm_clk_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.600ns  (logic 0.223ns (37.155%)  route 0.377ns (62.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139                                     0.000     0.000 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.377     0.600    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X18Y141        FDRE                                         r  i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X18Y141        FDRE (Setup_fdre_C_D)        0.023     4.023    i_system_wrapper/system_i/fifo_dac_ch_0/inst/fifo_dac_i1/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.023    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  3.423    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk_in
  To Clock:  adc_clk_in

Setup :            0  Failing Endpoints,  Worst Slack        1.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[14]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.259ns (13.455%)  route 1.666ns (86.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 7.533 - 4.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.293     3.870    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     4.129 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         1.666     5.795    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X9Y166         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.162     7.533    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y166         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[14]/C
                         clock pessimism              0.322     7.856    
                         clock uncertainty           -0.035     7.820    
    SLICE_X9Y166         FDCE (Recov_fdce_C_CLR)     -0.212     7.608    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[14]
  -------------------------------------------------------------------
                         required time                          7.608    
                         arrival time                          -5.795    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[15]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.259ns (13.455%)  route 1.666ns (86.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 7.533 - 4.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.293     3.870    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     4.129 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         1.666     5.795    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X9Y166         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.162     7.533    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y166         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[15]/C
                         clock pessimism              0.322     7.856    
                         clock uncertainty           -0.035     7.820    
    SLICE_X9Y166         FDCE (Recov_fdce_C_CLR)     -0.212     7.608    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[15]
  -------------------------------------------------------------------
                         required time                          7.608    
                         arrival time                          -5.795    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[18]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.259ns (13.455%)  route 1.666ns (86.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 7.533 - 4.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.293     3.870    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     4.129 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         1.666     5.795    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X9Y166         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.162     7.533    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y166         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[18]/C
                         clock pessimism              0.322     7.856    
                         clock uncertainty           -0.035     7.820    
    SLICE_X9Y166         FDCE (Recov_fdce_C_CLR)     -0.212     7.608    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[18]
  -------------------------------------------------------------------
                         required time                          7.608    
                         arrival time                          -5.795    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[77]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.259ns (13.455%)  route 1.666ns (86.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.533ns = ( 7.533 - 4.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.293     3.870    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     4.129 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         1.666     5.795    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X9Y166         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[77]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.162     7.533    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X9Y166         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[77]/C
                         clock pessimism              0.322     7.856    
                         clock uncertainty           -0.035     7.820    
    SLICE_X9Y166         FDCE (Recov_fdce_C_CLR)     -0.212     7.608    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[77]
  -------------------------------------------------------------------
                         required time                          7.608    
                         arrival time                          -5.795    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[23]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.259ns (13.427%)  route 1.670ns (86.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns = ( 7.531 - 4.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.293     3.870    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     4.129 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         1.670     5.799    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y168         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.160     7.531    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y168         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[23]/C
                         clock pessimism              0.322     7.854    
                         clock uncertainty           -0.035     7.818    
    SLICE_X8Y168         FDCE (Recov_fdce_C_CLR)     -0.187     7.631    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[23]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[77]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.259ns (13.427%)  route 1.670ns (86.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns = ( 7.531 - 4.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.293     3.870    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     4.129 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         1.670     5.799    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y168         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[77]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.160     7.531    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y168         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[77]/C
                         clock pessimism              0.322     7.854    
                         clock uncertainty           -0.035     7.818    
    SLICE_X8Y168         FDCE (Recov_fdce_C_CLR)     -0.187     7.631    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[77]
  -------------------------------------------------------------------
                         required time                          7.631    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.259ns (13.852%)  route 1.611ns (86.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 7.530 - 4.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.293     3.870    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     4.129 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         1.611     5.739    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X11Y170        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.159     7.530    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y170        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[11]/C
                         clock pessimism              0.298     7.829    
                         clock uncertainty           -0.035     7.793    
    SLICE_X11Y170        FDCE (Recov_fdce_C_CLR)     -0.212     7.581    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[11]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[20]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.259ns (13.852%)  route 1.611ns (86.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 7.530 - 4.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.293     3.870    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     4.129 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         1.611     5.739    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X11Y170        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.159     7.530    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y170        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[20]/C
                         clock pessimism              0.298     7.829    
                         clock uncertainty           -0.035     7.793    
    SLICE_X11Y170        FDCE (Recov_fdce_C_CLR)     -0.212     7.581    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[20]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[22]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.259ns (13.852%)  route 1.611ns (86.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 7.530 - 4.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.293     3.870    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     4.129 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         1.611     5.739    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X11Y170        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.159     7.530    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y170        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[22]/C
                         clock pessimism              0.298     7.829    
                         clock uncertainty           -0.035     7.793    
    SLICE_X11Y170        FDCE (Recov_fdce_C_CLR)     -0.212     7.581    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[22]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk_in rise@4.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.259ns (13.427%)  route 1.670ns (86.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.531ns = ( 7.531 - 4.000 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.831     0.831 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.653     2.484    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     2.577 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.293     3.870    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.259     4.129 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         1.670     5.799    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y168         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      4.000     4.000 r  
    AC28                                              0.000     4.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.753     4.753 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.535     6.288    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.371 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        1.160     7.531    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y168         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[12]/C
                         clock pessimism              0.322     7.854    
                         clock uncertainty           -0.035     7.818    
    SLICE_X8Y168         FDCE (Recov_fdce_C_CLR)     -0.154     7.664    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[12]
  -------------------------------------------------------------------
                         required time                          7.664    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  1.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[52]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.760%)  route 0.158ns (57.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.576     1.779    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.118     1.897 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.158     2.055    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y175         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.778     2.132    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y175         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[52]/C
                         clock pessimism             -0.324     1.808    
    SLICE_X8Y175         FDCE (Remov_fdce_C_CLR)     -0.050     1.758    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[55]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.760%)  route 0.158ns (57.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.576     1.779    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.118     1.897 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.158     2.055    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y175         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.778     2.132    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y175         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[55]/C
                         clock pessimism             -0.324     1.808    
    SLICE_X8Y175         FDCE (Remov_fdce_C_CLR)     -0.050     1.758    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[67]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.760%)  route 0.158ns (57.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.576     1.779    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.118     1.897 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.158     2.055    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y175         FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.778     2.132    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y175         FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[67]/C
                         clock pessimism             -0.324     1.808    
    SLICE_X8Y175         FDCE (Remov_fdce_C_CLR)     -0.050     1.758    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[37]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.118ns (32.184%)  route 0.249ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.576     1.779    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.118     1.897 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.249     2.146    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X11Y179        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.783     2.137    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y179        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[37]/C
                         clock pessimism             -0.324     1.813    
    SLICE_X11Y179        FDCE (Remov_fdce_C_CLR)     -0.069     1.744    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[38]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.118ns (32.184%)  route 0.249ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.576     1.779    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.118     1.897 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.249     2.146    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X11Y179        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.783     2.137    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y179        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[38]/C
                         clock pessimism             -0.324     1.813    
    SLICE_X11Y179        FDCE (Remov_fdce_C_CLR)     -0.069     1.744    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[39]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.118ns (32.184%)  route 0.249ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.576     1.779    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.118     1.897 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.249     2.146    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X11Y179        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.783     2.137    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y179        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[39]/C
                         clock pessimism             -0.324     1.813    
    SLICE_X11Y179        FDCE (Remov_fdce_C_CLR)     -0.069     1.744    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[60]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.118ns (32.184%)  route 0.249ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.576     1.779    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.118     1.897 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.249     2.146    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X11Y179        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.783     2.137    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y179        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[60]/C
                         clock pessimism             -0.324     1.813    
    SLICE_X11Y179        FDCE (Remov_fdce_C_CLR)     -0.069     1.744    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[61]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.118ns (32.184%)  route 0.249ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.576     1.779    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.118     1.897 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.249     2.146    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X11Y179        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.783     2.137    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y179        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[61]/C
                         clock pessimism             -0.324     1.813    
    SLICE_X11Y179        FDCE (Remov_fdce_C_CLR)     -0.069     1.744    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[62]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.118ns (32.184%)  route 0.249ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.576     1.779    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.118     1.897 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.249     2.146    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X11Y179        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.783     2.137    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y179        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[62]/C
                         clock pessimism             -0.324     1.813    
    SLICE_X11Y179        FDCE (Remov_fdce_C_CLR)     -0.069     1.744    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[63]/CLR
                            (removal check against rising-edge clock adc_clk_in  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_in rise@0.000ns - adc_clk_in rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.118ns (32.184%)  route 0.249ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.454     0.454 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.723     1.177    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.203 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.576     1.779    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/CLK
    SLICE_X8Y173         FDRE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y173         FDRE (Prop_fdre_C_Q)         0.118     1.897 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=295, routed)         0.249     2.146    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X11Y179        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_in rise edge)
                                                      0.000     0.000 r  
    AC28                                              0.000     0.000 r  adc_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/adc_clk_in_p
    AC28                 IBUFDS (Prop_ibufds_I_O)     0.528     0.528 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.796     1.324    i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.354 r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_if/i_adc_clk/i_clk_gbuf/O
                         net (fo=1493, routed)        0.783     2.137    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y179        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[63]/C
                         clock pessimism             -0.324     1.813    
    SLICE_X11Y179        FDCE (Remov_fdce_C_CLR)     -0.069     1.744    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_0/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.402    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dld_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.266ns (4.188%)  route 6.085ns (95.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.454     2.886    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.223     3.109 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.197     4.306    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.043     4.349 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.888     9.237    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X1Y63          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dld_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y63          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dld_reg[5]/C
                         clock pessimism              0.108    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X1Y63          FDCE (Recov_fdce_C_CLR)     -0.212    12.476    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dld_reg[5]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.266ns (4.188%)  route 6.085ns (95.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.454     2.886    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.223     3.109 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.197     4.306    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.043     4.349 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.888     9.237    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X0Y63          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y63          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[29]/C
                         clock pessimism              0.108    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.187    12.501    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.266ns (4.188%)  route 6.085ns (95.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.454     2.886    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.223     3.109 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.197     4.306    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.043     4.349 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.888     9.237    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X0Y63          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y63          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[25]/C
                         clock pessimism              0.108    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.154    12.534    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[25]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.266ns (4.188%)  route 6.085ns (95.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.454     2.886    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.223     3.109 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.197     4.306    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.043     4.349 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.888     9.237    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X0Y63          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y63          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[26]/C
                         clock pessimism              0.108    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.154    12.534    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[26]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.266ns (4.188%)  route 6.085ns (95.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.454     2.886    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.223     3.109 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.197     4.306    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.043     4.349 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.888     9.237    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X0Y63          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y63          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[27]/C
                         clock pessimism              0.108    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.154    12.534    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[27]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.266ns (4.188%)  route 6.085ns (95.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.454     2.886    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.223     3.109 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.197     4.306    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.043     4.349 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.888     9.237    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X0Y63          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X0Y63          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[28]/C
                         clock pessimism              0.108    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X0Y63          FDCE (Recov_fdce_C_CLR)     -0.154    12.534    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[5].up_dwdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[35]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.266ns (4.249%)  route 5.995ns (95.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.454     2.886    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.223     3.109 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.197     4.306    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.043     4.349 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.798     9.147    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X1Y62          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y62          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[35]/C
                         clock pessimism              0.108    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X1Y62          FDCE (Recov_fdce_C_CLR)     -0.212    12.476    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[35]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[36]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.266ns (4.249%)  route 5.995ns (95.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.454     2.886    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.223     3.109 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.197     4.306    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.043     4.349 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.798     9.147    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X1Y62          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y62          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[36]/C
                         clock pessimism              0.108    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X1Y62          FDCE (Recov_fdce_C_CLR)     -0.212    12.476    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[36]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[37]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.266ns (4.249%)  route 5.995ns (95.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.454     2.886    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.223     3.109 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.197     4.306    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.043     4.349 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.798     9.147    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X1Y62          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y62          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[37]/C
                         clock pessimism              0.108    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X1Y62          FDCE (Recov_fdce_C_CLR)     -0.212    12.476    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[37]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[38]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.266ns (4.249%)  route 5.995ns (95.751%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.454     2.886    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.223     3.109 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          1.197     4.306    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.043     4.349 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        4.798     9.147    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/up_wack_reg_0
    SLICE_X1Y62          FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        1.410    12.734    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/s_axi_aclk
    SLICE_X1Y62          FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[38]/C
                         clock pessimism              0.108    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X1Y62          FDCE (Recov_fdce_C_CLR)     -0.212    12.476    i_system_wrapper/system_i/axi_ad9643_0/inst/i_delay_cntrl/g_dwr[7].up_dwdata_reg[38]
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  3.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.128ns (14.156%)  route 0.776ns (85.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.656     1.407    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.100     1.507 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.634     2.141    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.028     2.169 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.143     2.311    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X14Y181        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.785     1.584    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X14Y181        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[12]/C
                         clock pessimism             -0.056     1.528    
    SLICE_X14Y181        FDCE (Remov_fdce_C_CLR)     -0.050     1.478    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.128ns (14.156%)  route 0.776ns (85.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.656     1.407    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.100     1.507 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.634     2.141    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.028     2.169 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.143     2.311    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X14Y181        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.785     1.584    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X14Y181        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[13]/C
                         clock pessimism             -0.056     1.528    
    SLICE_X14Y181        FDCE (Remov_fdce_C_CLR)     -0.050     1.478    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.128ns (14.156%)  route 0.776ns (85.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.656     1.407    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.100     1.507 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.634     2.141    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.028     2.169 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.143     2.311    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X14Y181        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.785     1.584    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X14Y181        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[14]/C
                         clock pessimism             -0.056     1.528    
    SLICE_X14Y181        FDCE (Remov_fdce_C_CLR)     -0.050     1.478    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.128ns (14.156%)  route 0.776ns (85.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.656     1.407    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.100     1.507 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.634     2.141    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.028     2.169 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.143     2.311    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X14Y181        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.785     1.584    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X14Y181        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[15]/C
                         clock pessimism             -0.056     1.528    
    SLICE_X14Y181        FDCE (Remov_fdce_C_CLR)     -0.050     1.478    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.128ns (14.156%)  route 0.776ns (85.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.656     1.407    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.100     1.507 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.634     2.141    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.028     2.169 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.143     2.311    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X14Y181        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.785     1.584    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X14Y181        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[4]/C
                         clock pessimism             -0.056     1.528    
    SLICE_X14Y181        FDCE (Remov_fdce_C_CLR)     -0.050     1.478    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.128ns (14.156%)  route 0.776ns (85.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.656     1.407    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.100     1.507 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.634     2.141    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.028     2.169 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.143     2.311    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X14Y181        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.785     1.584    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X14Y181        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[8]/C
                         clock pessimism             -0.056     1.528    
    SLICE_X14Y181        FDCE (Remov_fdce_C_CLR)     -0.050     1.478    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.128ns (14.073%)  route 0.782ns (85.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.656     1.407    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.100     1.507 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.634     2.141    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.028     2.169 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.148     2.317    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X16Y183        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.787     1.586    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X16Y183        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[0]/C
                         clock pessimism             -0.056     1.530    
    SLICE_X16Y183        FDCE (Remov_fdce_C_CLR)     -0.050     1.480    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.128ns (14.073%)  route 0.782ns (85.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.656     1.407    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.100     1.507 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.634     2.141    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.028     2.169 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.148     2.317    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X16Y183        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.787     1.586    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X16Y183        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[1]/C
                         clock pessimism             -0.056     1.530    
    SLICE_X16Y183        FDCE (Remov_fdce_C_CLR)     -0.050     1.480    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.128ns (14.073%)  route 0.782ns (85.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.656     1.407    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.100     1.507 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.634     2.141    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.028     2.169 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.148     2.317    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X16Y183        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.787     1.586    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X16Y183        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[2]/C
                         clock pessimism             -0.056     1.530    
    SLICE_X16Y183        FDCE (Remov_fdce_C_CLR)     -0.050     1.480    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.128ns (14.073%)  route 0.782ns (85.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.656     1.407    i_system_wrapper/system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y222        FDRE                                         r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y222        FDRE (Prop_fdre_C_Q)         0.100     1.507 r  i_system_wrapper/system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=12, routed)          0.634     2.141    i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/s_axi_aresetn
    SLICE_X18Y185        LUT1 (Prop_lut1_I0_O)        0.028     2.169 f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_channel_1/i_up_adc_channel/i_xfer_cntrl/up_adc_gpio_out[31]_i_2/O
                         net (fo=1041, routed)        0.148     2.317    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_awready_reg_0
    SLICE_X16Y183        FDCE                                         f  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    i_system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  i_system_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3641, routed)        0.787     1.586    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/s_axi_aclk
    SLICE_X16Y183        FDCE                                         r  i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[31]/C
                         clock pessimism             -0.056     1.530    
    SLICE_X16Y183        FDCE (Remov_fdce_C_CLR)     -0.050     1.480    i_system_wrapper/system_i/axi_ad9643_0/inst/i_up_axi/up_axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.837    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_1_s
  To Clock:  mmcm_clk_1_s

Setup :            0  Failing Endpoints,  Worst Slack        4.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[102]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.223ns (6.626%)  route 3.143ns (93.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 6.123 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.310    -2.444    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.223    -2.221 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.143     0.922    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y165        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.157     6.123    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y165        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[102]/C
                         clock pessimism             -0.720     5.403    
                         clock uncertainty           -0.064     5.339    
    SLICE_X28Y165        FDCE (Recov_fdce_C_CLR)     -0.212     5.127    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[102]
  -------------------------------------------------------------------
                         required time                          5.127    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[103]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.223ns (6.626%)  route 3.143ns (93.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 6.123 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.310    -2.444    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.223    -2.221 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.143     0.922    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y165        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[103]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.157     6.123    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y165        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[103]/C
                         clock pessimism             -0.720     5.403    
                         clock uncertainty           -0.064     5.339    
    SLICE_X28Y165        FDCE (Recov_fdce_C_CLR)     -0.212     5.127    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[103]
  -------------------------------------------------------------------
                         required time                          5.127    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[105]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.223ns (6.626%)  route 3.143ns (93.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 6.123 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.310    -2.444    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.223    -2.221 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.143     0.922    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y165        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[105]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.157     6.123    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y165        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[105]/C
                         clock pessimism             -0.720     5.403    
                         clock uncertainty           -0.064     5.339    
    SLICE_X28Y165        FDCE (Recov_fdce_C_CLR)     -0.212     5.127    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[105]
  -------------------------------------------------------------------
                         required time                          5.127    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[116]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.223ns (6.626%)  route 3.143ns (93.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 6.123 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.310    -2.444    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.223    -2.221 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.143     0.922    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y165        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[116]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.157     6.123    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y165        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[116]/C
                         clock pessimism             -0.720     5.403    
                         clock uncertainty           -0.064     5.339    
    SLICE_X28Y165        FDCE (Recov_fdce_C_CLR)     -0.212     5.127    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[116]
  -------------------------------------------------------------------
                         required time                          5.127    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[84]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.223ns (6.626%)  route 3.143ns (93.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 6.123 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.310    -2.444    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.223    -2.221 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.143     0.922    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y165        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[84]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.157     6.123    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y165        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[84]/C
                         clock pessimism             -0.720     5.403    
                         clock uncertainty           -0.064     5.339    
    SLICE_X28Y165        FDCE (Recov_fdce_C_CLR)     -0.212     5.127    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[84]
  -------------------------------------------------------------------
                         required time                          5.127    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[85]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.223ns (6.626%)  route 3.143ns (93.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 6.123 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.310    -2.444    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.223    -2.221 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.143     0.922    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y165        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[85]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.157     6.123    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y165        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[85]/C
                         clock pessimism             -0.720     5.403    
                         clock uncertainty           -0.064     5.339    
    SLICE_X28Y165        FDCE (Recov_fdce_C_CLR)     -0.212     5.127    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[85]
  -------------------------------------------------------------------
                         required time                          5.127    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[86]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.223ns (6.626%)  route 3.143ns (93.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 6.123 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.310    -2.444    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.223    -2.221 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.143     0.922    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y165        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.157     6.123    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y165        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[86]/C
                         clock pessimism             -0.720     5.403    
                         clock uncertainty           -0.064     5.339    
    SLICE_X28Y165        FDCE (Recov_fdce_C_CLR)     -0.212     5.127    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[86]
  -------------------------------------------------------------------
                         required time                          5.127    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[87]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.223ns (6.626%)  route 3.143ns (93.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.877ns = ( 6.123 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.310    -2.444    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.223    -2.221 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.143     0.922    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y165        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[87]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.157     6.123    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y165        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[87]/C
                         clock pessimism             -0.720     5.403    
                         clock uncertainty           -0.064     5.339    
    SLICE_X28Y165        FDCE (Recov_fdce_C_CLR)     -0.212     5.127    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[87]
  -------------------------------------------------------------------
                         required time                          5.127    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.230ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[100]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.223ns (6.681%)  route 3.115ns (93.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.881ns = ( 6.119 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.310    -2.444    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.223    -2.221 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.115     0.894    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y170        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[100]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.153     6.119    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y170        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[100]/C
                         clock pessimism             -0.720     5.399    
                         clock uncertainty           -0.064     5.335    
    SLICE_X28Y170        FDCE (Recov_fdce_C_CLR)     -0.212     5.123    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[100]
  -------------------------------------------------------------------
                         required time                          5.123    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                  4.230    

Slack (MET) :             4.230ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[113]/CLR
                            (recovery check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (mmcm_clk_1_s rise@8.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.223ns (6.681%)  route 3.115ns (93.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.881ns = ( 6.119 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.444ns
    Clock Pessimism Removal (CPR):    -0.720ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           1.081     1.891    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.561    -5.670 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.823    -3.847    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.754 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.310    -2.444    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.223    -2.221 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         3.115     0.894    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X28Y170        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[113]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.986     9.719    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.534     3.185 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           1.698     4.883    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.966 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        1.153     6.119    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg_0
    SLICE_X28Y170        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[113]/C
                         clock pessimism             -0.720     5.399    
                         clock uncertainty           -0.064     5.335    
    SLICE_X28Y170        FDCE (Recov_fdce_C_CLR)     -0.212     5.123    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[113]
  -------------------------------------------------------------------
                         required time                          5.123    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                  4.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[105]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.053%)  route 0.256ns (71.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.568ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.597    -0.524    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.256    -0.168    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X23Y137        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[105]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.799    -0.568    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X23Y137        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[105]/C
                         clock pessimism              0.058    -0.510    
    SLICE_X23Y137        FDCE (Remov_fdce_C_CLR)     -0.069    -0.579    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[105]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[93]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.100ns (23.718%)  route 0.322ns (76.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.565ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.597    -0.524    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.322    -0.103    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X21Y139        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[93]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.802    -0.565    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X21Y139        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[93]/C
                         clock pessimism              0.078    -0.487    
    SLICE_X21Y139        FDCE (Remov_fdce_C_CLR)     -0.069    -0.556    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[93]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[14]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.100ns (21.661%)  route 0.362ns (78.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.597    -0.524    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.362    -0.063    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X18Y145        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.805    -0.562    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X18Y145        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[14]/C
                         clock pessimism              0.078    -0.484    
    SLICE_X18Y145        FDCE (Remov_fdce_C_CLR)     -0.050    -0.534    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[14]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[21]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.100ns (21.661%)  route 0.362ns (78.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.597    -0.524    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.362    -0.063    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X18Y145        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.805    -0.562    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X18Y145        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[21]/C
                         clock pessimism              0.078    -0.484    
    SLICE_X18Y145        FDCE (Remov_fdce_C_CLR)     -0.050    -0.534    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[21]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.100ns (21.661%)  route 0.362ns (78.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.597    -0.524    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.362    -0.063    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X18Y145        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.805    -0.562    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X18Y145        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[28]/C
                         clock pessimism              0.078    -0.484    
    SLICE_X18Y145        FDCE (Remov_fdce_C_CLR)     -0.050    -0.534    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[28]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[35]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.100ns (21.661%)  route 0.362ns (78.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.562ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.597    -0.524    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.362    -0.063    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X18Y145        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.805    -0.562    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X18Y145        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[35]/C
                         clock pessimism              0.078    -0.484    
    SLICE_X18Y145        FDCE (Remov_fdce_C_CLR)     -0.050    -0.534    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[35]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[94]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.100ns (23.252%)  route 0.330ns (76.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.566ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.597    -0.524    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.330    -0.094    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X23Y139        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[94]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.801    -0.566    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X23Y139        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[94]/C
                         clock pessimism              0.058    -0.508    
    SLICE_X23Y139        FDCE (Remov_fdce_C_CLR)     -0.069    -0.577    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[94]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[18]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.100ns (20.992%)  route 0.376ns (79.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.597    -0.524    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.376    -0.048    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X18Y140        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.804    -0.563    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X18Y140        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[18]/C
                         clock pessimism              0.078    -0.485    
    SLICE_X18Y140        FDCE (Remov_fdce_C_CLR)     -0.050    -0.535    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[18]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[8]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.100ns (20.992%)  route 0.376ns (79.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.597    -0.524    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.376    -0.048    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X18Y140        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.804    -0.563    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X18Y140        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[8]/C
                         clock pessimism              0.078    -0.485    
    SLICE_X18Y140        FDCE (Remov_fdce_C_CLR)     -0.050    -0.535    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[8]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[96]/CLR
                            (removal check against rising-edge clock mmcm_clk_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_1_s rise@0.000ns - mmcm_clk_1_s rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.100ns (20.992%)  route 0.376ns (79.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.503     0.937    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.914 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.767    -1.147    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.597    -0.524    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/ad_rst_sync_reg_0
    SLICE_X23Y134        FDRE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y134        FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=318, routed)         0.376    -0.048    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[0]_0
    SLICE_X18Y140        FDCE                                         f  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[96]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_1_s rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  dac_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/dac_clk_in_p
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_clk_in_ibuf/O
                         net (fo=1, routed)           0.553     1.060    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/clk_in_s
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.295    -2.235 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_mmcm/CLKOUT1
                         net (fo=1, routed)           0.838    -1.397    i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/mmcm_clk_1_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.367 r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_if/i_serdes_clk/i_mmcm_drp/i_clk_1_bufg/O
                         net (fo=6597, routed)        0.804    -0.563    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[131]_0
    SLICE_X18Y140        FDCE                                         r  i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[96]/C
                         clock pessimism              0.078    -0.485    
    SLICE_X18Y140        FDCE (Remov_fdce_C_CLR)     -0.050    -0.535    i_system_wrapper/system_i/axi_ad9122_0/inst/i_core/i_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_reg[96]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.487    





