// Seed: 97661542
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output id_4
);
  logic id_5;
  logic id_6;
  assign id_6 = id_6;
  type_10(
      id_4, id_4 - id_2, 1
  );
  assign id_5 = 1'b0;
endmodule
