{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.814329",
   "Default View_TopLeft":"221,-274",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2090 -y 800 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2090 -y 820 -defaultsOSRD
preplace portBus leds_4bits_tri_o -pg 1 -lvl 6 -x 2090 -y 60 -defaultsOSRD
preplace portBus rgbleds_6bits_tri_o -pg 1 -lvl 6 -x 2090 -y 280 -defaultsOSRD
preplace portBus arduino_gpio_tri_io -pg 1 -lvl 6 -x 2090 -y 170 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 240 -y 850 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 3 -x 1060 -y 930 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 640 -y 550 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 240 -y 440 -defaultsOSRD
preplace inst rst_ps7_0_200M -pg 1 -lvl 1 -x 240 -y 640 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1490 -y 520 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 1060 -y 640 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -x 1900 -y 450 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 4 -x 1490 -y 640 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 4 -x 1490 -y 740 -defaultsOSRD
preplace inst axi_ro_control_0 -pg 1 -lvl 4 -x 1490 -y 290 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 5 -x 1900 -y 60 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 5 -x 1900 -y 280 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 3 -x 1060 -y 220 -defaultsOSRD
preplace inst ring_oscillator_modu_0 -pg 1 -lvl 3 -x 1060 -y 400 -defaultsOSRD
preplace inst power_virus_wrap_0 -pg 1 -lvl 5 -x 1900 -y 170 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 20 340 480 940 N
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 30 740 440
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 2 470 790 790J
preplace netloc processing_system7_0_FCLK_CLK1 1 0 5 40 540 450 700 790 160 1290 160 N
preplace netloc rst_ps7_0_200M_peripheral_aresetn 1 1 3 490 690 810 280 1260
preplace netloc axi_ro_control_0_aquire_mode 1 2 3 820 100 N 100 1720
preplace netloc axi_ro_control_0_cycles_per_integration 1 2 3 850 120 NJ 120 1700
preplace netloc axi_ro_control_0_num_ro_enabled 1 2 3 860 130 NJ 130 1690
preplace netloc axi_ro_control_0_ro_rst 1 2 3 870 150 N 150 1680
preplace netloc axi_ro_control_0_start_aquire 1 2 3 830 140 N 140 1710
preplace netloc ring_oscillator_modu_0_bram_addr_a 1 3 2 1270J 400 N
preplace netloc ring_oscillator_modu_0_bram_clk_a 1 3 2 NJ 410 1700
preplace netloc ring_oscillator_modu_0_bram_din_a 1 3 2 NJ 430 1720
preplace netloc ring_oscillator_modu_0_bram_we_a 1 3 2 1300J 440 1690
preplace netloc ring_oscillator_modu_0_last_ro_sum 1 2 3 840 110 1250 60 N
preplace netloc ring_oscillator_modu_0_status 1 3 1 1270 270n
preplace netloc xlconstant_0_dout 1 4 1 1730J 480n
preplace netloc xlconstant_1_dout 1 4 1 1710J 460n
preplace netloc xlslice_0_Dout 1 5 1 N 60
preplace netloc axi_ro_control_0_num_power_virus_enabled 1 4 1 1730 180n
preplace netloc xlslice_1_Dout 1 5 1 N 280
preplace netloc xlslice_2_Dout 1 3 1 1300 220n
preplace netloc power_virus_wrap_0_dummy 1 5 1 N 170
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 460 470n
preplace netloc processing_system7_0_FIXED_IO 1 1 5 NJ 820 NJ 820 NJ 820 NJ 820 NJ
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 800 540n
preplace netloc processing_system7_0_DDR 1 1 5 NJ 800 NJ 800 NJ 800 NJ 800 NJ
preplace netloc S00_AXI_0_1 1 2 1 N 560
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N 520
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 1280 250n
preplace netloc axi_interconnect_0_M01_AXI 1 3 1 1300 500n
levelinfo -pg 1 0 240 640 1060 1490 1900 2090
pagesize -pg 1 -db -bbox -sgen 0 -20 2290 1040
"
}
{
   "da_axi4_cnt":"3",
   "da_clkrst_cnt":"1",
   "da_ps7_cnt":"1"
}
