// Seed: 2401064870
module module_0 (
    input wand id_0,
    input wire id_1
);
  assign  {  -1  ,  -1  ,  id_1  ,  id_0  ,  !  1  ,  id_1  >  id_0  ,  1  ,  1 'h0 ,  -1  ,  id_1  ?  id_1  :  id_0  ,  1  !==  id_1  ,  1 'h0 }  =  -1  >  id_1  ;
  wire id_3;
  logic id_4;
  struct packed {
    logic id_5;
    logic id_6;
    logic id_7;
    logic id_8;
    logic id_9;
    logic id_10;
    logic id_11 = 1 - 1;
    logic id_12;
    logic id_13 = -1'b0;
    realtime id_14 = 1;
    logic id_15;
    logic id_16;
    logic id_17;
    logic id_18;
  } id_19;
  assign id_19 = id_19;
  assign id_19.id_17 = id_3;
  assign id_3 = id_19.id_13;
  parameter id_20 = 1 - 1;
  assign id_19.id_7 = 1;
  logic [7:0][-1  +:  -1] id_21;
  wire id_22, id_23;
endmodule
module module_1 #(
    parameter id_21 = 32'd14
) (
    output logic id_0,
    input supply1 id_1#(
        .id_15(1 == -1),
        .id_16(-1),
        .id_17(1),
        .id_18(1),
        .id_19(1)
    ),
    input tri0 id_2,
    output tri1 id_3,
    output wor id_4,
    input tri id_5,
    input tri id_6,
    input wire id_7,
    output supply0 id_8,
    input tri id_9,
    input wor id_10,
    output tri0 id_11,
    output uwire id_12,
    input wand id_13
);
  wire id_20;
  wire _id_21;
  int id_22, id_23[id_21 : 1  &&  1];
  if (1) wire [-1 : -1] id_24;
  else struct packed {integer id_25 = 1;} id_26;
  assign id_26 = id_17;
  always id_0 <= -1;
  module_0 modCall_1 (
      id_2,
      id_9
  );
  assign modCall_1.id_5 = 0.0;
endmodule
