<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1112" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1112{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1112{left:491px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_1112{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1112{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1112{left:96px;bottom:1025px;letter-spacing:-0.28px;}
#t6_1112{left:192px;bottom:1025px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t7_1112{left:192px;bottom:988px;letter-spacing:-0.23px;}
#t8_1112{left:96px;bottom:933px;letter-spacing:0.14px;word-spacing:-0.53px;}
#t9_1112{left:96px;bottom:912px;letter-spacing:0.12px;word-spacing:-1.14px;}
#ta_1112{left:96px;bottom:891px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tb_1112{left:96px;bottom:860px;}
#tc_1112{left:124px;bottom:860px;letter-spacing:0.13px;word-spacing:-0.42px;}
#td_1112{left:124px;bottom:839px;letter-spacing:0.09px;word-spacing:-0.41px;}
#te_1112{left:96px;bottom:811px;}
#tf_1112{left:124px;bottom:811px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_1112{left:124px;bottom:790px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_1112{left:124px;bottom:768px;letter-spacing:0.13px;word-spacing:-0.32px;}
#ti_1112{left:96px;bottom:741px;}
#tj_1112{left:124px;bottom:741px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tk_1112{left:124px;bottom:720px;letter-spacing:0.13px;word-spacing:-0.35px;}
#tl_1112{left:96px;bottom:692px;}
#tm_1112{left:124px;bottom:692px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tn_1112{left:124px;bottom:671px;letter-spacing:0.13px;word-spacing:-0.38px;}
#to_1112{left:96px;bottom:643px;}
#tp_1112{left:124px;bottom:643px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tq_1112{left:124px;bottom:622px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tr_1112{left:124px;bottom:600px;letter-spacing:0.13px;word-spacing:-0.3px;}
#ts_1112{left:96px;bottom:542px;letter-spacing:0.19px;}
#tt_1112{left:192px;bottom:542px;letter-spacing:0.21px;word-spacing:-0.01px;}
#tu_1112{left:96px;bottom:506px;letter-spacing:0.12px;word-spacing:-1.16px;}
#tv_1112{left:96px;bottom:484px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tw_1112{left:96px;bottom:463px;letter-spacing:0.13px;word-spacing:-0.76px;}
#tx_1112{left:96px;bottom:441px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ty_1112{left:96px;bottom:420px;letter-spacing:0.1px;word-spacing:-0.42px;}
#tz_1112{left:96px;bottom:385px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t10_1112{left:96px;bottom:364px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t11_1112{left:96px;bottom:342px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t12_1112{left:96px;bottom:307px;letter-spacing:0.1px;word-spacing:-0.44px;}
#t13_1112{left:96px;bottom:286px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t14_1112{left:96px;bottom:264px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t15_1112{left:96px;bottom:243px;}
#t16_1112{left:96px;bottom:208px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t17_1112{left:96px;bottom:186px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t18_1112{left:96px;bottom:165px;letter-spacing:0.12px;word-spacing:-0.57px;}
#t19_1112{left:96px;bottom:143px;letter-spacing:0.1px;word-spacing:-0.43px;}
#t1a_1112{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1112{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1112{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_1112{font-size:31px;font-family:Arial-Bold_61q;color:#000;}
.s4_1112{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1112{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_1112{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s7_1112{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1112" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1112Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1112" style="-webkit-user-select: none;"><object width="935" height="1210" data="1112/1112.svg" type="image/svg+xml" id="pdf1112" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1112" class="t s1_1112">657 </span><span id="t2_1112" class="t s2_1112">Hardware Performance Monitoring and Control </span>
<span id="t3_1112" class="t s1_1112">AMD64 Technology </span><span id="t4_1112" class="t s1_1112">24593—Rev. 3.41—June 2023 </span>
<span id="t5_1112" class="t s3_1112">17 </span><span id="t6_1112" class="t s3_1112">Hardware Performance Monitoring and </span>
<span id="t7_1112" class="t s3_1112">Control </span>
<span id="t8_1112" class="t s4_1112">The AMD64 architecture provides several mechanisms by which software can monitor and control </span>
<span id="t9_1112" class="t s4_1112">processor performance to optimize power use. The following lists the facilities that are described in the </span>
<span id="ta_1112" class="t s4_1112">sections that follow: </span>
<span id="tb_1112" class="t s5_1112">• </span><span id="tc_1112" class="t s4_1112">The P-state control interface allows dynamic control of performance states. See Section 17.1 </span>
<span id="td_1112" class="t s4_1112">which follows immediately below. </span>
<span id="te_1112" class="t s5_1112">• </span><span id="tf_1112" class="t s4_1112">Core performance boost (CPB) dynamically increases core clock rate beyond that defined for the </span>
<span id="tg_1112" class="t s4_1112">P0 power state to achieve higher performance while maintaining power consumption below a </span>
<span id="th_1112" class="t s4_1112">preset level. See Section 17.2 on page 659. </span>
<span id="ti_1112" class="t s5_1112">• </span><span id="tj_1112" class="t s4_1112">The effective frequency interface provides a measure of the actual core clock rate over a specified </span>
<span id="tk_1112" class="t s4_1112">period of time. See Section 17.3 on page 660. </span>
<span id="tl_1112" class="t s5_1112">• </span><span id="tm_1112" class="t s4_1112">The processor power reporting interface allows system software to measure average processor </span>
<span id="tn_1112" class="t s4_1112">core power over a given time period. See Section 17.5 on page 662. </span>
<span id="to_1112" class="t s5_1112">• </span><span id="tp_1112" class="t s4_1112">Collaborative Processor Performance Control (CPPC) provides a mechanism for improving </span>
<span id="tq_1112" class="t s4_1112">performance and power efficiency in collaboration with Operating System Power Management </span>
<span id="tr_1112" class="t s4_1112">software. See Section 17.6 on page 664. </span>
<span id="ts_1112" class="t s6_1112">17.1 </span><span id="tt_1112" class="t s6_1112">P-State Control </span>
<span id="tu_1112" class="t s4_1112">P-states are operational performance states (states in which the processor is executing instructions, that </span>
<span id="tv_1112" class="t s4_1112">is, running software) characterized by a unique frequency of operation for a CPU core. The P-state </span>
<span id="tw_1112" class="t s4_1112">control interface supports dynamic P-state changes in up to 16 P-states, called P-states 0 through 15 or </span>
<span id="tx_1112" class="t s4_1112">P0 though P15. P0 is the highest power, highest performance P-state; each ascending P-state number </span>
<span id="ty_1112" class="t s4_1112">represents a lower-power, lower-performance state. </span>
<span id="tz_1112" class="t s4_1112">Core P-states are controlled by software. Each CPU core contains one set of P-state control registers. </span>
<span id="t10_1112" class="t s4_1112">Software controls the P-states of each CPU core independently; however, hardware may include </span>
<span id="t11_1112" class="t s4_1112">interdependencies that affect the P-state achieved by each core. </span>
<span id="t12_1112" class="t s4_1112">Hardware provides the highest P-state value in the PstateMaxVal field of the P-State Current Limit </span>
<span id="t13_1112" class="t s4_1112">Register. P-states may be limited to a lower performance value under certain conditions. The current </span>
<span id="t14_1112" class="t s4_1112">P-state limit is dynamic and is specified in the CurPstateLimit field of the P-State Current Limit </span>
<span id="t15_1112" class="t s4_1112">Register. </span>
<span id="t16_1112" class="t s4_1112">Software requests a core P-state change by writing a 4-bit index corresponding to the desired core P- </span>
<span id="t17_1112" class="t s4_1112">state number to the P-State Control Register of the appropriate core. For example, to request the P3 </span>
<span id="t18_1112" class="t s4_1112">state for core 0, software writes 3h to the core 0’s PstateCmd field in MSR C001_0062h. If the P-state </span>
<span id="t19_1112" class="t s4_1112">value is greater than the value in PstateMaxVal, the value written is clipped to that value. </span>
<span id="t1a_1112" class="t s7_1112">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
