read -sv run_verilog_mid/adder_32b_9_97_28d277291dcfd7afe887ba433f561917.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_97_28d277291dcfd7afe887ba433f561917_yosys.v
