INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/projects/ex_8/ex_8.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/projects/ex_8/ex_8.srcs/sim_1/new/sim_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_1
