// Seed: 2302121070
module module_0 (
    input  tri0 id_0,
    output wire id_1,
    input  wire id_2,
    input  tri1 id_3
);
  wire id_5;
  assign module_1.id_5 = 0;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd56,
    parameter id_2  = 32'd97
) (
    input tri0 id_0,
    input supply1 id_1,
    output tri _id_2,
    input tri1 id_3,
    output tri0 id_4,
    input uwire id_5,
    output tri0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input wor id_9,
    input tri1 _id_10
);
  logic [id_2 : id_10] id_12 = -1'h0 ? id_5 : id_3;
  logic id_13;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_9
  );
endmodule
