	component XG_inst_avalon_st_tx_bfm_ip is
		generic (
			USE_PACKET       : integer  := 0;
			USE_CHANNEL      : integer  := 0;
			USE_ERROR        : integer  := 0;
			USE_READY        : integer  := 1;
			USE_VALID        : integer  := 1;
			USE_EMPTY        : integer  := 0;
			ST_SYMBOL_W      : positive := 8;
			ST_NUMSYMBOLS    : positive := 4;
			ST_CHANNEL_W     : positive := 1;
			ST_ERROR_W       : positive := 1;
			ST_EMPTY_W       : positive := 1;
			ST_READY_LATENCY : integer  := 0;
			ST_BEATSPERCYCLE : integer  := 1;
			ST_MAX_CHANNELS  : integer  := 1;
			VHDL_ID          : integer  := 0
		);
		port (
			clk               : in  std_logic                     := 'X'; -- clk
			reset             : in  std_logic                     := 'X'; -- reset
			src_data          : out std_logic_vector(63 downto 0);        -- data
			src_valid         : out std_logic_vector(0 downto 0);         -- valid
			src_ready         : in  std_logic                     := 'X'; -- ready
			src_startofpacket : out std_logic_vector(0 downto 0);         -- startofpacket
			src_endofpacket   : out std_logic_vector(0 downto 0);         -- endofpacket
			src_empty         : out std_logic_vector(2 downto 0);         -- empty
			src_error         : out std_logic_vector(0 downto 0)          -- error
		);
	end component XG_inst_avalon_st_tx_bfm_ip;

