<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p467" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_467{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_467{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_467{left:698px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_467{left:70px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t5_467{left:367px;bottom:643px;}
#t6_467{left:381px;bottom:643px;letter-spacing:-0.18px;word-spacing:-0.51px;}
#t7_467{left:576px;bottom:643px;}
#t8_467{left:589px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_467{left:70px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_467{left:70px;bottom:601px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#tb_467{left:70px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_467{left:70px;bottom:568px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#td_467{left:441px;bottom:528px;letter-spacing:-0.13px;}
#te_467{left:124px;bottom:507px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_467{left:124px;bottom:490px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_467{left:124px;bottom:473px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_467{left:124px;bottom:456px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_467{left:70px;bottom:432px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_467{left:70px;bottom:382px;letter-spacing:-0.09px;}
#tk_467{left:156px;bottom:382px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tl_467{left:70px;bottom:358px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tm_467{left:70px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tn_467{left:70px;bottom:324px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_467{left:70px;bottom:307px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tp_467{left:70px;bottom:283px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#tq_467{left:608px;bottom:283px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#tr_467{left:70px;bottom:266px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_467{left:70px;bottom:249px;letter-spacing:-0.19px;}
#tt_467{left:240px;bottom:249px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#tu_467{left:70px;bottom:232px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tv_467{left:70px;bottom:216px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_467{left:286px;bottom:222px;}
#tx_467{left:70px;bottom:191px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#ty_467{left:125px;bottom:687px;letter-spacing:0.12px;word-spacing:0.02px;}
#tz_467{left:217px;bottom:687px;letter-spacing:0.16px;}
#t10_467{left:380px;bottom:687px;}
#t11_467{left:392px;bottom:687px;letter-spacing:0.16px;word-spacing:0.02px;}
#t12_467{left:588px;bottom:687px;}
#t13_467{left:600px;bottom:687px;letter-spacing:0.13px;word-spacing:0.02px;}
#t14_467{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t15_467{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.21px;}
#t16_467{left:92px;bottom:116px;letter-spacing:-0.12px;}
#t17_467{left:278px;bottom:830px;letter-spacing:-0.04px;word-spacing:0.14px;}
#t18_467{left:278px;bottom:847px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t19_467{left:397px;bottom:925px;letter-spacing:0.14px;}
#t1a_467{left:539px;bottom:925px;}
#t1b_467{left:549px;bottom:925px;letter-spacing:0.09px;}
#t1c_467{left:259px;bottom:908px;letter-spacing:-0.16px;}
#t1d_467{left:666px;bottom:907px;}
#t1e_467{left:314px;bottom:880px;letter-spacing:0.11px;}
#t1f_467{left:526px;bottom:907px;letter-spacing:-0.16px;}
#t1g_467{left:515px;bottom:907px;letter-spacing:-0.97px;}
#t1h_467{left:501px;bottom:907px;letter-spacing:-0.16px;}
#t1i_467{left:516px;bottom:882px;}
#t1j_467{left:575px;bottom:880px;letter-spacing:0.11px;}
#t1k_467{left:401px;bottom:907px;letter-spacing:-0.32px;}
#t1l_467{left:436px;bottom:880px;letter-spacing:0.12px;}
#t1m_467{left:248px;bottom:974px;letter-spacing:0.08px;word-spacing:0.02px;}
#t1n_467{left:248px;bottom:991px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1o_467{left:397px;bottom:1069px;letter-spacing:0.13px;}
#t1p_467{left:537px;bottom:1069px;}
#t1q_467{left:547px;bottom:1069px;letter-spacing:0.1px;}
#t1r_467{left:259px;bottom:1052px;letter-spacing:-0.16px;}
#t1s_467{left:666px;bottom:1051px;}
#t1t_467{left:314px;bottom:1024px;letter-spacing:0.11px;}
#t1u_467{left:515px;bottom:1051px;letter-spacing:-0.97px;}
#t1v_467{left:501px;bottom:1051px;letter-spacing:-0.16px;}
#t1w_467{left:596px;bottom:1024px;letter-spacing:-0.1px;}
#t1x_467{left:418px;bottom:1051px;letter-spacing:-0.32px;}
#t1y_467{left:436px;bottom:1024px;letter-spacing:0.13px;}
#t1z_467{left:553px;bottom:1051px;}
#t20_467{left:543px;bottom:1051px;}
#t21_467{left:291px;bottom:803px;letter-spacing:0.11px;}
#t22_467{left:261px;bottom:778px;letter-spacing:-0.19px;word-spacing:-0.02px;}
#t23_467{left:261px;bottom:766px;letter-spacing:-0.15px;}
#t24_467{left:261px;bottom:754px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#t25_467{left:261px;bottom:742px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t26_467{left:261px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.01px;}

.s1_467{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_467{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_467{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_467{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s5_467{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_467{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_467{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_467{font-size:15px;font-family:NeoSansIntelMedium-Italic_3en;color:#0860A8;}
.s9_467{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sa_467{font-size:12px;font-family:Arial_3ed;color:#000;}
.sb_467{font-size:12px;font-family:Arial-Italic_3eo;color:#000;}
.sc_467{font-size:11px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts467" type="text/css" >

@font-face {
	font-family: Arial-Italic_3eo;
	src: url("fonts/Arial-Italic_3eo.woff") format("woff");
}

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium-Italic_3en;
	src: url("fonts/NeoSansIntelMedium-Italic_3en.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg467Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg467" style="-webkit-user-select: none;"><object width="935" height="1210" data="467/467.svg" type="image/svg+xml" id="pdf467" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_467" class="t s1_467">Vol. 3A </span><span id="t2_467" class="t s1_467">12-25 </span>
<span id="t3_467" class="t s2_467">MEMORY CACHE CONTROL </span>
<span id="t4_467" class="t s3_467">All other bits in the IA32_MTRR_PHYSBASE</span><span id="t5_467" class="t s4_467">n </span><span id="t6_467" class="t s3_467">and IA32_MTRR_PHYSMASK</span><span id="t7_467" class="t s4_467">n </span><span id="t8_467" class="t s3_467">registers are reserved; the processor </span>
<span id="t9_467" class="t s3_467">generates a general-protection exception (#GP) if software attempts to write to them. </span>
<span id="ta_467" class="t s3_467">Some mask values can result in ranges that are not continuous. In such ranges, the area not mapped by the mask </span>
<span id="tb_467" class="t s3_467">value is set to the default memory type, unless some other MTRR specifies a type for that range. Intel does not </span>
<span id="tc_467" class="t s3_467">encourage the use of “discontinuous” ranges. </span>
<span id="td_467" class="t s5_467">NOTE </span>
<span id="te_467" class="t s3_467">It is possible for software to parse the memory descriptions that BIOS provides by using the </span>
<span id="tf_467" class="t s3_467">ACPI/INT15 e820 interface mechanism. This information then can be used to determine how </span>
<span id="tg_467" class="t s3_467">MTRRs are initialized (for example: allowing the BIOS to define valid memory ranges and the </span>
<span id="th_467" class="t s3_467">maximum memory range supported by the platform, including the processor). </span>
<span id="ti_467" class="t s3_467">See Section 12.11.4.1, “MTRR Precedences,” for information on overlapping variable MTRR ranges. </span>
<span id="tj_467" class="t s5_467">12.11.2.4 </span><span id="tk_467" class="t s5_467">System-Management Range Register Interface </span>
<span id="tl_467" class="t s3_467">If IA32_MTRRCAP[bit 11] is set, the processor supports the SMRR interface to restrict access to a specified </span>
<span id="tm_467" class="t s3_467">memory address range used by system-management mode (SMM) software (see Section 32.4.2.1). If the SMRR </span>
<span id="tn_467" class="t s3_467">interface is supported, SMM software is strongly encouraged to use it to protect the SMI code and data stored by </span>
<span id="to_467" class="t s3_467">SMI handler in the SMRAM region. </span>
<span id="tp_467" class="t s3_467">The system-management range registers consist of a pair of MSRs (see Figure </span><span id="tq_467" class="t s3_467">12-8). The IA32_SMRR_PHYSBASE </span>
<span id="tr_467" class="t s3_467">MSR defines the base address for the SMRAM memory range and the memory type used to access it in SMM. The </span>
<span id="ts_467" class="t s3_467">IA32_SMRR_PHYSMASK </span><span id="tt_467" class="t s3_467">MSR contains a valid bit and a mask that determines the SMRAM address range protected </span>
<span id="tu_467" class="t s3_467">by the SMRR interface. These MSRs may be written only in SMM; an attempt to write them outside of SMM causes </span>
<span id="tv_467" class="t s3_467">a general-protection exception. </span>
<span id="tw_467" class="t s6_467">1 </span>
<span id="tx_467" class="t s3_467">Figure 12-8 shows flags and fields in these registers. The functions of these flags and fields are the following: </span>
<span id="ty_467" class="t s7_467">Figure 12-7. </span><span id="tz_467" class="t s7_467">IA32_MTRR_PHYSBASE</span><span id="t10_467" class="t s8_467">n </span><span id="t11_467" class="t s7_467">and IA32_MTRR_PHYSMASK</span><span id="t12_467" class="t s8_467">n </span><span id="t13_467" class="t s7_467">Variable-Range Register Pair </span>
<span id="t14_467" class="t s9_467">1. </span><span id="t15_467" class="t s9_467">For some processor models, these MSRs can be accessed by RDMSR and WRMSR only if the SMRR interface has been enabled using </span>
<span id="t16_467" class="t s9_467">a model-specific bit in the IA32_FEATURE_CONTROL MSR. </span>
<span id="t17_467" class="t sa_467">V — Valid </span>
<span id="t18_467" class="t sa_467">PhysMask — Sets range mask </span>
<span id="t19_467" class="t sa_467">IA32_MTRR_PHYSMASK</span><span id="t1a_467" class="t sb_467">n </span><span id="t1b_467" class="t sa_467">Register </span>
<span id="t1c_467" class="t sc_467">63 </span><span id="t1d_467" class="t sc_467">0 </span>
<span id="t1e_467" class="t sa_467">Reserved </span>
<span id="t1f_467" class="t sc_467">10 </span><span id="t1g_467" class="t sc_467">11 </span><span id="t1h_467" class="t sc_467">12 </span>
<span id="t1i_467" class="t sa_467">V </span>
<span id="t1j_467" class="t sa_467">Reserved </span>
<span id="t1k_467" class="t sc_467">MAXPHYADDR </span>
<span id="t1l_467" class="t sa_467">PhysMask </span>
<span id="t1m_467" class="t sa_467">Type — Memory type for range </span>
<span id="t1n_467" class="t sa_467">PhysBase — Base address of range </span>
<span id="t1o_467" class="t sa_467">IA32_MTRR_PHYSBASE</span><span id="t1p_467" class="t sb_467">n </span><span id="t1q_467" class="t sa_467">Register </span>
<span id="t1r_467" class="t sc_467">63 </span><span id="t1s_467" class="t sc_467">0 </span>
<span id="t1t_467" class="t sa_467">Reserved </span>
<span id="t1u_467" class="t sc_467">11 </span><span id="t1v_467" class="t sc_467">12 </span>
<span id="t1w_467" class="t sa_467">Type </span>
<span id="t1x_467" class="t sc_467">MAXPHYADDR </span>
<span id="t1y_467" class="t sa_467">PhysBase </span>
<span id="t1z_467" class="t sc_467">7 </span><span id="t20_467" class="t sc_467">8 </span>
<span id="t21_467" class="t sa_467">Reserved </span>
<span id="t22_467" class="t sc_467">MAXPHYADDR: The bit position indicated by MAXPHYADDR depends on the maximum </span>
<span id="t23_467" class="t sc_467">physical address range supported by the processor. It is reported by CPUID leaf </span>
<span id="t24_467" class="t sc_467">function 80000008H. If CPUID does not support leaf 80000008H, the processor </span>
<span id="t25_467" class="t sc_467">supports 36-bit physical address size, then bit PhysMask consists of bits 35:12, and </span>
<span id="t26_467" class="t sc_467">bits 63:36 are reserved. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
