// Seed: 2753422564
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output wand id_3
    , id_8,
    output wire id_4,
    output uwire id_5,
    output wor id_6
);
  wire id_9;
  wire id_10;
  assign id_6 = ~1;
  assign id_2 = 1;
  assign id_3 = 1;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1,
    input  tri  id_2,
    input  tri0 id_3
);
  module_0(
      id_2, id_2, id_1, id_1, id_1, id_1, id_1
  );
  assign id_1 = 1;
endmodule
module module_2 (
    output wand id_0,
    input uwire id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wor id_6,
    input wor id_7,
    output tri id_8,
    input wand id_9,
    input supply0 id_10,
    input supply0 id_11,
    output uwire id_12,
    input supply1 id_13,
    input wand id_14,
    input tri id_15,
    output tri id_16,
    input supply1 id_17
);
  wire id_19;
  module_0(
      id_4, id_10, id_12, id_16, id_0, id_8, id_12
  );
endmodule
