

================================================================
== Vitis HLS Report for 'ColorToGray'
================================================================
* Date:           Thu Aug 12 17:03:54 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        color_to_gray
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1_VITIS_LOOP_65_2  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    126|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     70|    -|
|Register         |        -|    -|     285|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     450|    342|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_32ns_64_2_1_U1  |mul_32ns_32ns_64_2_1  |        0|   0|  165|  50|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |Total                    |                      |        0|   0|  165|  50|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+----------------+
    |             Instance             |             Module            |   Expression   |
    +----------------------------------+-------------------------------+----------------+
    |am_addmul_9ns_8ns_12ns_21_4_1_U2  |am_addmul_9ns_8ns_12ns_21_4_1  |  (i0 + i1) * i2|
    +----------------------------------+-------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln64_fu_146_p2                |         +|   0|  0|  71|          64|           1|
    |ret_2_fu_201_p2                   |         +|   0|  0|  14|           9|           9|
    |ap_block_state3_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln64_fu_152_p2               |      icmp|   0|  0|  29|          64|          64|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 126|         144|          81|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |indvar_flatten_reg_121   |   9|          2|   64|        128|
    |stream_in_TDATA_blk_n    |   9|          2|    1|          2|
    |stream_out_TDATA_blk_n   |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  70|         15|   69|        141|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |icmp_ln64_reg_252        |   1|   0|    1|          0|
    |indvar_flatten_reg_121   |  64|   0|   64|          0|
    |pixel_data_b_V_reg_266   |   8|   0|    8|          0|
    |ret_2_reg_271            |   9|   0|    9|          0|
    |tmp_i_i_last_reg_261     |   1|   0|    1|          0|
    |tmp_i_i_user_reg_256     |   1|   0|    1|          0|
    |icmp_ln64_reg_252        |  64|  32|    1|          0|
    |tmp_i_i_last_reg_261     |  64|  32|    1|          0|
    |tmp_i_i_user_reg_256     |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 285|  96|   96|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|          ColorToGray|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|          ColorToGray|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|          ColorToGray|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|          ColorToGray|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|          ColorToGray|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|          ColorToGray|  return value|
|stream_in_TDATA    |   in|   24|        axis|   stream_in_V_data_V|       pointer|
|stream_in_TVALID   |   in|    1|        axis|   stream_in_V_data_V|       pointer|
|stream_in_TREADY   |  out|    1|        axis|   stream_in_V_last_V|       pointer|
|stream_in_TLAST    |   in|    1|        axis|   stream_in_V_last_V|       pointer|
|stream_in_TKEEP    |   in|    3|        axis|   stream_in_V_keep_V|       pointer|
|stream_in_TSTRB    |   in|    3|        axis|   stream_in_V_strb_V|       pointer|
|stream_in_TUSER    |   in|    1|        axis|   stream_in_V_user_V|       pointer|
|stream_out_TDATA   |  out|    8|        axis|  stream_out_V_data_V|       pointer|
|stream_out_TREADY  |   in|    1|        axis|  stream_out_V_data_V|       pointer|
|stream_out_TVALID  |  out|    1|        axis|  stream_out_V_last_V|       pointer|
|stream_out_TLAST   |  out|    1|        axis|  stream_out_V_last_V|       pointer|
|stream_out_TKEEP   |  out|    1|        axis|  stream_out_V_keep_V|       pointer|
|stream_out_TSTRB   |  out|    1|        axis|  stream_out_V_strb_V|       pointer|
|stream_out_TUSER   |  out|    1|        axis|  stream_out_V_user_V|       pointer|
|image_w            |   in|   32|   ap_stable|              image_w|        scalar|
|image_h            |   in|   32|   ap_stable|              image_h|        scalar|
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%image_h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_h"   --->   Operation 9 'read' 'image_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%image_w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %image_w"   --->   Operation 10 'read' 'image_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cast = zext i32 %image_h_read"   --->   Operation 11 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %image_w_read"   --->   Operation 12 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 13 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_V_last_V, i1 %stream_out_V_user_V, i1 %stream_out_V_strb_V, i1 %stream_out_V_keep_V, i8 %stream_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_V_last_V, i1 %stream_in_V_user_V, i3 %stream_in_V_strb_V, i3 %stream_in_V_keep_V, i24 %stream_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 16 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.58ns)   --->   "%br_ln64 = br void" [src/color_to_gray.cpp:64]   --->   Operation 17 'br' 'br_ln64' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 0, void %.lr.ph181, i64 %add_ln64, void %._crit_edge.loopexit" [src/color_to_gray.cpp:64]   --->   Operation 18 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (3.52ns)   --->   "%add_ln64 = add i64 %indvar_flatten, i64 1" [src/color_to_gray.cpp:64]   --->   Operation 19 'add' 'add_ln64' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (2.77ns)   --->   "%icmp_ln64 = icmp_eq  i64 %indvar_flatten, i64 %bound" [src/color_to_gray.cpp:64]   --->   Operation 20 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %._crit_edge.loopexit, void %._crit_edge182.loopexit" [src/color_to_gray.cpp:64]   --->   Operation 21 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_V_data_V, i3 %stream_in_V_keep_V, i3 %stream_in_V_strb_V, i1 %stream_in_V_user_V, i1 %stream_in_V_last_V"   --->   Operation 22 'read' 'empty' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%color_element_int_data_V = extractvalue i32 %empty"   --->   Operation 23 'extractvalue' 'color_element_int_data_V' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i_i_user = extractvalue i32 %empty"   --->   Operation 24 'extractvalue' 'tmp_i_i_user' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_i_i_last = extractvalue i32 %empty"   --->   Operation 25 'extractvalue' 'tmp_i_i_last' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%pixel_data_r_V = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %color_element_int_data_V, i32 16, i32 23"   --->   Operation 26 'partselect' 'pixel_data_r_V' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%pixel_data_g_V = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %color_element_int_data_V, i32 8, i32 15"   --->   Operation 27 'partselect' 'pixel_data_g_V' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%pixel_data_b_V = trunc i24 %color_element_int_data_V"   --->   Operation 28 'trunc' 'pixel_data_b_V' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %pixel_data_r_V"   --->   Operation 29 'zext' 'zext_ln215' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i8 %pixel_data_g_V"   --->   Operation 30 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.91ns)   --->   "%ret_2 = add i9 %zext_ln215_1, i9 %zext_ln215"   --->   Operation 31 'add' 'ret_2' <Predicate = (!icmp_ln64)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.30>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i9 %ret_2"   --->   Operation 32 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i8 %pixel_data_b_V"   --->   Operation 33 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (2.25ns) (grouped into DSP with root node mul_ln1364)   --->   "%ret = add i10 %zext_ln215_2, i10 %zext_ln215_3"   --->   Operation 34 'add' 'ret' <Predicate = (!icmp_ln64)> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1364)   --->   "%zext_ln1364 = zext i10 %ret"   --->   Operation 35 'zext' 'zext_ln1364' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 36 [4/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i21 %zext_ln1364, i21 1366"   --->   Operation 36 'mul' 'mul_ln1364' <Predicate = (!icmp_ln64)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.05>
ST_5 : Operation 37 [3/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i21 %zext_ln1364, i21 1366"   --->   Operation 37 'mul' 'mul_ln1364' <Predicate = (!icmp_ln64)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.05>
ST_6 : Operation 38 [2/4] (1.05ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i21 %zext_ln1364, i21 1366"   --->   Operation 38 'mul' 'mul_ln1364' <Predicate = (!icmp_ln64)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_64_1_VITIS_LOOP_65_2_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [src/color_to_gray.cpp:65]   --->   Operation 40 'specpipeline' 'specpipeline_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/color_to_gray.cpp:65]   --->   Operation 41 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_7 : Operation 42 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1364 = mul i21 %zext_ln1364, i21 1366"   --->   Operation 42 'mul' 'mul_ln1364' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%gray_element_int_data_V = partselect i8 @_ssdm_op_PartSelect.i8.i21.i32.i32, i21 %mul_ln1364, i32 12, i32 19"   --->   Operation 43 'partselect' 'gray_element_int_data_V' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %stream_out_V_data_V, i1 %stream_out_V_keep_V, i1 %stream_out_V_strb_V, i1 %stream_out_V_user_V, i1 %stream_out_V_last_V, i8 %gray_element_int_data_V, i1 0, i1 0, i1 %tmp_i_i_user, i1 %tmp_i_i_last"   --->   Operation 44 'write' 'write_ln304' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [src/color_to_gray.cpp:84]   --->   Operation 46 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ image_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ image_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
image_h_read             (read         ) [ 000000000]
image_w_read             (read         ) [ 000000000]
cast                     (zext         ) [ 001000000]
cast1                    (zext         ) [ 001000000]
specinterface_ln0        (specinterface) [ 000000000]
specinterface_ln0        (specinterface) [ 000000000]
bound                    (mul          ) [ 000111110]
br_ln64                  (br           ) [ 001111110]
indvar_flatten           (phi          ) [ 000100000]
add_ln64                 (add          ) [ 001111110]
icmp_ln64                (icmp         ) [ 000111110]
br_ln64                  (br           ) [ 000000000]
empty                    (read         ) [ 000000000]
color_element_int_data_V (extractvalue ) [ 000000000]
tmp_i_i_user             (extractvalue ) [ 000111110]
tmp_i_i_last             (extractvalue ) [ 000111110]
pixel_data_r_V           (partselect   ) [ 000000000]
pixel_data_g_V           (partselect   ) [ 000000000]
pixel_data_b_V           (trunc        ) [ 000110000]
zext_ln215               (zext         ) [ 000000000]
zext_ln215_1             (zext         ) [ 000000000]
ret_2                    (add          ) [ 000110000]
zext_ln215_2             (zext         ) [ 000000000]
zext_ln215_3             (zext         ) [ 000000000]
ret                      (add          ) [ 000000000]
zext_ln1364              (zext         ) [ 000101110]
specloopname_ln0         (specloopname ) [ 000000000]
specpipeline_ln65        (specpipeline ) [ 000000000]
specloopname_ln65        (specloopname ) [ 000000000]
mul_ln1364               (mul          ) [ 000000000]
gray_element_int_data_V  (partselect   ) [ 000000000]
write_ln304              (write        ) [ 000000000]
br_ln0                   (br           ) [ 001111110]
ret_ln84                 (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_out_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_out_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_out_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="image_w">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_w"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="image_h">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_h"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_64_1_VITIS_LOOP_65_2_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="image_h_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_h_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="image_w_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_w_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="empty_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="24" slack="0"/>
<pin id="89" dir="0" index="2" bw="3" slack="0"/>
<pin id="90" dir="0" index="3" bw="3" slack="0"/>
<pin id="91" dir="0" index="4" bw="1" slack="0"/>
<pin id="92" dir="0" index="5" bw="1" slack="0"/>
<pin id="93" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln304_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="0" index="3" bw="1" slack="0"/>
<pin id="105" dir="0" index="4" bw="1" slack="0"/>
<pin id="106" dir="0" index="5" bw="1" slack="0"/>
<pin id="107" dir="0" index="6" bw="8" slack="0"/>
<pin id="108" dir="0" index="7" bw="1" slack="0"/>
<pin id="109" dir="0" index="8" bw="1" slack="0"/>
<pin id="110" dir="0" index="9" bw="1" slack="4"/>
<pin id="111" dir="0" index="10" bw="1" slack="4"/>
<pin id="112" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/7 "/>
</bind>
</comp>

<comp id="121" class="1005" name="indvar_flatten_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="1"/>
<pin id="123" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="indvar_flatten_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="64" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="cast1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln64_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln64_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="1"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="color_element_int_data_V_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="color_element_int_data_V/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_i_i_user_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i_i_user/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_i_i_last_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_i_i_last/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="pixel_data_r_V_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="24" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="0" index="3" bw="6" slack="0"/>
<pin id="174" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_data_r_V/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="pixel_data_g_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="24" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="0" index="3" bw="5" slack="0"/>
<pin id="184" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_data_g_V/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="pixel_data_b_V_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="24" slack="0"/>
<pin id="191" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixel_data_b_V/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln215_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln215_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="ret_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_2/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln215_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="1"/>
<pin id="209" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln215_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="1"/>
<pin id="212" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="gray_element_int_data_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="21" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="0" index="3" bw="6" slack="0"/>
<pin id="218" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="gray_element_int_data_V/7 "/>
</bind>
</comp>

<comp id="223" class="1007" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="0" index="2" bw="21" slack="0"/>
<pin id="227" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret/4 zext_ln1364/4 mul_ln1364/4 "/>
</bind>
</comp>

<comp id="232" class="1005" name="cast_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="237" class="1005" name="cast1_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="242" class="1005" name="bound_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="247" class="1005" name="add_ln64_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln64 "/>
</bind>
</comp>

<comp id="252" class="1005" name="icmp_ln64_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_i_i_user_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="4"/>
<pin id="258" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_i_i_user "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_i_i_last_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="4"/>
<pin id="263" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_i_i_last "/>
</bind>
</comp>

<comp id="266" class="1005" name="pixel_data_b_V_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="1"/>
<pin id="268" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_data_b_V "/>
</bind>
</comp>

<comp id="271" class="1005" name="ret_2_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="1"/>
<pin id="273" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="86" pin=5"/></net>

<net id="113"><net_src comp="70" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="119"><net_src comp="72" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="120"><net_src comp="72" pin="0"/><net_sink comp="100" pin=8"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="74" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="80" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="132" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="136" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="125" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="125" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="86" pin="6"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="86" pin="6"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="86" pin="6"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="157" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="157" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="192"><net_src comp="157" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="169" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="179" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="193" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="219"><net_src comp="64" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="66" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="221"><net_src comp="68" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="222"><net_src comp="213" pin="4"/><net_sink comp="100" pin=6"/></net>

<net id="228"><net_src comp="207" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="210" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="231"><net_src comp="223" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="235"><net_src comp="132" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="240"><net_src comp="136" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="245"><net_src comp="140" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="250"><net_src comp="146" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="255"><net_src comp="152" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="161" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="100" pin=9"/></net>

<net id="264"><net_src comp="165" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="100" pin=10"/></net>

<net id="269"><net_src comp="189" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="274"><net_src comp="201" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="207" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_in_V_data_V | {}
	Port: stream_in_V_keep_V | {}
	Port: stream_in_V_strb_V | {}
	Port: stream_in_V_user_V | {}
	Port: stream_in_V_last_V | {}
	Port: stream_out_V_data_V | {7 }
	Port: stream_out_V_keep_V | {7 }
	Port: stream_out_V_strb_V | {7 }
	Port: stream_out_V_user_V | {7 }
	Port: stream_out_V_last_V | {7 }
 - Input state : 
	Port: ColorToGray : stream_in_V_data_V | {3 }
	Port: ColorToGray : stream_in_V_keep_V | {3 }
	Port: ColorToGray : stream_in_V_strb_V | {3 }
	Port: ColorToGray : stream_in_V_user_V | {3 }
	Port: ColorToGray : stream_in_V_last_V | {3 }
	Port: ColorToGray : stream_out_V_data_V | {}
	Port: ColorToGray : stream_out_V_keep_V | {}
	Port: ColorToGray : stream_out_V_strb_V | {}
	Port: ColorToGray : stream_out_V_user_V | {}
	Port: ColorToGray : stream_out_V_last_V | {}
	Port: ColorToGray : image_w | {1 }
	Port: ColorToGray : image_h | {1 }
  - Chain level:
	State 1
		bound : 1
	State 2
	State 3
		add_ln64 : 1
		icmp_ln64 : 1
		br_ln64 : 2
		pixel_data_r_V : 1
		pixel_data_g_V : 1
		pixel_data_b_V : 1
		zext_ln215 : 2
		zext_ln215_1 : 2
		ret_2 : 3
	State 4
		ret : 1
		zext_ln1364 : 2
		mul_ln1364 : 3
	State 5
	State 6
	State 7
		gray_element_int_data_V : 1
		write_ln304 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |            grp_fu_140           |    0    |   165   |    50   |
|----------|---------------------------------|---------|---------|---------|
|    add   |         add_ln64_fu_146         |    0    |    0    |    71   |
|          |           ret_2_fu_201          |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln64_fu_152        |    0    |    0    |    29   |
|----------|---------------------------------|---------|---------|---------|
|  addmul  |            grp_fu_223           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     image_h_read_read_fu_74     |    0    |    0    |    0    |
|   read   |     image_w_read_read_fu_80     |    0    |    0    |    0    |
|          |         empty_read_fu_86        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |     write_ln304_write_fu_100    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           cast_fu_132           |    0    |    0    |    0    |
|          |           cast1_fu_136          |    0    |    0    |    0    |
|   zext   |        zext_ln215_fu_193        |    0    |    0    |    0    |
|          |       zext_ln215_1_fu_197       |    0    |    0    |    0    |
|          |       zext_ln215_2_fu_207       |    0    |    0    |    0    |
|          |       zext_ln215_3_fu_210       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          | color_element_int_data_V_fu_157 |    0    |    0    |    0    |
|extractvalue|       tmp_i_i_user_fu_161       |    0    |    0    |    0    |
|          |       tmp_i_i_last_fu_165       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |      pixel_data_r_V_fu_169      |    0    |    0    |    0    |
|partselect|      pixel_data_g_V_fu_179      |    0    |    0    |    0    |
|          |  gray_element_int_data_V_fu_213 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |      pixel_data_b_V_fu_189      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    1    |   165   |   165   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln64_reg_247   |   64   |
|     bound_reg_242    |   64   |
|     cast1_reg_237    |   64   |
|     cast_reg_232     |   64   |
|   icmp_ln64_reg_252  |    1   |
|indvar_flatten_reg_121|   64   |
|pixel_data_b_V_reg_266|    8   |
|     ret_2_reg_271    |    9   |
| tmp_i_i_last_reg_261 |    1   |
| tmp_i_i_user_reg_256 |    1   |
+----------------------+--------+
|         Total        |   340  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_140 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_140 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  3.176  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   165  |   165  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   340  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   505  |   183  |
+-----------+--------+--------+--------+--------+
