
---------- Begin Simulation Statistics ----------
final_tick                               2638988781500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85517                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702276                       # Number of bytes of host memory used
host_op_rate                                    85793                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 27538.66                       # Real time elapsed on the host
host_tick_rate                               95828495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355011163                       # Number of instructions simulated
sim_ops                                    2362620070                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.638989                       # Number of seconds simulated
sim_ticks                                2638988781500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.901329                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              297847731                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           338843262                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         26905705                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        463524977                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39899026                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40470146                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          571120                       # Number of indirect misses.
system.cpu0.branchPred.lookups              589651466                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3959615                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801865                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17459704                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555058235                       # Number of branches committed
system.cpu0.commit.bw_lim_events             57389003                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419480                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       94807458                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224934699                       # Number of instructions committed
system.cpu0.commit.committedOps            2228741846                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3805650526                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.585640                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.349035                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2734955168     71.87%     71.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    635514683     16.70%     88.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    149580015      3.93%     92.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    145288751      3.82%     96.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     46244718      1.22%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16968150      0.45%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8701032      0.23%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11009006      0.29%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     57389003      1.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3805650526                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44167704                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151034791                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691563808                       # Number of loads committed
system.cpu0.commit.membars                    7608881                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608887      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238874617     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695365665     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264773145     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228741846                       # Class of committed instruction
system.cpu0.commit.refs                     960138838                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224934699                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228741846                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.367229                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.367229                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            725032434                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9458935                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           294880621                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2360387004                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1467689772                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1610091327                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17473227                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23591238                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10747681                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  589651466                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                401429259                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2365823977                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             11593206                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2401691042                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           91                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               53838486                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.111954                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1438291001                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         337746757                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.455994                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3831034441                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.627898                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.903834                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2148979391     56.09%     56.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1238002267     32.32%     88.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               231615522      6.05%     94.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               169015868      4.41%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32417449      0.85%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6090375      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1106072      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     421      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807076      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3831034441                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                     1435896296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            17716632                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567456314                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.438561                       # Inst execution rate
system.cpu0.iew.exec_refs                  1008153770                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 276166684                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              587953153                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            729442071                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810826                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9379673                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           277981151                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2323493208                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            731987086                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10214694                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2309872658                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2977727                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8428395                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17473227                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15849723                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       338846                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        38078092                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       144154                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13840                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8874469                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37878263                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9406121                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13840                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2018784                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15697848                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1044340788                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2293370095                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839343                       # average fanout of values written-back
system.cpu0.iew.wb_producers                876560626                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.435428                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2293542775                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2824071593                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1466493767                       # number of integer regfile writes
system.cpu0.ipc                              0.422435                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.422435                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611771      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1278096245     55.09%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18648458      0.80%     56.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802419      0.16%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           739154874     31.86%     88.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          272773534     11.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2320087352                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                80                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4971742                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002143                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 946847     19.04%     19.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    26      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3457669     69.55%     88.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               567196     11.41%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2317447268                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8476558018                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2293370044                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2418256682                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2312073293                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2320087352                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419915                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       94751359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           377237                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           435                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30793815                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3831034441                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.605603                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.846022                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2209443071     57.67%     57.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1098368265     28.67%     86.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          375592472      9.80%     96.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          127399284      3.33%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16215150      0.42%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1640737      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1640287      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             451116      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             284059      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3831034441                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.440501                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33458518                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5050008                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           729442071                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          277981151                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2896                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      5266930737                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11046920                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              632557120                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421425839                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26852819                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1486427376                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24643791                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               103869                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2876991688                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2349898989                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1509540086                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1599137792                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              42997969                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17473227                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             95209364                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                88114243                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2876991644                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        229562                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8820                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 56070846                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8807                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6071773647                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4672537219                       # The number of ROB writes
system.cpu0.timesIdled                       46744363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2863                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.571487                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18084521                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19326957                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1784024                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32678287                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            928893                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         944213                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           15320                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35950576                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47718                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801579                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1382427                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29519006                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3277703                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405416                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15277846                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130076464                       # Number of instructions committed
system.cpu1.commit.committedOps             133878224                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    712744036                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.187835                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.858480                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    657581254     92.26%     92.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27306081      3.83%     96.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9159498      1.29%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8662740      1.22%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2064430      0.29%     98.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       792007      0.11%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3476713      0.49%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       423610      0.06%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3277703      0.46%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    712744036                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457339                       # Number of function calls committed.
system.cpu1.commit.int_insts                125282363                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891685                       # Number of loads committed
system.cpu1.commit.membars                    7603280                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603280      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77457597     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693264     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123939      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133878224                       # Class of committed instruction
system.cpu1.commit.refs                      48817215                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130076464                       # Number of Instructions Simulated
system.cpu1.committedOps                    133878224                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.521178                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.521178                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            631930109                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               417898                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17286042                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             155189656                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22690770                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50876398                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1384138                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1191983                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8732171                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35950576                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23513737                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    688356594                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               350061                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     157377353                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3571470                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050058                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25471256                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19013414                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.219135                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         715613586                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.225233                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.667353                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               617337034     86.27%     86.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                58619986      8.19%     94.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23867431      3.34%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10773709      1.51%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3435348      0.48%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  718800      0.10%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  860784      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     485      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           715613586                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2561717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1507050                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31639984                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.201410                       # Inst execution rate
system.cpu1.iew.exec_refs                    52348669                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12367622                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              532364542                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40348989                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802297                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1436538                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12789627                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          149139893                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39981047                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1263625                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144647401                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2924922                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5159909                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1384138                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13131551                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       105617                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1170493                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        43621                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2026                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5785                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3457304                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       864097                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2026                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       516480                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        990570                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84090741                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143315326                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.834294                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70156365                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.199555                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143374108                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179645952                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96340510                       # number of integer regfile writes
system.cpu1.ipc                              0.181121                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.181121                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603385      5.21%      5.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85588617     58.66%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  49      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44098767     30.22%     94.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8620106      5.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145911026                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4376268                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029993                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 792909     18.12%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3142201     71.80%     89.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               441154     10.08%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142683893                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1012207243                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143315314                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        164403251                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137734143                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145911026                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405750                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15261668                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           395365                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           334                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6866299                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    715613586                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.203896                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.666477                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          626308972     87.52%     87.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           57955278      8.10%     95.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17886179      2.50%     98.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6020264      0.84%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5116033      0.71%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             921919      0.13%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             988358      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             213941      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             202642      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      715613586                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.203169                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23986374                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2330963                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40348989                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12789627                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       718175303                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4559781711                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              570996844                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89331447                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24349330                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25838411                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6061426                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                98386                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            191085421                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152945745                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102758214                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53737354                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              31588202                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1384138                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             63634752                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13426767                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       191085409                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22087                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               640                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52754128                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           640                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   858622182                       # The number of ROB reads
system.cpu1.rob.rob_writes                  301190020                       # The number of ROB writes
system.cpu1.timesIdled                          58920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         13848717                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3364372                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            20457885                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              68564                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3755999                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     28485169                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      56900485                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       748001                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        74411                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     92778180                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     18577955                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    185547573                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       18652366                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23104205                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5804075                       # Transaction distribution
system.membus.trans_dist::CleanEvict         22611086                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              341                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            260                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5379469                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5379465                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23104205                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1048                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     85384154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               85384154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2194415680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2194415680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          28485323                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                28485323    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            28485323                       # Request fanout histogram
system.membus.respLayer1.occupancy       148718155589                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         87486603317                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1104692500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1167185203.842293                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2622706500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2633465319000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5523462500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    346680110                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       346680110                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    346680110                       # number of overall hits
system.cpu0.icache.overall_hits::total      346680110                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     54749149                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      54749149                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     54749149                       # number of overall misses
system.cpu0.icache.overall_misses::total     54749149                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1554823020998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1554823020998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1554823020998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1554823020998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    401429259                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    401429259                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    401429259                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    401429259                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136386                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136386                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136386                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136386                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28399.035408                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28399.035408                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28399.035408                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28399.035408                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3060                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           51                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47814326                       # number of writebacks
system.cpu0.icache.writebacks::total         47814326                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      6934789                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      6934789                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      6934789                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      6934789                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47814360                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47814360                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47814360                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47814360                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1259654772498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1259654772498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1259654772498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1259654772498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.119110                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.119110                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.119110                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.119110                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26344.695872                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26344.695872                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26344.695872                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26344.695872                       # average overall mshr miss latency
system.cpu0.icache.replacements              47814326                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    346680110                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      346680110                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     54749149                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     54749149                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1554823020998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1554823020998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    401429259                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    401429259                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136386                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136386                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28399.035408                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28399.035408                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      6934789                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      6934789                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47814360                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47814360                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1259654772498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1259654772498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.119110                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.119110                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26344.695872                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26344.695872                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999979                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          394493057                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47814327                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.250520                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999979                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        850672877                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       850672877                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    890342685                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       890342685                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    890342685                       # number of overall hits
system.cpu0.dcache.overall_hits::total      890342685                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     57993109                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      57993109                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     57993109                       # number of overall misses
system.cpu0.dcache.overall_misses::total     57993109                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2312393022269                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2312393022269                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2312393022269                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2312393022269                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    948335794                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    948335794                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    948335794                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    948335794                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061153                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061153                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061153                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061153                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 39873.582606                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 39873.582606                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 39873.582606                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 39873.582606                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     25277497                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2675772                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           351705                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          24409                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    71.871304                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   109.622352                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41247677                       # number of writebacks
system.cpu0.dcache.writebacks::total         41247677                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18203360                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18203360                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18203360                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18203360                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39789749                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39789749                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39789749                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39789749                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 912841980922                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 912841980922                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 912841980922                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 912841980922                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041957                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041957                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041957                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041957                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22941.637076                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22941.637076                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22941.637076                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22941.637076                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41247677                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    637874862                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      637874862                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     45693633                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     45693633                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1438612194000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1438612194000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    683568495                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    683568495                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.066846                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066846                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 31483.865465                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31483.865465                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10666559                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10666559                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35027074                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35027074                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 675016136500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 675016136500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051241                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051241                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19271.268177                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19271.268177                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    252467823                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     252467823                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12299476                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12299476                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 873780828269                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 873780828269                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264767299                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264767299                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.046454                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.046454                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71042.118239                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71042.118239                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7536801                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7536801                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4762675                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4762675                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 237825844422                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 237825844422                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017988                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017988                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 49935.350286                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 49935.350286                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2756                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2756                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16287500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16287500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.464520                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.464520                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5909.833091                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5909.833091                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2742                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2742                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       887500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       887500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002360                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002360                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 63392.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63392.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       804500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       804500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5864                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024386                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024386                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5625.874126                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5625.874126                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       661500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       661500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024386                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024386                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4625.874126                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4625.874126                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336698                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336698                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465167                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465167                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130585463500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130585463500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801865                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801865                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385381                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385381                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89126.675321                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89126.675321                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465167                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465167                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 129120296500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 129120296500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385381                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385381                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88126.675321                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88126.675321                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996304                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          933943353                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41254685                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.638480                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996304                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1945553629                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1945553629                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            37429245                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            36272700                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               52845                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              468296                       # number of demand (read+write) hits
system.l2.demand_hits::total                 74223086                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           37429245                       # number of overall hits
system.l2.overall_hits::.cpu0.data           36272700                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              52845                       # number of overall hits
system.l2.overall_hits::.cpu1.data             468296                       # number of overall hits
system.l2.overall_hits::total                74223086                       # number of overall hits
system.l2.demand_misses::.cpu0.inst          10385112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4973460                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14597                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3165256                       # number of demand (read+write) misses
system.l2.demand_misses::total               18538425                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst         10385112                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4973460                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14597                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3165256                       # number of overall misses
system.l2.overall_misses::total              18538425                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 791654333483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 521157727233                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1470060964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 344880201113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1659162322793                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 791654333483                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 521157727233                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1470060964                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 344880201113                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1659162322793                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47814357                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41246160                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           67442                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3633552                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             92761511                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47814357                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41246160                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          67442                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3633552                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            92761511                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.217197                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.120580                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.216438                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.871119                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.199850                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.217197                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.120580                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.216438                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.871119                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.199850                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 76229.734786                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104787.758871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100709.800918                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108958.075149                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89498.558955                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 76229.734786                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104787.758871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100709.800918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108958.075149                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89498.558955                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             606821                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     18658                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.523368                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   9860805                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5804075                       # number of writebacks
system.l2.writebacks::total                   5804075                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         151010                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          10166                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              161295                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        151010                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         10166                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             161295                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst     10385058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4822450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3155090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          18377130                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst     10385058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4822450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3155090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     10228192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28605322                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 687799472984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 461734983635                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1321033964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 312564755665                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1463420246248                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 687799472984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 461734983635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1321033964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 312564755665                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 996232562766                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2459652809014                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.217195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.116919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.215474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.868321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.198112                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.217195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.116919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.215474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.868321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.308375                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 66229.718985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95746.971692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90905.172309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99066.827148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79632.687272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 66229.718985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95746.971692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90905.172309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99066.827148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97400.651334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85985.845886                       # average overall mshr miss latency
system.l2.replacements                       46860932                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9244930                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9244930                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9244930                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9244930                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83148027                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83148027                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83148027                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83148027                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     10228192                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10228192                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 996232562766                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 996232562766                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97400.651334                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97400.651334                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 51                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       237000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       267500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.965517                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.766667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.864407                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8464.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1326.086957                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5245.098039                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       557000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       455000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1012000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.965517                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.766667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.864407                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19892.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19782.608696                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19843.137255                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2458.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         1475                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       161500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       240000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       401500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20187.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20075                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2985134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           249366                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3234500                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3234450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2220688                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5455138                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 323045400674                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 236864192564                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  559909593238                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6219584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2470054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8689638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.520043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.899044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.627775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99876.455247                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106662.526462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102638.942083                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        70500                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6048                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            76548                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3163950                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2214640                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5378590                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 285536715337                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 214189490591                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 499726205928                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.508708                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.896596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.618966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90246.911404                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96715.263244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92910.261970                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      37429245                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         52845                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           37482090                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst     10385112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         10399709                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 791654333483                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1470060964                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 793124394447                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47814357                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        67442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       47881799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.217197                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.216438                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.217195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 76229.734786                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100709.800918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76264.094933                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           119                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst     10385058                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14532                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     10399590                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 687799472984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1321033964                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 689120506948                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.217195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.215474                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.217193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 66229.718985                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90905.172309                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66264.199545                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33287566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       218930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          33506496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1739010                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       944568                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2683578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 198112326559                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 108016008549                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 306128335108                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35026576                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1163498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36190074                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.049648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.811835                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.074152                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113922.476903                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114354.931089                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114074.692484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        80510                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4118                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        84628                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1658500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       940450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2598950                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 176198268298                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  98375265074                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 274573533372                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.047350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.808295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071814                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 106239.534699                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104604.460709                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105647.870629                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          106                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               112                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1209                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           85                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1294                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     20100488                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       367998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     20468486                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1315                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           91                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1406                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.919392                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.934066                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.920341                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16625.713813                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4329.388235                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15817.995363                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          240                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          246                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          969                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           79                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1048                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     19155985                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1635485                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     20791470                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.736882                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.868132                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.745377                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19768.818369                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20702.341772                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19839.188931                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999961                       # Cycle average of tags in use
system.l2.tags.total_refs                   195098572                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  46861290                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.163321                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.386751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.721997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.986333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.618707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.274693                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.568543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.202911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.176167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.843750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.156250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1528109018                       # Number of tag accesses
system.l2.tags.data_accesses               1528109018                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     664643648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     308713344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        930048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     201932672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    646735168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1822954880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    664643648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       930048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     665573696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    371460800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       371460800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst       10385057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4823646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3155198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     10105237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            28483670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5804075                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5804075                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        251855428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        116981681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           352426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         76518958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    245069313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             690777806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    251855428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       352426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        252207854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      140758764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            140758764                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      140758764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       251855428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       116981681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          352426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        76518958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    245069313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            831536570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5456421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples  10385057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4451962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3079784.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  10091606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020352492250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       334690                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       334690                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            52451648                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5134285                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    28483670                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5804075                       # Number of write requests accepted
system.mem_ctrls.readBursts                  28483670                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5804075                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 460729                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                347654                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            824809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            841106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1048032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           5754261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            988597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8535675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            969354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            923145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            909130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            907381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           935963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           848962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           858108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           858186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           825515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1994717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            292593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            325293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            326661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            404040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            389354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            410100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            384476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            367743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            379160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           354095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           320969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           307966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           317331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           297588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           291230                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 859424311216                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               140114705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1384854454966                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30668.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49418.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 21954060                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2921633                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              28483670                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5804075                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14422996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2945664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1333081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1084836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  997897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  886695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  781039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  732324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  674537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  606773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 605513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 996833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 553053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 398318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 361921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 311416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 233378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  89735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  30295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 137784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 295187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 329480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 333901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 333289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 332997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 332480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 333547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 335400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 345398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 335631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 335749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 331548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 325557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  15779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  14541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  14084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  13909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  14688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  16147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  12402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  13325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8603634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    249.043155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.006260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.850143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4812543     55.94%     55.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1561428     18.15%     74.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       344958      4.01%     78.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       207901      2.42%     80.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       279375      3.25%     83.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       210557      2.45%     86.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       270517      3.14%     89.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       155206      1.80%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       761149      8.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8603634                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       334690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.727939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.516699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    716.149226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       334685    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::376832-393215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        334690                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       334690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.302824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.281418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.881901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           292625     87.43%     87.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4822      1.44%     88.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            23427      7.00%     95.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8686      2.60%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3326      0.99%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1036      0.31%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              454      0.14%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              181      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               85      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               31      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        334690                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1793468224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                29486656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349209088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1822954880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            371460800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       679.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       132.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    690.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2638988763500                       # Total gap between requests
system.mem_ctrls.avgGap                      76965.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    664643648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    284925568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       930048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    197106176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    645862784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349209088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 251855427.601407557726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 107967707.175340250134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 352425.901360354037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 74690039.374841496348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 244738738.007401406765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 132326855.819943919778                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst     10385057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4823646                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14532                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3155198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     10105237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5804075                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 261951759650                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 265196608178                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    707563478                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 182332080334                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 674666443326                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 63606219922270                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     25223.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54978.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48690.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57787.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66764.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10958890.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          26625288480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14151657465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         58105048680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13760348040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     208319320560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     707907969420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     417238665600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1446108298245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.978191                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1076159574920                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  88121540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1474707666580                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          34804701120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          18499133565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        141978750060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14722018200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     208319320560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1173517157100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25146718080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1616987798685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        612.730077                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  53118549968                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  88121540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2497748691532                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    25904038784.090908                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   124501739698.738998                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     94.32%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::9e+11-9.5e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 912945199000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   359433368500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2279555413000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23442249                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23442249                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23442249                       # number of overall hits
system.cpu1.icache.overall_hits::total       23442249                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        71488                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         71488                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        71488                       # number of overall misses
system.cpu1.icache.overall_misses::total        71488                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2321145000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2321145000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2321145000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2321145000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23513737                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23513737                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23513737                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23513737                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003040                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32469.015779                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32469.015779                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32469.015779                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32469.015779                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        67410                       # number of writebacks
system.cpu1.icache.writebacks::total            67410                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4046                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4046                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4046                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4046                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        67442                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        67442                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        67442                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        67442                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2170319000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2170319000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2170319000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2170319000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002868                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002868                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002868                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002868                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 32180.525489                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32180.525489                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 32180.525489                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32180.525489                       # average overall mshr miss latency
system.cpu1.icache.replacements                 67410                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23442249                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23442249                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        71488                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        71488                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2321145000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2321145000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23513737                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23513737                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32469.015779                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32469.015779                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4046                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4046                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        67442                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        67442                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2170319000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2170319000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002868                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002868                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 32180.525489                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32180.525489                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995789                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23116879                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            67410                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           342.929521                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        345834500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995789                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999868                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999868                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47094916                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47094916                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36671019                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36671019                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36671019                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36671019                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9869124                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9869124                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9869124                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9869124                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1066898344583                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1066898344583                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1066898344583                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1066898344583                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46540143                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46540143                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46540143                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46540143                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.212056                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.212056                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.212056                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.212056                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 108104.665073                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108104.665073                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 108104.665073                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108104.665073                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     10140864                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1412330                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            99880                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          14147                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   101.530477                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    99.832473                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3633461                       # number of writebacks
system.cpu1.dcache.writebacks::total          3633461                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7574531                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7574531                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7574531                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7574531                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2294593                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2294593                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2294593                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2294593                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 238517872986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 238517872986                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 238517872986                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 238517872986                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049304                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049304                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049304                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049304                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103947.790735                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103947.790735                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103947.790735                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103947.790735                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3633461                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32544851                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32544851                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5871793                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5871793                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 508818049500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 508818049500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38416644                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38416644                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152845                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152845                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86654.629940                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86654.629940                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4708065                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4708065                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1163728                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1163728                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 113033997500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 113033997500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030292                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030292                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97130.942540                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97130.942540                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4126168                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4126168                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3997331                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3997331                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 558080295083                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 558080295083                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123499                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123499                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.492070                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.492070                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 139613.230699                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 139613.230699                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2866466                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2866466                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1130865                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1130865                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 125483875486                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 125483875486                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139209                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139209                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 110962.736919                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 110962.736919                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6179500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6179500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.325581                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.325581                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40126.623377                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40126.623377                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2973000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2973000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101480                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101480                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 61937.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61937.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       813500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       813500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          449                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.262806                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.262806                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6894.067797                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6894.067797                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       696500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       696500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.262806                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.262806                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5902.542373                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5902.542373                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455413                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455413                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346166                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346166                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120303319500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120303319500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801579                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801579                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354107                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354107                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89367.373340                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89367.373340                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346166                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346166                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118957153500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118957153500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354107                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354107                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88367.373340                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88367.373340                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.989394                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42765698                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3640650                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.746721                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        345846000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.989394                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.905919                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.905919                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104325964                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104325964                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2638988781500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84072626                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15049005                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     83517940                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        41056857                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         18819781                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            606                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8703161                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8703161                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      47881802                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36190825                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1406                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1406                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143443042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    123750264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       202294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10908070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             278303670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6120235648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5279605696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8630528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465088704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11873560576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        65695522                       # Total snoops (count)
system.tol2bus.snoopTraffic                 372374848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        158462243                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.122992                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.329914                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              139049827     87.75%     87.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1               19335549     12.20%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  76541      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    326      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          158462243                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       185540002289                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61883674500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71741027942                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5462421235                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         101277769                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6022                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2862952150000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 512987                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710084                       # Number of bytes of host memory used
host_op_rate                                   514608                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5285.70                       # Real time elapsed on the host
host_tick_rate                               42371552                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711495357                       # Number of instructions simulated
sim_ops                                    2720064713                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.223963                       # Number of seconds simulated
sim_ticks                                223963368500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.618935                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               40187556                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            42926739                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7414525                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         73406286                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             48893                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          64647                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15754                       # Number of indirect misses.
system.cpu0.branchPred.lookups               79084938                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10851                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9651                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5520423                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38556578                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11488267                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1375212                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      114418862                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181713190                       # Number of instructions committed
system.cpu0.commit.committedOps             182393745                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    411199402                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.443565                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.517579                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    351525710     85.49%     85.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     31458475      7.65%     93.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6616207      1.61%     94.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4513848      1.10%     95.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1382035      0.34%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       789082      0.19%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1198820      0.29%     96.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2226958      0.54%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11488267      2.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    411199402                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89569                       # Number of function calls committed.
system.cpu0.commit.int_insts                178834533                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42071916                       # Number of loads committed
system.cpu0.commit.membars                    1023982                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1024747      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133586520     73.24%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7526      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42080939     23.07%     96.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5688172      3.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182393745                       # Class of committed instruction
system.cpu0.commit.refs                      47770075                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181713190                       # Number of Instructions Simulated
system.cpu0.committedOps                    182393745                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.447761                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.447761                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            227145675                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1902794                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34600929                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             324410518                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32734284                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                160015010                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5522602                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5737635                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6359466                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   79084938                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 21811949                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    396351209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               262569                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          422                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     369450166                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14833408                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.177803                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28008601                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          40236449                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.830616                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         431777037                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.864854                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.028494                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               200047899     46.33%     46.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               129708670     30.04%     76.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73854441     17.10%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22859780      5.29%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1818028      0.42%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1687522      0.39%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1314614      0.30%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   59015      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  427068      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           431777037                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3096                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2257                       # number of floating regfile writes
system.cpu0.idleCycles                       13013410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6001695                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52908435                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.583044                       # Inst execution rate
system.cpu0.iew.exec_refs                    73421151                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5817422                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              120364002                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             69134877                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            614867                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3652935                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6121475                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          296657545                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             67603729                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6084862                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            259332334                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1157189                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13059173                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5522602                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15226098                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1414538                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           88341                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          300                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          517                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     27062961                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       423316                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           517                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1890214                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4111481                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                197054780                       # num instructions consuming a value
system.cpu0.iew.wb_count                    246570201                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.795275                       # average fanout of values written-back
system.cpu0.iew.wb_producers                156712703                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.554351                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     247196856                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               332645947                       # number of integer regfile reads
system.cpu0.int_regfile_writes              187885759                       # number of integer regfile writes
system.cpu0.ipc                              0.408537                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.408537                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1026478      0.39%      0.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            188774471     71.12%     71.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7832      0.00%     71.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2268      0.00%     71.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1545      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            69789843     26.29%     97.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5812674      2.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            631      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             265417196                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3664                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7306                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3627                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3673                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3406657                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012835                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2115122     62.09%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     8      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     32      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1242638     36.48%     98.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                48823      1.43%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               18      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             267793711                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         967010887                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    246566574                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        410918180                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 294720854                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                265417196                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1936691                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      114263802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1000107                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        561479                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57634995                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    431777037                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.614709                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.196539                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          297749266     68.96%     68.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           69428789     16.08%     85.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           31394660      7.27%     92.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15119088      3.50%     95.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10374844      2.40%     98.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2535091      0.59%     98.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2845135      0.66%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2045130      0.47%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             285034      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      431777037                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.596724                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1105776                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           71120                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            69134877                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6121475                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5684                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       444790447                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3136302                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              158435622                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137512372                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4068125                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41082104                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24555192                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1353403                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            401940197                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             312238727                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          239836530                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                155615332                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2292944                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5522602                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             34291879                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               102324162                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3102                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       401937095                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      36829498                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            597910                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21104011                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        597918                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   696503241                       # The number of ROB reads
system.cpu0.rob.rob_writes                  614261504                       # The number of ROB writes
system.cpu0.timesIdled                         125788                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1731                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.390689                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               37735427                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            39148415                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6768902                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         67974847                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             28158                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          33950                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5792                       # Number of indirect misses.
system.cpu1.branchPred.lookups               73562362                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1755                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8938                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5176650                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36968668                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11377109                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         571473                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      113617575                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174771004                       # Number of instructions committed
system.cpu1.commit.committedOps             175050898                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    371458492                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.471253                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.575799                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    315806500     85.02%     85.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29108558      7.84%     92.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5486676      1.48%     94.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4278399      1.15%     95.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1332190      0.36%     95.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       760723      0.20%     96.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1173815      0.32%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2134522      0.57%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11377109      3.06%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    371458492                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37964                       # Number of function calls committed.
system.cpu1.commit.int_insts                172107421                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40468940                       # Number of loads committed
system.cpu1.commit.membars                     423063                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       423063      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129362426     73.90%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40477878     23.12%     97.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4786832      2.73%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        175050898                       # Class of committed instruction
system.cpu1.commit.refs                      45264710                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174771004                       # Number of Instructions Simulated
system.cpu1.committedOps                    175050898                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.256809                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.256809                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            194881026                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1600361                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33694735                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             315444894                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28967725                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                156566744                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5177677                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5086731                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6073219                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   73562362                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20180451                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    360877861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               237156                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     353000307                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13539858                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.186505                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24018521                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          37763585                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.894975                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         391666391                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.902986                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.980430                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               167265655     42.71%     42.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               127114578     32.45%     75.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                71510107     18.26%     93.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22131237      5.65%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1720219      0.44%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1592648      0.41%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  153096      0.04%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   52586      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  126265      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           391666391                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2758338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5651924                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51338482                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.638499                       # Inst execution rate
system.cpu1.iew.exec_refs                    70572540                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4917133                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              119677790                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             67239298                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            189119                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3552889                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4998475                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          288519509                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             65655407                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6096264                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            251839711                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1145543                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10889866                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5177677                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13039230                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1349736                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           82513                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          178                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          182                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     26770358                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       202705                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           182                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1844393                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3807531                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                193085562                       # num instructions consuming a value
system.cpu1.iew.wb_count                    239365612                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.794730                       # average fanout of values written-back
system.cpu1.iew.wb_producers                153450811                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.606873                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     239990870                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               322716133                       # number of integer regfile reads
system.cpu1.int_regfile_writes              183526164                       # number of integer regfile writes
system.cpu1.ipc                              0.443104                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.443104                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423943      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            184786272     71.64%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 321      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            67813610     26.29%     98.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4911447      1.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             257935975                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3302687                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012804                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2106473     63.78%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1193240     36.13%     99.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2974      0.09%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             260814719                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         911829595                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    239365612                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        401988300                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 287849445                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                257935975                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             670064                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      113468611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           988567                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         98591                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     56904738                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    391666391                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.658560                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.233682                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          262948721     67.14%     67.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65208239     16.65%     83.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           30932853      7.90%     91.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14783051      3.77%     95.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10194543      2.60%     98.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2457481      0.63%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2824638      0.72%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2035448      0.52%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             281417      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      391666391                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.653955                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           769006                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           62059                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            67239298                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4998475                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    880                       # number of misc regfile reads
system.cpu1.numCycles                       394424729                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    53414223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              155707370                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            133033747                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4035720                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36823573                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              23624886                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1357147                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            391158788                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             304059438                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          235021000                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                152385693                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                328269                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5177677                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             31173303                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               101987253                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       391158788                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10398775                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            172614                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 20315876                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        172677                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   648745345                       # The number of ROB reads
system.cpu1.rob.rob_writes                  597603659                       # The number of ROB writes
system.cpu1.timesIdled                          25154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4272225                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1370714                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6928685                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              16545                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1348965                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10841485                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21231957                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1304772                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       340807                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11244445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7516250                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22486772                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7857057                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10454245                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       837241                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9553615                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           105897                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4097                       # Transaction distribution
system.membus.trans_dist::ReadExReq            275109                       # Transaction distribution
system.membus.trans_dist::ReadExResp           274748                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10454245                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1752                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31960950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31960950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    740239040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               740239040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           105015                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10841100                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10841100    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10841100                       # Request fanout histogram
system.membus.respLayer1.occupancy        55884249006                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         26814569774                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   223963368500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   223963368500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                308                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          154                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10183298.701299                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16983641.723760                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          154    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    120530000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            154                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   222395140500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1568228000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     21683084                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21683084                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     21683084                       # number of overall hits
system.cpu0.icache.overall_hits::total       21683084                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       128864                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        128864                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       128864                       # number of overall misses
system.cpu0.icache.overall_misses::total       128864                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9860115495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9860115495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9860115495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9860115495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     21811948                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21811948                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     21811948                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21811948                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005908                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005908                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005908                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005908                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76515.671522                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76515.671522                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76515.671522                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76515.671522                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        31844                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              358                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    88.949721                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       118739                       # number of writebacks
system.cpu0.icache.writebacks::total           118739                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10125                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10125                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10125                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10125                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       118739                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       118739                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       118739                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       118739                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9095767995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9095767995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9095767995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9095767995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005444                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005444                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005444                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005444                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76603.036871                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76603.036871                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76603.036871                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76603.036871                       # average overall mshr miss latency
system.cpu0.icache.replacements                118739                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     21683084                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21683084                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       128864                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       128864                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9860115495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9860115495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     21811948                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21811948                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005908                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005908                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76515.671522                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76515.671522                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10125                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10125                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       118739                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       118739                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9095767995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9095767995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005444                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005444                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76603.036871                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76603.036871                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21803235                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           118771                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           183.573726                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43742635                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43742635                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     44135477                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        44135477                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     44135477                       # number of overall hits
system.cpu0.dcache.overall_hits::total       44135477                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     21654411                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      21654411                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     21654411                       # number of overall misses
system.cpu0.dcache.overall_misses::total     21654411                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1483264807429                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1483264807429                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1483264807429                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1483264807429                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     65789888                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65789888                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     65789888                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65789888                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.329145                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.329145                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.329145                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.329145                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68497.120860                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68497.120860                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68497.120860                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68497.120860                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     59168734                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        86671                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1516088                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1247                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.027242                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.503609                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5606723                       # number of writebacks
system.cpu0.dcache.writebacks::total          5606723                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15907916                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15907916                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15907916                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15907916                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5746495                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5746495                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5746495                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5746495                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 400652139457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 400652139457                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 400652139457                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 400652139457                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087346                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087346                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087346                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087346                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 69721.132526                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69721.132526                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 69721.132526                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69721.132526                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5606661                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     40390292                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       40390292                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20050170                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20050170                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1350370411000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1350370411000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60440462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60440462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.331734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.331734                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67349.574143                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67349.574143                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14598052                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14598052                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5452118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5452118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 380553843000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 380553843000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090206                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090206                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 69799.267551                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69799.267551                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3745185                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3745185                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1604241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1604241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 132894396429                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 132894396429                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5349426                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5349426                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.299890                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.299890                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 82839.421526                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82839.421526                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1309864                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1309864                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       294377                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       294377                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  20098296457                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  20098296457                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.055030                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055030                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 68274.003937                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68274.003937                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338446                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338446                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1346                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1346                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     45756500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     45756500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       339792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       339792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.003961                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.003961                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33994.427935                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33994.427935                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1126                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1126                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          220                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          220                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3299500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3299500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.000647                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000647                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14997.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14997.727273                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2334                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2334                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20508000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20508000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339067                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339067                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006884                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006884                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8786.632391                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8786.632391                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2285                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2285                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18232000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18232000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006739                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006739                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7978.993435                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7978.993435                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       176000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       176000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       167000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       167000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2466                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2466                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7185                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7185                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    350229500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    350229500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9651                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9651                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.744482                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.744482                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 48744.537230                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 48744.537230                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7185                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7185                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    343044500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    343044500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.744482                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.744482                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 47744.537230                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 47744.537230                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.938584                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           50576942                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5692943                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.884147                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.938584                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998081                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998081                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        138649707                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       138649707                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11644                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1592767                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3526                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1546825                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3154762                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11644                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1592767                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3526                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1546825                       # number of overall hits
system.l2.overall_hits::total                 3154762                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            107094                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4008018                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             20963                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3792609                       # number of demand (read+write) misses
system.l2.demand_misses::total                7928684                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           107094                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4008018                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            20963                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3792609                       # number of overall misses
system.l2.overall_misses::total               7928684                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8777904472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 369081090457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1830631979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 345430162052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     725119788960                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8777904472                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 369081090457                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1830631979                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 345430162052                       # number of overall miss cycles
system.l2.overall_miss_latency::total    725119788960                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          118738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5600785                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24489                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5339434                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11083446                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         118738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5600785                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24489                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5339434                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11083446                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.901935                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.715617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.856017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.710302                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.715363                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.901935                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.715617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.856017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.710302                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.715363                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81964.484210                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92085.686855                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87326.812908                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91079.824483                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91455.251459                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81964.484210                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92085.686855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87326.812908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91079.824483                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91455.251459                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             133609                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5274                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.333523                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2754217                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              837241                       # number of writebacks
system.l2.writebacks::total                    837241                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            230                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          65550                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            335                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          42651                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              108766                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           230                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         65550                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           335                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         42651                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             108766                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       106864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3942468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        20628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3749958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7819918                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       106864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3942468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        20628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3749958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2973422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10793340                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7696826473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 325514178534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1607007481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 305567531624                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 640385544112                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7696826473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 325514178534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1607007481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 305567531624                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 262307062567                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 902692606679                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.899998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.703913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.842337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.702314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.705549                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.899998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.703913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.842337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.702314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.973825                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72024.502854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 82566.092745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77904.182713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 81485.587738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81891.593251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72024.502854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 82566.092745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77904.182713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 81485.587738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88217.233399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83634.223204                       # average overall mshr miss latency
system.l2.replacements                       18172010                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1233209                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1233209                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1233209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1233209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8712025                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8712025                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      8712026                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8712026                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2973422                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2973422                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 262307062567                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 262307062567                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88217.233399                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88217.233399                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9392                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9389                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                18781                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2286                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2395                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4681                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3774500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3261500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7036000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        11678                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        11784                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23462                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.195753                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.203242                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.199514                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1651.137358                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1361.795407                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1503.097629                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              19                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2279                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2383                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4662                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     45926489                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     48500976                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     94427465                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.195153                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.202223                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.198704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20152.035542                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20352.906420                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20254.711497                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           101                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                128                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          360                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          226                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              586                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1054000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       746500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1800500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          461                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          253                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            714                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.780911                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.893281                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.820728                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2927.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3303.097345                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3072.525597                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          359                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          224                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          583                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7302000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4407500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11709500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.778742                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.885375                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.816527                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20339.832869                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19676.339286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20084.905660                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            39720                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            28187                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 67907                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         175668                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         119004                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              294672                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  18751474915                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12534632925                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   31286107840                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       215388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       147191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            362579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.815589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.808501                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.812711                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106743.828785                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105329.509302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106172.652441                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        18359                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1990                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            20349                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       157309                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       117014                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         274323                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  15695985932                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  11212756935                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26908742867                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.730352                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.794981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.756588                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99778.054224                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95824.063232                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98091.457395                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11644                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3526                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15170                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       107094                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        20963                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           128057                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8777904472                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1830631979                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10608536451                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       118738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24489                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         143227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.901935                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.856017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.894084                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81964.484210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87326.812908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82842.300312                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          230                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          335                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           565                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       106864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        20628                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       127492                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7696826473                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1607007481                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9303833954                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.899998                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.842337                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.890139                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72024.502854                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77904.182713                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72975.825573                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1553047                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1518638                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3071685                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3832350                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3673605                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7505955                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 350329615542                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 332895529127                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 683225144669                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5385397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5192243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10577640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.711619                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.707518                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.709606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91413.784112                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 90618.215384                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91024.412572                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        47191                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        40661                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        87852                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3785159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3632944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7418103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 309818192602                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 294354774689                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 604172967291                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.702856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.699687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.701300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81850.773667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 81023.757781                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81445.750658                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1287                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           51                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1338                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2837                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          129                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2966                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     97908000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1212000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     99120000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4124                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          180                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4304                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.687924                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.716667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.689126                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 34511.103278                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9395.348837                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 33418.745786                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1228                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1239                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1609                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          118                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1727                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     31649475                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2259499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     33908974                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.390155                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.655556                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.401255                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19670.276569                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19148.296610                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19634.611465                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999667                       # Cycle average of tags in use
system.l2.tags.total_refs                    23850843                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18174626                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.312315                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.393058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.206937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.804927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.239390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.814690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.540664                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.553017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.075077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.075230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.289698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 186632322                       # Number of tag accesses
system.l2.tags.data_accesses                186632322                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6839360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     252380864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1320192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     240014080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    186101056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          686655552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6839360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1320192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8159552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     53583424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        53583424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         106865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3943451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          20628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3750220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2907829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10728993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       837241                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             837241                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         30537851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1126884569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5894678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1071666682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    830944173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3065927953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     30537851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5894678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36432529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      239250840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            239250840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      239250840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        30537851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1126884569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5894678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1071666682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    830944173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3305178793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    804180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    106865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3914823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     20628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3726443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2881839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000995735758                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49403                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            19083405                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             757754                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10728993                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     837242                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10728993                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   837242                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  78395                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33062                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            394670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            420805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            605709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            739752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            738188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1258585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1552258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1174315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            607282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            441375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           550022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           452774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           430473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           435020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           418977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           430393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             56391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             61740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45320                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 287211468922                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                53252990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            486910181422                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26966.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45716.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8698987                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  724045                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10728993                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               837242                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2292043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2403166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1763026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1143579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  729432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  489004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  349960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  272960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  218742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  178031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 163319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 246162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 128535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  84261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  69496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  56966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  43928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  16833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  42142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  46290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  48047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  48183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  48538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  49191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  49763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  51217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  49950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  49537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  49302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  49275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2031751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    360.824877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.955406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.205619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       705606     34.73%     34.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       524339     25.81%     60.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       135713      6.68%     67.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        83224      4.10%     71.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60408      2.97%     74.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        45889      2.26%     76.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        36086      1.78%     78.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        30937      1.52%     79.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       409549     20.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2031751                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     215.586098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    132.169342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    327.713209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         45629     92.36%     92.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3489      7.06%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          177      0.36%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           38      0.08%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           16      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            3      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            6      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            6      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            8      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49403                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.278101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.260594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.790466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43137     87.32%     87.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              879      1.78%     89.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3902      7.90%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1090      2.21%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              263      0.53%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               83      0.17%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               33      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49403                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              681638272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5017280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51467968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               686655552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             53583488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3043.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       229.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3065.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    239.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  223963306000                       # Total gap between requests
system.mem_ctrls.avgGap                      19363.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6839360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    250548672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1320192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    238492352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    184437696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51467968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 30537851.103985335678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1118703802.671194314957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5894678.262976741418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1064872142.249458909035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 823517244.071099042892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 229805295.145844340324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       106865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3943451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        20628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3750220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2907829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       837242                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3278809324                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 162341912488                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    751723286                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 150415327422                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 170122408902                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5532412486227                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30681.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41167.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36441.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40108.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58504.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6607901.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5057290560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2688021270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         26891496240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2006651520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17679504960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      94087006110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6770770080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       155180740740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        692.884474                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16028310785                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7478640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 200456417715                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9449425860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5022473775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         49153773480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2191204620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17679504960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      96998278260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4319172480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       184813833435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        825.196704                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9682244635                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7478640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 206802483865                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1066                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          534                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    50096012.172285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   223253964.606136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          534    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2625314000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            534                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   197212098000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  26751270500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20154267                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20154267                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20154267                       # number of overall hits
system.cpu1.icache.overall_hits::total       20154267                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26184                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26184                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26184                       # number of overall misses
system.cpu1.icache.overall_misses::total        26184                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2041676500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2041676500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2041676500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2041676500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20180451                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20180451                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20180451                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20180451                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001297                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001297                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001297                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001297                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77974.201803                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77974.201803                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77974.201803                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77974.201803                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          473                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          164                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    59.125000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           82                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24489                       # number of writebacks
system.cpu1.icache.writebacks::total            24489                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1695                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1695                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1695                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1695                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24489                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24489                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24489                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24489                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1910141000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1910141000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1910141000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1910141000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001214                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001214                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001214                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001214                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77999.959165                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77999.959165                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77999.959165                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77999.959165                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24489                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20154267                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20154267                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26184                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26184                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2041676500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2041676500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20180451                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20180451                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001297                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001297                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77974.201803                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77974.201803                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1695                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1695                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24489                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24489                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1910141000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1910141000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001214                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001214                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77999.959165                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77999.959165                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20571568                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24521                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           838.936748                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40385391                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40385391                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     42619074                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42619074                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     42619074                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42619074                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     21025066                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      21025066                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     21025066                       # number of overall misses
system.cpu1.dcache.overall_misses::total     21025066                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1429425613451                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1429425613451                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1429425613451                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1429425613451                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63644140                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63644140                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63644140                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63644140                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.330354                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.330354                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.330354                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.330354                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67986.736092                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67986.736092                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67986.736092                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67986.736092                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     55061847                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        78504                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1435955                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1258                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    38.345106                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.403816                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5341728                       # number of writebacks
system.cpu1.dcache.writebacks::total          5341728                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     15543787                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     15543787                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     15543787                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     15543787                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5481279                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5481279                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5481279                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5481279                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 375907819586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 375907819586                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 375907819586                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 375907819586                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.086124                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086124                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.086124                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.086124                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 68580.311199                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68580.311199                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 68580.311199                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68580.311199                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5341658                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     39250239                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       39250239                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     19745661                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     19745661                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1322642545500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1322642545500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58995900                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58995900                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.334695                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.334695                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66983.958932                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66983.958932                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     14487480                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14487480                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5258181                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5258181                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 362372761500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 362372761500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089128                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089128                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68915.992337                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68915.992337                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3368835                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3368835                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1279405                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1279405                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 106783067951                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 106783067951                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4648240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4648240                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.275245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.275245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83463.069123                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83463.069123                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1056307                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1056307                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       223098                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       223098                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13535058086                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13535058086                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047996                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047996                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 60668.666174                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 60668.666174                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137983                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137983                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          808                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          808                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     43416000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     43416000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005822                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005822                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 53732.673267                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 53732.673267                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          317                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          317                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          491                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          491                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22885000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22885000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003538                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003538                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 46608.961303                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46608.961303                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136536                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136536                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2021                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2021                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14563500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14563500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138557                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138557                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.014586                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.014586                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7206.086096                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7206.086096                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1968                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1968                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12612500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12612500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.014204                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.014204                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6408.790650                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6408.790650                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       456000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       456000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       439000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       439000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1825                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1825                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7113                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7113                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    305549500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    305549500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8938                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8938                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.795816                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.795816                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42956.488120                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42956.488120                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7113                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7113                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    298436500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    298436500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.795816                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.795816                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41956.488120                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41956.488120                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.499308                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48396010                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5428346                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.915425                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.499308                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.984353                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.984353                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133289172                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133289172                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 223963368500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10852784                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2070450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9858252                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17334769                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5293062                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          124603                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4227                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         128830                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           26                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           26                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           407477                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          407477                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        143227                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10709556                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4304                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4304                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       356216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16981393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73467                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16185740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33596816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15198592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    717273600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3134592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    683587840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1419194624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23746574                       # Total snoops (count)
system.tol2bus.snoopTraffic                  64901696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         34859528                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.276890                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.468802                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25548084     73.29%     73.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8970637     25.73%     99.02% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 340807      0.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34859528                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22341239689                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8586381276                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         178245725                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8194008484                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36922122                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12008                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
