#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sat Feb 18 11:02:05 2017
# Process ID: 10948
# Log file: C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/vivado.log
# Journal file: C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/lab1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 722.375 ; gain = 183.082
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'encrypt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/lab1.sim/sim_1/behav'
"xvhdl -m64 -prj encrypt_tb_vhdl.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/source/shift_left8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/source/shift_left2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/source/shift_left1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_left1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/source/and16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/source/xor16bit_triple.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xor16bit_triple
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/source/xor16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xor16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/source/u_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity u_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/source/shift_right3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/source/shift_right1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shift_right1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/source/16bit_flipflop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/source/mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/source/ROUND_CIPHER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity round_cipher
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/source/KEY_EXPANSION.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity key_expansion
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/source/encrypt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encrypt
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/source/encrypt_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity encrypt_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/lab1.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 76b944bf1488430a9192515b29231861 --debug typical --relax -L xil_defaultlib -L secureip --snapshot encrypt_tb_behav xil_defaultlib.encrypt_tb -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.mux2to1 [mux2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.reg16 [reg16_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left1 [shift_left1_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left8 [shift_left8_default]
Compiling architecture behavioral of entity xil_defaultlib.and16bit [and16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_left2 [shift_left2_default]
Compiling architecture behavioral of entity xil_defaultlib.xor16bit [xor16bit_default]
Compiling architecture your_code of entity xil_defaultlib.round_cipher [round_cipher_default]
Compiling architecture behavioral of entity xil_defaultlib.u_bit [\u_bit("1111111111111100","11111...]
Compiling architecture behavioral of entity xil_defaultlib.xor16bit_triple [xor16bit_triple_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right3 [shift_right3_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_right1 [shift_right1_default]
Compiling architecture your_code of entity xil_defaultlib.key_expansion [key_expansion_default]
Compiling architecture behavioral of entity xil_defaultlib.encrypt [encrypt_default]
Compiling architecture tbench of entity xil_defaultlib.encrypt_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot encrypt_tb_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/idan8/Google -notrace
couldn't read file "C:/Users/idan8/Google": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 18 11:15:30 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files/lab1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "encrypt_tb_behav -key {Behavioral:sim_1:Functional:encrypt_tb} -tclbatch {encrypt_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Users/idan8/Google Drive/UTK/Spring 2017/ECE 459/labs/ece459/lab1/Lab1_files\encrypt_tb_behav.wcfg}
source encrypt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'encrypt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 738.441 ; gain = 6.488
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 18 12:17:38 2017...
