

================================================================
== Vitis HLS Report for 'v_mix_upsample_alpha_false_s'
================================================================
* Date:           Tue Sep  6 19:46:58 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  7.350 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max  |   Type  |
    +---------+---------+-----------+-----------+-----+--------+---------+
    |        1|   643201|  20.000 ns|  12.864 ms|    1|  643201|       no|
    +---------+---------+-----------+-----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                            |                        Module                        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76  |v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2  |        2|      802|  40.000 ns|  16.040 us|    2|  802|       no|
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_156_1  |        0|   643200|   4 ~ 804|          -|          -|  0 ~ 800|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     30|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|     13|     88|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     80|    -|
|Register         |        -|   -|     36|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     49|    198|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+----+-----+
    |                            Instance                            |                        Module                        | BRAM_18K| DSP| FF | LUT| URAM|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+----+-----+
    |grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76  |v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2  |        0|   0|  13|  88|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+----+-----+
    |Total                                                           |                                                      |        0|   0|  13|  88|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |y_6_fu_106_p2         |         +|   0|  0|  17|          10|           1|
    |icmp_ln156_fu_101_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  30|          21|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |HwReg_layerHeight_1_blk_n  |   9|          2|    1|          2|
    |HwReg_layerWidth_1_blk_n   |   9|          2|    1|          2|
    |ap_NS_fsm                  |  17|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |p_read1_blk_n              |   9|          2|    1|          2|
    |srcLayer1Alpha_read        |   9|          2|    1|          2|
    |srcLayer1Alphax_write      |   9|          2|    1|          2|
    |y_fu_54                    |   9|          2|   10|         20|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  80|         18|   17|         36|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |   3|   0|    3|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |empty_66_reg_126                                                             |  10|   0|   10|          0|
    |empty_reg_121                                                                |  10|   0|   10|          0|
    |grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |p_read_reg_117                                                               |   1|   0|    1|          0|
    |y_fu_54                                                                      |  10|   0|   10|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |  36|   0|   36|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  v_mix_upsample_alpha<false>|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  v_mix_upsample_alpha<false>|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  v_mix_upsample_alpha<false>|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  v_mix_upsample_alpha<false>|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|  v_mix_upsample_alpha<false>|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  v_mix_upsample_alpha<false>|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  v_mix_upsample_alpha<false>|  return value|
|srcLayer1Alpha_dout                 |   in|    8|     ap_fifo|               srcLayer1Alpha|       pointer|
|srcLayer1Alpha_num_data_valid       |   in|    5|     ap_fifo|               srcLayer1Alpha|       pointer|
|srcLayer1Alpha_fifo_cap             |   in|    5|     ap_fifo|               srcLayer1Alpha|       pointer|
|srcLayer1Alpha_empty_n              |   in|    1|     ap_fifo|               srcLayer1Alpha|       pointer|
|srcLayer1Alpha_read                 |  out|    1|     ap_fifo|               srcLayer1Alpha|       pointer|
|HwReg_layerHeight_1_dout            |   in|   16|     ap_fifo|          HwReg_layerHeight_1|       pointer|
|HwReg_layerHeight_1_num_data_valid  |   in|    2|     ap_fifo|          HwReg_layerHeight_1|       pointer|
|HwReg_layerHeight_1_fifo_cap        |   in|    2|     ap_fifo|          HwReg_layerHeight_1|       pointer|
|HwReg_layerHeight_1_empty_n         |   in|    1|     ap_fifo|          HwReg_layerHeight_1|       pointer|
|HwReg_layerHeight_1_read            |  out|    1|     ap_fifo|          HwReg_layerHeight_1|       pointer|
|HwReg_layerWidth_1_dout             |   in|   16|     ap_fifo|           HwReg_layerWidth_1|       pointer|
|HwReg_layerWidth_1_num_data_valid   |   in|    2|     ap_fifo|           HwReg_layerWidth_1|       pointer|
|HwReg_layerWidth_1_fifo_cap         |   in|    2|     ap_fifo|           HwReg_layerWidth_1|       pointer|
|HwReg_layerWidth_1_empty_n          |   in|    1|     ap_fifo|           HwReg_layerWidth_1|       pointer|
|HwReg_layerWidth_1_read             |  out|    1|     ap_fifo|           HwReg_layerWidth_1|       pointer|
|p_read1_dout                        |   in|    1|     ap_fifo|                      p_read1|       pointer|
|p_read1_num_data_valid              |   in|    2|     ap_fifo|                      p_read1|       pointer|
|p_read1_fifo_cap                    |   in|    2|     ap_fifo|                      p_read1|       pointer|
|p_read1_empty_n                     |   in|    1|     ap_fifo|                      p_read1|       pointer|
|p_read1_read                        |  out|    1|     ap_fifo|                      p_read1|       pointer|
|srcLayer1Alphax_din                 |  out|    8|     ap_fifo|              srcLayer1Alphax|       pointer|
|srcLayer1Alphax_num_data_valid      |   in|    5|     ap_fifo|              srcLayer1Alphax|       pointer|
|srcLayer1Alphax_fifo_cap            |   in|    5|     ap_fifo|              srcLayer1Alphax|       pointer|
|srcLayer1Alphax_full_n              |   in|    1|     ap_fifo|              srcLayer1Alphax|       pointer|
|srcLayer1Alphax_write               |  out|    1|     ap_fifo|              srcLayer1Alphax|       pointer|
+------------------------------------+-----+-----+------------+-----------------------------+--------------+

