/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [8:0] _02_;
  reg [6:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_3z;
  wire [16:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~((celloutsig_1_0z | celloutsig_1_7z) & (celloutsig_1_3z | celloutsig_1_1z[0]));
  assign celloutsig_0_8z = ~((celloutsig_0_6z[1] | celloutsig_0_3z) & (_00_ | celloutsig_0_3z));
  assign celloutsig_1_19z = celloutsig_1_3z | celloutsig_1_12z;
  assign celloutsig_0_7z = in_data[27] | celloutsig_0_0z;
  assign celloutsig_0_9z = celloutsig_0_8z | celloutsig_0_0z;
  assign celloutsig_1_18z = ~(celloutsig_1_9z ^ celloutsig_1_12z);
  assign celloutsig_0_12z = ~(celloutsig_0_7z ^ celloutsig_0_0z);
  assign celloutsig_0_5z = celloutsig_0_4z[9:3] + { celloutsig_0_3z, celloutsig_0_3z, _00_, _01_[3:0] };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 9'h000;
    else _02_ <= { celloutsig_0_4z[8:1], celloutsig_0_7z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _03_ <= 7'h00;
    else _03_ <= { in_data[7:3], celloutsig_0_12z, celloutsig_0_0z };
  reg [4:0] _14_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 5'h00;
    else _14_ <= { in_data[41:39], celloutsig_0_0z, celloutsig_0_0z };
  assign { _00_, _01_[3:0] } = _14_;
  assign celloutsig_1_6z = in_data[184:182] >= { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[24:17] > in_data[72:65];
  assign celloutsig_1_2z = { in_data[187:185], celloutsig_1_1z } > { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z[1:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } > in_data[139:130];
  assign celloutsig_0_16z = { celloutsig_0_6z, celloutsig_0_5z } && { _02_, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[129:127] && in_data[105:103];
  assign celloutsig_1_3z = in_data[161:154] && { in_data[181:176], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[160:142], celloutsig_1_3z, celloutsig_1_1z } && { celloutsig_1_1z[0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_3z = in_data[36:22] < { celloutsig_0_0z, _00_, _01_[3:0], celloutsig_0_0z, celloutsig_0_0z, _00_, _01_[3:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_17z = { _03_[5:0], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_12z, 2'h3, celloutsig_0_6z } < { celloutsig_0_6z, _00_, _01_[3:0], _03_, celloutsig_0_9z };
  assign celloutsig_0_4z = in_data[37:21] | { _01_[0], celloutsig_0_0z, _00_, _01_[3:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = { _00_, _01_[3:2] } >> _01_[3:1];
  assign celloutsig_1_1z = { in_data[135:131], celloutsig_1_0z } >> { in_data[109:107], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = ~((celloutsig_1_4z & celloutsig_1_1z[2]) | celloutsig_1_7z);
  assign _01_[6:4] = { celloutsig_0_3z, celloutsig_0_3z, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
