$date
	Mon Oct 10 15:27:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench1_1 $end
$var wire 1 ! X $end
$var wire 1 " Z $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module tb1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 ! X $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
z"
z!
$end
#10
1%
#20
0%
1$
#30
1%
#40
0%
0$
#50
1%
1#
#60
0%
1$
#70
1%
#80
