Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_camera_controller_behav xil_defaultlib.tb_spi_camera_controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [\SPI_MASTER(clk_freq=100000000)\]
Compiling module xil_defaultlib.spi_camera_test_wr
Compiling module xil_defaultlib.tb_spi_camera_controller
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_camera_controller_behav
