{
    "PDK": "gf180mcuD",
    "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu9t5v0",
    "DESIGN_NAME": "cells9",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/params.v",
        "dir::../../verilog/rtl/cells9/blackbox_cells.v",
        "dir::../../verilog/rtl/cells9/combined_cells.v",
        "dir::../../verilog/rtl/cells9/cell_mux.v",
        "dir::../../verilog/rtl/cells9/ring_osc_timer.v",
        "dir::../../verilog/rtl/cells9/cells9.v"
    ],
    "RSZ_DONT_TOUCH_RX": "_notouch_",
    "DESIGN_IS_CORE": 0,
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "CLOCK_PERIOD": "24.0",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 300 300",
    "PL_BASIC_PLACEMENT": 0,
    "PL_TARGET_DENSITY": 0.6,
    "FP_CORE_UTIL": 40,
    "MAX_FANOUT_CONSTRAINT": 4,
    "RT_MAX_LAYER": "Metal4",
    "VDD_NETS": [
        "vdd"
    ],
    "GND_NETS": [
        "vss"
    ],
    "BASE_SDC_FILE": "dir::base_cells9.sdc",
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
	"RUN_HEURISTIC_DIODE_INSERTION": 1,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,
    "RUN_KLAYOUT": 0,
    "RUN_KLAYOUT_XOR": 0,
    "RUN_CVC": 1,
    "QUIT_ON_LINTER_ERRORS": 0
}
