// Seed: 2667104708
module module_0;
  assign id_1 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    input supply1 id_4,
    input wor id_5,
    input tri id_6
);
  parameter id_8 = 1;
  logic id_9 = 1;
  logic id_10 = id_2.id_1;
  assign id_3 = id_1;
  always_latch id_9 <= -1;
  always if (1) id_3 <= 1;
  supply1 id_11;
  logic [7:0] id_12;
  parameter id_13 = -1;
  localparam id_14 = -1;
  uwire id_15 = id_4, id_16;
  module_0 modCall_1 ();
  assign id_12[-1] = -1'b0;
  assign id_9 = id_10#(.id_0(id_11));
  tri0 id_17, id_18;
  assign id_16 = (id_17);
endmodule
