{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702057528123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702057528124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 18:45:28 2023 " "Processing started: Fri Dec  8 18:45:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702057528124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702057528124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hyperram_system -c hyperram_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off hyperram_system -c hyperram_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702057528124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702057528304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702057528304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_entity-behavior " "Found design unit 1: top_level_entity-behavior" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702057538474 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_entity " "Found entity 1: top_level_entity" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702057538474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702057538474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/reg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702057538474 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702057538474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702057538474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_entity " "Elaborating entity \"top_level_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702057538526 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hBusCk top_level_entity.vhd(18) " "VHDL Signal Declaration warning at top_level_entity.vhd(18): used implicit default value for signal \"hBusCk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702057538527 "|top_level_entity"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hBusnCk top_level_entity.vhd(19) " "VHDL Signal Declaration warning at top_level_entity.vhd(19): used implicit default value for signal \"hBusnCk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702057538527 "|top_level_entity"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hBusCs top_level_entity.vhd(20) " "VHDL Signal Declaration warning at top_level_entity.vhd(20): used implicit default value for signal \"hBusCs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702057538527 "|top_level_entity"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hBusRst top_level_entity.vhd(21) " "VHDL Signal Declaration warning at top_level_entity.vhd(21): used implicit default value for signal \"hBusRst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702057538527 "|top_level_entity"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mcuUartRx top_level_entity.vhd(30) " "VHDL Signal Declaration warning at top_level_entity.vhd(30): used implicit default value for signal \"mcuUartRx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702057538527 "|top_level_entity"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "leds top_level_entity.vhd(36) " "VHDL Signal Declaration warning at top_level_entity.vhd(36): used implicit default value for signal \"leds\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702057538527 "|top_level_entity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:dummy_reg " "Elaborating entity \"reg\" for hierarchy \"reg:dummy_reg\"" {  } { { "top_level_entity.vhd" "dummy_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702057538528 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[0\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[0\]\" and its non-tri-state driver." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[1\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[1\]\" and its non-tri-state driver." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[2\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[2\]\" and its non-tri-state driver." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[3\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[3\]\" and its non-tri-state driver." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[4\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[4\]\" and its non-tri-state driver." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[5\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[5\]\" and its non-tri-state driver." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[6\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[6\]\" and its non-tri-state driver." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[7\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[7\]\" and its non-tri-state driver." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702057539004 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1702057539004 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusD\[0\] " "bidirectional pin \"hBusD\[0\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusD\[1\] " "bidirectional pin \"hBusD\[1\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusD\[2\] " "bidirectional pin \"hBusD\[2\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusD\[3\] " "bidirectional pin \"hBusD\[3\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusD\[4\] " "bidirectional pin \"hBusD\[4\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusD\[5\] " "bidirectional pin \"hBusD\[5\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusD\[6\] " "bidirectional pin \"hBusD\[6\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusD\[7\] " "bidirectional pin \"hBusD\[7\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusRwds " "bidirectional pin \"hBusRwds\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuSpiIo\[0\] " "bidirectional pin \"mcuSpiIo\[0\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuSpiIo\[1\] " "bidirectional pin \"mcuSpiIo\[1\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuSpiIo\[2\] " "bidirectional pin \"mcuSpiIo\[2\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuSpiIo\[3\] " "bidirectional pin \"mcuSpiIo\[3\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuI2cSda " "bidirectional pin \"mcuI2cSda\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[8\] " "bidirectional pin \"lsasBus\[8\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[9\] " "bidirectional pin \"lsasBus\[9\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[10\] " "bidirectional pin \"lsasBus\[10\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[11\] " "bidirectional pin \"lsasBus\[11\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[12\] " "bidirectional pin \"lsasBus\[12\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[13\] " "bidirectional pin \"lsasBus\[13\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[14\] " "bidirectional pin \"lsasBus\[14\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[15\] " "bidirectional pin \"lsasBus\[15\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[16\] " "bidirectional pin \"lsasBus\[16\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[17\] " "bidirectional pin \"lsasBus\[17\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[18\] " "bidirectional pin \"lsasBus\[18\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[19\] " "bidirectional pin \"lsasBus\[19\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[20\] " "bidirectional pin \"lsasBus\[20\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[21\] " "bidirectional pin \"lsasBus\[21\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[22\] " "bidirectional pin \"lsasBus\[22\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[23\] " "bidirectional pin \"lsasBus\[23\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[24\] " "bidirectional pin \"lsasBus\[24\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[25\] " "bidirectional pin \"lsasBus\[25\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[26\] " "bidirectional pin \"lsasBus\[26\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[27\] " "bidirectional pin \"lsasBus\[27\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[28\] " "bidirectional pin \"lsasBus\[28\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[29\] " "bidirectional pin \"lsasBus\[29\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[30\] " "bidirectional pin \"lsasBus\[30\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[31\] " "bidirectional pin \"lsasBus\[31\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057539004 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1702057539004 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[0\]~synth " "Node \"lsasBus\[0\]~synth\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057539015 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[1\]~synth " "Node \"lsasBus\[1\]~synth\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057539015 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[2\]~synth " "Node \"lsasBus\[2\]~synth\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057539015 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[3\]~synth " "Node \"lsasBus\[3\]~synth\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057539015 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[4\]~synth " "Node \"lsasBus\[4\]~synth\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057539015 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[5\]~synth " "Node \"lsasBus\[5\]~synth\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057539015 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[6\]~synth " "Node \"lsasBus\[6\]~synth\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057539015 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[7\]~synth " "Node \"lsasBus\[7\]~synth\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057539015 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702057539015 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hBusCk GND " "Pin \"hBusCk\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057539015 "|top_level_entity|hBusCk"} { "Warning" "WMLS_MLS_STUCK_PIN" "hBusnCk GND " "Pin \"hBusnCk\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057539015 "|top_level_entity|hBusnCk"} { "Warning" "WMLS_MLS_STUCK_PIN" "hBusCs GND " "Pin \"hBusCs\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057539015 "|top_level_entity|hBusCs"} { "Warning" "WMLS_MLS_STUCK_PIN" "hBusRst GND " "Pin \"hBusRst\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057539015 "|top_level_entity|hBusRst"} { "Warning" "WMLS_MLS_STUCK_PIN" "mcuUartRx GND " "Pin \"mcuUartRx\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057539015 "|top_level_entity|mcuUartRx"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057539015 "|top_level_entity|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057539015 "|top_level_entity|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057539015 "|top_level_entity|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057539015 "|top_level_entity|leds[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702057539015 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702057539118 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702057539613 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702057539613 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mainClk " "No output dependent on input pin \"mainClk\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057539650 "|top_level_entity|mainClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slowClk " "No output dependent on input pin \"slowClk\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057539650 "|top_level_entity|slowClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057539650 "|top_level_entity|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuSpiCk " "No output dependent on input pin \"mcuSpiCk\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057539650 "|top_level_entity|mcuSpiCk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuSpiCs " "No output dependent on input pin \"mcuSpiCs\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057539650 "|top_level_entity|mcuSpiCs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuUartTx " "No output dependent on input pin \"mcuUartTx\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057539650 "|top_level_entity|mcuUartTx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuI2cScl " "No output dependent on input pin \"mcuI2cScl\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057539650 "|top_level_entity|mcuI2cScl"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702057539650 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702057539650 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702057539650 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "46 " "Implemented 46 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1702057539650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702057539650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702057539650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702057539659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  8 18:45:39 2023 " "Processing ended: Fri Dec  8 18:45:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702057539659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702057539659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702057539659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702057539659 ""}
