<html><body><samp><pre>
<!@TC:1575094620>
#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 7 6.1
#Hostname: YALONG-PC

# Sat Nov 30 14:17:00 2019

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017</a>
@N: : <!@TM:1575094621> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q4p1, Build 517R, built Oct 30 2017</a>
@N: : <!@TM:1575094621> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\CLK_DIV.V" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\dual_port_ram.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ADC_AD7663AS.V" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\AdderDecode.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\Timer_Counter.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\BRAKE_CONT.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\BRIDGE_CONT.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\CAN_SJA1000.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ClkGen.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\DAC_AD8803AR.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Clock16x\Clock16x.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\manchester_decoder.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\manchester_encoder.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\manchester_ed.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram2048x8_DPort\Ram2048x8_DPort.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram2048x8_TPort\Ram2048x8_TPort.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\enet_if.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram256x11_TPort\Ram256x11_TPort.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram256x9_DPort\Ram256x9_DPort.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\HOTLink_CY7C9689A.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\LED_CONTROL.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\MEL.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\Oscillator_Counter.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\pci_emu_target.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\RS485.v" (library work)
@I::"D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\top_100015532-TFW.v" (library work)
Verilog syntax check successful!
Selecting top level module top_100015532TFW
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\pci_emu_target.v:51:7:51:21:@N:CG364:@XP_MSG">pci_emu_target.v(51)</a><!@TM:1575094621> | Synthesizing module PCI_EMU_TARGET in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\CAN_SJA1000.v:36:7:36:18:@N:CG364:@XP_MSG">CAN_SJA1000.v(36)</a><!@TM:1575094621> | Synthesizing module CAN_SJA1000 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\Timer_Counter.v:21:7:21:20:@N:CG364:@XP_MSG">Timer_Counter.v(21)</a><!@TM:1575094621> | Synthesizing module TIMER_COUNTER in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\Oscillator_Counter.v:27:7:27:25:@N:CG364:@XP_MSG">Oscillator_Counter.v(27)</a><!@TM:1575094621> | Synthesizing module OSCILLATOR_COUNTER in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\CLK_DIV.V:21:7:21:16:@N:CG364:@XP_MSG">CLK_DIV.V(21)</a><!@TM:1575094621> | Synthesizing module CLOCK_DIV in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\dual_port_ram.v:19:7:19:19:@N:CG364:@XP_MSG">dual_port_ram.v(19)</a><!@TM:1575094621> | Synthesizing module DP_RAM_2R_1W in library work.

	DATA_WIDTH=32'b00000000000000000000000000010000
	ADDR_WIDTH=32'b00000000000000000000000000001010
   Generated name = DP_RAM_2R_1W_16s_10s

@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\dual_port_ram.v:53:1:53:7:@N:CL134:@XP_MSG">dual_port_ram.v(53)</a><!@TM:1575094621> | Found RAM ram, depth=1024, width=16
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\dual_port_ram.v:53:1:53:7:@N:CL134:@XP_MSG">dual_port_ram.v(53)</a><!@TM:1575094621> | Found RAM ram, depth=1024, width=16
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ADC_AD7663AS.V:58:7:58:19:@N:CG364:@XP_MSG">ADC_AD7663AS.V(58)</a><!@TM:1575094621> | Synthesizing module ADC_AD7663AS in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\RS485.v:37:7:37:12:@N:CG364:@XP_MSG">RS485.v(37)</a><!@TM:1575094621> | Synthesizing module RS485 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\BRIDGE_CONT.v:32:7:32:18:@N:CG364:@XP_MSG">BRIDGE_CONT.v(32)</a><!@TM:1575094621> | Synthesizing module BRIDGE_CONT in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\BRAKE_CONT.v:33:7:33:17:@N:CG364:@XP_MSG">BRAKE_CONT.v(33)</a><!@TM:1575094621> | Synthesizing module BRAKE_CONT in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\DAC_AD8803AR.v:29:7:29:19:@N:CG364:@XP_MSG">DAC_AD8803AR.v(29)</a><!@TM:1575094621> | Synthesizing module DAC_AD8803AR in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\Timer_Counter.v:21:7:21:20:@N:CG364:@XP_MSG">Timer_Counter.v(21)</a><!@TM:1575094621> | Synthesizing module TIMER_COUNTER in library work.

	DATA_WIDTH=32'b00000000000000000000000000100000
   Generated name = TIMER_COUNTER_32s

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\MEL.v:39:7:39:10:@N:CG364:@XP_MSG">MEL.v(39)</a><!@TM:1575094621> | Synthesizing module MEL in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v:2051:7:2051:10:@N:CG364:@XP_MSG">proasic3e.v(2051)</a><!@TM:1575094621> | Synthesizing module VCC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v:1229:7:1229:10:@N:CG364:@XP_MSG">proasic3e.v(1229)</a><!@TM:1575094621> | Synthesizing module GND in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v:2270:8:2270:17:@N:CG364:@XP_MSG">proasic3e.v(2270)</a><!@TM:1575094621> | Synthesizing module RAM512X18 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v:1401:7:1401:10:@N:CG364:@XP_MSG">proasic3e.v(1401)</a><!@TM:1575094621> | Synthesizing module INV in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram256x11_TPort\Ram256x11_TPort.v:5:7:5:22:@N:CG364:@XP_MSG">Ram256x11_TPort.v(5)</a><!@TM:1575094621> | Synthesizing module Ram256x11_TPort in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v:2180:7:2180:13:@N:CG364:@XP_MSG">proasic3e.v(2180)</a><!@TM:1575094621> | Synthesizing module RAM4K9 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram256x9_DPort\Ram256x9_DPort.v:5:7:5:21:@N:CG364:@XP_MSG">Ram256x9_DPort.v(5)</a><!@TM:1575094621> | Synthesizing module Ram256x9_DPort in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\HOTLink_CY7C9689A.v:58:7:58:24:@N:CG364:@XP_MSG">HOTLink_CY7C9689A.v(58)</a><!@TM:1575094621> | Synthesizing module HOTLink_CY7C9689A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\LED_CONTROL.v:21:7:21:18:@N:CG364:@XP_MSG">LED_CONTROL.v(21)</a><!@TM:1575094621> | Synthesizing module LED_CONTROL in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ClkGen.v:43:7:43:13:@N:CG364:@XP_MSG">ClkGen.v(43)</a><!@TM:1575094621> | Synthesizing module ClkGen in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v:2810:7:2810:10:@N:CG364:@XP_MSG">proasic3e.v(2810)</a><!@TM:1575094621> | Synthesizing module PLL in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v:260:7:260:13:@N:CG364:@XP_MSG">proasic3e.v(260)</a><!@TM:1575094621> | Synthesizing module PLLINT in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Clock16x\Clock16x.v:5:7:5:15:@N:CG364:@XP_MSG">Clock16x.v(5)</a><!@TM:1575094621> | Synthesizing module Clock16x in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram2048x8_DPort\Ram2048x8_DPort.v:5:7:5:22:@N:CG364:@XP_MSG">Ram2048x8_DPort.v(5)</a><!@TM:1575094621> | Synthesizing module Ram2048x8_DPort in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram2048x8_TPort\Ram2048x8_TPort.v:5:7:5:22:@N:CG364:@XP_MSG">Ram2048x8_TPort.v(5)</a><!@TM:1575094621> | Synthesizing module Ram2048x8_TPort in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\manchester_decoder.v:24:7:24:9:@N:CG364:@XP_MSG">manchester_decoder.v(24)</a><!@TM:1575094621> | Synthesizing module md in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\manchester_encoder.v:23:7:23:9:@N:CG364:@XP_MSG">manchester_encoder.v(23)</a><!@TM:1575094621> | Synthesizing module me in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\manchester_ed.v:24:7:24:10:@N:CG364:@XP_MSG">manchester_ed.v(24)</a><!@TM:1575094621> | Synthesizing module MED in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\enet_if.v:71:7:71:13:@N:CG364:@XP_MSG">enet_if.v(71)</a><!@TM:1575094621> | Synthesizing module ENETIF in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\enet_if.v:399:31:399:38:@N:CG179:@XP_MSG">enet_if.v(399)</a><!@TM:1575094621> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\AdderDecode.v:58:7:58:18:@N:CG364:@XP_MSG">AdderDecode.v(58)</a><!@TM:1575094621> | Synthesizing module AdderDecode in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\top_100015532-TFW.v:21:7:21:23:@N:CG364:@XP_MSG">top_100015532-TFW.v(21)</a><!@TM:1575094621> | Synthesizing module top_100015532TFW in library work.

<a name=error3></a><font color=red>@E:<a href="@E:CS168:@XP_HELP">CS168</a> : <a href="D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\top_100015532-TFW.v:493:15:493:16:@E:CS168:@XP_MSG">top_100015532-TFW.v(493)</a><!@TM:1575094621> | Port clk_aq does not exist</font>
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 30 14:17:01 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 30 14:17:01 2019

###########################################################]

</pre></samp></body></html>
