
### NAME : SUGESHWA S
### REG NO:24900706
### EX 2 : BOOLEAN FUNCTION MINIMIZATION
### AIM:

To implement the given logic function verify its operation in Quartus using Verilog programming.

F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D 

F2=xy’z+x’y’z+w’xy+wx’y+wxy

### EQUIPMENTS REQUIRED:

Hardware – PCs, Cyclone II , USB flasher


### PROCEDURE :

1.	Type the program in Quartus software.

2.	Compile and run the program.

3.	Generate the RTL schematic and save the logic diagram.

4.	Create nodes for inputs and outputs to generate the timing diagram.

5.	For different input combinations generate the timing diagram.


### PROGRAM:
![Screenshot 2024-11-21 110721](https://github.com/user-attachments/assets/da472f42-ce8f-4fab-9da8-5faba497d75c)


### RTL REALIZATION OUTPUT :
![Screenshot 2024-11-21 110819](https://github.com/user-attachments/assets/03d8fceb-33fe-4dea-b9ac-ad783523c861)

### TRUTH TABLE:
![Screenshot 2024-11-21 110738](https://github.com/user-attachments/assets/ea4ea7f8-e497-49d0-affb-e821bfe0b076)
![Screenshot 2024-11-21 110800](https://github.com/user-attachments/assets/53e81440-6174-4f7b-9ed2-e57db04c148f)

### TIMING DIAGRAM :
![WhatsApp Image 2024-11-21 at 11 15 27 AM](https://github.com/user-attachments/assets/8287fb87-783e-4065-85ad-8d679f8071c7)

### RESULT :

The given logic functions are implemented using and their operations are verified using
Verilog programming successfully.


