Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov 19 12:03:28 2025
| Host         : 25STC151L19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (82)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk_div_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (82)
-------------------------------------------------
 There are 82 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.157        0.000                      0                    2        0.440        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.157        0.000                      0                    2        0.440        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.157ns  (required time - arrival time)
  Source:                 clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.580ns (31.582%)  route 1.256ns (68.418%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_div_reg[0]/Q
                         net (fo=2, routed)           1.256     6.799    clk_div_reg_n_0_[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.923 r  clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     6.923    clk_div[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  8.157    

Slack (MET) :             8.175ns  (required time - arrival time)
  Source:                 clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.608ns (32.609%)  route 1.256ns (67.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_div_reg[0]/Q
                         net (fo=2, routed)           1.256     6.799    clk_div_reg_n_0_[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.152     6.951 r  clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     6.951    clk_div[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.126    clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.951    
  -------------------------------------------------------------------
                         slack                                  8.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.228ns (41.713%)  route 0.319ns (58.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  clk_div_reg[1]/Q
                         net (fo=2, routed)           0.319     1.893    pix_clk
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.100     1.993 r  clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     1.993    clk_div[1]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.860%)  route 0.458ns (71.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_div_reg[0]/Q
                         net (fo=2, routed)           0.458     2.046    clk_div_reg_n_0_[0]
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.091 r  clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     2.091    clk_div[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.553    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U0/U1/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.491ns  (logic 3.577ns (37.688%)  route 5.914ns (62.312%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE                         0.000     0.000 r  U0/U1/v_count_reg[7]/C
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  U0/U1/v_count_reg[7]/Q
                         net (fo=6, routed)           0.712     1.230    U0/U1/v_count[7]
    SLICE_X6Y115         LUT6 (Prop_lut6_I3_O)        0.124     1.354 r  U0/U1/v_sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.423     1.777    U0/U1/v_sync_OBUF_inst_i_2_n_0
    SLICE_X6Y114         LUT4 (Prop_lut4_I3_O)        0.117     1.894 r  U0/U1/v_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.780     6.673    v_sync_OBUF
    P3                   OBUF (Prop_obuf_I_O)         2.818     9.491 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     9.491    v_sync
    P3                                                                r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.125ns  (logic 3.250ns (35.621%)  route 5.875ns (64.379%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE                         0.000     0.000 r  U0/U1/h_count_reg[8]/C
    SLICE_X8Y116         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  U0/U1/h_count_reg[8]/Q
                         net (fo=9, routed)           1.015     1.533    U0/U1/h_count_reg[8]
    SLICE_X9Y118         LUT6 (Prop_lut6_I3_O)        0.124     1.657 r  U0/U1/h_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.860     6.517    h_sync_OBUF
    P1                   OBUF (Prop_obuf_I_O)         2.608     9.125 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     9.125    h_sync
    P1                                                                r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U0/U1/h_count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.528ns  (logic 1.565ns (23.979%)  route 4.962ns (76.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           3.939     5.380    U0/U1/btnC_IBUF
    SLICE_X6Y116         LUT2 (Prop_lut2_I0_O)        0.124     5.504 r  U0/U1/h_count[9]_i_1/O
                         net (fo=10, routed)          1.024     6.528    U0/U1/h_count
    SLICE_X8Y117         FDRE                                         r  U0/U1/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U0/U1/h_count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.528ns  (logic 1.565ns (23.979%)  route 4.962ns (76.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           3.939     5.380    U0/U1/btnC_IBUF
    SLICE_X6Y116         LUT2 (Prop_lut2_I0_O)        0.124     5.504 r  U0/U1/h_count[9]_i_1/O
                         net (fo=10, routed)          1.024     6.528    U0/U1/h_count
    SLICE_X8Y117         FDRE                                         r  U0/U1/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U0/U1/h_count_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.528ns  (logic 1.565ns (23.979%)  route 4.962ns (76.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           3.939     5.380    U0/U1/btnC_IBUF
    SLICE_X6Y116         LUT2 (Prop_lut2_I0_O)        0.124     5.504 r  U0/U1/h_count[9]_i_1/O
                         net (fo=10, routed)          1.024     6.528    U0/U1/h_count
    SLICE_X8Y117         FDRE                                         r  U0/U1/h_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U0/U1/h_count_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.528ns  (logic 1.565ns (23.979%)  route 4.962ns (76.021%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           3.939     5.380    U0/U1/btnC_IBUF
    SLICE_X6Y116         LUT2 (Prop_lut2_I0_O)        0.124     5.504 r  U0/U1/h_count[9]_i_1/O
                         net (fo=10, routed)          1.024     6.528    U0/U1/h_count
    SLICE_X8Y117         FDRE                                         r  U0/U1/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U0/U1/h_count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.519ns  (logic 1.565ns (24.013%)  route 4.953ns (75.987%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           3.939     5.380    U0/U1/btnC_IBUF
    SLICE_X6Y116         LUT2 (Prop_lut2_I0_O)        0.124     5.504 r  U0/U1/h_count[9]_i_1/O
                         net (fo=10, routed)          1.015     6.519    U0/U1/h_count
    SLICE_X8Y119         FDRE                                         r  U0/U1/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U0/U1/h_count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.519ns  (logic 1.565ns (24.013%)  route 4.953ns (75.987%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           3.939     5.380    U0/U1/btnC_IBUF
    SLICE_X6Y116         LUT2 (Prop_lut2_I0_O)        0.124     5.504 r  U0/U1/h_count[9]_i_1/O
                         net (fo=10, routed)          1.015     6.519    U0/U1/h_count
    SLICE_X8Y119         FDRE                                         r  U0/U1/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U0/U1/h_count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.519ns  (logic 1.565ns (24.013%)  route 4.953ns (75.987%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           3.939     5.380    U0/U1/btnC_IBUF
    SLICE_X6Y116         LUT2 (Prop_lut2_I0_O)        0.124     5.504 r  U0/U1/h_count[9]_i_1/O
                         net (fo=10, routed)          1.015     6.519    U0/U1/h_count
    SLICE_X8Y119         FDRE                                         r  U0/U1/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            U0/U1/h_count_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.519ns  (logic 1.565ns (24.013%)  route 4.953ns (75.987%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=5, routed)           3.939     5.380    U0/U1/btnC_IBUF
    SLICE_X6Y116         LUT2 (Prop_lut2_I0_O)        0.124     5.504 r  U0/U1/h_count[9]_i_1/O
                         net (fo=10, routed)          1.015     6.519    U0/U1/h_count
    SLICE_X8Y119         FDRE                                         r  U0/U1/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U0/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.287ns (81.073%)  route 0.067ns (18.927%))
  Logic Levels:           2  (CARRY4=1 FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDPE                         0.000     0.000 r  U0/cnt_reg[14]/C
    SLICE_X7Y116         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  U0/cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     0.208    U0/cnt[14]
    SLICE_X7Y116         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.354 r  U0/cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.354    U0/cnt_reg[15]_i_1_n_5
    SLICE_X7Y116         FDCE                                         r  U0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/cnt_reg[14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U0/pix_strobe_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.288ns (81.126%)  route 0.067ns (18.874%))
  Logic Levels:           2  (CARRY4=1 FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDPE                         0.000     0.000 r  U0/cnt_reg[14]/C
    SLICE_X7Y116         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  U0/cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     0.208    U0/cnt[14]
    SLICE_X7Y116         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.355 r  U0/cnt_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.355    U0/p_0_in
    SLICE_X7Y116         FDCE                                         r  U0/pix_strobe_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DRAW_0/rom_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.148ns (40.642%)  route 0.216ns (59.358%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE                         0.000     0.000 r  U0/U1/h_count_reg[2]/C
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  U0/U1/h_count_reg[2]/Q
                         net (fo=7, routed)           0.216     0.364    DRAW_0/Q[2]
    SLICE_X8Y118         FDRE                                         r  DRAW_0/rom_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U0/U1/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.209ns (57.363%)  route 0.155ns (42.637%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE                         0.000     0.000 r  U0/U1/v_count_reg[4]/C
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U0/U1/v_count_reg[4]/Q
                         net (fo=9, routed)           0.155     0.319    U0/U1/v_count[4]
    SLICE_X6Y114         LUT5 (Prop_lut5_I0_O)        0.045     0.364 r  U0/U1/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.364    U0/U1/p_1_in[5]
    SLICE_X6Y114         FDRE                                         r  U0/U1/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DRAW_0/rom_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.148ns (39.779%)  route 0.224ns (60.221%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE                         0.000     0.000 r  U0/U1/h_count_reg[4]/C
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  U0/U1/h_count_reg[4]/Q
                         net (fo=6, routed)           0.224     0.372    DRAW_0/Q[4]
    SLICE_X8Y118         FDRE                                         r  DRAW_0/rom_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U0/U1/v_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE                         0.000     0.000 r  U0/U1/v_count_reg[6]/C
    SLICE_X7Y115         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U0/U1/v_count_reg[6]/Q
                         net (fo=7, routed)           0.189     0.330    U0/U1/v_count[6]
    SLICE_X7Y115         LUT6 (Prop_lut6_I2_O)        0.045     0.375 r  U0/U1/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.375    U0/U1/p_1_in[6]
    SLICE_X7Y115         FDRE                                         r  U0/U1/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DRAW_0/rom_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.209ns (55.558%)  route 0.167ns (44.442%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE                         0.000     0.000 r  U0/U1/h_count_reg[6]/C
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U0/U1/h_count_reg[6]/Q
                         net (fo=8, routed)           0.167     0.331    U0/U1/h_count_reg[6]
    SLICE_X9Y118         LUT5 (Prop_lut5_I0_O)        0.045     0.376 r  U0/U1/rom_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.376    DRAW_0/D[0]
    SLICE_X9Y118         FDRE                                         r  DRAW_0/rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DRAW_0/rom_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.164ns (43.509%)  route 0.213ns (56.491%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE                         0.000     0.000 r  U0/U1/h_count_reg[3]/C
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U0/U1/h_count_reg[3]/Q
                         net (fo=6, routed)           0.213     0.377    DRAW_0/Q[3]
    SLICE_X8Y118         FDRE                                         r  DRAW_0/rom_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DRAW_0/rom_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.212ns (55.910%)  route 0.167ns (44.090%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE                         0.000     0.000 r  U0/U1/h_count_reg[6]/C
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U0/U1/h_count_reg[6]/Q
                         net (fo=8, routed)           0.167     0.331    U0/U1/h_count_reg[6]
    SLICE_X9Y118         LUT5 (Prop_lut5_I4_O)        0.048     0.379 r  U0/U1/rom_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.379    DRAW_0/D[1]
    SLICE_X9Y118         FDRE                                         r  DRAW_0/rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U0/U1/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U0/U1/h_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE                         0.000     0.000 r  U0/U1/h_count_reg[3]/C
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U0/U1/h_count_reg[3]/Q
                         net (fo=6, routed)           0.175     0.339    U0/U1/Q[3]
    SLICE_X8Y119         LUT5 (Prop_lut5_I3_O)        0.043     0.382 r  U0/U1/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.382    U0/U1/p_0_in__0[4]
    SLICE_X8Y119         FDRE                                         r  U0/U1/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------





