###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       150322   # Number of WRITE/WRITEP commands
num_reads_done                 =      1088372   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       828525   # Number of read row buffer hits
num_read_cmds                  =      1088369   # Number of READ/READP commands
num_writes_done                =       150322   # Number of read requests issued
num_write_row_hits             =        95025   # Number of write row buffer hits
num_act_cmds                   =       316862   # Number of ACT commands
num_pre_cmds                   =       316833   # Number of PRE commands
num_ondemand_pres              =       292856   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9529143   # Cyles of rank active rank.0
rank_active_cycles.1           =      9325697   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       470857   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       674303   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1175252   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16695   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5324   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3178   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4263   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3860   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2065   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3055   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2348   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          503   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22151   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           71   # Write cmd latency (cycles)
write_latency[40-59]           =           66   # Write cmd latency (cycles)
write_latency[60-79]           =          147   # Write cmd latency (cycles)
write_latency[80-99]           =          290   # Write cmd latency (cycles)
write_latency[100-119]         =          448   # Write cmd latency (cycles)
write_latency[120-139]         =          814   # Write cmd latency (cycles)
write_latency[140-159]         =         1306   # Write cmd latency (cycles)
write_latency[160-179]         =         2092   # Write cmd latency (cycles)
write_latency[180-199]         =         3055   # Write cmd latency (cycles)
write_latency[200-]            =       142027   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       336647   # Read request latency (cycles)
read_latency[40-59]            =       118267   # Read request latency (cycles)
read_latency[60-79]            =       142131   # Read request latency (cycles)
read_latency[80-99]            =        74653   # Read request latency (cycles)
read_latency[100-119]          =        58808   # Read request latency (cycles)
read_latency[120-139]          =        49900   # Read request latency (cycles)
read_latency[140-159]          =        37417   # Read request latency (cycles)
read_latency[160-179]          =        30132   # Read request latency (cycles)
read_latency[180-199]          =        24788   # Read request latency (cycles)
read_latency[200-]             =       215626   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.50407e+08   # Write energy
read_energy                    =   4.3883e+09   # Read energy
act_energy                     =  8.66934e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.26011e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.23665e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94619e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81923e+09   # Active standby energy rank.1
average_read_latency           =       149.23   # Average read request latency (cycles)
average_interarrival           =      8.07282   # Average request interarrival latency (cycles)
total_energy                   =  1.90254e+10   # Total energy (pJ)
average_power                  =      1902.54   # Average power (mW)
average_bandwidth              =      10.5702   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       150405   # Number of WRITE/WRITEP commands
num_reads_done                 =      1143590   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       897145   # Number of read row buffer hits
num_read_cmds                  =      1143587   # Number of READ/READP commands
num_writes_done                =       150413   # Number of read requests issued
num_write_row_hits             =        93063   # Number of write row buffer hits
num_act_cmds                   =       305394   # Number of ACT commands
num_pre_cmds                   =       305366   # Number of PRE commands
num_ondemand_pres              =       279826   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9401568   # Cyles of rank active rank.0
rank_active_cycles.1           =      9409633   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       598432   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       590367   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1231257   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16393   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5087   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2996   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4440   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3786   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2071   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3118   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2247   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          494   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22114   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =           49   # Write cmd latency (cycles)
write_latency[40-59]           =           64   # Write cmd latency (cycles)
write_latency[60-79]           =          190   # Write cmd latency (cycles)
write_latency[80-99]           =          324   # Write cmd latency (cycles)
write_latency[100-119]         =          527   # Write cmd latency (cycles)
write_latency[120-139]         =          894   # Write cmd latency (cycles)
write_latency[140-159]         =         1399   # Write cmd latency (cycles)
write_latency[160-179]         =         2160   # Write cmd latency (cycles)
write_latency[180-199]         =         3079   # Write cmd latency (cycles)
write_latency[200-]            =       141712   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       347797   # Read request latency (cycles)
read_latency[40-59]            =       129826   # Read request latency (cycles)
read_latency[60-79]            =       144535   # Read request latency (cycles)
read_latency[80-99]            =        79496   # Read request latency (cycles)
read_latency[100-119]          =        62176   # Read request latency (cycles)
read_latency[120-139]          =        51887   # Read request latency (cycles)
read_latency[140-159]          =        39951   # Read request latency (cycles)
read_latency[160-179]          =        32299   # Read request latency (cycles)
read_latency[180-199]          =        26776   # Read request latency (cycles)
read_latency[200-]             =       228844   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.50822e+08   # Write energy
read_energy                    =  4.61094e+09   # Read energy
act_energy                     =  8.35558e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.87247e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.83376e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86658e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87161e+09   # Active standby energy rank.1
average_read_latency           =      150.913   # Average read request latency (cycles)
average_interarrival           =      7.72776   # Average request interarrival latency (cycles)
total_energy                   =  1.92108e+10   # Total energy (pJ)
average_power                  =      1921.08   # Average power (mW)
average_bandwidth              =      11.0422   # Average bandwidth
