{
  "module_name": "max98090.h",
  "hash_id": "001569d6e698f19aa56ee183113accfbcede6700bd0c134dcc44063be84e574a",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/max98090.h",
  "human_readable_source": " \n \n\n#ifndef _MAX98090_H\n#define _MAX98090_H\n\n \n#define MAX98090_DEFAULT_DMIC_FREQ\t\t2500000\n\n \n\n#define M98090_REG_SOFTWARE_RESET\t\t0x00\n#define M98090_REG_DEVICE_STATUS\t\t0x01\n#define M98090_REG_JACK_STATUS\t\t\t0x02\n#define M98090_REG_INTERRUPT_S\t\t\t0x03\n#define M98090_REG_QUICK_SYSTEM_CLOCK\t\t0x04\n#define M98090_REG_QUICK_SAMPLE_RATE\t\t0x05\n#define M98090_REG_DAI_INTERFACE\t\t0x06\n#define M98090_REG_DAC_PATH\t\t\t0x07\n#define M98090_REG_MIC_DIRECT_TO_ADC\t\t0x08\n#define M98090_REG_LINE_TO_ADC\t\t\t0x09\n#define M98090_REG_ANALOG_MIC_LOOP\t\t0x0A\n#define M98090_REG_ANALOG_LINE_LOOP\t\t0x0B\n#define M98090_REG_RESERVED\t\t\t0x0C\n#define M98090_REG_LINE_INPUT_CONFIG\t\t0x0D\n#define M98090_REG_LINE_INPUT_LEVEL\t\t0x0E\n#define M98090_REG_INPUT_MODE\t\t\t0x0F\n#define M98090_REG_MIC1_INPUT_LEVEL\t\t0x10\n#define M98090_REG_MIC2_INPUT_LEVEL\t\t0x11\n#define M98090_REG_MIC_BIAS_VOLTAGE\t\t0x12\n#define M98090_REG_DIGITAL_MIC_ENABLE\t\t0x13\n#define M98090_REG_DIGITAL_MIC_CONFIG\t\t0x14\n#define M98090_REG_LEFT_ADC_MIXER\t\t0x15\n#define M98090_REG_RIGHT_ADC_MIXER\t\t0x16\n#define M98090_REG_LEFT_ADC_LEVEL\t\t0x17\n#define M98090_REG_RIGHT_ADC_LEVEL\t\t0x18\n#define M98090_REG_ADC_BIQUAD_LEVEL\t\t0x19\n#define M98090_REG_ADC_SIDETONE\t\t\t0x1A\n#define M98090_REG_SYSTEM_CLOCK\t\t\t0x1B\n#define M98090_REG_CLOCK_MODE\t\t\t0x1C\n#define M98090_REG_CLOCK_RATIO_NI_MSB\t\t0x1D\n#define M98090_REG_CLOCK_RATIO_NI_LSB\t\t0x1E\n#define M98090_REG_CLOCK_RATIO_MI_MSB\t\t0x1F\n#define M98090_REG_CLOCK_RATIO_MI_LSB\t\t0x20\n#define M98090_REG_MASTER_MODE\t\t\t0x21\n#define M98090_REG_INTERFACE_FORMAT\t\t0x22\n#define M98090_REG_TDM_CONTROL\t\t\t0x23\n#define M98090_REG_TDM_FORMAT\t\t\t0x24\n#define M98090_REG_IO_CONFIGURATION\t\t0x25\n#define M98090_REG_FILTER_CONFIG\t\t0x26\n#define M98090_REG_DAI_PLAYBACK_LEVEL\t\t0x27\n#define M98090_REG_DAI_PLAYBACK_LEVEL_EQ\t0x28\n#define M98090_REG_LEFT_HP_MIXER\t\t0x29\n#define M98090_REG_RIGHT_HP_MIXER\t\t0x2A\n#define M98090_REG_HP_CONTROL\t\t\t0x2B\n#define M98090_REG_LEFT_HP_VOLUME\t\t0x2C\n#define M98090_REG_RIGHT_HP_VOLUME\t\t0x2D\n#define M98090_REG_LEFT_SPK_MIXER\t\t0x2E\n#define M98090_REG_RIGHT_SPK_MIXER\t\t0x2F\n#define M98090_REG_SPK_CONTROL\t\t\t0x30\n#define M98090_REG_LEFT_SPK_VOLUME\t\t0x31\n#define M98090_REG_RIGHT_SPK_VOLUME\t\t0x32\n#define M98090_REG_DRC_TIMING\t\t\t0x33\n#define M98090_REG_DRC_COMPRESSOR\t\t0x34\n#define M98090_REG_DRC_EXPANDER\t\t\t0x35\n#define M98090_REG_DRC_GAIN\t\t\t0x36\n#define M98090_REG_RCV_LOUTL_MIXER\t\t0x37\n#define M98090_REG_RCV_LOUTL_CONTROL\t\t0x38\n#define M98090_REG_RCV_LOUTL_VOLUME\t\t0x39\n#define M98090_REG_LOUTR_MIXER\t\t\t0x3A\n#define M98090_REG_LOUTR_CONTROL\t\t0x3B\n#define M98090_REG_LOUTR_VOLUME\t\t\t0x3C\n#define M98090_REG_JACK_DETECT\t\t\t0x3D\n#define M98090_REG_INPUT_ENABLE\t\t\t0x3E\n#define M98090_REG_OUTPUT_ENABLE\t\t0x3F\n#define M98090_REG_LEVEL_CONTROL\t\t0x40\n#define M98090_REG_DSP_FILTER_ENABLE\t\t0x41\n#define M98090_REG_BIAS_CONTROL\t\t\t0x42\n#define M98090_REG_DAC_CONTROL\t\t\t0x43\n#define M98090_REG_ADC_CONTROL\t\t\t0x44\n#define M98090_REG_DEVICE_SHUTDOWN\t\t0x45\n#define M98090_REG_EQUALIZER_BASE\t\t0x46\n#define M98090_REG_RECORD_BIQUAD_BASE\t\t0xAF\n#define M98090_REG_DMIC3_VOLUME\t\t\t0xBE\n#define M98090_REG_DMIC4_VOLUME\t\t\t0xBF\n#define M98090_REG_DMIC34_BQ_PREATTEN\t\t0xC0\n#define M98090_REG_RECORD_TDM_SLOT\t\t0xC1\n#define M98090_REG_SAMPLE_RATE\t\t\t0xC2\n#define M98090_REG_DMIC34_BIQUAD_BASE\t\t0xC3\n#define M98090_REG_REVISION_ID\t\t\t0xFF\n\n#define M98090_REG_CNT\t\t\t\t(0xFF+1)\n#define MAX98090_MAX_REGISTER\t\t\t0xFF\n\n \n\n \n#define M98090_SWRESET_MASK\t\t(1<<7)\n#define M98090_SWRESET_SHIFT\t\t7\n#define M98090_SWRESET_WIDTH\t\t1\n\n \n#define M98090_CLD_MASK\t\t\t(1<<7)\n#define M98090_CLD_SHIFT\t\t7\n#define M98090_CLD_WIDTH\t\t1\n#define M98090_SLD_MASK\t\t\t(1<<6)\n#define M98090_SLD_SHIFT\t\t6\n#define M98090_SLD_WIDTH\t\t1\n#define M98090_ULK_MASK\t\t\t(1<<5)\n#define M98090_ULK_SHIFT\t\t5\n#define M98090_ULK_WIDTH\t\t1\n#define M98090_JDET_MASK\t\t(1<<2)\n#define M98090_JDET_SHIFT\t\t2\n#define M98090_JDET_WIDTH\t\t1\n#define M98090_DRCACT_MASK\t\t(1<<1)\n#define M98090_DRCACT_SHIFT\t\t1\n#define M98090_DRCACT_WIDTH\t\t1\n#define M98090_DRCCLP_MASK\t\t(1<<0)\n#define M98090_DRCCLP_SHIFT\t\t0\n#define M98090_DRCCLP_WIDTH\t\t1\n\n \n#define M98090_LSNS_MASK\t\t(1<<2)\n#define M98090_LSNS_SHIFT\t\t2\n#define M98090_LSNS_WIDTH\t\t1\n#define M98090_JKSNS_MASK\t\t(1<<1)\n#define M98090_JKSNS_SHIFT\t\t1\n#define M98090_JKSNS_WIDTH\t\t1\n\n \n#define M98090_ICLD_MASK\t\t(1<<7)\n#define M98090_ICLD_SHIFT\t\t7\n#define M98090_ICLD_WIDTH\t\t1\n#define M98090_ISLD_MASK\t\t(1<<6)\n#define M98090_ISLD_SHIFT\t\t6\n#define M98090_ISLD_WIDTH\t\t1\n#define M98090_IULK_MASK\t\t(1<<5)\n#define M98090_IULK_SHIFT\t\t5\n#define M98090_IULK_WIDTH\t\t1\n#define M98090_IJDET_MASK\t\t(1<<2)\n#define M98090_IJDET_SHIFT\t\t2\n#define M98090_IJDET_WIDTH\t\t1\n#define M98090_IDRCACT_MASK\t\t(1<<1)\n#define M98090_IDRCACT_SHIFT\t\t1\n#define M98090_IDRCACT_WIDTH\t\t1\n#define M98090_IDRCCLP_MASK\t\t(1<<0)\n#define M98090_IDRCCLP_SHIFT\t\t0\n#define M98090_IDRCCLP_WIDTH\t\t1\n\n \n#define M98090_26M_MASK\t\t\t(1<<7)\n#define M98090_26M_SHIFT\t\t7\n#define M98090_26M_WIDTH\t\t1\n#define M98090_19P2M_MASK\t\t(1<<6)\n#define M98090_19P2M_SHIFT\t\t6\n#define M98090_19P2M_WIDTH\t\t1\n#define M98090_13M_MASK\t\t\t(1<<5)\n#define M98090_13M_SHIFT\t\t5\n#define M98090_13M_WIDTH\t\t1\n#define M98090_12P288M_MASK\t\t(1<<4)\n#define M98090_12P288M_SHIFT\t\t4\n#define M98090_12P288M_WIDTH\t\t1\n#define M98090_12M_MASK\t\t\t(1<<3)\n#define M98090_12M_SHIFT\t\t3\n#define M98090_12M_WIDTH\t\t1\n#define M98090_11P2896M_MASK\t\t(1<<2)\n#define M98090_11P2896M_SHIFT\t\t2\n#define M98090_11P2896M_WIDTH\t\t1\n#define M98090_256FS_MASK\t\t(1<<0)\n#define M98090_256FS_SHIFT\t\t0\n#define M98090_256FS_WIDTH\t\t1\n#define M98090_CLK_ALL_SHIFT\t\t0\n#define M98090_CLK_ALL_WIDTH\t\t8\n#define M98090_CLK_ALL_NUM\t\t(1<<M98090_CLK_ALL_WIDTH)\n\n \n#define M98090_SR_96K_MASK\t\t(1<<5)\n#define M98090_SR_96K_SHIFT\t\t5\n#define M98090_SR_96K_WIDTH\t\t1\n#define M98090_SR_32K_MASK\t\t(1<<4)\n#define M98090_SR_32K_SHIFT\t\t4\n#define M98090_SR_32K_WIDTH\t\t1\n#define M98090_SR_48K_MASK\t\t(1<<3)\n#define M98090_SR_48K_SHIFT\t\t3\n#define M98090_SR_48K_WIDTH\t\t1\n#define M98090_SR_44K1_MASK\t\t(1<<2)\n#define M98090_SR_44K1_SHIFT\t\t2\n#define M98090_SR_44K1_WIDTH\t\t1\n#define M98090_SR_16K_MASK\t\t(1<<1)\n#define M98090_SR_16K_SHIFT\t\t1\n#define M98090_SR_16K_WIDTH\t\t1\n#define M98090_SR_8K_MASK\t\t(1<<0)\n#define M98090_SR_8K_SHIFT\t\t0\n#define M98090_SR_8K_WIDTH\t\t1\n#define M98090_SR_MASK\t\t\t0x3F\n#define M98090_SR_ALL_SHIFT\t\t0\n#define M98090_SR_ALL_WIDTH\t\t8\n#define M98090_SR_ALL_NUM\t\t(1<<M98090_SR_ALL_WIDTH)\n\n \n#define M98090_RJ_M_MASK\t\t(1<<5)\n#define M98090_RJ_M_SHIFT\t\t5\n#define M98090_RJ_M_WIDTH\t\t1\n#define M98090_RJ_S_MASK\t\t(1<<4)\n#define M98090_RJ_S_SHIFT\t\t4\n#define M98090_RJ_S_WIDTH\t\t1\n#define M98090_LJ_M_MASK\t\t(1<<3)\n#define M98090_LJ_M_SHIFT\t\t3\n#define M98090_LJ_M_WIDTH\t\t1\n#define M98090_LJ_S_MASK\t\t(1<<2)\n#define M98090_LJ_S_SHIFT\t\t2\n#define M98090_LJ_S_WIDTH\t\t1\n#define M98090_I2S_M_MASK\t\t(1<<1)\n#define M98090_I2S_M_SHIFT\t\t1\n#define M98090_I2S_M_WIDTH\t\t1\n#define M98090_I2S_S_MASK\t\t(1<<0)\n#define M98090_I2S_S_SHIFT\t\t0\n#define M98090_I2S_S_WIDTH\t\t1\n#define M98090_DAI_ALL_SHIFT\t\t0\n#define M98090_DAI_ALL_WIDTH\t\t8\n#define M98090_DAI_ALL_NUM\t\t(1<<M98090_DAI_ALL_WIDTH)\n\n \n#define M98090_DIG2_HP_MASK\t\t(1<<7)\n#define M98090_DIG2_HP_SHIFT\t\t7\n#define M98090_DIG2_HP_WIDTH\t\t1\n#define M98090_DIG2_EAR_MASK\t\t(1<<6)\n#define M98090_DIG2_EAR_SHIFT\t\t6\n#define M98090_DIG2_EAR_WIDTH\t\t1\n#define M98090_DIG2_SPK_MASK\t\t(1<<5)\n#define M98090_DIG2_SPK_SHIFT\t\t5\n#define M98090_DIG2_SPK_WIDTH\t\t1\n#define M98090_DIG2_LOUT_MASK\t\t(1<<4)\n#define M98090_DIG2_LOUT_SHIFT\t\t4\n#define M98090_DIG2_LOUT_WIDTH\t\t1\n#define M98090_DIG2_ALL_SHIFT\t\t0\n#define M98090_DIG2_ALL_WIDTH\t\t8\n#define M98090_DIG2_ALL_NUM\t\t(1<<M98090_DIG2_ALL_WIDTH)\n\n \n#define M98090_IN12_MIC1_MASK\t\t(1<<7)\n#define M98090_IN12_MIC1_SHIFT\t\t7\n#define M98090_IN12_MIC1_WIDTH\t\t1\n#define M98090_IN34_MIC2_MASK\t\t(1<<6)\n#define M98090_IN34_MIC2_SHIFT\t\t6\n#define M98090_IN34_MIC2_WIDTH\t\t1\n#define M98090_IN56_MIC1_MASK\t\t(1<<5)\n#define M98090_IN56_MIC1_SHIFT\t\t5\n#define M98090_IN56_MIC1_WIDTH\t\t1\n#define M98090_IN56_MIC2_MASK\t\t(1<<4)\n#define M98090_IN56_MIC2_SHIFT\t\t4\n#define M98090_IN56_MIC2_WIDTH\t\t1\n#define M98090_IN12_DADC_MASK\t\t(1<<3)\n#define M98090_IN12_DADC_SHIFT\t\t3\n#define M98090_IN12_DADC_WIDTH\t\t1\n#define M98090_IN34_DADC_MASK\t\t(1<<2)\n#define M98090_IN34_DADC_SHIFT\t\t2\n#define M98090_IN34_DADC_WIDTH\t\t1\n#define M98090_IN56_DADC_MASK\t\t(1<<1)\n#define M98090_IN56_DADC_SHIFT\t\t1\n#define M98090_IN56_DADC_WIDTH\t\t1\n#define M98090_MIC_ALL_SHIFT\t\t0\n#define M98090_MIC_ALL_WIDTH\t\t8\n#define M98090_MIC_ALL_NUM\t\t(1<<M98090_MIC_ALL_WIDTH)\n\n \n#define M98090_IN12S_AB_MASK\t\t(1<<7)\n#define M98090_IN12S_AB_SHIFT\t\t7\n#define M98090_IN12S_AB_WIDTH\t\t1\n#define M98090_IN34S_AB_MASK\t\t(1<<6)\n#define M98090_IN34S_AB_SHIFT\t\t6\n#define M98090_IN34S_AB_WIDTH\t\t1\n#define M98090_IN56S_AB_MASK\t\t(1<<5)\n#define M98090_IN56S_AB_SHIFT\t\t5\n#define M98090_IN56S_AB_WIDTH\t\t1\n#define M98090_IN34D_A_MASK\t\t(1<<4)\n#define M98090_IN34D_A_SHIFT\t\t4\n#define M98090_IN34D_A_WIDTH\t\t1\n#define M98090_IN56D_B_MASK\t\t(1<<3)\n#define M98090_IN56D_B_SHIFT\t\t3\n#define M98090_IN56D_B_WIDTH\t\t1\n#define M98090_LINE_ALL_SHIFT\t\t0\n#define M98090_LINE_ALL_WIDTH\t\t8\n#define M98090_LINE_ALL_NUM\t\t(1<<M98090_LINE_ALL_WIDTH)\n\n \n#define M98090_IN12_M1HPL_MASK\t\t(1<<7)\n#define M98090_IN12_M1HPL_SHIFT\t\t7\n#define M98090_IN12_M1HPL_WIDTH\t\t1\n#define M98090_IN12_M1SPKL_MASK\t\t(1<<6)\n#define M98090_IN12_M1SPKL_SHIFT\t6\n#define M98090_IN12_M1SPKL_WIDTH\t1\n#define M98090_IN12_M1EAR_MASK\t\t(1<<5)\n#define M98090_IN12_M1EAR_SHIFT\t\t5\n#define M98090_IN12_M1EAR_WIDTH\t\t1\n#define M98090_IN12_M1LOUTL_MASK\t(1<<4)\n#define M98090_IN12_M1LOUTL_SHIFT\t4\n#define M98090_IN12_M1LOUTL_WIDTH\t1\n#define M98090_IN34_M2HPR_MASK\t\t(1<<3)\n#define M98090_IN34_M2HPR_SHIFT\t\t3\n#define M98090_IN34_M2HPR_WIDTH\t\t1\n#define M98090_IN34_M2SPKR_MASK\t\t(1<<2)\n#define M98090_IN34_M2SPKR_SHIFT\t2\n#define M98090_IN34_M2SPKR_WIDTH\t1\n#define M98090_IN34_M2EAR_MASK\t\t(1<<1)\n#define M98090_IN34_M2EAR_SHIFT\t\t1\n#define M98090_IN34_M2EAR_WIDTH\t\t1\n#define M98090_IN34_M2LOUTR_MASK\t(1<<0)\n#define M98090_IN34_M2LOUTR_SHIFT\t0\n#define M98090_IN34_M2LOUTR_WIDTH\t1\n#define M98090_AMIC_ALL_SHIFT\t\t0\n#define M98090_AMIC_ALL_WIDTH\t\t8\n#define M98090_AMIC_ALL_NUM\t\t(1<<M98090_AMIC_ALL_WIDTH)\n\n \n#define M98090_IN12S_ABHP_MASK\t\t(1<<7)\n#define M98090_IN12S_ABHP_SHIFT\t\t7\n#define M98090_IN12S_ABHP_WIDTH\t\t1\n#define M98090_IN34D_ASPKL_MASK\t\t(1<<6)\n#define M98090_IN34D_ASPKL_SHIFT\t6\n#define M98090_IN34D_ASPKL_WIDTH\t1\n#define M98090_IN34D_AEAR_MASK\t\t(1<<5)\n#define M98090_IN34D_AEAR_SHIFT\t\t5\n#define M98090_IN34D_AEAR_WIDTH\t\t1\n#define M98090_IN12S_ABLOUT_MASK\t(1<<4)\n#define M98090_IN12S_ABLOUT_SHIFT\t4\n#define M98090_IN12S_ABLOUT_WIDTH\t1\n#define M98090_IN34S_ABHP_MASK\t\t(1<<3)\n#define M98090_IN34S_ABHP_SHIFT\t\t3\n#define M98090_IN34S_ABHP_WIDTH\t\t1\n#define M98090_IN56D_BSPKR_MASK\t\t(1<<2)\n#define M98090_IN56D_BSPKR_SHIFT\t2\n#define M98090_IN56D_BSPKR_WIDTH\t1\n#define M98090_IN56D_BEAR_MASK\t\t(1<<1)\n#define M98090_IN56D_BEAR_SHIFT\t\t1\n#define M98090_IN56D_BEAR_WIDTH\t\t1\n#define M98090_IN34S_ABLOUT_MASK\t(1<<0)\n#define M98090_IN34S_ABLOUT_SHIFT\t0\n#define M98090_IN34S_ABLOUT_WIDTH\t1\n#define M98090_ALIN_ALL_SHIFT\t\t0\n#define M98090_ALIN_ALL_WIDTH\t\t8\n#define M98090_ALIN_ALL_NUM\t\t(1<<M98090_ALIN_ALL_WIDTH)\n\n \n\n \n#define M98090_IN34DIFF_MASK\t\t(1<<7)\n#define M98090_IN34DIFF_SHIFT\t\t7\n#define M98090_IN34DIFF_WIDTH\t\t1\n#define M98090_IN56DIFF_MASK\t\t(1<<6)\n#define M98090_IN56DIFF_SHIFT\t\t6\n#define M98090_IN56DIFF_WIDTH\t\t1\n#define M98090_IN1SEEN_MASK\t\t(1<<5)\n#define M98090_IN1SEEN_SHIFT\t\t5\n#define M98090_IN1SEEN_WIDTH\t\t1\n#define M98090_IN2SEEN_MASK\t\t(1<<4)\n#define M98090_IN2SEEN_SHIFT\t\t4\n#define M98090_IN2SEEN_WIDTH\t\t1\n#define M98090_IN3SEEN_MASK\t\t(1<<3)\n#define M98090_IN3SEEN_SHIFT\t\t3\n#define M98090_IN3SEEN_WIDTH\t\t1\n#define M98090_IN4SEEN_MASK\t\t(1<<2)\n#define M98090_IN4SEEN_SHIFT\t\t2\n#define M98090_IN4SEEN_WIDTH\t\t1\n#define M98090_IN5SEEN_MASK\t\t(1<<1)\n#define M98090_IN5SEEN_SHIFT\t\t1\n#define M98090_IN5SEEN_WIDTH\t\t1\n#define M98090_IN6SEEN_MASK\t\t(1<<0)\n#define M98090_IN6SEEN_SHIFT\t\t0\n#define M98090_IN6SEEN_WIDTH\t\t1\n\n \n#define M98090_MIXG135_MASK\t\t(1<<7)\n#define M98090_MIXG135_SHIFT\t\t7\n#define M98090_MIXG135_WIDTH\t\t1\n#define M98090_MIXG135_NUM\t\t(1<<M98090_MIXG135_WIDTH)\n#define M98090_MIXG246_MASK\t\t(1<<6)\n#define M98090_MIXG246_SHIFT\t\t6\n#define M98090_MIXG246_WIDTH\t\t1\n#define M98090_MIXG246_NUM\t\t(1<<M98090_MIXG246_WIDTH)\n#define M98090_LINAPGA_MASK\t\t(7<<3)\n#define M98090_LINAPGA_SHIFT\t\t3\n#define M98090_LINAPGA_WIDTH\t\t3\n#define M98090_LINAPGA_NUM\t\t6\n#define M98090_LINBPGA_MASK\t\t(7<<0)\n#define M98090_LINBPGA_SHIFT\t\t0\n#define M98090_LINBPGA_WIDTH\t\t3\n#define M98090_LINBPGA_NUM\t\t6\n\n \n#define M98090_EXTBUFA_MASK\t\t(1<<7)\n#define M98090_EXTBUFA_SHIFT\t\t7\n#define M98090_EXTBUFA_WIDTH\t\t1\n#define M98090_EXTBUFA_NUM\t\t(1<<M98090_EXTBUFA_WIDTH)\n#define M98090_EXTBUFB_MASK\t\t(1<<6)\n#define M98090_EXTBUFB_SHIFT\t\t6\n#define M98090_EXTBUFB_WIDTH\t\t1\n#define M98090_EXTBUFB_NUM\t\t(1<<M98090_EXTBUFB_WIDTH)\n#define M98090_EXTMIC_MASK\t\t(3<<0)\n#define M98090_EXTMIC_SHIFT\t\t0\n#define M98090_EXTMIC1_SHIFT\t\t0\n#define M98090_EXTMIC2_SHIFT\t\t1\n#define M98090_EXTMIC_WIDTH\t\t2\n#define M98090_EXTMIC_NONE\t\t(0<<0)\n#define M98090_EXTMIC_MIC1\t\t(1<<0)\n#define M98090_EXTMIC_MIC2\t\t(2<<0)\n\n \n#define M98090_MIC_PA1EN_MASK\t\t(3<<5)\n#define M98090_MIC_PA1EN_SHIFT\t\t5\n#define M98090_MIC_PA1EN_WIDTH\t\t2\n#define M98090_MIC_PA1EN_NUM\t\t3\n#define M98090_MIC_PGAM1_MASK\t\t(31<<0)\n#define M98090_MIC_PGAM1_SHIFT\t\t0\n#define M98090_MIC_PGAM1_WIDTH\t\t5\n#define M98090_MIC_PGAM1_NUM\t\t21\n\n \n#define M98090_MIC_PA2EN_MASK\t\t(3<<5)\n#define M98090_MIC_PA2EN_SHIFT\t\t5\n#define M98090_MIC_PA2EN_WIDTH\t\t2\n#define M98090_MIC_PA2EN_NUM\t\t3\n#define M98090_MIC_PGAM2_MASK\t\t(31<<0)\n#define M98090_MIC_PGAM2_SHIFT\t\t0\n#define M98090_MIC_PGAM2_WIDTH\t\t5\n#define M98090_MIC_PGAM2_NUM\t\t21\n\n \n#define M98090_MBVSEL_MASK\t\t(3<<0)\n#define M98090_MBVSEL_SHIFT\t\t0\n#define M98090_MBVSEL_WIDTH\t\t2\n#define M98090_MBVSEL_2V8\t\t(3<<0)\n#define M98090_MBVSEL_2V55\t\t(2<<0)\n#define M98090_MBVSEL_2V4\t\t(1<<0)\n#define M98090_MBVSEL_2V2\t\t(0<<0)\n\n \n#define M98090_MICCLK_MASK\t\t(7<<4)\n#define M98090_MICCLK_SHIFT\t\t4\n#define M98090_MICCLK_WIDTH\t\t3\n#define M98090_DIGMIC4_MASK\t\t(1<<3)\n#define M98090_DIGMIC4_SHIFT\t\t3\n#define M98090_DIGMIC4_WIDTH\t\t1\n#define M98090_DIGMIC4_NUM\t\t(1<<M98090_DIGMIC4_WIDTH)\n#define M98090_DIGMIC3_MASK\t\t(1<<2)\n#define M98090_DIGMIC3_SHIFT\t\t2\n#define M98090_DIGMIC3_WIDTH\t\t1\n#define M98090_DIGMIC3_NUM\t\t(1<<M98090_DIGMIC3_WIDTH)\n#define M98090_DIGMICR_MASK\t\t(1<<1)\n#define M98090_DIGMICR_SHIFT\t\t1\n#define M98090_DIGMICR_WIDTH\t\t1\n#define M98090_DIGMICR_NUM\t\t(1<<M98090_DIGMICR_WIDTH)\n#define M98090_DIGMICL_MASK\t\t(1<<0)\n#define M98090_DIGMICL_SHIFT\t\t0\n#define M98090_DIGMICL_WIDTH\t\t1\n#define M98090_DIGMICL_NUM\t\t(1<<M98090_DIGMICL_WIDTH)\n\n \n#define M98090_DMIC_COMP_MASK\t\t(15<<4)\n#define M98090_DMIC_COMP_SHIFT\t\t4\n#define M98090_DMIC_COMP_WIDTH\t\t4\n#define M98090_DMIC_COMP_NUM\t\t(1<<M98090_DMIC_COMP_WIDTH)\n#define M98090_DMIC_FREQ_MASK\t\t(3<<0)\n#define M98090_DMIC_FREQ_SHIFT\t\t0\n#define M98090_DMIC_FREQ_WIDTH\t\t2\n\n \n#define M98090_MIXADL_MIC2_MASK\t\t(1<<6)\n#define M98090_MIXADL_MIC2_SHIFT\t6\n#define M98090_MIXADL_MIC2_WIDTH\t1\n#define M98090_MIXADL_MIC1_MASK\t\t(1<<5)\n#define M98090_MIXADL_MIC1_SHIFT\t5\n#define M98090_MIXADL_MIC1_WIDTH\t1\n#define M98090_MIXADL_LINEB_MASK\t(1<<4)\n#define M98090_MIXADL_LINEB_SHIFT\t4\n#define M98090_MIXADL_LINEB_WIDTH\t1\n#define M98090_MIXADL_LINEA_MASK\t(1<<3)\n#define M98090_MIXADL_LINEA_SHIFT\t3\n#define M98090_MIXADL_LINEA_WIDTH\t1\n#define M98090_MIXADL_IN65DIFF_MASK\t(1<<2)\n#define M98090_MIXADL_IN65DIFF_SHIFT\t2\n#define M98090_MIXADL_IN65DIFF_WIDTH\t1\n#define M98090_MIXADL_IN34DIFF_MASK\t(1<<1)\n#define M98090_MIXADL_IN34DIFF_SHIFT\t1\n#define M98090_MIXADL_IN34DIFF_WIDTH\t1\n#define M98090_MIXADL_IN12DIFF_MASK\t(1<<0)\n#define M98090_MIXADL_IN12DIFF_SHIFT\t0\n#define M98090_MIXADL_IN12DIFF_WIDTH\t1\n#define M98090_MIXADL_MASK\t\t(255<<0)\n#define M98090_MIXADL_SHIFT\t\t0\n#define M98090_MIXADL_WIDTH\t\t8\n\n \n#define M98090_MIXADR_MIC2_MASK\t\t(1<<6)\n#define M98090_MIXADR_MIC2_SHIFT\t6\n#define M98090_MIXADR_MIC2_WIDTH\t1\n#define M98090_MIXADR_MIC1_MASK\t\t(1<<5)\n#define M98090_MIXADR_MIC1_SHIFT\t5\n#define M98090_MIXADR_MIC1_WIDTH\t1\n#define M98090_MIXADR_LINEB_MASK\t(1<<4)\n#define M98090_MIXADR_LINEB_SHIFT\t4\n#define M98090_MIXADR_LINEB_WIDTH\t1\n#define M98090_MIXADR_LINEA_MASK\t(1<<3)\n#define M98090_MIXADR_LINEA_SHIFT\t3\n#define M98090_MIXADR_LINEA_WIDTH\t1\n#define M98090_MIXADR_IN65DIFF_MASK\t(1<<2)\n#define M98090_MIXADR_IN65DIFF_SHIFT\t2\n#define M98090_MIXADR_IN65DIFF_WIDTH\t1\n#define M98090_MIXADR_IN34DIFF_MASK\t(1<<1)\n#define M98090_MIXADR_IN34DIFF_SHIFT\t1\n#define M98090_MIXADR_IN34DIFF_WIDTH\t1\n#define M98090_MIXADR_IN12DIFF_MASK\t(1<<0)\n#define M98090_MIXADR_IN12DIFF_SHIFT\t0\n#define M98090_MIXADR_IN12DIFF_WIDTH\t1\n#define M98090_MIXADR_MASK\t\t(255<<0)\n#define M98090_MIXADR_SHIFT\t\t0\n#define M98090_MIXADR_WIDTH\t\t8\n\n \n#define M98090_AVLG_MASK\t\t(7<<4)\n#define M98090_AVLG_SHIFT\t\t4\n#define M98090_AVLG_WIDTH\t\t3\n#define M98090_AVLG_NUM\t\t\t(1<<M98090_AVLG_WIDTH)\n#define M98090_AVL_MASK\t\t\t(15<<0)\n#define M98090_AVL_SHIFT\t\t0\n#define M98090_AVL_WIDTH\t\t4\n#define M98090_AVL_NUM\t\t\t(1<<M98090_AVL_WIDTH)\n\n \n#define M98090_AVRG_MASK\t\t(7<<4)\n#define M98090_AVRG_SHIFT\t\t4\n#define M98090_AVRG_WIDTH\t\t3\n#define M98090_AVRG_NUM\t\t\t(1<<M98090_AVRG_WIDTH)\n#define M98090_AVR_MASK\t\t\t(15<<0)\n#define M98090_AVR_SHIFT\t\t0\n#define M98090_AVR_WIDTH\t\t4\n#define M98090_AVR_NUM\t\t\t(1<<M98090_AVR_WIDTH)\n\n \n#define M98090_AVBQ_MASK\t\t(15<<0)\n#define M98090_AVBQ_SHIFT\t\t0\n#define M98090_AVBQ_WIDTH\t\t4\n#define M98090_AVBQ_NUM\t\t\t(1<<M98090_AVBQ_WIDTH)\n\n \n#define M98090_DSTSR_MASK\t\t(1<<7)\n#define M98090_DSTSR_SHIFT\t\t7\n#define M98090_DSTSR_WIDTH\t\t1\n#define M98090_DSTSL_MASK\t\t(1<<6)\n#define M98090_DSTSL_SHIFT\t\t6\n#define M98090_DSTSL_WIDTH\t\t1\n#define M98090_DVST_MASK\t\t(31<<0)\n#define M98090_DVST_SHIFT\t\t0\n#define M98090_DVST_WIDTH\t\t5\n#define M98090_DVST_NUM\t\t\t31\n\n \n#define M98090_PSCLK_MASK\t\t(3<<4)\n#define M98090_PSCLK_SHIFT\t\t4\n#define M98090_PSCLK_WIDTH\t\t2\n#define M98090_PSCLK_DISABLED\t\t(0<<4)\n#define M98090_PSCLK_DIV1\t\t(1<<4)\n#define M98090_PSCLK_DIV2\t\t(2<<4)\n#define M98090_PSCLK_DIV4\t\t(3<<4)\n\n \n#define M98090_FREQ_MASK\t\t(15<<4)\n#define M98090_FREQ_SHIFT\t\t4\n#define M98090_FREQ_WIDTH\t\t4\n#define M98090_USE_M1_MASK\t\t(1<<0)\n#define M98090_USE_M1_SHIFT\t\t0\n#define M98090_USE_M1_WIDTH\t\t1\n#define M98090_USE_M1_NUM\t\t(1<<M98090_USE_M1_WIDTH)\n\n \n#define M98090_NI_HI_MASK\t\t(127<<0)\n#define M98090_NI_HI_SHIFT\t\t0\n#define M98090_NI_HI_WIDTH\t\t7\n#define M98090_NI_HI_NUM\t\t(1<<M98090_NI_HI_WIDTH)\n\n \n#define M98090_NI_LO_MASK\t\t(255<<0)\n#define M98090_NI_LO_SHIFT\t\t0\n#define M98090_NI_LO_WIDTH\t\t8\n#define M98090_NI_LO_NUM\t\t(1<<M98090_NI_LO_WIDTH)\n\n \n#define M98090_MI_HI_MASK\t\t(255<<0)\n#define M98090_MI_HI_SHIFT\t\t0\n#define M98090_MI_HI_WIDTH\t\t8\n#define M98090_MI_HI_NUM\t\t(1<<M98090_MI_HI_WIDTH)\n\n \n#define M98090_MI_LO_MASK\t\t(255<<0)\n#define M98090_MI_LO_SHIFT\t\t0\n#define M98090_MI_LO_WIDTH\t\t8\n#define M98090_MI_LO_NUM\t\t(1<<M98090_MI_LO_WIDTH)\n\n \n#define M98090_MAS_MASK\t\t\t(1<<7)\n#define M98090_MAS_SHIFT\t\t7\n#define M98090_MAS_WIDTH\t\t1\n#define M98090_BSEL_MASK\t\t(1<<0)\n#define M98090_BSEL_SHIFT\t\t0\n#define M98090_BSEL_WIDTH\t\t1\n#define M98090_BSEL_32\t\t\t(1<<0)\n#define M98090_BSEL_48\t\t\t(2<<0)\n#define M98090_BSEL_64\t\t\t(3<<0)\n\n \n#define M98090_RJ_MASK\t\t\t(1<<5)\n#define M98090_RJ_SHIFT\t\t\t5\n#define M98090_RJ_WIDTH\t\t\t1\n#define M98090_WCI_MASK\t\t\t(1<<4)\n#define M98090_WCI_SHIFT\t\t4\n#define M98090_WCI_WIDTH\t\t1\n#define M98090_BCI_MASK\t\t\t(1<<3)\n#define M98090_BCI_SHIFT\t\t3\n#define M98090_BCI_WIDTH\t\t1\n#define M98090_DLY_MASK\t\t\t(1<<2)\n#define M98090_DLY_SHIFT\t\t2\n#define M98090_DLY_WIDTH\t\t1\n#define M98090_WS_MASK\t\t\t(3<<0)\n#define M98090_WS_SHIFT\t\t\t0\n#define M98090_WS_WIDTH\t\t\t2\n#define M98090_WS_NUM\t\t\t(1<<M98090_WS_WIDTH)\n\n \n#define M98090_FSW_MASK\t\t\t(1<<1)\n#define M98090_FSW_SHIFT\t\t1\n#define M98090_FSW_WIDTH\t\t1\n#define M98090_TDM_MASK\t\t\t(1<<0)\n#define M98090_TDM_SHIFT\t\t0\n#define M98090_TDM_WIDTH\t\t1\n#define M98090_TDM_NUM\t\t\t(1<<M98090_TDM_WIDTH)\n\n \n#define M98090_TDM_SLOTL_MASK\t\t(3<<6)\n#define M98090_TDM_SLOTL_SHIFT\t\t6\n#define M98090_TDM_SLOTL_WIDTH\t\t2\n#define M98090_TDM_SLOTL_NUM\t\t(1<<M98090_TDM_SLOTL_WIDTH)\n#define M98090_TDM_SLOTR_MASK\t\t(3<<4)\n#define M98090_TDM_SLOTR_SHIFT\t\t4\n#define M98090_TDM_SLOTR_WIDTH\t\t2\n#define M98090_TDM_SLOTR_NUM\t\t(1<<M98090_TDM_SLOTR_WIDTH)\n#define M98090_TDM_SLOTDLY_MASK\t\t(15<<0)\n#define M98090_TDM_SLOTDLY_SHIFT\t0\n#define M98090_TDM_SLOTDLY_WIDTH\t4\n#define M98090_TDM_SLOTDLY_NUM\t\t(1<<M98090_TDM_SLOTDLY_WIDTH)\n\n \n#define M98090_LTEN_MASK\t\t(1<<5)\n#define M98090_LTEN_SHIFT\t\t5\n#define M98090_LTEN_WIDTH\t\t1\n#define M98090_LTEN_NUM\t\t\t(1<<M98090_LTEN_WIDTH)\n#define M98090_LBEN_MASK\t\t(1<<4)\n#define M98090_LBEN_SHIFT\t\t4\n#define M98090_LBEN_WIDTH\t\t1\n#define M98090_LBEN_NUM\t\t\t(1<<M98090_LBEN_WIDTH)\n#define M98090_DMONO_MASK\t\t(1<<3)\n#define M98090_DMONO_SHIFT\t\t3\n#define M98090_DMONO_WIDTH\t\t1\n#define M98090_DMONO_NUM\t\t(1<<M98090_DMONO_WIDTH)\n#define M98090_HIZOFF_MASK\t\t(1<<2)\n#define M98090_HIZOFF_SHIFT\t\t2\n#define M98090_HIZOFF_WIDTH\t\t1\n#define M98090_HIZOFF_NUM\t\t(1<<M98090_HIZOFF_WIDTH)\n#define M98090_SDOEN_MASK\t\t(1<<1)\n#define M98090_SDOEN_SHIFT\t\t1\n#define M98090_SDOEN_WIDTH\t\t1\n#define M98090_SDOEN_NUM\t\t(1<<M98090_SDOEN_WIDTH)\n#define M98090_SDIEN_MASK\t\t(1<<0)\n#define M98090_SDIEN_SHIFT\t\t0\n#define M98090_SDIEN_WIDTH\t\t1\n#define M98090_SDIEN_NUM\t\t(1<<M98090_SDIEN_WIDTH)\n\n \n#define M98090_MODE_MASK\t\t(1<<7)\n#define M98090_MODE_SHIFT\t\t7\n#define M98090_MODE_WIDTH\t\t1\n#define M98090_AHPF_MASK\t\t(1<<6)\n#define M98090_AHPF_SHIFT\t\t6\n#define M98090_AHPF_WIDTH\t\t1\n#define M98090_AHPF_NUM\t\t\t(1<<M98090_AHPF_WIDTH)\n#define M98090_DHPF_MASK\t\t(1<<5)\n#define M98090_DHPF_SHIFT\t\t5\n#define M98090_DHPF_WIDTH\t\t1\n#define M98090_DHPF_NUM\t\t\t(1<<M98090_DHPF_WIDTH)\n#define M98090_DHF_MASK\t\t\t(1<<4)\n#define M98090_DHF_SHIFT\t\t4\n#define M98090_DHF_WIDTH\t\t1\n#define M98090_FLT_DMIC34MODE_MASK\t(1<<3)\n#define M98090_FLT_DMIC34MODE_SHIFT\t3\n#define M98090_FLT_DMIC34MODE_WIDTH\t1\n#define M98090_FLT_DMIC34HPF_MASK\t(1<<2)\n#define M98090_FLT_DMIC34HPF_SHIFT\t2\n#define M98090_FLT_DMIC34HPF_WIDTH\t1\n#define M98090_FLT_DMIC34HPF_NUM\t(1<<M98090_FLT_DMIC34HPF_WIDTH)\n\n \n#define M98090_DVM_MASK\t\t\t(1<<7)\n#define M98090_DVM_SHIFT\t\t7\n#define M98090_DVM_WIDTH\t\t1\n#define M98090_DVG_MASK\t\t\t(3<<4)\n#define M98090_DVG_SHIFT\t\t4\n#define M98090_DVG_WIDTH\t\t2\n#define M98090_DVG_NUM\t\t\t(1<<M98090_DVG_WIDTH)\n#define M98090_DV_MASK\t\t\t(15<<0)\n#define M98090_DV_SHIFT\t\t\t0\n#define M98090_DV_WIDTH\t\t\t4\n#define M98090_DV_NUM\t\t\t(1<<M98090_DV_WIDTH)\n\n \n#define M98090_EQCLPN_MASK\t\t(1<<4)\n#define M98090_EQCLPN_SHIFT\t\t4\n#define M98090_EQCLPN_WIDTH\t\t1\n#define M98090_EQCLPN_NUM\t\t(1<<M98090_EQCLPN_WIDTH)\n#define M98090_DVEQ_MASK\t\t(15<<0)\n#define M98090_DVEQ_SHIFT\t\t0\n#define M98090_DVEQ_WIDTH\t\t4\n#define M98090_DVEQ_NUM\t\t\t(1<<M98090_DVEQ_WIDTH)\n\n \n#define M98090_MIXHPL_MIC2_MASK\t\t(1<<5)\n#define M98090_MIXHPL_MIC2_SHIFT\t5\n#define M98090_MIXHPL_MIC2_WIDTH\t1\n#define M98090_MIXHPL_MIC1_MASK\t\t(1<<4)\n#define M98090_MIXHPL_MIC1_SHIFT\t4\n#define M98090_MIXHPL_MIC1_WIDTH\t1\n#define M98090_MIXHPL_LINEB_MASK\t(1<<3)\n#define M98090_MIXHPL_LINEB_SHIFT\t3\n#define M98090_MIXHPL_LINEB_WIDTH\t1\n#define M98090_MIXHPL_LINEA_MASK\t(1<<2)\n#define M98090_MIXHPL_LINEA_SHIFT\t2\n#define M98090_MIXHPL_LINEA_WIDTH\t1\n#define M98090_MIXHPL_DACR_MASK\t\t(1<<1)\n#define M98090_MIXHPL_DACR_SHIFT\t1\n#define M98090_MIXHPL_DACR_WIDTH\t1\n#define M98090_MIXHPL_DACL_MASK\t\t(1<<0)\n#define M98090_MIXHPL_DACL_SHIFT\t0\n#define M98090_MIXHPL_DACL_WIDTH\t1\n#define M98090_MIXHPL_MASK\t\t(63<<0)\n#define M98090_MIXHPL_SHIFT\t\t0\n#define M98090_MIXHPL_WIDTH\t\t6\n\n \n#define M98090_MIXHPR_MIC2_MASK\t\t(1<<5)\n#define M98090_MIXHPR_MIC2_SHIFT\t5\n#define M98090_MIXHPR_MIC2_WIDTH\t1\n#define M98090_MIXHPR_MIC1_MASK\t\t(1<<4)\n#define M98090_MIXHPR_MIC1_SHIFT\t4\n#define M98090_MIXHPR_MIC1_WIDTH\t1\n#define M98090_MIXHPR_LINEB_MASK\t(1<<3)\n#define M98090_MIXHPR_LINEB_SHIFT\t3\n#define M98090_MIXHPR_LINEB_WIDTH\t1\n#define M98090_MIXHPR_LINEA_MASK\t(1<<2)\n#define M98090_MIXHPR_LINEA_SHIFT\t2\n#define M98090_MIXHPR_LINEA_WIDTH\t1\n#define M98090_MIXHPR_DACR_MASK\t\t(1<<1)\n#define M98090_MIXHPR_DACR_SHIFT\t1\n#define M98090_MIXHPR_DACR_WIDTH\t1\n#define M98090_MIXHPR_DACL_MASK\t\t(1<<0)\n#define M98090_MIXHPR_DACL_SHIFT\t0\n#define M98090_MIXHPR_DACL_WIDTH\t1\n#define M98090_MIXHPR_MASK\t\t(63<<0)\n#define M98090_MIXHPR_SHIFT\t\t0\n#define M98090_MIXHPR_WIDTH\t\t6\n\n \n#define M98090_MIXHPRSEL_MASK\t\t(1<<5)\n#define M98090_MIXHPRSEL_SHIFT\t\t5\n#define M98090_MIXHPRSEL_WIDTH\t\t1\n#define M98090_MIXHPLSEL_MASK\t\t(1<<4)\n#define M98090_MIXHPLSEL_SHIFT\t\t4\n#define M98090_MIXHPLSEL_WIDTH\t\t1\n#define M98090_MIXHPRG_MASK\t\t(3<<2)\n#define M98090_MIXHPRG_SHIFT\t\t2\n#define M98090_MIXHPRG_WIDTH\t\t2\n#define M98090_MIXHPRG_NUM\t\t(1<<M98090_MIXHPRG_WIDTH)\n#define M98090_MIXHPLG_MASK\t\t(3<<0)\n#define M98090_MIXHPLG_SHIFT\t\t0\n#define M98090_MIXHPLG_WIDTH\t\t2\n#define M98090_MIXHPLG_NUM\t\t(1<<M98090_MIXHPLG_WIDTH)\n\n \n#define M98090_HPLM_MASK\t\t(1<<7)\n#define M98090_HPLM_SHIFT\t\t7\n#define M98090_HPLM_WIDTH\t\t1\n#define M98090_HPVOLL_MASK\t\t(31<<0)\n#define M98090_HPVOLL_SHIFT\t\t0\n#define M98090_HPVOLL_WIDTH\t\t5\n#define M98090_HPVOLL_NUM\t\t(1<<M98090_HPVOLL_WIDTH)\n\n \n#define M98090_HPRM_MASK\t\t(1<<7)\n#define M98090_HPRM_SHIFT\t\t7\n#define M98090_HPRM_WIDTH\t\t1\n#define M98090_HPVOLR_MASK\t\t(31<<0)\n#define M98090_HPVOLR_SHIFT\t\t0\n#define M98090_HPVOLR_WIDTH\t\t5\n#define M98090_HPVOLR_NUM\t\t(1<<M98090_HPVOLR_WIDTH)\n\n \n#define M98090_MIXSPL_MIC2_MASK\t\t(1<<5)\n#define M98090_MIXSPL_MIC2_SHIFT\t5\n#define M98090_MIXSPL_MIC2_WIDTH\t1\n#define M98090_MIXSPL_MIC1_MASK\t\t(1<<4)\n#define M98090_MIXSPL_MIC1_SHIFT\t4\n#define M98090_MIXSPL_MIC1_WIDTH\t1\n#define M98090_MIXSPL_LINEB_MASK\t(1<<3)\n#define M98090_MIXSPL_LINEB_SHIFT\t3\n#define M98090_MIXSPL_LINEB_WIDTH\t1\n#define M98090_MIXSPL_LINEA_MASK\t(1<<2)\n#define M98090_MIXSPL_LINEA_SHIFT\t2\n#define M98090_MIXSPL_LINEA_WIDTH\t1\n#define M98090_MIXSPL_DACR_MASK\t\t(1<<1)\n#define M98090_MIXSPL_DACR_SHIFT\t1\n#define M98090_MIXSPL_DACR_WIDTH\t1\n#define M98090_MIXSPL_DACL_MASK\t\t(1<<0)\n#define M98090_MIXSPL_DACL_SHIFT\t0\n#define M98090_MIXSPL_DACL_WIDTH\t1\n#define M98090_MIXSPL_MASK\t\t(63<<0)\n#define M98090_MIXSPL_SHIFT\t\t0\n#define M98090_MIXSPL_WIDTH\t\t6\n#define M98090_MIXSPR_DACR_MASK\t\t(1<<1)\n#define M98090_MIXSPR_DACR_SHIFT\t1\n#define M98090_MIXSPR_DACR_WIDTH\t1\n\n\n \n#define M98090_SPK_SLAVE_MASK\t\t(1<<6)\n#define M98090_SPK_SLAVE_SHIFT\t\t6\n#define M98090_SPK_SLAVE_WIDTH\t\t1\n#define M98090_MIXSPR_MIC2_MASK\t\t(1<<5)\n#define M98090_MIXSPR_MIC2_SHIFT\t5\n#define M98090_MIXSPR_MIC2_WIDTH\t1\n#define M98090_MIXSPR_MIC1_MASK\t\t(1<<4)\n#define M98090_MIXSPR_MIC1_SHIFT\t4\n#define M98090_MIXSPR_MIC1_WIDTH\t1\n#define M98090_MIXSPR_LINEB_MASK\t(1<<3)\n#define M98090_MIXSPR_LINEB_SHIFT\t3\n#define M98090_MIXSPR_LINEB_WIDTH\t1\n#define M98090_MIXSPR_LINEA_MASK\t(1<<2)\n#define M98090_MIXSPR_LINEA_SHIFT\t2\n#define M98090_MIXSPR_LINEA_WIDTH\t1\n#define M98090_MIXSPR_DACR_MASK\t\t(1<<1)\n#define M98090_MIXSPR_DACR_SHIFT\t1\n#define M98090_MIXSPR_DACR_WIDTH\t1\n#define M98090_MIXSPR_DACL_MASK\t\t(1<<0)\n#define M98090_MIXSPR_DACL_SHIFT\t0\n#define M98090_MIXSPR_DACL_WIDTH\t1\n#define M98090_MIXSPR_MASK\t\t(63<<0)\n#define M98090_MIXSPR_SHIFT\t\t0\n#define M98090_MIXSPR_WIDTH\t\t6\n\n \n#define M98090_MIXSPRG_MASK\t\t(3<<2)\n#define M98090_MIXSPRG_SHIFT\t\t2\n#define M98090_MIXSPRG_WIDTH\t\t2\n#define M98090_MIXSPRG_NUM\t\t(1<<M98090_MIXSPRG_WIDTH)\n#define M98090_MIXSPLG_MASK\t\t(3<<0)\n#define M98090_MIXSPLG_SHIFT\t\t0\n#define M98090_MIXSPLG_WIDTH\t\t2\n#define M98090_MIXSPLG_NUM\t\t(1<<M98090_MIXSPLG_WIDTH)\n\n \n#define M98090_SPLM_MASK\t\t(1<<7)\n#define M98090_SPLM_SHIFT\t\t7\n#define M98090_SPLM_WIDTH\t\t1\n#define M98090_SPVOLL_MASK\t\t(63<<0)\n#define M98090_SPVOLL_SHIFT\t\t0\n#define M98090_SPVOLL_WIDTH\t\t6\n#define M98090_SPVOLL_NUM\t\t40\n\n \n#define M98090_SPRM_MASK\t\t(1<<7)\n#define M98090_SPRM_SHIFT\t\t7\n#define M98090_SPRM_WIDTH\t\t1\n#define M98090_SPVOLR_MASK\t\t(63<<0)\n#define M98090_SPVOLR_SHIFT\t\t0\n#define M98090_SPVOLR_WIDTH\t\t6\n#define M98090_SPVOLR_NUM\t\t40\n\n \n#define M98090_DRCEN_MASK\t\t(1<<7)\n#define M98090_DRCEN_SHIFT\t\t7\n#define M98090_DRCEN_WIDTH\t\t1\n#define M98090_DRCEN_NUM\t\t(1<<M98090_DRCEN_WIDTH)\n#define M98090_DRCRLS_MASK\t\t(7<<4)\n#define M98090_DRCRLS_SHIFT\t\t4\n#define M98090_DRCRLS_WIDTH\t\t3\n#define M98090_DRCATK_MASK\t\t(7<<0)\n#define M98090_DRCATK_SHIFT\t\t0\n#define M98090_DRCATK_WIDTH\t\t3\n\n \n#define M98090_DRCCMP_MASK\t\t(7<<5)\n#define M98090_DRCCMP_SHIFT\t\t5\n#define M98090_DRCCMP_WIDTH\t\t3\n#define M98090_DRCTHC_MASK\t\t(31<<0)\n#define M98090_DRCTHC_SHIFT\t\t0\n#define M98090_DRCTHC_WIDTH\t\t5\n#define M98090_DRCTHC_NUM\t\t(1<<M98090_DRCTHC_WIDTH)\n\n \n#define M98090_DRCEXP_MASK\t\t(7<<5)\n#define M98090_DRCEXP_SHIFT\t\t5\n#define M98090_DRCEXP_WIDTH\t\t3\n#define M98090_DRCTHE_MASK\t\t(31<<0)\n#define M98090_DRCTHE_SHIFT\t\t0\n#define M98090_DRCTHE_WIDTH\t\t5\n#define M98090_DRCTHE_NUM\t\t(1<<M98090_DRCTHE_WIDTH)\n\n \n#define M98090_DRCG_MASK\t\t(31<<0)\n#define M98090_DRCG_SHIFT\t\t0\n#define M98090_DRCG_WIDTH\t\t5\n#define M98090_DRCG_NUM\t\t\t13\n\n \n#define M98090_MIXRCVL_MIC2_MASK\t(1<<5)\n#define M98090_MIXRCVL_MIC2_SHIFT\t5\n#define M98090_MIXRCVL_MIC2_WIDTH\t1\n#define M98090_MIXRCVL_MIC1_MASK\t(1<<4)\n#define M98090_MIXRCVL_MIC1_SHIFT\t4\n#define M98090_MIXRCVL_MIC1_WIDTH\t1\n#define M98090_MIXRCVL_LINEB_MASK\t(1<<3)\n#define M98090_MIXRCVL_LINEB_SHIFT\t3\n#define M98090_MIXRCVL_LINEB_WIDTH\t1\n#define M98090_MIXRCVL_LINEA_MASK\t(1<<2)\n#define M98090_MIXRCVL_LINEA_SHIFT\t2\n#define M98090_MIXRCVL_LINEA_WIDTH\t1\n#define M98090_MIXRCVL_DACR_MASK\t(1<<1)\n#define M98090_MIXRCVL_DACR_SHIFT\t1\n#define M98090_MIXRCVL_DACR_WIDTH\t1\n#define M98090_MIXRCVL_DACL_MASK\t(1<<0)\n#define M98090_MIXRCVL_DACL_SHIFT\t0\n#define M98090_MIXRCVL_DACL_WIDTH\t1\n#define M98090_MIXRCVL_MASK\t\t(63<<0)\n#define M98090_MIXRCVL_SHIFT\t\t0\n#define M98090_MIXRCVL_WIDTH\t\t6\n\n \n#define M98090_MIXRCVLG_MASK\t\t(3<<0)\n#define M98090_MIXRCVLG_SHIFT\t\t0\n#define M98090_MIXRCVLG_WIDTH\t\t2\n#define M98090_MIXRCVLG_NUM\t\t(1<<M98090_MIXRCVLG_WIDTH)\n\n \n#define M98090_RCVLM_MASK\t\t(1<<7)\n#define M98090_RCVLM_SHIFT\t\t7\n#define M98090_RCVLM_WIDTH\t\t1\n#define M98090_RCVLVOL_MASK\t\t(31<<0)\n#define M98090_RCVLVOL_SHIFT\t\t0\n#define M98090_RCVLVOL_WIDTH\t\t5\n#define M98090_RCVLVOL_NUM\t\t(1<<M98090_RCVLVOL_WIDTH)\n\n \n#define M98090_LINMOD_MASK\t\t(1<<7)\n#define M98090_LINMOD_SHIFT\t\t7\n#define M98090_LINMOD_WIDTH\t\t1\n#define M98090_MIXRCVR_MIC2_MASK\t(1<<5)\n#define M98090_MIXRCVR_MIC2_SHIFT\t5\n#define M98090_MIXRCVR_MIC2_WIDTH\t1\n#define M98090_MIXRCVR_MIC1_MASK\t(1<<4)\n#define M98090_MIXRCVR_MIC1_SHIFT\t4\n#define M98090_MIXRCVR_MIC1_WIDTH\t1\n#define M98090_MIXRCVR_LINEB_MASK\t(1<<3)\n#define M98090_MIXRCVR_LINEB_SHIFT\t3\n#define M98090_MIXRCVR_LINEB_WIDTH\t1\n#define M98090_MIXRCVR_LINEA_MASK\t(1<<2)\n#define M98090_MIXRCVR_LINEA_SHIFT\t2\n#define M98090_MIXRCVR_LINEA_WIDTH\t1\n#define M98090_MIXRCVR_DACR_MASK\t(1<<1)\n#define M98090_MIXRCVR_DACR_SHIFT\t1\n#define M98090_MIXRCVR_DACR_WIDTH\t1\n#define M98090_MIXRCVR_DACL_MASK\t(1<<0)\n#define M98090_MIXRCVR_DACL_SHIFT\t0\n#define M98090_MIXRCVR_DACL_WIDTH\t1\n#define M98090_MIXRCVR_MASK\t\t(63<<0)\n#define M98090_MIXRCVR_SHIFT\t\t0\n#define M98090_MIXRCVR_WIDTH\t\t6\n\n \n#define M98090_MIXRCVRG_MASK\t\t(3<<0)\n#define M98090_MIXRCVRG_SHIFT\t\t0\n#define M98090_MIXRCVRG_WIDTH\t\t2\n#define M98090_MIXRCVRG_NUM\t\t(1<<M98090_MIXRCVRG_WIDTH)\n\n \n#define M98090_RCVRM_MASK\t\t(1<<7)\n#define M98090_RCVRM_SHIFT\t\t7\n#define M98090_RCVRM_WIDTH\t\t1\n#define M98090_RCVRVOL_MASK\t\t(31<<0)\n#define M98090_RCVRVOL_SHIFT\t\t0\n#define M98090_RCVRVOL_WIDTH\t\t5\n#define M98090_RCVRVOL_NUM\t\t(1<<M98090_RCVRVOL_WIDTH)\n\n \n#define M98090_JDETEN_MASK\t\t(1<<7)\n#define M98090_JDETEN_SHIFT\t\t7\n#define M98090_JDETEN_WIDTH\t\t1\n#define M98090_JDWK_MASK\t\t(1<<6)\n#define M98090_JDWK_SHIFT\t\t6\n#define M98090_JDWK_WIDTH\t\t1\n#define M98090_JDEB_MASK\t\t(3<<0)\n#define M98090_JDEB_SHIFT\t\t0\n#define M98090_JDEB_WIDTH\t\t2\n#define M98090_JDEB_25MS\t\t(0<<0)\n#define M98090_JDEB_50MS\t\t(1<<0)\n#define M98090_JDEB_100MS\t\t(2<<0)\n#define M98090_JDEB_200MS\t\t(3<<0)\n\n \n#define M98090_MBEN_MASK\t\t(1<<4)\n#define M98090_MBEN_SHIFT\t\t4\n#define M98090_MBEN_WIDTH\t\t1\n#define M98090_LINEAEN_MASK\t\t(1<<3)\n#define M98090_LINEAEN_SHIFT\t\t3\n#define M98090_LINEAEN_WIDTH\t\t1\n#define M98090_LINEBEN_MASK\t\t(1<<2)\n#define M98090_LINEBEN_SHIFT\t\t2\n#define M98090_LINEBEN_WIDTH\t\t1\n#define M98090_ADREN_MASK\t\t(1<<1)\n#define M98090_ADREN_SHIFT\t\t1\n#define M98090_ADREN_WIDTH\t\t1\n#define M98090_ADLEN_MASK\t\t(1<<0)\n#define M98090_ADLEN_SHIFT\t\t0\n#define M98090_ADLEN_WIDTH\t\t1\n\n \n#define M98090_HPREN_MASK\t\t(1<<7)\n#define M98090_HPREN_SHIFT\t\t7\n#define M98090_HPREN_WIDTH\t\t1\n#define M98090_HPLEN_MASK\t\t(1<<6)\n#define M98090_HPLEN_SHIFT\t\t6\n#define M98090_HPLEN_WIDTH\t\t1\n#define M98090_SPREN_MASK\t\t(1<<5)\n#define M98090_SPREN_SHIFT\t\t5\n#define M98090_SPREN_WIDTH\t\t1\n#define M98090_SPLEN_MASK\t\t(1<<4)\n#define M98090_SPLEN_SHIFT\t\t4\n#define M98090_SPLEN_WIDTH\t\t1\n#define M98090_RCVLEN_MASK\t\t(1<<3)\n#define M98090_RCVLEN_SHIFT\t\t3\n#define M98090_RCVLEN_WIDTH\t\t1\n#define M98090_RCVREN_MASK\t\t(1<<2)\n#define M98090_RCVREN_SHIFT\t\t2\n#define M98090_RCVREN_WIDTH\t\t1\n#define M98090_DAREN_MASK\t\t(1<<1)\n#define M98090_DAREN_SHIFT\t\t1\n#define M98090_DAREN_WIDTH\t\t1\n#define M98090_DALEN_MASK\t\t(1<<0)\n#define M98090_DALEN_SHIFT\t\t0\n#define M98090_DALEN_WIDTH\t\t1\n\n \n#define M98090_ZDENN_MASK\t\t(1<<2)\n#define M98090_ZDENN_SHIFT\t\t2\n#define M98090_ZDENN_WIDTH\t\t1\n#define M98090_ZDENN_NUM\t\t(1<<M98090_ZDENN_WIDTH)\n#define M98090_VS2ENN_MASK\t\t(1<<1)\n#define M98090_VS2ENN_SHIFT\t\t1\n#define M98090_VS2ENN_WIDTH\t\t1\n#define M98090_VS2ENN_NUM\t\t(1<<M98090_VS2ENN_WIDTH)\n#define M98090_VSENN_MASK\t\t(1<<0)\n#define M98090_VSENN_SHIFT\t\t0\n#define M98090_VSENN_WIDTH\t\t1\n#define M98090_VSENN_NUM\t\t(1<<M98090_VSENN_WIDTH)\n\n \n#define M98090_DMIC34BQEN_MASK\t\t(1<<4)\n#define M98090_DMIC34BQEN_SHIFT\t\t4\n#define M98090_DMIC34BQEN_WIDTH\t\t1\n#define M98090_DMIC34BQEN_NUM\t\t(1<<M98090_DMIC34BQEN_WIDTH)\n#define M98090_ADCBQEN_MASK\t\t(1<<3)\n#define M98090_ADCBQEN_SHIFT\t\t3\n#define M98090_ADCBQEN_WIDTH\t\t1\n#define M98090_ADCBQEN_NUM\t\t(1<<M98090_ADCBQEN_WIDTH)\n#define M98090_EQ3BANDEN_MASK\t\t(1<<2)\n#define M98090_EQ3BANDEN_SHIFT\t\t2\n#define M98090_EQ3BANDEN_WIDTH\t\t1\n#define M98090_EQ3BANDEN_NUM\t\t(1<<M98090_EQ3BANDEN_WIDTH)\n#define M98090_EQ5BANDEN_MASK\t\t(1<<1)\n#define M98090_EQ5BANDEN_SHIFT\t\t1\n#define M98090_EQ5BANDEN_WIDTH\t\t1\n#define M98090_EQ5BANDEN_NUM\t\t(1<<M98090_EQ5BANDEN_WIDTH)\n#define M98090_EQ7BANDEN_MASK\t\t(1<<0)\n#define M98090_EQ7BANDEN_SHIFT\t\t0\n#define M98090_EQ7BANDEN_WIDTH\t\t1\n#define M98090_EQ7BANDEN_NUM\t\t(1<<M98090_EQ7BANDEN_WIDTH)\n\n \n#define M98090_VCM_MODE_MASK\t\t(1<<0)\n#define M98090_VCM_MODE_SHIFT\t\t0\n#define M98090_VCM_MODE_WIDTH\t\t1\n#define M98090_VCM_MODE_NUM\t\t(1<<M98090_VCM_MODE_WIDTH)\n\n \n#define M98090_PERFMODE_MASK\t\t(1<<1)\n#define M98090_PERFMODE_SHIFT\t\t1\n#define M98090_PERFMODE_WIDTH\t\t1\n#define M98090_PERFMODE_NUM\t\t(1<<M98090_PERFMODE_WIDTH)\n#define M98090_DACHP_MASK\t\t(1<<0)\n#define M98090_DACHP_SHIFT\t\t0\n#define M98090_DACHP_WIDTH\t\t1\n#define M98090_DACHP_NUM\t\t(1<<M98090_DACHP_WIDTH)\n\n \n#define M98090_OSR128_MASK\t\t(1<<2)\n#define M98090_OSR128_SHIFT\t\t2\n#define M98090_OSR128_WIDTH\t\t1\n#define M98090_ADCDITHER_MASK\t\t(1<<1)\n#define M98090_ADCDITHER_SHIFT\t\t1\n#define M98090_ADCDITHER_WIDTH\t\t1\n#define M98090_ADCDITHER_NUM\t\t(1<<M98090_ADCDITHER_WIDTH)\n#define M98090_ADCHP_MASK\t\t(1<<0)\n#define M98090_ADCHP_SHIFT\t\t0\n#define M98090_ADCHP_WIDTH\t\t1\n#define M98090_ADCHP_NUM\t\t(1<<M98090_ADCHP_WIDTH)\n\n \n#define M98090_SHDNN_MASK\t\t(1<<7)\n#define M98090_SHDNN_SHIFT\t\t7\n#define M98090_SHDNN_WIDTH\t\t1\n\n \n#define M98090_B0_1_HI_MASK\t\t(255<<0)\n#define M98090_B0_1_HI_SHIFT\t\t0\n#define M98090_B0_1_HI_WIDTH\t\t8\n#define M98090_B0_1_MID_MASK\t\t(255<<0)\n#define M98090_B0_1_MID_SHIFT\t\t0\n#define M98090_B0_1_MID_WIDTH\t\t8\n#define M98090_B0_1_LO_MASK\t\t(255<<0)\n#define M98090_B0_1_LO_SHIFT\t\t0\n#define M98090_B0_1_LO_WIDTH\t\t8\n#define M98090_B1_1_HI_MASK\t\t(255<<0)\n#define M98090_B1_1_HI_SHIFT\t\t0\n#define M98090_B1_1_HI_WIDTH\t\t8\n#define M98090_B1_1_MID_MASK\t\t(255<<0)\n#define M98090_B1_1_MID_SHIFT\t\t0\n#define M98090_B1_1_MID_WIDTH\t\t8\n#define M98090_B1_1_LO_MASK\t\t(255<<0)\n#define M98090_B1_1_LO_SHIFT\t\t0\n#define M98090_B1_1_LO_WIDTH\t\t8\n#define M98090_B2_1_HI_MASK\t\t(255<<0)\n#define M98090_B2_1_HI_SHIFT\t\t0\n#define M98090_B2_1_HI_WIDTH\t\t8\n#define M98090_B2_1_MID_MASK\t\t(255<<0)\n#define M98090_B2_1_MID_SHIFT\t\t0\n#define M98090_B2_1_MID_WIDTH\t\t8\n#define M98090_B2_1_LO_MASK\t\t(255<<0)\n#define M98090_B2_1_LO_SHIFT\t\t0\n#define M98090_B2_1_LO_WIDTH\t\t8\n#define M98090_A1_1_HI_MASK\t\t(255<<0)\n#define M98090_A1_1_HI_SHIFT\t\t0\n#define M98090_A1_1_HI_WIDTH\t\t8\n#define M98090_A1_1_MID_MASK\t\t(255<<0)\n#define M98090_A1_1_MID_SHIFT\t\t0\n#define M98090_A1_1_MID_WIDTH\t\t8\n#define M98090_A1_1_LO_MASK\t\t(255<<0)\n#define M98090_A1_1_LO_SHIFT\t\t0\n#define M98090_A1_1_LO_WIDTH\t\t8\n#define M98090_A2_1_HI_MASK\t\t(255<<0)\n#define M98090_A2_1_HI_SHIFT\t\t0\n#define M98090_A2_1_HI_WIDTH\t\t8\n#define M98090_A2_1_MID_MASK\t\t(255<<0)\n#define M98090_A2_1_MID_SHIFT\t\t0\n#define M98090_A2_1_MID_WIDTH\t\t8\n#define M98090_A2_1_LO_MASK\t\t(255<<0)\n#define M98090_A2_1_LO_SHIFT\t\t0\n#define M98090_A2_1_LO_WIDTH\t\t8\n\n#define M98090_COEFS_PER_BAND\t\t5\n#define M98090_COEFS_BLK_SZ\t\t(M98090_COEFS_PER_BAND * 3)\n#define M98090_COEFS_MAX_SZ\t\t(M98090_COEFS_BLK_SZ * 7)\n\n \n#define M98090_REC_B0_HI_MASK\t\t(255<<0)\n#define M98090_REC_B0_HI_SHIFT\t\t0\n#define M98090_REC_B0_HI_WIDTH\t\t8\n#define M98090_REC_B0_MID_MASK\t\t(255<<0)\n#define M98090_REC_B0_MID_SHIFT\t\t0\n#define M98090_REC_B0_MID_WIDTH\t\t8\n#define M98090_REC_B0_LO_MASK\t\t(255<<0)\n#define M98090_REC_B0_LO_SHIFT\t\t0\n#define M98090_REC_B0_LO_WIDTH\t\t8\n#define M98090_REC_B1_HI_MASK\t\t(255<<0)\n#define M98090_REC_B1_HI_SHIFT\t\t0\n#define M98090_REC_B1_HI_WIDTH\t\t8\n#define M98090_REC_B1_MID_MASK\t\t(255<<0)\n#define M98090_REC_B1_MID_SHIFT\t\t0\n#define M98090_REC_B1_MID_WIDTH\t\t8\n#define M98090_REC_B1_LO_MASK\t\t(255<<0)\n#define M98090_REC_B1_LO_SHIFT\t\t0\n#define M98090_REC_B1_LO_WIDTH\t\t8\n#define M98090_REC_B2_HI_MASK\t\t(255<<0)\n#define M98090_REC_B2_HI_SHIFT\t\t0\n#define M98090_REC_B2_HI_WIDTH\t\t8\n#define M98090_REC_B2_MID_MASK\t\t(255<<0)\n#define M98090_REC_B2_MID_SHIFT\t\t0\n#define M98090_REC_B2_MID_WIDTH\t\t8\n#define M98090_REC_B2_LO_MASK\t\t(255<<0)\n#define M98090_REC_B2_LO_SHIFT\t\t0\n#define M98090_REC_B2_LO_WIDTH\t\t8\n#define M98090_REC_A1_HI_MASK\t\t(255<<0)\n#define M98090_REC_A1_HI_SHIFT\t\t0\n#define M98090_REC_A1_HI_WIDTH\t\t8\n#define M98090_REC_A1_MID_MASK\t\t(255<<0)\n#define M98090_REC_A1_MID_SHIFT\t\t0\n#define M98090_REC_A1_MID_WIDTH\t\t8\n#define M98090_REC_A1_LO_MASK\t\t(255<<0)\n#define M98090_REC_A1_LO_SHIFT\t\t0\n#define M98090_REC_A1_LO_WIDTH\t\t8\n#define M98090_REC_A2_HI_MASK\t\t(255<<0)\n#define M98090_REC_A2_HI_SHIFT\t\t0\n#define M98090_REC_A2_HI_WIDTH\t\t8\n#define M98090_REC_A2_MID_MASK\t\t(255<<0)\n#define M98090_REC_A2_MID_SHIFT\t\t0\n#define M98090_REC_A2_MID_WIDTH\t\t8\n#define M98090_REC_A2_LO_MASK\t\t(255<<0)\n#define M98090_REC_A2_LO_SHIFT\t\t0\n#define M98090_REC_A2_LO_WIDTH\t\t8\n\n \n#define M98090_DMIC_AV3G_MASK\t\t(7<<4)\n#define M98090_DMIC_AV3G_SHIFT\t\t4\n#define M98090_DMIC_AV3G_WIDTH\t\t3\n#define M98090_DMIC_AV3G_NUM\t\t(1<<M98090_DMIC_AV3G_WIDTH)\n#define M98090_DMIC_AV3_MASK\t\t(15<<0)\n#define M98090_DMIC_AV3_SHIFT\t\t0\n#define M98090_DMIC_AV3_WIDTH\t\t4\n#define M98090_DMIC_AV3_NUM\t\t(1<<M98090_DMIC_AV3_WIDTH)\n\n \n#define M98090_DMIC_AV4G_MASK\t\t(7<<4)\n#define M98090_DMIC_AV4G_SHIFT\t\t4\n#define M98090_DMIC_AV4G_WIDTH\t\t3\n#define M98090_DMIC_AV4G_NUM\t\t(1<<M98090_DMIC_AV4G_WIDTH)\n#define M98090_DMIC_AV4_MASK\t\t(15<<0)\n#define M98090_DMIC_AV4_SHIFT\t\t0\n#define M98090_DMIC_AV4_WIDTH\t\t4\n#define M98090_DMIC_AV4_NUM\t\t(1<<M98090_DMIC_AV4_WIDTH)\n\n \n#define M98090_AV34BQ_MASK\t\t(15<<0)\n#define M98090_AV34BQ_SHIFT\t\t0\n#define M98090_AV34BQ_WIDTH\t\t4\n#define M98090_AV34BQ_NUM\t\t(1<<M98090_AV34BQ_WIDTH)\n\n \n#define M98090_TDM_SLOTADCL_MASK\t(3<<6)\n#define M98090_TDM_SLOTADCL_SHIFT\t6\n#define M98090_TDM_SLOTADCL_WIDTH\t2\n#define M98090_TDM_SLOTADCL_NUM\t\t(1<<M98090_TDM_SLOTADCL_WIDTH)\n#define M98090_TDM_SLOTADCR_MASK\t(3<<4)\n#define M98090_TDM_SLOTADCR_SHIFT\t4\n#define M98090_TDM_SLOTADCR_WIDTH\t2\n#define M98090_TDM_SLOTADCR_NUM\t\t(1<<M98090_TDM_SLOTADCR_WIDTH)\n#define M98090_TDM_SLOTDMIC3_MASK\t(3<<2)\n#define M98090_TDM_SLOTDMIC3_SHIFT\t2\n#define M98090_TDM_SLOTDMIC3_WIDTH\t2\n#define M98090_TDM_SLOTDMIC3_NUM\t(1<<M98090_TDM_SLOTDMIC3_WIDTH)\n#define M98090_TDM_SLOTDMIC4_MASK\t(3<<0)\n#define M98090_TDM_SLOTDMIC4_SHIFT\t0\n#define M98090_TDM_SLOTDMIC4_WIDTH\t2\n#define M98090_TDM_SLOTDMIC4_NUM\t(1<<M98090_TDM_SLOTDMIC4_WIDTH)\n\n \n#define M98090_DMIC34_ZEROPAD_MASK\t(1<<4)\n#define M98090_DMIC34_ZEROPAD_SHIFT\t4\n#define M98090_DMIC34_ZEROPAD_WIDTH\t1\n#define M98090_DMIC34_ZEROPAD_NUM\t(1<<M98090_DIGMIC4_WIDTH)\n#define M98090_DMIC34_SRDIV_MASK\t(7<<0)\n#define M98090_DMIC34_SRDIV_SHIFT\t0\n#define M98090_DMIC34_SRDIV_WIDTH\t3\n\n \n#define M98090_DMIC34_B0_HI_MASK\t(255<<0)\n#define M98090_DMIC34_B0_HI_SHIFT\t0\n#define M98090_DMIC34_B0_HI_WIDTH\t8\n#define M98090_DMIC34_B0_MID_MASK\t(255<<0)\n#define M98090_DMIC34_B0_MID_SHIFT\t0\n#define M98090_DMIC34_B0_MID_WIDTH\t8\n#define M98090_DMIC34_B0_LO_MASK\t(255<<0)\n#define M98090_DMIC34_B0_LO_SHIFT\t0\n#define M98090_DMIC34_B0_LO_WIDTH\t8\n#define M98090_DMIC34_B1_HI_MASK\t(255<<0)\n#define M98090_DMIC34_B1_HI_SHIFT\t0\n#define M98090_DMIC34_B1_HI_WIDTH\t8\n#define M98090_DMIC34_B1_MID_MASK\t(255<<0)\n#define M98090_DMIC34_B1_MID_SHIFT\t0\n#define M98090_DMIC34_B1_MID_WIDTH\t8\n#define M98090_DMIC34_B1_LO_MASK\t(255<<0)\n#define M98090_DMIC34_B1_LO_SHIFT\t0\n#define M98090_DMIC34_B1_LO_WIDTH\t8\n#define M98090_DMIC34_B2_HI_MASK\t(255<<0)\n#define M98090_DMIC34_B2_HI_SHIFT\t0\n#define M98090_DMIC34_B2_HI_WIDTH\t8\n#define M98090_DMIC34_B2_MID_MASK\t(255<<0)\n#define M98090_DMIC34_B2_MID_SHIFT\t0\n#define M98090_DMIC34_B2_MID_WIDTH\t8\n#define M98090_DMIC34_B2_LO_MASK\t(255<<0)\n#define M98090_DMIC34_B2_LO_SHIFT\t0\n#define M98090_DMIC34_B2_LO_WIDTH\t8\n#define M98090_DMIC34_A1_HI_MASK\t(255<<0)\n#define M98090_DMIC34_A1_HI_SHIFT\t0\n#define M98090_DMIC34_A1_HI_WIDTH\t8\n#define M98090_DMIC34_A1_MID_MASK\t(255<<0)\n#define M98090_DMIC34_A1_MID_SHIFT\t0\n#define M98090_DMIC34_A1_MID_WIDTH\t8\n#define M98090_DMIC34_A1_LO_MASK\t(255<<0)\n#define M98090_DMIC34_A1_LO_SHIFT\t0\n#define M98090_DMIC34_A1_LO_WIDTH\t8\n#define M98090_DMIC34_A2_HI_MASK\t(255<<0)\n#define M98090_DMIC34_A2_HI_SHIFT\t0\n#define M98090_DMIC34_A2_HI_WIDTH\t8\n#define M98090_DMIC34_A2_MID_MASK\t(255<<0)\n#define M98090_DMIC34_A2_MID_SHIFT\t0\n#define M98090_DMIC34_A2_MID_WIDTH\t8\n#define M98090_DMIC34_A2_LO_MASK\t(255<<0)\n#define M98090_DMIC34_A2_LO_SHIFT\t0\n#define M98090_DMIC34_A2_LO_WIDTH\t8\n\n#define M98090_JACK_STATE_NO_HEADSET\t0\n#define M98090_JACK_STATE_NO_HEADSET_2\t1\n#define M98090_JACK_STATE_HEADPHONE\t2\n#define M98090_JACK_STATE_HEADSET\t3\n\n \n#define M98090_REVID_MASK\t\t(255<<0)\n#define M98090_REVID_SHIFT\t\t0\n#define M98090_REVID_WIDTH\t\t8\n#define M98090_REVID_NUM\t\t(1<<M98090_REVID_WIDTH)\n\n \n#define M98090_REVA\t\t\t0x40\n#define M98091_REVA\t\t\t0x50\n\nenum max98090_type {\n\tMAX98090,\n\tMAX98091,\n};\n\nstruct max98090_cdata {\n\tunsigned int rate;\n\tunsigned int fmt;\n};\n\nstruct max98090_priv {\n\tstruct regmap *regmap;\n\tstruct snd_soc_component *component;\n\tenum max98090_type devtype;\n\tstruct max98090_pdata *pdata;\n\tstruct clk *mclk;\n\tunsigned int sysclk;\n\tunsigned int pclk;\n\tunsigned int bclk;\n\tunsigned int lrclk;\n\tu32 dmic_freq;\n\tstruct max98090_cdata dai[1];\n\tint jack_state;\n\tstruct delayed_work jack_work;\n\tstruct delayed_work pll_det_enable_work;\n\tstruct work_struct pll_det_disable_work;\n\tstruct snd_soc_jack *jack;\n\tunsigned int dai_fmt;\n\tint tdm_slots;\n\tint tdm_lslot;\n\tint tdm_rslot;\n\tu8 lin_state;\n\tunsigned int pa1en;\n\tunsigned int pa2en;\n\tunsigned int sidetone;\n\tbool master;\n\tbool shdn_pending;\n};\n\nint max98090_mic_detect(struct snd_soc_component *component,\n\tstruct snd_soc_jack *jack);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}