#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Aug 15 21:37:16 2019
# Process ID: 15624
# Current directory: C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1
# Command line: vivado.exe -log red_pitaya_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source red_pitaya_top.tcl
# Log file: C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/red_pitaya_top.vds
# Journal file: C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source red_pitaya_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.dll'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 268.980 ; gain = 28.117
Command: synth_design -top red_pitaya_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 572 
WARNING: [Synth 8-2611] redeclaration of ansi port integrator_measure_strobe is not allowed [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v:184]
WARNING: [Synth 8-2611] redeclaration of ansi port integrator_measure_strobe is not allowed [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:116]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 360.094 ; gain = 83.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'red_pitaya_top' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:52]
	Parameter GITH bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MNA bound to: 32'b00000000000000000000000000000010 
	Parameter MNG bound to: 32'b00000000000000000000000000000010 
	Parameter GDW bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'sys_bus_if' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-256] done synthesizing module 'sys_bus_if' (0#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv:7]
INFO: [Synth 8-638] synthesizing module 'gpio_if' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/gpio_if.sv:1]
	Parameter DW bound to: 32'b00000000000000000000000000011000 
INFO: [Synth 8-256] done synthesizing module 'gpio_if' (0#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/gpio_if.sv:1]
INFO: [Synth 8-638] synthesizing module 'sys_bus_stub' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/sys_bus_stub.sv:7]
INFO: [Synth 8-256] done synthesizing module 'sys_bus_stub' (1#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/sys_bus_stub.sv:7]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (2#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14485]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pll' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_pll.sv:13]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: -45.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (3#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pll' (4#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_pll.sv:13]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ps' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_ps.sv:28]
INFO: [Synth 8-638] synthesizing module 'axi4_if' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/axi4_if.sv:1]
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
	Parameter IW bound to: 32'b00000000000000000000000000001100 
	Parameter LW bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-256] done synthesizing module 'axi4_if' (5#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/interface/axi4_if.sv:1]
INFO: [Synth 8-638] synthesizing module 'axi4_slave' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv:49]
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter IW bound to: 32'b00000000000000000000000000001100 
	Parameter SW bound to: 32'b00000000000000000000000000000100 
WARNING: [Synth 8-6014] Unused sequential element wr_wid_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv:144]
INFO: [Synth 8-4471] merging register 'axi\.RVALID_reg' into 'axi\.RLAST_reg' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv:155]
WARNING: [Synth 8-6014] Unused sequential element axi\.RVALID_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv:155]
INFO: [Synth 8-256] done synthesizing module 'axi4_slave' (6#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv:49]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/bd/system/hdl/system.v:13]
INFO: [Synth 8-638] synthesizing module 'system_axi_protocol_converter_0_0' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/realtime/system_axi_protocol_converter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_axi_protocol_converter_0_0' (7#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/realtime/system_axi_protocol_converter_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_protocol_converter_0' of module 'system_axi_protocol_converter_0_0' requires 59 connections, but only 57 given [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/bd/system/hdl/system.v:434]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_0' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/realtime/system_proc_sys_reset_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_0' (8#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/realtime/system_proc_sys_reset_0_stub.v:6]
WARNING: [Synth 8-350] instance 'proc_sys_reset' of module 'system_proc_sys_reset_0' requires 10 connections, but only 7 given [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/bd/system/hdl/system.v:492]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/realtime/system_processing_system7_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0' (9#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/realtime/system_processing_system7_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7' of module 'system_processing_system7_0' requires 131 connections, but only 126 given [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/bd/system/hdl/system.v:500]
INFO: [Synth 8-638] synthesizing module 'system_xadc_0' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/realtime/system_xadc_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_xadc_0' (10#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/realtime/system_xadc_0_stub.v:5]
WARNING: [Synth 8-350] instance 'xadc' of module 'system_xadc_0' requires 42 connections, but only 30 given [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/bd/system/hdl/system.v:627]
INFO: [Synth 8-638] synthesizing module 'system_xlconstant_0' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/realtime/system_xlconstant_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system_xlconstant_0' (11#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/realtime/system_xlconstant_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'system' (12#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/bd/system/hdl/system.v:13]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ps' (13#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_ps.sv:28]
INFO: [Synth 8-638] synthesizing module 'sys_bus_interconnect' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/sys_bus_interconnect.sv:7]
	Parameter SN bound to: 32'b00000000000000000000000000001000 
	Parameter SW bound to: 32'b00000000000000000000000000010100 
	Parameter SL bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-256] done synthesizing module 'sys_bus_interconnect' (14#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/sys_bus_interconnect.sv:7]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ams' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_ams.v:41]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ams' (15#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_ams.v:41]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pwm' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv:13]
	Parameter CCW bound to: 32'b00000000000000000000000000011000 
	Parameter FULL bound to: 8'b10011100 
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pwm' (16#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv:13]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (17#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:25650]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_id' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_id.v:24]
	Parameter DWL bound to: 8 - type: integer 
	Parameter DWE bound to: 8 - type: integer 
	Parameter DNA bound to: 57'b010000010001101000101011001111000100110101011110011011110 
INFO: [Synth 8-638] synthesizing module 'DNA_PORT' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3032]
	Parameter SIM_DNA_VALUE bound to: 57'b010000010001101000101011001111000100110101011110011011110 
INFO: [Synth 8-256] done synthesizing module 'DNA_PORT' (18#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3032]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_id' (19#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_id.v:24]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (20#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_scope' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:50]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'red_pitaya_dfilt1' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:22]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:66]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:67]
INFO: [Synth 8-4471] merging register 'r3_reg_dsp2_reg[22:0]' into 'r3_reg_dsp1_reg[22:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:71]
WARNING: [Synth 8-6014] Unused sequential element r3_reg_dsp2_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:71]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_dfilt1' (21#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:22]
INFO: [Synth 8-638] synthesizing module 'axi_wr_fifo' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:13]
	Parameter DW bound to: 64 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter FW bound to: 8 - type: integer 
	Parameter SW bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_wr_fifo' (22#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:13]
INFO: [Synth 8-4471] merging register 'adc_b_raddr_reg[13:0]' into 'adc_a_raddr_reg[13:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:285]
WARNING: [Synth 8-6014] Unused sequential element adc_b_raddr_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:285]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_scope' (23#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:50]
WARNING: [Synth 8-350] instance 'i_scope' of module 'red_pitaya_scope' requires 34 connections, but only 14 given [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:433]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_asg' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v:51]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'red_pitaya_asg_ch' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:37]
	Parameter RSZ bound to: 14 - type: integer 
INFO: [Synth 8-4471] merging register 'dac_rp_reg[13:0]' into 'buf_rpnt_o_reg[13:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:92]
WARNING: [Synth 8-6014] Unused sequential element dac_rp_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:92]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_asg_ch' (24#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:37]
WARNING: [Synth 8-6014] Unused sequential element counter4_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v:228]
WARNING: [Synth 8-6014] Unused sequential element SM_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v:230]
WARNING: [Synth 8-6014] Unused sequential element integrator_measure_reg_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v:232]
WARNING: [Synth 8-6014] Unused sequential element test_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v:375]
INFO: [Synth 8-4471] merging register 'buf_b_addr_reg[13:0]' into 'buf_a_addr_reg[13:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v:141]
WARNING: [Synth 8-6014] Unused sequential element buf_b_addr_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v:141]
WARNING: [Synth 8-3848] Net integrator_measure_strobe in module/entity red_pitaya_asg does not have driver. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v:74]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_asg' (25#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v:51]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pid' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid.v:52]
	Parameter PSR bound to: 12 - type: integer 
	Parameter ISR bound to: 18 - type: integer 
	Parameter DSR bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'red_pitaya_pid_block' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:49]
	Parameter PSR bound to: 12 - type: integer 
	Parameter ISR bound to: 18 - type: integer 
	Parameter DSR bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pid_block' (26#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:49]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_pid' (27#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid.v:52]
WARNING: [Synth 8-6014] Unused sequential element pio_tt_reg[4] was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:368]
WARNING: [Synth 8-6014] Unused sequential element pio_tt_reg[3] was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:368]
WARNING: [Synth 8-6014] Unused sequential element pio_tt_reg[2] was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:368]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_top' (28#1) [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:52]
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.clk
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.rstn
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wen
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.ren
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[31]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[30]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[29]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[28]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[27]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[26]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[25]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[24]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[23]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[22]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[21]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[20]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[19]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[18]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[17]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[16]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[15]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[14]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[13]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[12]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[11]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[10]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[9]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[8]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[7]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[6]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[5]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[4]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[3]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[2]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[1]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.addr[0]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[31]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[30]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[29]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[28]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[27]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[26]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[25]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[24]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[23]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[22]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[21]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[20]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[19]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[18]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[17]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[16]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[15]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[14]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[13]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[12]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[11]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[10]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[9]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[8]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[7]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[6]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[5]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[4]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[3]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[2]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[1]
WARNING: [Synth 8-3331] design sys_bus_stub has unconnected port bus\.wdata[0]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[31]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[30]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[29]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[28]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[27]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[26]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[25]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[24]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[23]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[22]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[21]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_addr[20]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[31]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[30]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[29]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[28]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[27]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[26]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[25]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[24]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[23]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[22]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[21]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[20]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[19]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[18]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[17]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[16]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[15]
WARNING: [Synth 8-3331] design red_pitaya_pid has unconnected port sys_wdata[14]
WARNING: [Synth 8-3331] design red_pitaya_asg_ch has unconnected port set_once_i
WARNING: [Synth 8-3331] design red_pitaya_asg has unconnected port integrator_measure_strobe
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 432.988 ; gain = 156.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ps:gpio\.i[19] to constant 0 [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:223]
WARNING: [Synth 8-3295] tying undriven pin ps:gpio\.i[18] to constant 0 [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:223]
WARNING: [Synth 8-3295] tying undriven pin ps:gpio\.i[16] to constant 0 [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:223]
WARNING: [Synth 8-3295] tying undriven pin i_scope:axi0_werr_i to constant 0 [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:433]
WARNING: [Synth 8-3295] tying undriven pin i_scope:axi0_wrdy_i to constant 0 [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:433]
WARNING: [Synth 8-3295] tying undriven pin i_scope:axi1_werr_i to constant 0 [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:433]
WARNING: [Synth 8-3295] tying undriven pin i_scope:axi1_wrdy_i to constant 0 [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/prj/classic/rtl/red_pitaya_top.sv:433]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 432.988 ; gain = 156.227
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp11/system_axi_protocol_converter_0_0_in_context.xdc] for cell 'ps/system_i/axi_protocol_converter_0'
Finished Parsing XDC File [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp11/system_axi_protocol_converter_0_0_in_context.xdc] for cell 'ps/system_i/axi_protocol_converter_0'
Parsing XDC File [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp13/system_proc_sys_reset_0_in_context.xdc] for cell 'ps/system_i/proc_sys_reset'
Finished Parsing XDC File [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp13/system_proc_sys_reset_0_in_context.xdc] for cell 'ps/system_i/proc_sys_reset'
Parsing XDC File [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc] for cell 'ps/system_i/processing_system7'
Finished Parsing XDC File [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc] for cell 'ps/system_i/processing_system7'
Parsing XDC File [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp17/system_xadc_0_in_context.xdc] for cell 'ps/system_i/xadc'
Finished Parsing XDC File [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp17/system_xadc_0_in_context.xdc] for cell 'ps/system_i/xadc'
Parsing XDC File [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp19/system_xlconstant_0_in_context.xdc] for cell 'ps/system_i/xlconstant'
Finished Parsing XDC File [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp19/system_xlconstant_0_in_context.xdc] for cell 'ps/system_i/xlconstant'
Parsing XDC File [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:213]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:213]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:215]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:215]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_1x'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
WARNING: [Vivado 12-627] No clocks matched 'ser_clk'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
WARNING: [Vivado 12-627] No clocks matched 'clk_fpga_0'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
WARNING: [Vivado 12-627] No clocks matched 'pdm_clk'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
Finished Parsing XDC File [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/red_pitaya_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/red_pitaya_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 21 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 739.211 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ps/system_i/xadc' at clock pin 's_axi_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 739.211 ; gain = 462.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 739.211 ; gain = 462.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 102).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 103).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 104).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 105).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 106).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 107).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 108).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 109).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 110).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 111).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 112).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 113).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 114).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 115).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 116).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 117).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 118).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 119).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 120).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 121).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 122).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 123).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 124).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 125).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 126).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 127).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 128).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 129).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 130).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 131).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 132).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 133).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 134).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 135).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 136).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 151).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 152).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 153).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 154).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 155).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 156).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 157).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 158).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 159).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 160).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 161).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 162).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 163).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 164).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 165).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 166).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 167).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 168).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 169).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 170).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 171).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 172).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 173).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 174).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 175).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 176).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 177).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 178).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 179).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 180).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 181).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 182).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 183).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 184).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 185).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 187).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 188).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 189).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 190).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 191).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 192).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 193).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 194).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 195).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 196).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 197).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 198).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 199).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 200).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 201).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 202).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 203).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 204).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 205).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 206).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 207).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 208).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 209).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 210).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 211).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 212).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 213).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 214).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 215).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 216).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 217).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 218).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 219).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 220).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 221).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 222).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 223).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 224).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 225).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 226).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 227).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 228).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 229).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 230).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 231).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 232).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 233).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 234).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 235).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 236).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 237).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 238).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 239).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 240).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 241).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 242).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 243).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 244).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 245).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 246).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 247).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 248).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 249).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 250).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 251).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 252).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 253).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 254).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 255).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 256).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 262).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 263).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/.Xil/Vivado-15624-DESKTOP-L7VH7BR/dcp15/system_processing_system7_0_in_context.xdc, line 264).
Applied set_property DONT_TOUCH = true for ps/system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/axi_protocol_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/proc_sys_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/processing_system7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/xadc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ps/system_i/xlconstant. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 739.211 ; gain = 462.449
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "dac_a_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_b_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_c_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_d_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element bcnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv:35]
INFO: [Synth 8-5546] ROM "digital_loop" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element dna_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_id.v:61]
WARNING: [Synth 8-6014] Unused sequential element r4_reg_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:216]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:145]
WARNING: [Synth 8-6014] Unused sequential element wr_pt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:104]
WARNING: [Synth 8-6014] Unused sequential element rd_pt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:105]
WARNING: [Synth 8-6014] Unused sequential element fill_lvl_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:141]
WARNING: [Synth 8-6014] Unused sequential element dat_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:193]
WARNING: [Synth 8-6014] Unused sequential element axi_wlen_o_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:203]
WARNING: [Synth 8-6014] Unused sequential element axi_wlen_o_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:203]
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ext_trig_dp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ext_trig_dn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "asg_trig_dp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "asg_trig_dn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_we_keep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_tresh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_tresh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_dly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_hyst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_hyst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_avg_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_aa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_bb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_kk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_pp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_aa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_bb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_kk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_filt_pp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_deb_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_axi_dly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_axi_dly" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element adc_a_sum_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:160]
WARNING: [Synth 8-6014] Unused sequential element adc_b_sum_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:161]
WARNING: [Synth 8-6014] Unused sequential element adc_wp_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:217]
WARNING: [Synth 8-6014] Unused sequential element adc_we_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:221]
WARNING: [Synth 8-6014] Unused sequential element adc_dly_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:222]
WARNING: [Synth 8-6014] Unused sequential element axi_a_dly_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:319]
WARNING: [Synth 8-6014] Unused sequential element axi_b_dly_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:425]
WARNING: [Synth 8-6014] Unused sequential element ext_trig_debp_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:624]
WARNING: [Synth 8-6014] Unused sequential element ext_trig_debn_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:625]
WARNING: [Synth 8-6014] Unused sequential element asg_trig_debp_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:629]
WARNING: [Synth 8-6014] Unused sequential element asg_trig_debn_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:630]
WARNING: [Synth 8-6014] Unused sequential element adc_a_raddr_reg_rep was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:284]
INFO: [Synth 8-5546] ROM "ext_trig_dp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ext_trig_dn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element dac_mult_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:108]
WARNING: [Synth 8-6014] Unused sequential element dac_rd_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:93]
WARNING: [Synth 8-6014] Unused sequential element dac_rdat_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:94]
WARNING: [Synth 8-6014] Unused sequential element cyc_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:137]
WARNING: [Synth 8-6014] Unused sequential element dly_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:139]
WARNING: [Synth 8-6014] Unused sequential element dly_tick_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:140]
INFO: [Synth 8-5546] ROM "set_a_amp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_ofs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_ncyc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_rnum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_rdly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_amp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_ofs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_ncyc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_rnum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_rdly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cyc1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cyc2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cyc3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cyc4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "force_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "SM2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SM2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SM2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SM2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "start_scan" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_idx" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element adc_idx_reg_rep was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v:270]
WARNING: [Synth 8-6014] Unused sequential element ki_mult_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:127]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element error_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
INFO: [Synth 8-5546] ROM "set_11_sp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_11_kp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_11_ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_11_kd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_11_irst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_12_sp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_12_kp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_12_ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_12_kd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_21_sp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_21_kp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_21_ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_21_kd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_22_sp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_22_kp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_22_ki" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_22_kd" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 739.211 ; gain = 462.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     49 Bit       Adders := 2     
	   4 Input     34 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 6     
	   2 Input     33 Bit       Adders := 6     
	   4 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 5     
	   2 Input     31 Bit       Adders := 2     
	   3 Input     31 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 4     
	   3 Input     20 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 8     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	                2 Bit    Wide XORs := 4     
+---Registers : 
	               64 Bit    Registers := 4     
	               57 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 49    
	               30 Bit    Registers := 10    
	               28 Bit    Registers := 2     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 8     
	               20 Bit    Registers := 9     
	               19 Bit    Registers := 8     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 16    
	               14 Bit    Registers := 62    
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 24    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 104   
+---RAMs : 
	             224K Bit         RAMs := 6     
	              16K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 28    
	  36 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 5     
	  34 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 4     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input     14 Bit        Muxes := 30    
	   7 Input     14 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 9     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 156   
	  36 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 10    
	  34 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module red_pitaya_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Registers : 
	               14 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 4     
Module axi4_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module red_pitaya_ams 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module red_pitaya_id 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module red_pitaya_dfilt1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     49 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               23 Bit    Registers := 4     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 3     
Module axi_wr_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     34 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   4 Input     33 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module red_pitaya_scope 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	               25 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               14 Bit    Registers := 13    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 23    
+---RAMs : 
	             224K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	  36 Input     32 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   7 Input     14 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 51    
	  36 Input      1 Bit        Muxes := 1     
Module red_pitaya_asg_ch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               30 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	             224K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 3     
	   3 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module red_pitaya_asg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 14    
	               30 Bit    Registers := 6     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 9     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---RAMs : 
	             224K Bit         RAMs := 2     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	  34 Input     32 Bit        Muxes := 1     
	   7 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   7 Input      1 Bit        Muxes := 10    
	  34 Input      1 Bit        Muxes := 1     
Module red_pitaya_pid_block 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 3     
Module red_pitaya_pid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 18    
	                1 Bit    Registers := 6     
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 17    
Module red_pitaya_pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "dac_a_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_b_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_c_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dac_d_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "digital_loop" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element dna_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_id.v:61]
INFO: [Synth 8-4471] merging register 'r3_reg_dsp1_reg[22:0]' into 'r3_reg_dsp1_reg[22:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:70]
INFO: [Synth 8-4471] merging register 'r4_reg_reg[14:0]' into 'r4_reg_reg[14:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:92]
WARNING: [Synth 8-6014] Unused sequential element r3_reg_dsp1_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:70]
WARNING: [Synth 8-6014] Unused sequential element r4_reg_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:92]
WARNING: [Synth 8-6014] Unused sequential element r4_reg_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:92]
DSP Report: Generating DSP pp_mult, operation Mode is: A*B2.
DSP Report: register r4_reg_reg is absorbed into DSP pp_mult.
DSP Report: operator pp_mult is absorbed into DSP pp_mult.
DSP Report: Generating DSP bb_mult, operation Mode is: A*B.
DSP Report: operator bb_mult is absorbed into DSP bb_mult.
DSP Report: Generating DSP aa_mult, operation Mode is: A2*B.
DSP Report: register r3_reg_dsp1_reg is absorbed into DSP aa_mult.
DSP Report: operator aa_mult is absorbed into DSP aa_mult.
DSP Report: Generating DSP kk_mult, operation Mode is: A*B2.
DSP Report: register r4_reg_reg is absorbed into DSP kk_mult.
DSP Report: operator kk_mult is absorbed into DSP kk_mult.
WARNING: [Synth 8-5409] Adder 'r3_sum' is implemented in DSP cascade. 3 registers following 'r3_sum' are needed to fully pipeline the cascade, 0 are found. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:71]
WARNING: [Synth 8-5409] Adder 'r3_sum' is implemented in DSP cascade. 3 registers following 'r3_sum' are needed to fully pipeline the cascade, 0 are found. [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:71]
INFO: [Synth 8-4471] merging register 'r3_reg_dsp1_reg[22:0]' into 'r3_reg_dsp1_reg[22:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:70]
INFO: [Synth 8-4471] merging register 'r4_reg_reg[14:0]' into 'r4_reg_reg[14:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:92]
WARNING: [Synth 8-6014] Unused sequential element r3_reg_dsp1_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:70]
WARNING: [Synth 8-6014] Unused sequential element r4_reg_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:92]
WARNING: [Synth 8-6014] Unused sequential element r4_reg_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv:92]
DSP Report: Generating DSP bb_mult, operation Mode is: A*B.
DSP Report: operator bb_mult is absorbed into DSP bb_mult.
DSP Report: Generating DSP aa_mult, operation Mode is: A2*B.
DSP Report: register r3_reg_dsp1_reg is absorbed into DSP aa_mult.
DSP Report: operator aa_mult is absorbed into DSP aa_mult.
DSP Report: Generating DSP pp_mult, operation Mode is: A*B2.
DSP Report: register r4_reg_reg is absorbed into DSP pp_mult.
DSP Report: operator pp_mult is absorbed into DSP pp_mult.
DSP Report: Generating DSP kk_mult, operation Mode is: A*B2.
DSP Report: register r4_reg_reg is absorbed into DSP kk_mult.
DSP Report: operator kk_mult is absorbed into DSP kk_mult.
WARNING: [Synth 8-6014] Unused sequential element dat_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:193]
WARNING: [Synth 8-6014] Unused sequential element fill_lvl_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:141]
WARNING: [Synth 8-6014] Unused sequential element wr_pt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:104]
WARNING: [Synth 8-6014] Unused sequential element rd_pt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:105]
WARNING: [Synth 8-6014] Unused sequential element fill_lvl_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:141]
WARNING: [Synth 8-6014] Unused sequential element dat_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:193]
WARNING: [Synth 8-6014] Unused sequential element wr_pt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:104]
WARNING: [Synth 8-6014] Unused sequential element rd_pt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v:105]
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_a_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "axi_b_dat" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "adc_we_keep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_tresh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_hyst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_tresh" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_b_hyst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_deb_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ext_trig_dp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ext_trig_dn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "asg_trig_dp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "asg_trig_dn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_dly" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_avg_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_aa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_bb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_kk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_a_filt_pp" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element ext_trig_debp_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:624]
WARNING: [Synth 8-6014] Unused sequential element ext_trig_debn_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:625]
WARNING: [Synth 8-6014] Unused sequential element asg_trig_debp_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:629]
WARNING: [Synth 8-6014] Unused sequential element asg_trig_debn_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:630]
WARNING: [Synth 8-6014] Unused sequential element adc_dly_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:222]
WARNING: [Synth 8-6014] Unused sequential element adc_wp_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:217]
WARNING: [Synth 8-6014] Unused sequential element adc_we_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:221]
WARNING: [Synth 8-6014] Unused sequential element axi_a_dly_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:319]
WARNING: [Synth 8-6014] Unused sequential element axi_b_dly_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:425]
WARNING: [Synth 8-6014] Unused sequential element adc_a_sum_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:160]
WARNING: [Synth 8-6014] Unused sequential element adc_b_sum_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v:161]
WARNING: [Synth 8-6014] Unused sequential element dac_mult_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:108]
WARNING: [Synth 8-6014] Unused sequential element dac_rd_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:93]
WARNING: [Synth 8-6014] Unused sequential element dac_rdat_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:94]
WARNING: [Synth 8-6014] Unused sequential element dly_tick_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:140]
WARNING: [Synth 8-6014] Unused sequential element dly_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:139]
WARNING: [Synth 8-6014] Unused sequential element cyc_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:137]
DSP Report: Generating DSP dac_mult_reg, operation Mode is: (A*B'')'.
DSP Report: register dac_rd_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_rdat_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_mult_reg is absorbed into DSP dac_mult_reg.
DSP Report: operator dac_mult0 is absorbed into DSP dac_mult_reg.
WARNING: [Synth 8-6014] Unused sequential element dac_mult_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:108]
WARNING: [Synth 8-6014] Unused sequential element dac_rd_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:93]
WARNING: [Synth 8-6014] Unused sequential element dac_rdat_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:94]
WARNING: [Synth 8-6014] Unused sequential element dly_tick_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:140]
WARNING: [Synth 8-6014] Unused sequential element dly_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:139]
WARNING: [Synth 8-6014] Unused sequential element cyc_cnt_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v:137]
DSP Report: Generating DSP dac_mult_reg, operation Mode is: (A*B'')'.
DSP Report: register dac_rd_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_rdat_reg is absorbed into DSP dac_mult_reg.
DSP Report: register dac_mult_reg is absorbed into DSP dac_mult_reg.
DSP Report: operator dac_mult0 is absorbed into DSP dac_mult_reg.
INFO: [Synth 8-5545] ROM "SM2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SM2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SM2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SM2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'i_pid11/int_reg_reg[31:0]' into 'i_pid11/int_reg_reg[31:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:128]
INFO: [Synth 8-4471] merging register 'i_pid21/int_reg_reg[31:0]' into 'i_pid21/int_reg_reg[31:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:128]
INFO: [Synth 8-4471] merging register 'i_pid12/int_reg_reg[31:0]' into 'i_pid12/int_reg_reg[31:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:128]
INFO: [Synth 8-4471] merging register 'i_pid22/int_reg_reg[31:0]' into 'i_pid22/int_reg_reg[31:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:128]
INFO: [Synth 8-4471] merging register 'i_pid11/error_reg[14:0]' into 'i_pid11/error_reg[14:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
INFO: [Synth 8-4471] merging register 'i_pid21/error_reg[14:0]' into 'i_pid21/error_reg[14:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
INFO: [Synth 8-4471] merging register 'i_pid12/error_reg[14:0]' into 'i_pid12/error_reg[14:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
INFO: [Synth 8-4471] merging register 'i_pid22/error_reg[14:0]' into 'i_pid22/error_reg[14:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
INFO: [Synth 8-4471] merging register 'i_pid11/error_reg[14:0]' into 'i_pid11/error_reg[14:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
INFO: [Synth 8-4471] merging register 'i_pid21/error_reg[14:0]' into 'i_pid21/error_reg[14:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
INFO: [Synth 8-4471] merging register 'i_pid12/error_reg[14:0]' into 'i_pid12/error_reg[14:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
INFO: [Synth 8-4471] merging register 'i_pid22/error_reg[14:0]' into 'i_pid22/error_reg[14:0]' [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element i_pid11/int_reg_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:128]
WARNING: [Synth 8-6014] Unused sequential element i_pid11/error_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element i_pid21/int_reg_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:128]
WARNING: [Synth 8-6014] Unused sequential element i_pid21/error_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element i_pid12/int_reg_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:128]
WARNING: [Synth 8-6014] Unused sequential element i_pid12/error_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element i_pid22/int_reg_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:128]
WARNING: [Synth 8-6014] Unused sequential element i_pid22/error_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element i_pid11/error_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element i_pid21/error_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element i_pid12/error_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element i_pid22/error_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element i_pid11/ki_mult_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:127]
WARNING: [Synth 8-6014] Unused sequential element i_pid21/ki_mult_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:127]
WARNING: [Synth 8-6014] Unused sequential element i_pid12/ki_mult_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:127]
WARNING: [Synth 8-6014] Unused sequential element i_pid22/ki_mult_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:127]
WARNING: [Synth 8-6014] Unused sequential element i_pid11/error_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
WARNING: [Synth 8-6014] Unused sequential element i_pid21/error_reg was removed.  [C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v:79]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP i_pid12/int_sum, operation Mode is: C'+((D'-A)*B2)'.
DSP Report: register set_12_sp_reg is absorbed into DSP i_pid12/int_sum.
DSP Report: register set_12_ki_reg is absorbed into DSP i_pid12/int_sum.
DSP Report: register i_pid12/int_reg_reg is absorbed into DSP i_pid12/int_sum.
DSP Report: register i_pid12/ki_mult_reg is absorbed into DSP i_pid12/int_sum.
DSP Report: register i_pid12/error_reg is absorbed into DSP i_pid12/int_sum.
DSP Report: operator i_pid12/ki_mult0 is absorbed into DSP i_pid12/int_sum.
DSP Report: operator i_pid12/error0 is absorbed into DSP i_pid12/int_sum.
DSP Report: operator i_pid12/int_sum is absorbed into DSP i_pid12/int_sum.
DSP Report: Generating DSP i_pid12/kd_mult, operation Mode is: (D'-A)*B2.
DSP Report: register set_12_sp_reg is absorbed into DSP i_pid12/kd_mult.
DSP Report: register set_12_kd_reg is absorbed into DSP i_pid12/kd_mult.
DSP Report: register i_pid12/error_reg is absorbed into DSP i_pid12/kd_mult.
DSP Report: operator i_pid12/error0 is absorbed into DSP i_pid12/kd_mult.
DSP Report: operator i_pid12/kd_mult is absorbed into DSP i_pid12/kd_mult.
DSP Report: Generating DSP i_pid12/kp_mult, operation Mode is: (D'-A)*B2.
DSP Report: register set_12_sp_reg is absorbed into DSP i_pid12/kp_mult.
DSP Report: register set_12_kp_reg is absorbed into DSP i_pid12/kp_mult.
DSP Report: register i_pid12/error_reg is absorbed into DSP i_pid12/kp_mult.
DSP Report: operator i_pid12/error0 is absorbed into DSP i_pid12/kp_mult.
DSP Report: operator i_pid12/kp_mult is absorbed into DSP i_pid12/kp_mult.
DSP Report: Generating DSP i_pid11/int_sum, operation Mode is: C'+((D'-A)*B2)'.
DSP Report: register set_11_sp_reg is absorbed into DSP i_pid11/int_sum.
DSP Report: register set_11_ki_reg is absorbed into DSP i_pid11/int_sum.
DSP Report: register i_pid11/int_reg_reg is absorbed into DSP i_pid11/int_sum.
DSP Report: register i_pid11/ki_mult_reg is absorbed into DSP i_pid11/int_sum.
DSP Report: register i_pid11/error_reg is absorbed into DSP i_pid11/int_sum.
DSP Report: operator i_pid11/ki_mult0 is absorbed into DSP i_pid11/int_sum.
DSP Report: operator i_pid11/error0 is absorbed into DSP i_pid11/int_sum.
DSP Report: operator i_pid11/int_sum is absorbed into DSP i_pid11/int_sum.
DSP Report: Generating DSP i_pid11/kd_mult, operation Mode is: (D'-A)*B2.
DSP Report: register set_11_sp_reg is absorbed into DSP i_pid11/kd_mult.
DSP Report: register set_11_kd_reg is absorbed into DSP i_pid11/kd_mult.
DSP Report: register i_pid11/error_reg is absorbed into DSP i_pid11/kd_mult.
DSP Report: operator i_pid11/error0 is absorbed into DSP i_pid11/kd_mult.
DSP Report: operator i_pid11/kd_mult is absorbed into DSP i_pid11/kd_mult.
DSP Report: Generating DSP i_pid11/kp_mult, operation Mode is: (D'-A)*B2.
DSP Report: register set_11_sp_reg is absorbed into DSP i_pid11/kp_mult.
DSP Report: register set_11_kp_reg is absorbed into DSP i_pid11/kp_mult.
DSP Report: register i_pid11/error_reg is absorbed into DSP i_pid11/kp_mult.
DSP Report: operator i_pid11/error0 is absorbed into DSP i_pid11/kp_mult.
DSP Report: operator i_pid11/kp_mult is absorbed into DSP i_pid11/kp_mult.
DSP Report: Generating DSP i_pid21/int_sum, operation Mode is: C'+((D'-A)*B2)'.
DSP Report: register set_21_sp_reg is absorbed into DSP i_pid21/int_sum.
DSP Report: register set_21_ki_reg is absorbed into DSP i_pid21/int_sum.
DSP Report: register i_pid21/int_reg_reg is absorbed into DSP i_pid21/int_sum.
DSP Report: register i_pid21/ki_mult_reg is absorbed into DSP i_pid21/int_sum.
DSP Report: register i_pid21/error_reg is absorbed into DSP i_pid21/int_sum.
DSP Report: operator i_pid21/ki_mult0 is absorbed into DSP i_pid21/int_sum.
DSP Report: operator i_pid21/error0 is absorbed into DSP i_pid21/int_sum.
DSP Report: operator i_pid21/int_sum is absorbed into DSP i_pid21/int_sum.
DSP Report: Generating DSP i_pid21/kd_mult, operation Mode is: (D'-A)*B2.
DSP Report: register set_21_sp_reg is absorbed into DSP i_pid21/kd_mult.
DSP Report: register set_21_kd_reg is absorbed into DSP i_pid21/kd_mult.
DSP Report: register i_pid21/error_reg is absorbed into DSP i_pid21/kd_mult.
DSP Report: operator i_pid21/error0 is absorbed into DSP i_pid21/kd_mult.
DSP Report: operator i_pid21/kd_mult is absorbed into DSP i_pid21/kd_mult.
DSP Report: Generating DSP i_pid21/kp_mult, operation Mode is: (D'-A)*B2.
DSP Report: register set_21_sp_reg is absorbed into DSP i_pid21/kp_mult.
DSP Report: register set_21_kp_reg is absorbed into DSP i_pid21/kp_mult.
DSP Report: register i_pid21/error_reg is absorbed into DSP i_pid21/kp_mult.
DSP Report: operator i_pid21/error0 is absorbed into DSP i_pid21/kp_mult.
DSP Report: operator i_pid21/kp_mult is absorbed into DSP i_pid21/kp_mult.
DSP Report: Generating DSP i_pid22/int_sum, operation Mode is: C'+((D'-A)*B2)'.
DSP Report: register set_22_sp_reg is absorbed into DSP i_pid22/int_sum.
DSP Report: register set_22_ki_reg is absorbed into DSP i_pid22/int_sum.
DSP Report: register i_pid22/int_reg_reg is absorbed into DSP i_pid22/int_sum.
DSP Report: register i_pid22/ki_mult_reg is absorbed into DSP i_pid22/int_sum.
DSP Report: register i_pid22/error_reg is absorbed into DSP i_pid22/int_sum.
DSP Report: operator i_pid22/ki_mult0 is absorbed into DSP i_pid22/int_sum.
DSP Report: operator i_pid22/error0 is absorbed into DSP i_pid22/int_sum.
DSP Report: operator i_pid22/int_sum is absorbed into DSP i_pid22/int_sum.
DSP Report: Generating DSP i_pid22/kd_mult, operation Mode is: (D'-A)*B2.
DSP Report: register set_22_sp_reg is absorbed into DSP i_pid22/kd_mult.
DSP Report: register set_22_kd_reg is absorbed into DSP i_pid22/kd_mult.
DSP Report: register i_pid22/error_reg is absorbed into DSP i_pid22/kd_mult.
DSP Report: operator i_pid22/error0 is absorbed into DSP i_pid22/kd_mult.
DSP Report: operator i_pid22/kd_mult is absorbed into DSP i_pid22/kd_mult.
DSP Report: Generating DSP i_pid22/kp_mult, operation Mode is: (D'-A)*B2.
DSP Report: register set_22_sp_reg is absorbed into DSP i_pid22/kp_mult.
DSP Report: register set_22_kp_reg is absorbed into DSP i_pid22/kp_mult.
DSP Report: register i_pid22/error_reg is absorbed into DSP i_pid22/kp_mult.
DSP Report: operator i_pid22/error0 is absorbed into DSP i_pid22/kp_mult.
DSP Report: operator i_pid22/kp_mult is absorbed into DSP i_pid22/kp_mult.
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port daisy_p_o[1] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port daisy_n_o[1] driven by constant 0
RAM Pipeline Warning: Read Address Register Found For RAM ch[1]/dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ch[0]/dac_buf_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[8]' (FDR) to 'i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[9]' (FDR) to 'i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[10]' (FDR) to 'i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[11]' (FDR) to 'i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[12]' (FDR) to 'i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[13]' (FDR) to 'i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[14]' (FDR) to 'i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[15]' (FDR) to 'i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[16]' (FDR) to 'i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[17]' (FDR) to 'i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[18]' (FDR) to 'i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[19]' (FDR) to 'i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[20]' (FDR) to 'i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[21]' (FDR) to 'i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r3_reg_dsp1_reg[22]' (FDR) to 'i_scope/i_dfilt1_cha/r3_reg_dsp3_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[0]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[1]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[2]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[3]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[4]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[5]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[6]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[7]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[8]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[9]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[10]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[11]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[12]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[13]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[14]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[15]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[16]' (FDR) to 'i_scope/i_dfilt1_cha/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_cha/r01_reg_reg[17]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[8]' (FDR) to 'i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[9]' (FDR) to 'i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[10]' (FDR) to 'i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[11]' (FDR) to 'i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[12]' (FDR) to 'i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[13]' (FDR) to 'i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[14]' (FDR) to 'i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[15]' (FDR) to 'i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[16]' (FDR) to 'i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[17]' (FDR) to 'i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[18]' (FDR) to 'i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[19]' (FDR) to 'i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[20]' (FDR) to 'i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[21]' (FDR) to 'i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r3_reg_dsp1_reg[22]' (FDR) to 'i_scope/i_dfilt1_chb/r3_reg_dsp3_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[0]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[1]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[2]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[3]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[4]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[5]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[6]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[7]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[8]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[9]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[10]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[11]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[12]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[13]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[14]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[15]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_dfilt1_chb/r01_reg_reg[16]' (FDR) to 'i_scope/i_dfilt1_chb/r01_reg_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_scope/\i_dfilt1_chb/r01_reg_reg[17] )
INFO: [Synth 8-3886] merging instance 'i_asg/ch[0]/ext_trig_in_reg[0]' (FDR) to 'i_asg/ch[1]/ext_trig_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_asg/ch[0]/ext_trig_in_reg[1]' (FDR) to 'i_asg/ch[1]/ext_trig_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_wr1/sys_trig_size_r_reg[0]' (FDE) to 'i_scope/i_wr1/sys_trig_size_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_wr1/sys_trig_size_r_reg[1]' (FDE) to 'i_scope/i_wr1/sys_trig_size_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_wr0/sys_trig_size_r_reg[0]' (FDE) to 'i_scope/i_wr0/sys_trig_size_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_wr0/sys_trig_size_r_reg[1]' (FDE) to 'i_scope/i_wr0/sys_trig_size_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_scope/i_wr1/sys_trig_size_r_reg[2]' (FDE) to 'i_scope/i_wr1/sys_trig_size_r_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_scope/\i_wr1/sys_trig_size_r_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_scope/i_wr0/sys_trig_size_r_reg[2]' (FDE) to 'i_scope/i_wr0/sys_trig_size_r_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_scope/\i_wr0/sys_trig_size_r_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_asg/adc_idx_reg_rep[0]' (FDE) to 'i_asg/adc_idx_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_asg/adc_idx_reg_rep[1]' (FDE) to 'i_asg/adc_idx_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_asg/adc_idx_reg_rep[2]' (FDE) to 'i_asg/adc_idx_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_asg/adc_idx_reg_rep[3]' (FDE) to 'i_asg/adc_idx_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_asg/adc_idx_reg_rep[4]' (FDE) to 'i_asg/adc_idx_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_asg/adc_idx_reg_rep[5]' (FDE) to 'i_asg/adc_idx_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_asg/adc_idx_reg_rep[6]' (FDE) to 'i_asg/adc_idx_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_asg/adc_idx_reg_rep[7]' (FDE) to 'i_asg/adc_idx_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_asg/adc_idx_reg_rep[8]' (FDE) to 'i_asg/adc_idx_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_asg/adc_idx_reg_rep[9]' (FDE) to 'i_asg/adc_idx_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_asg/adc_idx_reg_rep[10]' (FDE) to 'i_asg/adc_idx_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_asg/adc_idx_reg_rep[11]' (FDE) to 'i_asg/adc_idx_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_asg/adc_idx_reg_rep[12]' (FDE) to 'i_asg/adc_idx_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_asg/adc_idx_reg_rep[13]' (FDE) to 'i_asg/adc_idx_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_asg/buf_b_rpnt_rd_reg[0]' (FDE) to 'i_asg/buf_b_rpnt_rd_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_asg/buf_a_rpnt_rd_reg[0]' (FDE) to 'i_asg/buf_b_rpnt_rd_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_asg/buf_b_rpnt_rd_reg[1]' (FDE) to 'i_asg/buf_b_rpnt_rd_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_asg/buf_a_rpnt_rd_reg[1]' (FDE) to 'i_asg/buf_b_rpnt_rd_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_asg/buf_b_rpnt_rd_reg[16]' (FDE) to 'i_asg/buf_b_rpnt_rd_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_asg/buf_a_rpnt_rd_reg[16]' (FDE) to 'i_asg/buf_b_rpnt_rd_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_asg/buf_b_rpnt_rd_reg[17]' (FDE) to 'i_asg/buf_b_rpnt_rd_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_asg/buf_a_rpnt_rd_reg[17]' (FDE) to 'i_asg/buf_b_rpnt_rd_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_asg/buf_b_rpnt_rd_reg[18]' (FDE) to 'i_asg/buf_b_rpnt_rd_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_asg/buf_a_rpnt_rd_reg[18]' (FDE) to 'i_asg/buf_b_rpnt_rd_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_asg/buf_b_rpnt_rd_reg[19]' (FDE) to 'i_asg/buf_b_rpnt_rd_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_asg/buf_a_rpnt_rd_reg[19]' (FDE) to 'i_asg/buf_b_rpnt_rd_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_asg/buf_b_rpnt_rd_reg[20]' (FDE) to 'i_asg/buf_b_rpnt_rd_reg[21]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_asg/\buf_a_rpnt_rd_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ams/\sys_rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_pid/\sys_rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ps/\axi_slave_gp0/axi\.BRESP_reg[0] )
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/wr_awaddr_reg[31]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/wr_awaddr_reg[30]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/wr_awaddr_reg[29]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/wr_awaddr_reg[28]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/wr_awaddr_reg[27]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/wr_awaddr_reg[26]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/wr_awaddr_reg[25]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/wr_awaddr_reg[24]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/wr_awaddr_reg[23]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/rd_araddr_reg[31]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/rd_araddr_reg[30]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/rd_araddr_reg[29]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/rd_araddr_reg[28]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/rd_araddr_reg[27]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/rd_araddr_reg[26]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/rd_araddr_reg[25]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/rd_araddr_reg[24]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/rd_araddr_reg[23]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (axi_slave_gp0/axi\.BRESP_reg[0]) is unused and will be removed from module red_pitaya_ps.
WARNING: [Synth 8-3332] Sequential element (sys_rdata_reg[31]) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (sys_err_reg) is unused and will be removed from module red_pitaya_ams.
WARNING: [Synth 8-3332] Sequential element (sys_err_reg) is unused and will be removed from module red_pitaya_id.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r1_reg_reg[9]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r1_reg_reg[8]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r1_reg_reg[7]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r1_reg_reg[6]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r1_reg_reg[5]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r1_reg_reg[4]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r1_reg_reg[3]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r1_reg_reg[2]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r1_reg_reg[1]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r1_reg_reg[0]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r3_reg_dsp3_reg[22]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r3_reg_dsp3_reg[21]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r3_reg_dsp3_reg[20]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r3_reg_dsp3_reg[19]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r3_reg_dsp3_reg[18]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r3_reg_dsp3_reg[17]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r3_reg_dsp3_reg[16]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_cha/r3_reg_dsp3_reg[15]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r1_reg_reg[9]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r1_reg_reg[8]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r1_reg_reg[7]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r1_reg_reg[6]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r1_reg_reg[5]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r1_reg_reg[4]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r1_reg_reg[3]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r1_reg_reg[2]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r1_reg_reg[1]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r1_reg_reg[0]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r3_reg_dsp3_reg[22]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r3_reg_dsp3_reg[21]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r3_reg_dsp3_reg[20]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r3_reg_dsp3_reg[19]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r3_reg_dsp3_reg[18]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r3_reg_dsp3_reg[17]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r3_reg_dsp3_reg[16]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_dfilt1_chb/r3_reg_dsp3_reg[15]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/rd_pt_reg_rep[7]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/rd_pt_reg_rep[6]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/rd_pt_reg_rep[5]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/rd_pt_reg_rep[4]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/rd_pt_reg_rep[3]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/rd_pt_reg_rep[2]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/rd_pt_reg_rep[1]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/rd_pt_reg_rep[0]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/sys_trig_size_r_reg[3]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/wr_pt_reg[7]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/wr_pt_reg[6]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/wr_pt_reg[5]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/wr_pt_reg[4]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/wr_pt_reg[3]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/wr_pt_reg[2]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/wr_pt_reg[1]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/wr_pt_reg[0]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/axi_wsel_o_reg[7]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/axi_wsel_o_reg[6]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/axi_wsel_o_reg[5]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/axi_wsel_o_reg[4]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/axi_wsel_o_reg[3]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/axi_wsel_o_reg[2]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/axi_wsel_o_reg[1]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/axi_wsel_o_reg[0]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/axi_wfixed_o_reg) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/stat_overflow_o_reg) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/stat_write_data_o_reg) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/rd_pt_reg[7]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/rd_pt_reg[6]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/rd_pt_reg[5]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/rd_pt_reg[4]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/rd_pt_reg[3]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/rd_pt_reg[2]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/rd_pt_reg[1]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr0/rd_pt_reg[0]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr1/rd_pt_reg_rep[7]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr1/rd_pt_reg_rep[6]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr1/rd_pt_reg_rep[5]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr1/rd_pt_reg_rep[4]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr1/rd_pt_reg_rep[3]) is unused and will be removed from module red_pitaya_scope.
WARNING: [Synth 8-3332] Sequential element (i_wr1/rd_pt_reg_rep[2]) is unused and will be removed from module red_pitaya_scope.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 739.211 ; gain = 462.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|red_pitaya_scope:  | adc_a_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|red_pitaya_scope:  | adc_b_buf_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|red_pitaya_asg_ch: | dac_buf_reg   | 16 K x 14(READ_FIRST)  | W | R | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|red_pitaya_asg_ch: | dac_buf_reg   | 16 K x 14(READ_FIRST)  | W | R | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|red_pitaya_asg:    | adc_mem_reg   | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
|red_pitaya_asg:    | adc_mem_2_reg | 16 K x 14(READ_FIRST)  | W |   | 16 K x 14(WRITE_FIRST) |   | R | Port A and B     | 0      | 7      | 
+-------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|red_pitaya_dfilt1 | A*B2            | 25     | 15     | -      | -      | 40     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt1 | A*B             | 25     | 14     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt1 | A2*B            | 23     | 18     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt1 | A*B2            | 25     | 15     | -      | -      | 40     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt1 | A*B             | 25     | 14     | -      | -      | 39     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt1 | A2*B            | 23     | 18     | -      | -      | 41     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt1 | A*B2            | 25     | 15     | -      | -      | 40     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|red_pitaya_dfilt1 | A*B2            | 25     | 15     | -      | -      | 40     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|red_pitaya_asg_ch | (A*B'')'        | 15     | 14     | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|red_pitaya_asg_ch | (A*B'')'        | 15     | 14     | -      | -      | 29     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|red_pitaya_pid    | C'+((D'-A)*B2)' | 14     | 14     | 32     | 14     | 33     | 0    | 1    | 1    | 1    | 1     | 1    | 0    | 
|red_pitaya_pid    | (D'-A)*B2       | 14     | 14     | -      | 14     | 29     | 0    | 1    | -    | 1    | 1     | 0    | 0    | 
|red_pitaya_pid    | (D'-A)*B2       | 14     | 14     | -      | 14     | 29     | 0    | 1    | -    | 1    | 1     | 0    | 0    | 
|red_pitaya_pid    | C'+((D'-A)*B2)' | 14     | 14     | 32     | 14     | 33     | 0    | 1    | 1    | 1    | 1     | 1    | 0    | 
|red_pitaya_pid    | (D'-A)*B2       | 14     | 14     | -      | 14     | 29     | 0    | 1    | -    | 1    | 1     | 0    | 0    | 
|red_pitaya_pid    | (D'-A)*B2       | 14     | 14     | -      | 14     | 29     | 0    | 1    | -    | 1    | 1     | 0    | 0    | 
|red_pitaya_pid    | C'+((D'-A)*B2)' | 14     | 14     | 32     | 14     | 33     | 0    | 1    | 1    | 1    | 1     | 1    | 0    | 
|red_pitaya_pid    | (D'-A)*B2       | 14     | 14     | -      | 14     | 29     | 0    | 1    | -    | 1    | 1     | 0    | 0    | 
|red_pitaya_pid    | (D'-A)*B2       | 14     | 14     | -      | 14     | 29     | 0    | 1    | -    | 1    | 1     | 0    | 0    | 
|red_pitaya_pid    | C'+((D'-A)*B2)' | 14     | 14     | 32     | 14     | 33     | 0    | 1    | 1    | 1    | 1     | 1    | 0    | 
|red_pitaya_pid    | (D'-A)*B2       | 14     | 14     | -      | 14     | 29     | 0    | 1    | -    | 1    | 1     | 0    | 0    | 
|red_pitaya_pid    | (D'-A)*B2       | 14     | 14     | -      | 14     | 29     | 0    | 1    | -    | 1    | 1     | 0    | 0    | 
+------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ps/system_i/processing_system7/FCLK_CLK0' to pin 'ps/system_i/processing_system7/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ps/system_i/processing_system7/FCLK_CLK1' to pin 'ps/system_i/processing_system7/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ps/system_i/processing_system7/FCLK_CLK2' to pin 'ps/system_i/processing_system7/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ps/system_i/processing_system7/FCLK_CLK3' to pin 'ps/system_i/processing_system7/bbstub_FCLK_CLK3/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 862.926 ; gain = 586.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 891.105 ; gain = 614.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_a_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_a_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_a_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_a_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_a_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_a_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_a_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_b_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_b_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_b_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_b_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_b_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_b_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_scope/adc_b_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/dac_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/dac_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/dac_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/dac_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/dac_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/dac_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[1]/dac_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/dac_buf_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/dac_buf_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/dac_buf_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/dac_buf_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/dac_buf_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/dac_buf_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/ch[0]/dac_buf_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/adc_mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/adc_mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/adc_mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/adc_mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/adc_mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/adc_mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/adc_mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/adc_mem_2_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/adc_mem_2_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/adc_mem_2_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/adc_mem_2_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/adc_mem_2_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/adc_mem_2_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_asg/adc_mem_2_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 935.066 ; gain = 658.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4560] design has 9 instantiated BUFGs while the available bufg limit from the part is 8
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 935.066 ; gain = 658.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:15 . Memory (MB): peak = 935.066 ; gain = 658.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 935.066 ; gain = 658.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 935.066 ; gain = 658.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 935.066 ; gain = 658.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 935.066 ; gain = 658.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|red_pitaya_top | i_scope/adc_rval_reg[3] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |system_axi_protocol_converter_0_0 |         1|
|2     |system_proc_sys_reset_0           |         1|
|3     |system_processing_system7_0       |         1|
|4     |system_xadc_0                     |         1|
|5     |system_xlconstant_0               |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |system_axi_protocol_converter_0_0 |     1|
|2     |system_proc_sys_reset_0           |     1|
|3     |system_processing_system7_0       |     1|
|4     |system_xadc_0                     |     1|
|5     |system_xlconstant_0               |     1|
|6     |BUFG                              |    10|
|7     |CARRY4                            |   458|
|8     |DNA_PORT                          |     1|
|9     |DSP48E1                           |     4|
|10    |DSP48E1_10                        |     2|
|11    |DSP48E1_11                        |     2|
|12    |DSP48E1_3                         |     2|
|13    |DSP48E1_5                         |     3|
|14    |DSP48E1_7                         |     1|
|15    |DSP48E1_8                         |     4|
|16    |DSP48E1_9                         |     8|
|17    |LUT1                              |   573|
|18    |LUT2                              |   819|
|19    |LUT3                              |   932|
|20    |LUT4                              |   783|
|21    |LUT5                              |   688|
|22    |LUT6                              |  1343|
|23    |MUXF7                             |    43|
|24    |ODDR                              |    18|
|25    |PLLE2_ADV                         |     1|
|26    |RAMB36E1                          |    28|
|27    |RAMB36E1_1                        |    14|
|28    |SRL16E                            |     1|
|29    |FDRE                              |  3937|
|30    |FDSE                              |   195|
|31    |IBUF                              |    38|
|32    |IBUFDS                            |     1|
|33    |IOBUF                             |    21|
|34    |OBUF                              |    30|
|35    |OBUFT                             |     2|
+------+----------------------------------+------+

Report Instance Areas: 
+------+------------------+-----------------------+------+
|      |Instance          |Module                 |Cells |
+------+------------------+-----------------------+------+
|1     |top               |                       | 10647|
|2     |  i_ams           |red_pitaya_ams         |   145|
|3     |  \pwm[0]         |red_pitaya_pwm         |   104|
|4     |  \pwm[1]         |red_pitaya_pwm_0       |   105|
|5     |  \pwm[2]         |red_pitaya_pwm_1       |   104|
|6     |  \pwm[3]         |red_pitaya_pwm_2       |   104|
|7     |  i_asg           |red_pitaya_asg         |  2732|
|8     |    \ch[0]        |red_pitaya_asg_ch      |   715|
|9     |    \ch[1]        |red_pitaya_asg_ch_8    |   725|
|10    |  i_id            |red_pitaya_id          |   123|
|11    |  i_pid           |red_pitaya_pid         |  1219|
|12    |    i_pid11       |red_pitaya_pid_block   |   219|
|13    |    i_pid12       |red_pitaya_pid_block_5 |   200|
|14    |    i_pid21       |red_pitaya_pid_block_6 |   200|
|15    |    i_pid22       |red_pitaya_pid_block_7 |   219|
|16    |  i_scope         |red_pitaya_scope       |  3992|
|17    |    i_dfilt1_cha  |red_pitaya_dfilt1      |   398|
|18    |    i_dfilt1_chb  |red_pitaya_dfilt1_3    |   398|
|19    |    i_wr0         |axi_wr_fifo            |   533|
|20    |    i_wr1         |axi_wr_fifo_4          |   533|
|21    |  pll             |red_pitaya_pll         |     2|
|22    |  ps              |red_pitaya_ps          |  1812|
|23    |    system_i      |system                 |   685|
|24    |    axi_slave_gp0 |axi4_slave             |  1121|
+------+------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 935.066 ; gain = 658.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 609 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 935.066 ; gain = 352.082
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 935.066 ; gain = 658.305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 605 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 21 instances

424 Infos, 349 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 935.066 ; gain = 666.086
INFO: [Common 17-1381] The checkpoint 'C:/Users/adam/Desktop/FPGA_Projects/GRC/project_tt.runs/synth_1/red_pitaya_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 935.066 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Aug 15 21:38:54 2019...
