#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Apr 27 13:04:57 2017
# Process ID: 1884
# Current directory: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8640 C:\Users\zenbookx\Documents\Facultate\An II\Semestrul II\CA\TudoricaAndrei\TudoricaAndrei\test_env\test_env.xpr
# Log file: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/vivado.log
# Journal file: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env'
INFO: [Project 1-313] Project file moved from 'D:/30421/TudoricaAndrei/test_env' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 753.008 ; gain = 99.867
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 27 13:27:56 2017] Launched impl_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 27 13:42:18 2017] Launched synth_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/synth_1/runme.log
[Thu Apr 27 13:42:18 2017] Launched impl_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 27 13:43:20 2017] Launched synth_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/synth_1/runme.log
[Thu Apr 27 13:43:20 2017] Launched impl_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 27 13:47:07 2017] Launched synth_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/synth_1/runme.log
[Thu Apr 27 13:47:07 2017] Launched impl_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd" into library xil_defaultlib [C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:1]
[Thu Apr 27 13:48:24 2017] Launched synth_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd" into library xil_defaultlib [C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.srcs/sources_1/new/test_env.vhd:1]
[Thu Apr 27 13:49:19 2017] Launched synth_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Apr 27 13:50:33 2017] Launched impl_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 27 13:52:44 2017] Launched impl_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A281A4A
set_property PROGRAM.FILE {C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/impl_1/test_env.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/impl_1/test_env.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 27 14:26:05 2017] Launched synth_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/synth_1/runme.log
[Thu Apr 27 14:26:05 2017] Launched impl_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/impl_1/test_env.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 27 14:36:26 2017] Launched synth_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/synth_1/runme.log
[Thu Apr 27 14:36:26 2017] Launched impl_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/impl_1/test_env.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Apr 27 14:45:08 2017] Launched synth_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/synth_1/runme.log
[Thu Apr 27 14:45:08 2017] Launched impl_1...
Run output will be captured here: C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/zenbookx/Documents/Facultate/An II/Semestrul II/CA/TudoricaAndrei/TudoricaAndrei/test_env/test_env.runs/impl_1/test_env.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183A281A4A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A281A4A
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 14:50:02 2017...
