m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.0
Ecwcontrolpath
Z0 w1653155792
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained
Z5 8C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd
Z6 FC:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd
l0
L11
V1lad0R^7k@Zj7T3>d=_]C0
!s100 1Gd0OQZD=D[3RAMMX7zlk3
Z7 OV;C;10.5b;63
32
Z8 !s110 1653155800
!i10b 1
Z9 !s108 1653155800.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd|
Z11 !s107 C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
DEx4 work 13 cwcontrolpath 0 22 1lad0R^7k@Zj7T3>d=_]C0
l64
L57
VFKMc341Ek9L0CS<@GZK0K0
!s100 VTQg^lT1P3f>P]FR;<lIk3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ecwcontrolpath_tb
Z14 w1653151375
R2
R3
R4
Z15 8C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd
Z16 FC:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd
l0
L4
V7IKAJLNT^^YM6R^bZd<gc0
!s100 C:e6c6>17@4lF]bLJMBbe0
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd|
Z18 !s107 C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/cwControlPath_tb.vhd|
!i113 1
R12
R13
Artl
R2
R3
Z19 DEx4 work 16 cwcontrolpath_tb 0 22 7IKAJLNT^^YM6R^bZd<gc0
l35
L8
Z20 VEE1o1g_o649DgHG]z5Kbk1
Z21 !s100 k1[lH^^O6e6jgLlDDkN:l0
R7
32
!s110 1653155801
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Ewcram
Z22 w1653127647
Z23 DPx9 altera_mf 20 altera_mf_components 0 22 7RjT1Xb9^`L[coRHZN<9k2
R2
R3
R4
Z24 8C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd
Z25 FC:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd
l0
L42
V8LUf<3gcSN<1@[z[_QW@T1
!s100 JUMT^nJEKK4R59JLSzL3:3
R7
32
Z26 !s110 1653148906
!i10b 1
Z27 !s108 1653148906.000000
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd|
Z29 !s107 C:/Users/Jonas/Documents/GitHub/P8_code/Wallace/VHDL_Constrained/wcRAM.vhd|
!i113 1
R12
R13
Asyn
R23
R2
R3
DEx4 work 5 wcram 0 22 8LUf<3gcSN<1@[z[_QW@T1
l63
L58
VW;8bFbek9MSg3ZP1PCPG33
!s100 Y4Aghh6jQT0lhd3M15za33
R7
32
R26
!i10b 1
R27
R28
R29
!i113 1
R12
R13
