This project is about an implementation of a "Single Port RAM" with single clock (Synchronous read and synchronous write). This RAM is of type "write-first" which means that the new content is immediately made available for reading.



This implementation is simulated in Xilinx Vivado 2020.1 
