{"Source Block": ["verilog-ethernet/rtl/eth_axis_tx.v@101:111@HdlIdDef", "\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_eth_rx.v@184:194", "\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@86:96", "// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@120:130", "\n// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@95:105", "reg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@105:115", "\n// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@122:132", "reg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_mux_64_4.v@97:107", "// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@98:108", "reg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@107:117", "reg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@105:115", "reg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign busy = busy_reg;\n\nalways @* begin\n"], ["verilog-ethernet/rtl/eth_demux_4.v@119:129", "// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@84:94", "wire [31:0] crc_next;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_demux_4.v@89:99", "reg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n// mux for output control signals\nreg current_output_tready;\n"], ["verilog-ethernet/lib/axis/rtl/axis_frame_join_4.v@114:124", "\n// internal datapath\nreg [7:0] output_axis_tdata_int;\nreg       output_axis_tvalid_int;\nreg       output_axis_tready_int_reg = 1'b0;\nreg       output_axis_tlast_int;\nreg       output_axis_tuser_int;\nwire      output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@123:133", "reg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@92:102", "wire [31:0] crc_next;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_frame_join_4.v@113:123", "reg input_3_axis_tready_reg = 1'b0, input_3_axis_tready_next;\n\n// internal datapath\nreg [7:0] output_axis_tdata_int;\nreg       output_axis_tvalid_int;\nreg       output_axis_tready_int_reg = 1'b0;\nreg       output_axis_tlast_int;\nreg       output_axis_tuser_int;\nwire      output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@95:105", "reg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@126:136", "reg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign busy = busy_reg;\n\nalways @* begin\n    shift_eth_payload_tdata[47:0] = save_eth_payload_tdata_reg[63:16];\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@100:110", "reg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@85:95", "\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_mux_4.v@89:99", "reg input_3_axis_tready_reg = 1'b0, input_3_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@93:103", "\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@125:135", "reg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign busy = busy_reg;\n\nalways @* begin\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@103:113", "reg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/rtl/eth_demux_4.v@118:128", "\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\nreg       output_eth_payload_tlast_int;\nreg       output_eth_payload_tuser_int;\nwire      output_eth_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@87:97", "reg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n\n"], ["verilog-ethernet/rtl/ip_eth_rx.v@185:195", "// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\n"], ["verilog-ethernet/lib/axis/rtl/axis_frame_join_4.v@115:125", "// internal datapath\nreg [7:0] output_axis_tdata_int;\nreg       output_axis_tvalid_int;\nreg       output_axis_tready_int_reg = 1'b0;\nreg       output_axis_tlast_int;\nreg       output_axis_tuser_int;\nwire      output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\nassign input_2_axis_tready = input_2_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@108:118", "reg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\nassign error_bad_fcs = error_bad_fcs_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@94:104", "// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@102:112", "// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check_64.v@106:116", "// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@109:119", "// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@110:120", "reg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n\nassign busy = busy_reg;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@121:131", "// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_eth_hdr_ready = input_eth_hdr_ready_reg;\nassign input_eth_payload_tready = input_eth_payload_tready_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_mux_4.v@90:100", "\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_0_axis_tready = input_0_axis_tready_reg;\nassign input_1_axis_tready = input_1_axis_tready_reg;\n"], ["verilog-ethernet/lib/axis/rtl/axis_demux_4.v@86:96", "reg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n\n// internal datapath\nreg [DATA_WIDTH-1:0] output_axis_tdata_int;\nreg                  output_axis_tvalid_int;\nreg                  output_axis_tready_int_reg = 1'b0;\nreg                  output_axis_tlast_int;\nreg                  output_axis_tuser_int;\nwire                 output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@108:118", "\n// internal datapath\nreg [63:0] output_axis_tdata_int;\nreg [7:0]  output_axis_tkeep_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n\nassign input_axis_tready = input_axis_tready_reg;\n"]], "Diff Content": {"Delete": [[106, "reg        output_axis_tlast_int;\n"]], "Add": []}}