# raifes
RISC-V softcore / asic implementation based on vscale

This implementation of the RISC-V ISA is based on the 
outdated "vscale" implementation.

The vscale code was updated to the current ISA spec 
and debug module and JTAG-TAP support have been added. 

The implementation is work in progress. It has been 
tested on Genesys Virtex 5 board, on a Zynq board and 
first silicon is expected Feb 2019.


