#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000110efd0 .scope module, "pwm_capture_tb" "pwm_capture_tb" 2 1;
 .timescale -9 -12;
v00000000010e0f70_0 .var "bps_start_t", 0 0;
v00000000010e09d0_0 .var "capture_tx_rst", 0 0;
v00000000010e0a70_0 .var "clk", 0 0;
v00000000010e0b10_0 .var "enable", 0 0;
v00000000010e0c50_0 .var "pwm_input", 0 0;
v00000000010e0cf0_0 .var "rst_n", 0 0;
v00000000010e0d90_0 .var "tx_complete", 0 0;
v00000000010e0e30_0 .net "tx_data", 7 0, v000000000110dfb0_0;  1 drivers
v0000000001169d20_0 .net "tx_start", 0 0, v000000000110d330_0;  1 drivers
S_0000000001106ae0 .scope module, "pwm_capture_inst" "pwm_capture" 2 23, 3 8 0, S_000000000110efd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pwm_input";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 1 "tx_start";
    .port_info 5 /OUTPUT 8 "tx_data";
    .port_info 6 /INPUT 1 "tx_complete";
    .port_info 7 /INPUT 1 "capture_tx_rst";
    .port_info 8 /INPUT 1 "bps_start_t";
v000000000110eb90_0 .net "bps_start_t", 0 0, v00000000010e0f70_0;  1 drivers
v000000000110d5b0_0 .net "capture_tx_rst", 0 0, v00000000010e09d0_0;  1 drivers
v000000000110df10_0 .net "clk", 0 0, v00000000010e0a70_0;  1 drivers
v000000000110d790_0 .var "counter", 31 0;
v000000000110d830_0 .var "dutycyclecounter", 31 0;
v000000000110ec30_0 .net "enable", 0 0, v00000000010e0b10_0;  1 drivers
v000000000110e910_0 .net "neg_btn", 0 0, L_00000000010d98b0;  1 drivers
v000000000110d970_0 .var "neg_counter", 31 0;
v000000000110d8d0_0 .var "neg_counter_flag", 0 0;
v000000000110da10_0 .var "nextpos_counter", 31 0;
v000000000110e230_0 .var "nextpos_counter_flag", 0 0;
v000000000110ea50_0 .var "periodcounter", 31 0;
v000000000110ecd0_0 .net "pos_btn", 0 0, L_00000000010da250;  1 drivers
v000000000110dab0_0 .var "pos_counter", 31 0;
v000000000110ed70_0 .var "pos_counter_flag", 0 0;
v000000000110ee10_0 .net "pwm_input", 0 0, v00000000010e0c50_0;  1 drivers
v000000000110eeb0_0 .var "ready", 0 0;
v000000000110e2d0_0 .net "rst_n", 0 0, v00000000010e0cf0_0;  1 drivers
v000000000110d290_0 .net "tx_complete", 0 0, v00000000010e0d90_0;  1 drivers
v00000000010e1010_0 .net "tx_data", 7 0, v000000000110dfb0_0;  alias, 1 drivers
v00000000010e0930_0 .net "tx_end", 0 0, v000000000110e4b0_0;  1 drivers
v00000000010e0bb0_0 .net "tx_start", 0 0, v000000000110d330_0;  alias, 1 drivers
S_0000000001106c70 .scope module, "captuer_tx_instance" "captuer_tx" 3 69, 4 8 0, S_0000000001106ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "tx_start";
    .port_info 3 /INPUT 1 "capture_ready";
    .port_info 4 /INPUT 32 "periodcounter";
    .port_info 5 /INPUT 32 "dutycyclecounter";
    .port_info 6 /OUTPUT 8 "tx_data";
    .port_info 7 /INPUT 1 "tx_complete";
    .port_info 8 /INPUT 1 "capture_tx_rst";
    .port_info 9 /OUTPUT 1 "tx_end";
    .port_info 10 /INPUT 1 "bps_start_t";
v000000000110e870_0 .net "bps_start_t", 0 0, v00000000010e0f70_0;  alias, 1 drivers
v000000000110d0b0_0 .net "capture_ready", 0 0, v000000000110eeb0_0;  1 drivers
v000000000110e410_0 .net "capture_tx_rst", 0 0, v00000000010e09d0_0;  alias, 1 drivers
v000000000110e050_0 .net "clk", 0 0, v00000000010e0a70_0;  alias, 1 drivers
v000000000110e9b0_0 .net "dutycyclecounter", 31 0, v000000000110d830_0;  1 drivers
v000000000110ddd0_0 .net "periodcounter", 31 0, v000000000110ea50_0;  1 drivers
v000000000110d650_0 .net "rst_n", 0 0, v00000000010e0cf0_0;  alias, 1 drivers
v000000000110de70_0 .net "tx_complete", 0 0, v00000000010e0d90_0;  alias, 1 drivers
v000000000110d3d0_0 .var "tx_count", 3 0;
v000000000110e0f0_0 .var "tx_counter", 15 0;
v000000000110dfb0_0 .var "tx_data", 7 0;
v000000000110e4b0_0 .var "tx_end", 0 0;
v000000000110d330_0 .var "tx_start", 0 0;
E_00000000010dc810/0 .event negedge, v000000000110d650_0;
E_00000000010dc810/1 .event posedge, v000000000110e050_0;
E_00000000010dc810 .event/or E_00000000010dc810/0, E_00000000010dc810/1;
E_00000000010dd3d0/0 .event negedge, v000000000110e410_0;
E_00000000010dd3d0/1 .event posedge, v000000000110de70_0;
E_00000000010dd3d0 .event/or E_00000000010dd3d0/0, E_00000000010dd3d0/1;
S_00000000011045f0 .scope module, "neg_capture_instance" "neg_capture" 3 52, 5 8 0, S_0000000001106ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pwm_input";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 1 "neg_btn";
L_00000000010da3a0 .functor NOT 1, v000000000110d150_0, C4<0>, C4<0>, C4<0>;
L_00000000010d98b0 .functor AND 1, L_00000000010da3a0, v000000000110dbf0_0, C4<1>, C4<1>;
v000000000110dd30_0 .net *"_s0", 0 0, L_00000000010da3a0;  1 drivers
v000000000110d150_0 .var "btn1", 0 0;
v000000000110dbf0_0 .var "btn2", 0 0;
v000000000110e550_0 .net "clk", 0 0, v00000000010e0a70_0;  alias, 1 drivers
v000000000110d470_0 .net "enable", 0 0, v00000000010e0b10_0;  alias, 1 drivers
v000000000110d510_0 .net "neg_btn", 0 0, L_00000000010d98b0;  alias, 1 drivers
v000000000110e5f0_0 .net "pwm_input", 0 0, v00000000010e0c50_0;  alias, 1 drivers
v000000000110d010_0 .net "rst_n", 0 0, v00000000010e0cf0_0;  alias, 1 drivers
S_0000000001104780 .scope module, "pos_capture_instance" "pos_capture" 3 61, 6 8 0, S_0000000001106ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pwm_input";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 1 "pos_btn";
L_00000000010d9680 .functor NOT 1, v000000000110e690_0, C4<0>, C4<0>, C4<0>;
L_00000000010da250 .functor AND 1, v000000000110e370_0, L_00000000010d9680, C4<1>, C4<1>;
v000000000110db50_0 .net *"_s0", 0 0, L_00000000010d9680;  1 drivers
v000000000110e370_0 .var "btn1", 0 0;
v000000000110e690_0 .var "btn2", 0 0;
v000000000110e190_0 .net "clk", 0 0, v00000000010e0a70_0;  alias, 1 drivers
v000000000110d6f0_0 .net "enable", 0 0, v00000000010e0b10_0;  alias, 1 drivers
v000000000110dc90_0 .net "pos_btn", 0 0, L_00000000010da250;  alias, 1 drivers
v000000000110d1f0_0 .net "pwm_input", 0 0, v00000000010e0c50_0;  alias, 1 drivers
v000000000110e7d0_0 .net "rst_n", 0 0, v00000000010e0cf0_0;  alias, 1 drivers
    .scope S_00000000011045f0;
T_0 ;
    %wait E_00000000010dc810;
    %load/vec4 v000000000110d010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000110d150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000110dbf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000110d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000000000110e5f0_0;
    %assign/vec4 v000000000110d150_0, 0;
    %load/vec4 v000000000110d150_0;
    %assign/vec4 v000000000110dbf0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001104780;
T_1 ;
    %wait E_00000000010dc810;
    %load/vec4 v000000000110e7d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000110e370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000110e690_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000110d6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000000000110d1f0_0;
    %assign/vec4 v000000000110e370_0, 0;
    %load/vec4 v000000000110e370_0;
    %assign/vec4 v000000000110e690_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001106c70;
T_2 ;
    %wait E_00000000010dc810;
    %load/vec4 v000000000110d650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000110d330_0, 0;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v000000000110dfb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000110d0b0_0;
    %pushi/vec4 600, 0, 32;
    %load/vec4 v000000000110e0f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000000000110d3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000110d330_0, 0;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v000000000110dfb0_0, 0;
    %jmp T_2.13;
T_2.4 ;
    %load/vec4 v000000000110d330_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %assign/vec4 v000000000110d330_0, 0;
    %load/vec4 v000000000110ddd0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000000000110dfb0_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %load/vec4 v000000000110d330_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %assign/vec4 v000000000110d330_0, 0;
    %load/vec4 v000000000110ddd0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v000000000110dfb0_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %load/vec4 v000000000110d330_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %assign/vec4 v000000000110d330_0, 0;
    %load/vec4 v000000000110ddd0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v000000000110dfb0_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %load/vec4 v000000000110d330_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %assign/vec4 v000000000110d330_0, 0;
    %load/vec4 v000000000110ddd0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v000000000110dfb0_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %load/vec4 v000000000110d330_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %assign/vec4 v000000000110d330_0, 0;
    %load/vec4 v000000000110e9b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000000000110dfb0_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %load/vec4 v000000000110d330_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.24, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %assign/vec4 v000000000110d330_0, 0;
    %load/vec4 v000000000110e9b0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v000000000110dfb0_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %load/vec4 v000000000110d330_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.26, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %assign/vec4 v000000000110d330_0, 0;
    %load/vec4 v000000000110e9b0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v000000000110dfb0_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %load/vec4 v000000000110d330_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.28, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.29, 8;
T_2.28 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_2.29, 8;
 ; End of false expr.
    %blend;
T_2.29;
    %assign/vec4 v000000000110d330_0, 0;
    %load/vec4 v000000000110e9b0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v000000000110dfb0_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001106c70;
T_3 ;
    %wait E_00000000010dd3d0;
    %load/vec4 v000000000110e410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000110d3d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000110e4b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000110de70_0;
    %load/vec4 v000000000110d3d0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v000000000110d0b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000000000110d3d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000110d3d0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000110e4b0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001106c70;
T_4 ;
    %wait E_00000000010dc810;
    %load/vec4 v000000000110d650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000110e0f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000110e870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000000000110e0f0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000000000110e0f0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000110e0f0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001106ae0;
T_5 ;
    %wait E_00000000010dc810;
    %load/vec4 v000000000110e2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000110d790_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000110ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000000000110d790_0;
    %cmpi/u 4294967295, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_5.4, 8;
    %load/vec4 v000000000110d790_0;
    %addi 1, 0, 32;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %assign/vec4 v000000000110d790_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000001106ae0;
T_6 ;
    %wait E_00000000010dc810;
    %load/vec4 v000000000110e2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000110dab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000110ed70_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000110ecd0_0;
    %load/vec4 v000000000110ed70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000000000110d790_0;
    %assign/vec4 v000000000110dab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000110ed70_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000001106ae0;
T_7 ;
    %wait E_00000000010dc810;
    %load/vec4 v000000000110e2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000110d970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000110d8d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000000000110e910_0;
    %load/vec4 v000000000110ed70_0;
    %and;
    %load/vec4 v000000000110d8d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000000000110d790_0;
    %assign/vec4 v000000000110d970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000110d8d0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000001106ae0;
T_8 ;
    %wait E_00000000010dc810;
    %load/vec4 v000000000110e2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000110da10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000110e230_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000110ecd0_0;
    %load/vec4 v000000000110ed70_0;
    %and;
    %load/vec4 v000000000110d8d0_0;
    %and;
    %load/vec4 v000000000110e230_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000000000110d790_0;
    %assign/vec4 v000000000110da10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000110e230_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000001106ae0;
T_9 ;
    %wait E_00000000010dc810;
    %load/vec4 v000000000110e2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000110d830_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000000000110d8d0_0;
    %load/vec4 v000000000110ed70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000000000110d970_0;
    %load/vec4 v000000000110dab0_0;
    %sub;
    %assign/vec4 v000000000110d830_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000001106ae0;
T_10 ;
    %wait E_00000000010dc810;
    %load/vec4 v000000000110e2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000110ea50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000110eeb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000000000110d8d0_0;
    %load/vec4 v000000000110ed70_0;
    %and;
    %load/vec4 v000000000110e230_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000000000110da10_0;
    %load/vec4 v000000000110dab0_0;
    %sub;
    %assign/vec4 v000000000110ea50_0, 0;
    %load/vec4 v00000000010e0930_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.4, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %pad/u 1;
    %assign/vec4 v000000000110eeb0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000110efd0;
T_11 ;
    %delay 10000, 0;
    %load/vec4 v00000000010e0a70_0;
    %inv;
    %store/vec4 v00000000010e0a70_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000110efd0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e0cf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010e0cf0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000000000110efd0;
T_13 ;
    %vpi_call 2 36 "$dumpfile", "../2-gtkdebug/wave.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000110efd0 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "../3-testbench/pwm_capture_tb.sv";
    "../rtl/pwm_capture.v";
    "../rtl/captuer_tx.v";
    "../rtl/neg_capture.v";
    "../rtl/pos_capture.v";
