INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Lab_10/Lab_10.srcs/sources_1/imports/new/Slow_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_clk
