// Seed: 2991460321
`define pp_6 0
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input id_5
);
  assign id_3[1] = 1;
  always #1 begin
    id_4 = id_5;
  end
  logic id_6;
  logic id_7;
  logic id_8 = id_8;
endmodule
