Source Block: hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@660:670@HdlStmAssign
  wire            up_rack;

  // channel broadcast

  assign up_rstn = axi_aresetn;
  assign up_clk = axi_clk;

  assign up_cm_sel_0 = up_cm_sel;
  assign up_cm_enb_0 = up_cm_enb;
  assign up_cm_addr_0 = up_cm_addr;
  assign up_cm_wr_0 = up_cm_wr;

Diff Content:
- 665   assign up_clk = axi_clk;
+ 665   assign up_rstn = s_axi_aresetn;
+ 665   assign up_clk = s_axi_aclk;

Clone Blocks:
Clone Blocks 1:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@664:674
  assign up_rstn = axi_aresetn;
  assign up_clk = axi_clk;

  assign up_cm_sel_0 = up_cm_sel;
  assign up_cm_enb_0 = up_cm_enb;
  assign up_cm_addr_0 = up_cm_addr;
  assign up_cm_wr_0 = up_cm_wr;
  assign up_cm_wdata_0 = up_cm_wdata;

  axi_adxcvr_mdrp #(
    .XCVR_ID (0),

Clone Blocks 2:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@663:673

  assign up_rstn = axi_aresetn;
  assign up_clk = axi_clk;

  assign up_cm_sel_0 = up_cm_sel;
  assign up_cm_enb_0 = up_cm_enb;
  assign up_cm_addr_0 = up_cm_addr;
  assign up_cm_wr_0 = up_cm_wr;
  assign up_cm_wdata_0 = up_cm_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 3:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@659:669
  wire    [31:0]  up_rdata;
  wire            up_rack;

  // channel broadcast

  assign up_rstn = axi_aresetn;
  assign up_clk = axi_clk;

  assign up_cm_sel_0 = up_cm_sel;
  assign up_cm_enb_0 = up_cm_enb;
  assign up_cm_addr_0 = up_cm_addr;

Clone Blocks 4:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@662:672
  // channel broadcast

  assign up_rstn = axi_aresetn;
  assign up_clk = axi_clk;

  assign up_cm_sel_0 = up_cm_sel;
  assign up_cm_enb_0 = up_cm_enb;
  assign up_cm_addr_0 = up_cm_addr;
  assign up_cm_wr_0 = up_cm_wr;
  assign up_cm_wdata_0 = up_cm_wdata;


