$date
	Mon May  9 22:45:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module PrimitiveALU $end
$var wire 1 ! clk $end
$var wire 8 " in_a [7:0] $end
$var wire 8 # in_b [7:0] $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var wire 3 & select [2:0] $end
$var reg 1 ' flag $end
$var reg 8 ( out [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
0'
b0 &
1%
z$
b0 #
b0 "
1!
$end
#2500
0!
#5000
1!
#7500
0!
#10000
1!
#12500
0!
#15000
1!
#17500
0!
#20000
0%
1!
#22500
0!
#25000
1!
#27500
0!
#30000
1!
#32500
0!
#35000
1!
#37500
0!
#40000
1!
#42500
0!
#45000
1$
b10000000 "
b11010100 #
1!
#47500
0!
#50000
1'
b1010100 (
1!
#52500
0!
#55000
1!
#57500
0!
#60000
1!
#62500
0!
#65000
b1 &
1!
#67500
0!
#70000
b10101100 (
1!
#72500
0!
#75000
1!
#75001
