
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack max 1.72

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: cnb.average_counter_r[0]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by adc_clk)
Endpoint: cnb.average_counter_r[0]$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by adc_clk)
Path Group: adc_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock adc_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cnb.average_counter_r[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
     4    0.04    0.18    0.64    0.64 ^ cnb.average_counter_r[0]$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                                         cnb.average_counter_r[0] (net)
                  0.18    0.00    0.64 ^ _1291_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.00    0.09    0.07    0.71 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                         cnb.next_average_counter_w[0] (net)
                  0.09    0.00    0.71 v cnb.average_counter_r[0]$_DFF_PN1_/D (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                                  0.71   data arrival time

                  0.00    0.00    0.00   clock adc_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cnb.average_counter_r[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.71   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: cnb.sampled_avg_control_r[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by adc_clk)
Endpoint: cnb.data_register_r[9]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by adc_clk)
Path Group: adc_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock adc_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.05    0.44    0.96    0.96 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         cnb.sampled_avg_control_r[0] (net)
                  0.44    0.00    0.96 ^ _0628_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     3    0.03    0.27    0.24    1.20 v _0628_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _0168_ (net)
                  0.27    0.00    1.20 v _0629_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     2    0.02    0.18    0.43    1.63 v _0629_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _0020_ (net)
                  0.18    0.00    1.63 v _1345_/A (gf180mcu_fd_sc_mcu7t5v0__addh_2)
     1    0.01    0.15    0.50    2.14 ^ _1345_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
                                         _0022_ (net)
                  0.15    0.00    2.14 ^ _0678_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     1    0.01    0.16    0.11    2.25 v _0678_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _0214_ (net)
                  0.16    0.00    2.25 v _0680_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     2    0.03    0.51    0.38    2.63 ^ _0680_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                         _0216_ (net)
                  0.51    0.00    2.63 ^ _0683_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     3    0.04    0.29    0.20    2.83 v _0683_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                         _0219_ (net)
                  0.29    0.00    2.83 v _0691_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_4)
     1    0.02    0.14    0.41    3.24 v _0691_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_4)
                                         _0227_ (net)
                  0.14    0.00    3.24 v _0693_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
    18    0.15    1.33    0.87    4.11 ^ _0693_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                                         _0229_ (net)
                  1.33    0.00    4.11 ^ _0829_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     3    0.02    0.41    0.21    4.32 v _0829_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _0338_ (net)
                  0.41    0.00    4.32 v _0841_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.01    0.13    0.59    4.91 ^ _0841_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _0048_ (net)
                  0.13    0.00    4.91 ^ _1356_/B (gf180mcu_fd_sc_mcu7t5v0__addh_2)
     4    0.03    0.22    0.54    5.44 v _1356_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
                                         _0050_ (net)
                  0.22    0.00    5.44 v _0901_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_2)
     1    0.01    0.10    0.26    5.71 v _0901_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
                                         _0394_ (net)
                  0.10    0.00    5.71 v _0903_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.45    0.22    5.93 ^ _0903_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _0396_ (net)
                  0.45    0.00    5.93 ^ _0904_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.27    0.23    6.16 v _0904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _0397_ (net)
                  0.27    0.00    6.16 v _0916_/A3 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     1    0.01    0.10    0.33    6.49 v _0916_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _0407_ (net)
                  0.10    0.00    6.49 v _0917_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     4    0.03    0.92    0.66    7.15 ^ _0917_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _0408_ (net)
                  0.92    0.00    7.15 ^ _0920_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     1    0.01    0.11    0.41    7.56 ^ _0920_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                                         _0411_ (net)
                  0.11    0.00    7.56 ^ _0930_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.11    0.24    7.81 ^ _0930_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _0421_ (net)
                  0.11    0.00    7.81 ^ _0936_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     1    0.00    0.09    0.25    8.05 ^ _0936_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _0094_ (net)
                  0.09    0.00    8.05 ^ cnb.data_register_r[9]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                                  8.05   data arrival time

                  0.00   10.00   10.00   clock adc_clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ cnb.data_register_r[9]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                         -0.23    9.77   library setup time
                                  9.77   data required time
-----------------------------------------------------------------------------
                                  9.77   data required time
                                 -8.05   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: cnb.sampled_avg_control_r[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by adc_clk)
Endpoint: cnb.data_register_r[9]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by adc_clk)
Path Group: adc_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock adc_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
     6    0.05    0.44    0.96    0.96 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
                                         cnb.sampled_avg_control_r[0] (net)
                  0.44    0.00    0.96 ^ _0628_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     3    0.03    0.27    0.24    1.20 v _0628_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _0168_ (net)
                  0.27    0.00    1.20 v _0629_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     2    0.02    0.18    0.43    1.63 v _0629_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _0020_ (net)
                  0.18    0.00    1.63 v _1345_/A (gf180mcu_fd_sc_mcu7t5v0__addh_2)
     1    0.01    0.15    0.50    2.14 ^ _1345_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
                                         _0022_ (net)
                  0.15    0.00    2.14 ^ _0678_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     1    0.01    0.16    0.11    2.25 v _0678_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _0214_ (net)
                  0.16    0.00    2.25 v _0680_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
     2    0.03    0.51    0.38    2.63 ^ _0680_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
                                         _0216_ (net)
                  0.51    0.00    2.63 ^ _0683_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
     3    0.04    0.29    0.20    2.83 v _0683_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
                                         _0219_ (net)
                  0.29    0.00    2.83 v _0691_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_4)
     1    0.02    0.14    0.41    3.24 v _0691_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_4)
                                         _0227_ (net)
                  0.14    0.00    3.24 v _0693_/B1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
    18    0.15    1.33    0.87    4.11 ^ _0693_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                                         _0229_ (net)
                  1.33    0.00    4.11 ^ _0829_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     3    0.02    0.41    0.21    4.32 v _0829_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                                         _0338_ (net)
                  0.41    0.00    4.32 v _0841_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
     1    0.01    0.13    0.59    4.91 ^ _0841_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
                                         _0048_ (net)
                  0.13    0.00    4.91 ^ _1356_/B (gf180mcu_fd_sc_mcu7t5v0__addh_2)
     4    0.03    0.22    0.54    5.44 v _1356_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
                                         _0050_ (net)
                  0.22    0.00    5.44 v _0901_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_2)
     1    0.01    0.10    0.26    5.71 v _0901_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
                                         _0394_ (net)
                  0.10    0.00    5.71 v _0903_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     1    0.01    0.45    0.22    5.93 ^ _0903_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _0396_ (net)
                  0.45    0.00    5.93 ^ _0904_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
     2    0.02    0.27    0.23    6.16 v _0904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
                                         _0397_ (net)
                  0.27    0.00    6.16 v _0916_/A3 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     1    0.01    0.10    0.33    6.49 v _0916_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _0407_ (net)
                  0.10    0.00    6.49 v _0917_/C (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
     4    0.03    0.92    0.66    7.15 ^ _0917_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
                                         _0408_ (net)
                  0.92    0.00    7.15 ^ _0920_/A4 (gf180mcu_fd_sc_mcu7t5v0__or4_2)
     1    0.01    0.11    0.41    7.56 ^ _0920_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
                                         _0411_ (net)
                  0.11    0.00    7.56 ^ _0930_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.01    0.11    0.24    7.81 ^ _0930_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                                         _0421_ (net)
                  0.11    0.00    7.81 ^ _0936_/A1 (gf180mcu_fd_sc_mcu7t5v0__and3_2)
     1    0.00    0.09    0.25    8.05 ^ _0936_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
                                         _0094_ (net)
                  0.09    0.00    8.05 ^ cnb.data_register_r[9]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                                  8.05   data arrival time

                  0.00   10.00   10.00   clock adc_clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ cnb.data_register_r[9]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
                         -0.23    9.77   library setup time
                                  9.77   data required time
-----------------------------------------------------------------------------
                                  9.77   data required time
                                 -8.05   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
3.131395101547241

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
5.199999809265137

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6022

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.18740053474903107

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.1979999989271164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9465

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: cnb.sampled_avg_control_r[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by adc_clk)
Endpoint: cnb.data_register_r[9]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by adc_clk)
Path Group: adc_clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock adc_clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.96    0.96 ^ cnb.sampled_avg_control_r[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_2)
   0.24    1.20 v _0628_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
   0.43    1.63 v _0629_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
   0.50    2.14 ^ _1345_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
   0.11    2.25 v _0678_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
   0.38    2.63 ^ _0680_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_2)
   0.20    2.83 v _0683_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_4)
   0.41    3.24 v _0691_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_4)
   0.87    4.11 ^ _0693_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
   0.21    4.32 v _0829_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
   0.59    4.91 ^ _0841_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_2)
   0.54    5.44 v _1356_/S (gf180mcu_fd_sc_mcu7t5v0__addh_2)
   0.26    5.71 v _0901_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_2)
   0.22    5.93 ^ _0903_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
   0.23    6.16 v _0904_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_2)
   0.33    6.49 v _0916_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
   0.66    7.15 ^ _0917_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi211_2)
   0.41    7.56 ^ _0920_/Z (gf180mcu_fd_sc_mcu7t5v0__or4_2)
   0.24    7.81 ^ _0930_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
   0.25    8.05 ^ _0936_/Z (gf180mcu_fd_sc_mcu7t5v0__and3_2)
   0.00    8.05 ^ cnb.data_register_r[9]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
           8.05   data arrival time

  10.00   10.00   clock adc_clk (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ cnb.data_register_r[9]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
  -0.23    9.77   library setup time
           9.77   data required time
---------------------------------------------------------
           9.77   data required time
          -8.05   data arrival time
---------------------------------------------------------
           1.72   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cnb.average_counter_r[0]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by adc_clk)
Endpoint: cnb.average_counter_r[0]$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by adc_clk)
Path Group: adc_clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock adc_clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cnb.average_counter_r[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
   0.64    0.64 ^ cnb.average_counter_r[0]$_DFF_PN1_/Q (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
   0.07    0.71 v _1291_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
   0.00    0.71 v cnb.average_counter_r[0]$_DFF_PN1_/D (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
           0.71   data arrival time

   0.00    0.00   clock adc_clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cnb.average_counter_r[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffsnq_4)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.71   data arrival time
---------------------------------------------------------
           0.71   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
8.0510

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
1.7173

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
21.330270

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.03e-03   4.82e-04   2.06e-08   2.51e-03  37.8%
Combinational          2.44e-03   1.68e-03   7.79e-08   4.12e-03  62.2%
Clock                  0.00e+00   0.00e+00   4.33e-09   4.33e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.47e-03   2.16e-03   1.03e-07   6.63e-03 100.0%
                          67.4%      32.6%       0.0%
