Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu May 29 16:25:57 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_design_analysis -file ./report/backprop_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                                                                                        Path #1                                                                                                                                                                                        |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 8.000                                                                                                                                                                                                                                                                                                                                                                                 |
| Path Delay                | 6.278                                                                                                                                                                                                                                                                                                                                                                                 |
| Logic Delay               | 2.780(45%)                                                                                                                                                                                                                                                                                                                                                                            |
| Net Delay                 | 3.498(55%)                                                                                                                                                                                                                                                                                                                                                                            |
| Clock Skew                | -0.007                                                                                                                                                                                                                                                                                                                                                                                |
| Slack                     | 1.705                                                                                                                                                                                                                                                                                                                                                                                 |
| Clock Uncertainty         | 0.035                                                                                                                                                                                                                                                                                                                                                                                 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                                                                                                                                          |
| Clock Delay Group         | Same Clock                                                                                                                                                                                                                                                                                                                                                                            |
| Logic Levels              | 49                                                                                                                                                                                                                                                                                                                                                                                    |
| Routes                    | 6                                                                                                                                                                                                                                                                                                                                                                                     |
| Logical Path              | FDRE/C-(51)-LUT1-(1)-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-LUT3-(1)-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-LUT1-(1)-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-LUT1-(1)-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-LUT3-(1)-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-LUT3-(1)-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-CARRY8-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                                                                                                                                                                                                                                                                |
| End Point Clock           | ap_clk                                                                                                                                                                                                                                                                                                                                                                                |
| DSP Block                 | None                                                                                                                                                                                                                                                                                                                                                                                  |
| RAM Registers             | None-None                                                                                                                                                                                                                                                                                                                                                                             |
| IO Crossings              | 0                                                                                                                                                                                                                                                                                                                                                                                     |
| SLR Crossings             | 0                                                                                                                                                                                                                                                                                                                                                                                     |
| PBlocks                   | 0                                                                                                                                                                                                                                                                                                                                                                                     |
| High Fanout               | 51                                                                                                                                                                                                                                                                                                                                                                                    |
| Dont Touch                | 0                                                                                                                                                                                                                                                                                                                                                                                     |
| Mark Debug                | 0                                                                                                                                                                                                                                                                                                                                                                                     |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                |
| Start Point Pin           | opt_has_pipe.first_q_reg[50]/C                                                                                                                                                                                                                                                                                                                                                        |
| End Point Pin             | opt_has_pipe.first_q_reg[57]/D                                                                                                                                                                                                                                                                                                                                                        |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (5130, 1068)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 1 | 11 | 12 | 16 | 17 | 18 | 19 | 22 | 23 | 24 | 25 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 49 |
+-----------------+-------------+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 8.000ns     | 6 | 48 | 87 | 90 | 47 | 11 |  7 |  6 | 12 | 12 |  2 |  1 |  1 |  7 | 23 | 27 | 47 | 92 | 98 | 90 | 89 | 78 | 66 | 39 |  9 |  4 |  1 |
+-----------------+-------------+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  |
+------------+-----------------------------+-------------+
* Information not available. There are no nets crossing SLRs.


