\hypertarget{group___r_c_c_ex___s_d_m_m_c1___clock___source}{}\doxysection{RCCEx SDMMC1 Clock Source}
\label{group___r_c_c_ex___s_d_m_m_c1___clock___source}\index{RCCEx SDMMC1 Clock Source@{RCCEx SDMMC1 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_d_m_m_c1___clock___source_ga81222c2a958eb074fd79dce5650e5742}{RCC\+\_\+\+SDMMC1\+CLKSOURCE\+\_\+\+CLK48}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___s_d_m_m_c1___clock___source_ga88caf00e619ba2e5dc55a346ff8dbccb}{RCC\+\_\+\+SDMMC1\+CLKSOURCE\+\_\+\+SYSCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac425036a0d1c95abc942433675c7ef84}{RCC\+\_\+\+DCKCFGR2\+\_\+\+SDMMC1\+SEL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___s_d_m_m_c1___clock___source_ga81222c2a958eb074fd79dce5650e5742}\label{group___r_c_c_ex___s_d_m_m_c1___clock___source_ga81222c2a958eb074fd79dce5650e5742}} 
\index{RCCEx SDMMC1 Clock Source@{RCCEx SDMMC1 Clock Source}!RCC\_SDMMC1CLKSOURCE\_CLK48@{RCC\_SDMMC1CLKSOURCE\_CLK48}}
\index{RCC\_SDMMC1CLKSOURCE\_CLK48@{RCC\_SDMMC1CLKSOURCE\_CLK48}!RCCEx SDMMC1 Clock Source@{RCCEx SDMMC1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SDMMC1CLKSOURCE\_CLK48}{RCC\_SDMMC1CLKSOURCE\_CLK48}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SDMMC1\+CLKSOURCE\+\_\+\+CLK48~((uint32\+\_\+t)0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00517}{517}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___s_d_m_m_c1___clock___source_ga88caf00e619ba2e5dc55a346ff8dbccb}\label{group___r_c_c_ex___s_d_m_m_c1___clock___source_ga88caf00e619ba2e5dc55a346ff8dbccb}} 
\index{RCCEx SDMMC1 Clock Source@{RCCEx SDMMC1 Clock Source}!RCC\_SDMMC1CLKSOURCE\_SYSCLK@{RCC\_SDMMC1CLKSOURCE\_SYSCLK}}
\index{RCC\_SDMMC1CLKSOURCE\_SYSCLK@{RCC\_SDMMC1CLKSOURCE\_SYSCLK}!RCCEx SDMMC1 Clock Source@{RCCEx SDMMC1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SDMMC1CLKSOURCE\_SYSCLK}{RCC\_SDMMC1CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SDMMC1\+CLKSOURCE\+\_\+\+SYSCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac425036a0d1c95abc942433675c7ef84}{RCC\+\_\+\+DCKCFGR2\+\_\+\+SDMMC1\+SEL}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00518}{518}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

