
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: /home/ayush/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v
Parsing SystemVerilog input from `/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v' to AST representation.
Storing AST representation for module `$abstract\adder'.
Storing AST representation for module `$abstract\alu'.
Storing AST representation for module `$abstract\alu_decoder'.
Storing AST representation for module `$abstract\branching_unit'.
Storing AST representation for module `$abstract\controller'.
Storing AST representation for module `$abstract\data_mem'.
Storing AST representation for module `$abstract\datapath'.
Storing AST representation for module `$abstract\hazard_unit'.
Storing AST representation for module `$abstract\imm_extend'.
Storing AST representation for module `$abstract\instr_mem'.
Storing AST representation for module `$abstract\main_decoder'.
Storing AST representation for module `$abstract\mux2'.
Storing AST representation for module `$abstract\mux3'.
Storing AST representation for module `$abstract\mux4'.
Storing AST representation for module `$abstract\pl_reg_de'.
Storing AST representation for module `$abstract\pl_reg_em'.
Storing AST representation for module `$abstract\pl_reg_fd'.
Storing AST representation for module `$abstract\pl_reg_mw'.
Storing AST representation for module `$abstract\pl_riscv_cpu'.
Storing AST representation for module `$abstract\reg_file'.
Storing AST representation for module `$abstract\reset_ff'.
Storing AST representation for module `$abstract\riscv_cpu'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\pl_riscv_cpu'.
Generating RTLIL representation for module `\pl_riscv_cpu'.

4.1. Analyzing design hierarchy..
Top module:  \pl_riscv_cpu

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\data_mem'.
Generating RTLIL representation for module `\data_mem'.

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\instr_mem'.
Generating RTLIL representation for module `\instr_mem'.

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_cpu'.
Generating RTLIL representation for module `\riscv_cpu'.
/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:827: Warning: Identifier `\MemWrite' is implicitly declared.

4.5. Analyzing design hierarchy..
Top module:  \pl_riscv_cpu
Used module:     \data_mem
Used module:     \instr_mem
Used module:     \riscv_cpu

4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\datapath'.
Generating RTLIL representation for module `\datapath'.
/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:327: Warning: Identifier `\MemWriteE' is implicitly declared.
/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:328: Warning: Identifier `\ALUSrcE' is implicitly declared.

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\controller'.
Generating RTLIL representation for module `\controller'.

4.8. Analyzing design hierarchy..
Top module:  \pl_riscv_cpu
Used module:     \data_mem
Used module:     \instr_mem
Used module:     \riscv_cpu
Used module:         \datapath
Used module:         \controller

4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\alu_decoder'.
Generating RTLIL representation for module `\alu_decoder'.

4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\main_decoder'.
Generating RTLIL representation for module `\main_decoder'.

4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\hazard_unit'.
Generating RTLIL representation for module `\hazard_unit'.
Parameter 1 (\WIDTH) = 32

4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\mux4'.
Parameter 1 (\WIDTH) = 32
Generating RTLIL representation for module `$paramod\mux4\WIDTH=s32'00000000000000000000000000100000'.

4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\pl_reg_mw'.
Generating RTLIL representation for module `\pl_reg_mw'.

4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\pl_reg_em'.
Generating RTLIL representation for module `\pl_reg_em'.

4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\branching_unit'.
Generating RTLIL representation for module `\branching_unit'.
Parameter 1 (\WIDTH) = 32

4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\mux2'.
Parameter 1 (\WIDTH) = 32
Generating RTLIL representation for module `$paramod\mux2\WIDTH=s32'00000000000000000000000000100000'.
Parameter 1 (\WIDTH) = 32

4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\adder'.
Parameter 1 (\WIDTH) = 32
Generating RTLIL representation for module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.

4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\alu'.
Generating RTLIL representation for module `\alu'.
Note: Assuming pure combinatorial block at /openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:26.1-51.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter 1 (\WIDTH) = 32
Found cached RTLIL representation for module `$paramod\mux2\WIDTH=s32'00000000000000000000000000100000'.
Parameter 1 (\WIDTH) = 32

4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\mux3'.
Parameter 1 (\WIDTH) = 32
Generating RTLIL representation for module `$paramod\mux3\WIDTH=s32'00000000000000000000000000100000'.
Parameter 1 (\WIDTH) = 32
Found cached RTLIL representation for module `$paramod\mux3\WIDTH=s32'00000000000000000000000000100000'.

4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\adder'.
Generating RTLIL representation for module `\adder'.

4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\pl_reg_de'.
Generating RTLIL representation for module `\pl_reg_de'.

4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\imm_extend'.
Generating RTLIL representation for module `\imm_extend'.

4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\reg_file'.
Generating RTLIL representation for module `\reg_file'.

4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\pl_reg_fd'.
Generating RTLIL representation for module `\pl_reg_fd'.
Parameter 1 (\WIDTH) = 32

4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\reset_ff'.
Parameter 1 (\WIDTH) = 32
Generating RTLIL representation for module `$paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000'.
Parameter 1 (\WIDTH) = 32
Found cached RTLIL representation for module `$paramod\mux2\WIDTH=s32'00000000000000000000000000100000'.
Parameter 1 (\WIDTH) = 32
Found cached RTLIL representation for module `$paramod\mux2\WIDTH=s32'00000000000000000000000000100000'.

4.26. Analyzing design hierarchy..
Top module:  \pl_riscv_cpu
Used module:     \data_mem
Used module:     \instr_mem
Used module:     \riscv_cpu
Used module:         \datapath
Used module:             \hazard_unit
Used module:             $paramod\mux4\WIDTH=s32'00000000000000000000000000100000
Used module:             \pl_reg_mw
Used module:             \pl_reg_em
Used module:             \branching_unit
Used module:             $paramod\mux2\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\adder\WIDTH=s32'00000000000000000000000000100000
Used module:             \alu
Used module:             $paramod\mux3\WIDTH=s32'00000000000000000000000000100000
Used module:             \adder
Used module:             \pl_reg_de
Used module:             \imm_extend
Used module:             \reg_file
Used module:             \pl_reg_fd
Used module:             $paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000
Used module:         \controller
Used module:             \alu_decoder
Used module:             \main_decoder

4.27. Analyzing design hierarchy..
Top module:  \pl_riscv_cpu
Used module:     \data_mem
Used module:     \instr_mem
Used module:     \riscv_cpu
Used module:         \datapath
Used module:             \hazard_unit
Used module:             $paramod\mux4\WIDTH=s32'00000000000000000000000000100000
Used module:             \pl_reg_mw
Used module:             \pl_reg_em
Used module:             \branching_unit
Used module:             $paramod\mux2\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\adder\WIDTH=s32'00000000000000000000000000100000
Used module:             \alu
Used module:             $paramod\mux3\WIDTH=s32'00000000000000000000000000100000
Used module:             \adder
Used module:             \pl_reg_de
Used module:             \imm_extend
Used module:             \reg_file
Used module:             \pl_reg_fd
Used module:             $paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000
Used module:         \controller
Used module:             \alu_decoder
Used module:             \main_decoder
Removing unused module `$abstract\riscv_cpu'.
Removing unused module `$abstract\reset_ff'.
Removing unused module `$abstract\reg_file'.
Removing unused module `$abstract\pl_riscv_cpu'.
Removing unused module `$abstract\pl_reg_mw'.
Removing unused module `$abstract\pl_reg_fd'.
Removing unused module `$abstract\pl_reg_em'.
Removing unused module `$abstract\pl_reg_de'.
Removing unused module `$abstract\mux4'.
Removing unused module `$abstract\mux3'.
Removing unused module `$abstract\mux2'.
Removing unused module `$abstract\main_decoder'.
Removing unused module `$abstract\instr_mem'.
Removing unused module `$abstract\imm_extend'.
Removing unused module `$abstract\hazard_unit'.
Removing unused module `$abstract\datapath'.
Removing unused module `$abstract\data_mem'.
Removing unused module `$abstract\controller'.
Removing unused module `$abstract\branching_unit'.
Removing unused module `$abstract\alu_decoder'.
Removing unused module `$abstract\alu'.
Removing unused module `$abstract\adder'.
Removed 22 unused modules.
Mapping positional arguments of cell pl_riscv_cpu.datamem (data_mem).
Mapping positional arguments of cell pl_riscv_cpu.instrmem (instr_mem).
Mapping positional arguments of cell pl_riscv_cpu.rvcpu (riscv_cpu).
Mapping positional arguments of cell controller.ad (alu_decoder).
Mapping positional arguments of cell controller.md (main_decoder).
Mapping positional arguments of cell datapath.hu (hazard_unit).
Mapping positional arguments of cell datapath.resultmux ($paramod\mux4\WIDTH=s32'00000000000000000000000000100000).
Mapping positional arguments of cell datapath.plmw (pl_reg_mw).
Mapping positional arguments of cell datapath.plem (pl_reg_em).
Mapping positional arguments of cell datapath.bu (branching_unit).
Mapping positional arguments of cell datapath.lauipcmux ($paramod\mux2\WIDTH=s32'00000000000000000000000000100000).
Mapping positional arguments of cell datapath.auipcadder ($paramod\adder\WIDTH=s32'00000000000000000000000000100000).
Mapping positional arguments of cell datapath.alu (alu).
Mapping positional arguments of cell datapath.srcbmux ($paramod\mux2\WIDTH=s32'00000000000000000000000000100000).
Mapping positional arguments of cell datapath.SrcBFW_Mux ($paramod\mux3\WIDTH=s32'00000000000000000000000000100000).
Mapping positional arguments of cell datapath.SrcAFW_Mux ($paramod\mux3\WIDTH=s32'00000000000000000000000000100000).
Mapping positional arguments of cell datapath.pcaddbranch (adder).
Mapping positional arguments of cell datapath.plde (pl_reg_de).
Mapping positional arguments of cell datapath.ext (imm_extend).
Mapping positional arguments of cell datapath.rf (reg_file).
Mapping positional arguments of cell datapath.plfd (pl_reg_fd).
Mapping positional arguments of cell datapath.pcadd4 (adder).
Mapping positional arguments of cell datapath.pcreg ($paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000).
Mapping positional arguments of cell datapath.jalrmux ($paramod\mux2\WIDTH=s32'00000000000000000000000000100000).
Mapping positional arguments of cell datapath.pcmux ($paramod\mux2\WIDTH=s32'00000000000000000000000000100000).
Mapping positional arguments of cell riscv_cpu.dp (datapath).
Mapping positional arguments of cell riscv_cpu.c (controller).

5. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/pl_riscv_cpu/runs/RUN_2025.03.14_21.47.52/tmp/synthesis/hierarchy.dot'.
Dumping module pl_riscv_cpu to page 1.
Renaming module pl_riscv_cpu to pl_riscv_cpu.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \pl_riscv_cpu
Used module:     \data_mem
Used module:     \instr_mem
Used module:     \riscv_cpu
Used module:         \datapath
Used module:             \hazard_unit
Used module:             $paramod\mux4\WIDTH=s32'00000000000000000000000000100000
Used module:             \pl_reg_mw
Used module:             \pl_reg_em
Used module:             \branching_unit
Used module:             $paramod\mux2\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\adder\WIDTH=s32'00000000000000000000000000100000
Used module:             \alu
Used module:             $paramod\mux3\WIDTH=s32'00000000000000000000000000100000
Used module:             \adder
Used module:             \pl_reg_de
Used module:             \imm_extend
Used module:             \reg_file
Used module:             \pl_reg_fd
Used module:             $paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000
Used module:         \controller
Used module:             \alu_decoder
Used module:             \main_decoder

7.2. Analyzing design hierarchy..
Top module:  \pl_riscv_cpu
Used module:     \data_mem
Used module:     \instr_mem
Used module:     \riscv_cpu
Used module:         \datapath
Used module:             \hazard_unit
Used module:             $paramod\mux4\WIDTH=s32'00000000000000000000000000100000
Used module:             \pl_reg_mw
Used module:             \pl_reg_em
Used module:             \branching_unit
Used module:             $paramod\mux2\WIDTH=s32'00000000000000000000000000100000
Used module:             $paramod\adder\WIDTH=s32'00000000000000000000000000100000
Used module:             \alu
Used module:             $paramod\mux3\WIDTH=s32'00000000000000000000000000100000
Used module:             \adder
Used module:             \pl_reg_de
Used module:             \imm_extend
Used module:             \reg_file
Used module:             \pl_reg_fd
Used module:             $paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000
Used module:         \controller
Used module:             \alu_decoder
Used module:             \main_decoder
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `instr_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$454'.
Cleaned up 0 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:790$560 in module $paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:654$557 in module pl_reg_fd.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:767$541 in module reg_file.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:420$538 in module imm_extend.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536 in module pl_reg_de.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:26$512 in module alu.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:120$505 in module branching_unit.
Marked 4 switch rules as full_case in process $proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:379$474 in module hazard_unit.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:472$473 in module main_decoder.
Removed 1 dead cases from process $proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:72$459 in module alu_decoder.
Marked 7 switch rules as full_case in process $proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:72$459 in module alu_decoder.
Removed 4 dead cases from process $proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360 in module data_mem.
Marked 5 switch rules as full_case in process $proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360 in module data_mem.
Removed 2 dead cases from process $proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109 in module data_mem.
Marked 5 switch rules as full_case in process $proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109 in module data_mem.
Removed a total of 7 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 20 redundant assignments.
Promoted 189 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$562'.
  Set init value: \q = 0
Found init rule in `\pl_reg_fd.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$559'.
  Set init value: \InstrD = 0
  Set init value: \PCD = 0
  Set init value: \PCPlus4D = 0
Found init rule in `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$537'.
  Set init value: \PCE = 0
  Set init value: \ImmExtE = 0
  Set init value: \ResultSrcE = 2'00
  Set init value: \luiE = 1'0
  Set init value: \ALUControlE = 4'0000
  Set init value: \Rs1E = 5'00000
  Set init value: \Rs2E = 5'00000
  Set init value: \RdE = 5'00000
  Set init value: \funct3E = 3'000
  Set init value: \PCPlus4E = 0
  Set init value: \RD1E = 0
  Set init value: \RD2E = 0
  Set init value: \RegWriteE = 1'0
  Set init value: \BranchE = 1'0
  Set init value: \JumpE = 1'0
  Set init value: \JalrE = 1'0
  Set init value: \unsignE = 1'0
  Set init value: \MemWriteE = 1'0
  Set init value: \ALUSrcE = 1'0
Found init rule in `\branching_unit.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$509'.
  Set init value: \Branch = 1'0
Found init rule in `\pl_reg_em.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$504'.
  Set init value: \ALUResultM = 0
  Set init value: \PCM = 0
  Set init value: \RegWriteM = 1'0
  Set init value: \RdM = 5'00000
  Set init value: \MemWriteM = 1'0
  Set init value: \funct3M = 3'000
  Set init value: \PCPlus4M = 0
  Set init value: \lAuiPCM = 0
  Set init value: \WriteDataM = 0
  Set init value: \ResultSrcM = 2'00
Found init rule in `\pl_reg_mw.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$502'.
  Set init value: \PCW = 0
  Set init value: \ALUResultW = 0
  Set init value: \WriteDataW = 0
  Set init value: \lAuiPCW = 0
  Set init value: \RegWriteW = 1'0
  Set init value: \RdW = 5'00000
  Set init value: \PCPlus4W = 0
  Set init value: \ReadDataW = 0
  Set init value: \ResultSrcW = 2'00

12. Executing PROC_ARST pass (detect async resets in processes).

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~32 debug messages>

14. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$562'.
Creating decoders for process `$paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:790$560'.
     1/1: $0\q[31:0]
Creating decoders for process `\pl_reg_fd.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$559'.
Creating decoders for process `\pl_reg_fd.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:654$557'.
     1/3: $0\PCPlus4D[31:0]
     2/3: $0\PCD[31:0]
     3/3: $0\InstrD[31:0]
Creating decoders for process `\reg_file.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$555'.
Creating decoders for process `\reg_file.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:767$541'.
     1/3: $1$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$547
     2/3: $1$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_DATA[31:0]$546
     3/3: $1$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_ADDR[4:0]$545
Creating decoders for process `\imm_extend.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:420$538'.
     1/1: $1\immext[31:0]
Creating decoders for process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$537'.
Creating decoders for process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
     1/19: $0\unsignE[0:0]
     2/19: $0\PCPlus4E[31:0]
     3/19: $0\ImmExtE[31:0]
     4/19: $0\RdE[4:0]
     5/19: $0\Rs2E[4:0]
     6/19: $0\Rs1E[4:0]
     7/19: $0\PCE[31:0]
     8/19: $0\RD2E[31:0]
     9/19: $0\RD1E[31:0]
    10/19: $0\luiE[0:0]
    11/19: $0\JalrE[0:0]
    12/19: $0\funct3E[2:0]
    13/19: $0\ALUSrcE[0:0]
    14/19: $0\ALUControlE[3:0]
    15/19: $0\BranchE[0:0]
    16/19: $0\JumpE[0:0]
    17/19: $0\MemWriteE[0:0]
    18/19: $0\ResultSrcE[1:0]
    19/19: $0\RegWriteE[0:0]
Creating decoders for process `\alu.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:26$512'.
     1/2: $0\alu_out[31:0]
     2/2: $1\sum_result[32:0]
Creating decoders for process `\branching_unit.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$509'.
Creating decoders for process `\branching_unit.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:120$505'.
     1/1: $1\Branch[0:0]
Creating decoders for process `\pl_reg_em.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$504'.
Creating decoders for process `\pl_reg_em.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:626$503'.
Creating decoders for process `\pl_reg_mw.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$502'.
Creating decoders for process `\pl_reg_mw.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:690$501'.
Creating decoders for process `\hazard_unit.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:379$474'.
     1/4: $2\ForwardBE[1:0]
     2/4: $1\ForwardBE[1:0]
     3/4: $2\ForwardAE[1:0]
     4/4: $1\ForwardAE[1:0]
Creating decoders for process `\main_decoder.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:472$473'.
     1/1: $1\controls[13:0]
Creating decoders for process `\alu_decoder.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:72$459'.
     1/9: $7\ALUControl[3:0]
     2/9: $6\ALUControl[3:0]
     3/9: $5\ALUControl[3:0]
     4/9: $4\ALUControl[3:0]
     5/9: $3\ALUControl[3:0]
     6/9: $2\ALUControl[3:0]
     7/9: $2\us[0:0]
     8/9: $1\ALUControl[3:0]
     9/9: $1\us[0:0]
Creating decoders for process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$449'.
Creating decoders for process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$446'.
Creating decoders for process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$443'.
Creating decoders for process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$440'.
Creating decoders for process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$437'.
Creating decoders for process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$434'.
Creating decoders for process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
     1/41: $5\rd_data_mem[31:0]
     2/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:249$106[31:0]$430
     3/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:250$107[31:0]$431
     4/41: $4\rd_data_mem[31:0]
     5/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:240$102[31:0]$422
     6/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:243$105[31:0]$425
     7/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:242$104[31:0]$424
     8/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:241$103[31:0]$423
     9/41: $3\rd_data_mem[31:0]
    10/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:231$99[31:0]$414
    11/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:231$98[31:0]$413
    12/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:232$101[31:0]$416
    13/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:232$100[31:0]$415
    14/41: $2\rd_data_mem[31:0]
    15/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$91[31:0]$398
    16/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$90[31:0]$397
    17/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:225$97[31:0]$404
    18/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:225$96[31:0]$403
    19/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:224$95[31:0]$402
    20/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:224$94[31:0]$401
    21/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:223$93[31:0]$400
    22/41: $2$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:223$92[31:0]$399
    23/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:225$97[31:0]$386
    24/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:225$96[31:0]$385
    25/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:224$95[31:0]$384
    26/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:224$94[31:0]$383
    27/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:223$93[31:0]$382
    28/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:223$92[31:0]$381
    29/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$91[31:0]$380
    30/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$90[31:0]$379
    31/41: $1\rd_data_mem[31:0]
    32/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:250$107[31:0]$396
    33/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:249$106[31:0]$395
    34/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:243$105[31:0]$394
    35/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:242$104[31:0]$393
    36/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:241$103[31:0]$392
    37/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:240$102[31:0]$391
    38/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:232$101[31:0]$390
    39/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:232$100[31:0]$389
    40/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:231$99[31:0]$388
    41/41: $1$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:231$98[31:0]$387
Creating decoders for process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
     1/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$344
     2/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_DATA[31:0]$343
     3/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_ADDR[31:0]$342
     4/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$347
     5/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_DATA[31:0]$346
     6/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_ADDR[31:0]$345
     7/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$332
     8/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_DATA[31:0]$331
     9/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_ADDR[31:0]$330
    10/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$341
    11/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_DATA[31:0]$340
    12/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_ADDR[31:0]$339
    13/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$338
    14/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_DATA[31:0]$337
    15/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_ADDR[31:0]$336
    16/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$335
    17/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_DATA[31:0]$334
    18/150: $4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_ADDR[31:0]$333
    19/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$320
    20/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_DATA[31:0]$319
    21/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_ADDR[31:0]$318
    22/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$317
    23/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_DATA[31:0]$316
    24/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_ADDR[31:0]$315
    25/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$314
    26/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_DATA[31:0]$313
    27/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_ADDR[31:0]$312
    28/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$311
    29/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_DATA[31:0]$310
    30/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_ADDR[31:0]$309
    31/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$329
    32/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_DATA[31:0]$328
    33/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_ADDR[31:0]$327
    34/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$326
    35/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_DATA[31:0]$325
    36/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_ADDR[31:0]$324
    37/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$323
    38/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_DATA[31:0]$322
    39/150: $3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_ADDR[31:0]$321
    40/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$308
    41/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_DATA[31:0]$307
    42/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_ADDR[31:0]$306
    43/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$305
    44/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_DATA[31:0]$304
    45/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_ADDR[31:0]$303
    46/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$302
    47/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_DATA[31:0]$301
    48/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_ADDR[31:0]$300
    49/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$299
    50/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_DATA[31:0]$298
    51/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_ADDR[31:0]$297
    52/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$296
    53/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_DATA[31:0]$295
    54/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_ADDR[31:0]$294
    55/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$293
    56/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_DATA[31:0]$292
    57/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_ADDR[31:0]$291
    58/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$290
    59/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_DATA[31:0]$289
    60/150: $2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_ADDR[31:0]$288
    61/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$266
    62/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$265
    63/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$264
    64/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$263
    65/150: $1\i[31:0]
    66/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$262
    67/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$261
    68/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$260
    69/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$259
    70/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$258
    71/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$257
    72/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$256
    73/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$255
    74/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$254
    75/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$253
    76/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$252
    77/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$251
    78/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$250
    79/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$249
    80/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$248
    81/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$247
    82/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$246
    83/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$245
    84/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$244
    85/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$243
    86/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$242
    87/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$241
    88/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$240
    89/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$239
    90/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$238
    91/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$237
    92/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$236
    93/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$235
    94/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$234
    95/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$233
    96/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$232
    97/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$231
    98/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$230
    99/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$229
   100/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$228
   101/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$227
   102/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$226
   103/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$225
   104/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$224
   105/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$223
   106/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$222
   107/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$221
   108/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$220
   109/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$219
   110/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$218
   111/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$217
   112/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$216
   113/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$215
   114/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$214
   115/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$213
   116/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$212
   117/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$211
   118/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$210
   119/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$209
   120/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$208
   121/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$207
   122/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$206
   123/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$205
   124/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$204
   125/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$203
   126/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$202
   127/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$201
   128/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$200
   129/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$199
   130/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$287
   131/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_DATA[31:0]$286
   132/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_ADDR[31:0]$285
   133/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$284
   134/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_DATA[31:0]$283
   135/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_ADDR[31:0]$282
   136/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$281
   137/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_DATA[31:0]$280
   138/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_ADDR[31:0]$279
   139/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$278
   140/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_DATA[31:0]$277
   141/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_ADDR[31:0]$276
   142/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$275
   143/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_DATA[31:0]$274
   144/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_ADDR[31:0]$273
   145/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$272
   146/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_DATA[31:0]$271
   147/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_ADDR[31:0]$270
   148/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$269
   149/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_DATA[31:0]$268
   150/150: $1$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_ADDR[31:0]$267

15. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\reg_file.$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:763$539_EN' from process `\reg_file.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$555'.
No latch inferred for signal `\imm_extend.\immext' from process `\imm_extend.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:420$538'.
No latch inferred for signal `\alu.\alu_out' from process `\alu.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:26$512'.
Latch inferred for signal `\alu.\sum_result' from process `\alu.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:26$512': $auto$proc_dlatch.cc:427:proc_dlatch$2030
No latch inferred for signal `\branching_unit.\Branch' from process `\branching_unit.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:120$505'.
Removing init bit 1'0 for non-memory siginal `\branching_unit.\Branch` in process `\branching_unit.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:120$505`.
No latch inferred for signal `\hazard_unit.\ForwardAE' from process `\hazard_unit.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:379$474'.
No latch inferred for signal `\hazard_unit.\ForwardBE' from process `\hazard_unit.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:379$474'.
No latch inferred for signal `\main_decoder.\controls' from process `\main_decoder.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:472$473'.
No latch inferred for signal `\alu_decoder.\us' from process `\alu_decoder.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:72$459'.
Latch inferred for signal `\alu_decoder.\ALUControl' from process `\alu_decoder.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:72$459': $auto$proc_dlatch.cc:427:proc_dlatch$2047
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:214$89' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$449'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:213$88' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$446'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:212$87' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$443'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:211$86' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$440'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:210$85' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$437'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:209$84' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$434'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$90' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$91' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:223$92' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:223$93' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:224$94' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:224$95' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:225$96' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:225$97' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:231$98' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:231$99' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:232$100' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:232$101' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:240$102' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:241$103' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:242$104' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:243$105' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:249$106' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
No latch inferred for signal `\data_mem.$mem2bits$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:250$107' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
Latch inferred for signal `\data_mem.\rd_data_mem' from process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360': $auto$proc_dlatch.cc:427:proc_dlatch$2244

16. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000.\q' using process `$paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:790$560'.
  created $dff cell `$procdff$2279' with positive edge clock.
Creating register for signal `\pl_reg_fd.\InstrD' using process `\pl_reg_fd.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:654$557'.
  created $dff cell `$procdff$2280' with positive edge clock.
Creating register for signal `\pl_reg_fd.\PCD' using process `\pl_reg_fd.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:654$557'.
  created $dff cell `$procdff$2281' with positive edge clock.
Creating register for signal `\pl_reg_fd.\PCPlus4D' using process `\pl_reg_fd.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:654$557'.
  created $dff cell `$procdff$2282' with positive edge clock.
Creating register for signal `\reg_file.$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_ADDR' using process `\reg_file.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:767$541'.
  created $dff cell `$procdff$2283' with negative edge clock.
Creating register for signal `\reg_file.$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_DATA' using process `\reg_file.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:767$541'.
  created $dff cell `$procdff$2284' with negative edge clock.
Creating register for signal `\reg_file.$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN' using process `\reg_file.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:767$541'.
  created $dff cell `$procdff$2285' with negative edge clock.
Creating register for signal `\pl_reg_de.\PCE' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2286' with positive edge clock.
Creating register for signal `\pl_reg_de.\ImmExtE' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2287' with positive edge clock.
Creating register for signal `\pl_reg_de.\ResultSrcE' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2288' with positive edge clock.
Creating register for signal `\pl_reg_de.\luiE' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2289' with positive edge clock.
Creating register for signal `\pl_reg_de.\ALUControlE' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2290' with positive edge clock.
Creating register for signal `\pl_reg_de.\Rs1E' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2291' with positive edge clock.
Creating register for signal `\pl_reg_de.\Rs2E' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2292' with positive edge clock.
Creating register for signal `\pl_reg_de.\RdE' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2293' with positive edge clock.
Creating register for signal `\pl_reg_de.\funct3E' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2294' with positive edge clock.
Creating register for signal `\pl_reg_de.\PCPlus4E' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2295' with positive edge clock.
Creating register for signal `\pl_reg_de.\RD1E' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2296' with positive edge clock.
Creating register for signal `\pl_reg_de.\RD2E' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2297' with positive edge clock.
Creating register for signal `\pl_reg_de.\RegWriteE' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2298' with positive edge clock.
Creating register for signal `\pl_reg_de.\BranchE' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2299' with positive edge clock.
Creating register for signal `\pl_reg_de.\JumpE' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2300' with positive edge clock.
Creating register for signal `\pl_reg_de.\JalrE' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2301' with positive edge clock.
Creating register for signal `\pl_reg_de.\unsignE' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2302' with positive edge clock.
Creating register for signal `\pl_reg_de.\MemWriteE' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2303' with positive edge clock.
Creating register for signal `\pl_reg_de.\ALUSrcE' using process `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
  created $dff cell `$procdff$2304' with positive edge clock.
Creating register for signal `\pl_reg_em.\ALUResultM' using process `\pl_reg_em.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:626$503'.
  created $dff cell `$procdff$2305' with positive edge clock.
Creating register for signal `\pl_reg_em.\PCM' using process `\pl_reg_em.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:626$503'.
  created $dff cell `$procdff$2306' with positive edge clock.
Creating register for signal `\pl_reg_em.\RegWriteM' using process `\pl_reg_em.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:626$503'.
  created $dff cell `$procdff$2307' with positive edge clock.
Creating register for signal `\pl_reg_em.\RdM' using process `\pl_reg_em.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:626$503'.
  created $dff cell `$procdff$2308' with positive edge clock.
Creating register for signal `\pl_reg_em.\MemWriteM' using process `\pl_reg_em.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:626$503'.
  created $dff cell `$procdff$2309' with positive edge clock.
Creating register for signal `\pl_reg_em.\funct3M' using process `\pl_reg_em.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:626$503'.
  created $dff cell `$procdff$2310' with positive edge clock.
Creating register for signal `\pl_reg_em.\PCPlus4M' using process `\pl_reg_em.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:626$503'.
  created $dff cell `$procdff$2311' with positive edge clock.
Creating register for signal `\pl_reg_em.\lAuiPCM' using process `\pl_reg_em.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:626$503'.
  created $dff cell `$procdff$2312' with positive edge clock.
Creating register for signal `\pl_reg_em.\WriteDataM' using process `\pl_reg_em.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:626$503'.
  created $dff cell `$procdff$2313' with positive edge clock.
Creating register for signal `\pl_reg_em.\ResultSrcM' using process `\pl_reg_em.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:626$503'.
  created $dff cell `$procdff$2314' with positive edge clock.
Creating register for signal `\pl_reg_mw.\PCW' using process `\pl_reg_mw.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:690$501'.
  created $dff cell `$procdff$2315' with positive edge clock.
Creating register for signal `\pl_reg_mw.\ALUResultW' using process `\pl_reg_mw.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:690$501'.
  created $dff cell `$procdff$2316' with positive edge clock.
Creating register for signal `\pl_reg_mw.\WriteDataW' using process `\pl_reg_mw.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:690$501'.
  created $dff cell `$procdff$2317' with positive edge clock.
Creating register for signal `\pl_reg_mw.\lAuiPCW' using process `\pl_reg_mw.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:690$501'.
  created $dff cell `$procdff$2318' with positive edge clock.
Creating register for signal `\pl_reg_mw.\RegWriteW' using process `\pl_reg_mw.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:690$501'.
  created $dff cell `$procdff$2319' with positive edge clock.
Creating register for signal `\pl_reg_mw.\RdW' using process `\pl_reg_mw.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:690$501'.
  created $dff cell `$procdff$2320' with positive edge clock.
Creating register for signal `\pl_reg_mw.\PCPlus4W' using process `\pl_reg_mw.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:690$501'.
  created $dff cell `$procdff$2321' with positive edge clock.
Creating register for signal `\pl_reg_mw.\ReadDataW' using process `\pl_reg_mw.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:690$501'.
  created $dff cell `$procdff$2322' with positive edge clock.
Creating register for signal `\pl_reg_mw.\ResultSrcW' using process `\pl_reg_mw.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:690$501'.
  created $dff cell `$procdff$2323' with positive edge clock.
Creating register for signal `\data_mem.\i' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2324' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2325' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2326' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2327' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2328' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2329' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2330' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2331' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2332' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2333' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2334' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2335' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2336' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2337' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2338' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2339' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2340' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2341' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2342' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2343' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2344' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2345' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2346' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2347' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2348' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2349' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2350' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2351' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2352' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2353' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2354' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2355' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2356' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2357' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2358' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2359' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2360' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2361' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2362' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2363' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2364' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2365' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2366' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2367' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2368' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2369' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2370' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2371' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2372' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2373' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2374' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2375' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2376' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2377' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2378' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2379' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2380' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2381' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2382' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2383' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2384' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2385' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2386' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2387' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2388' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2389' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2390' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2391' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2392' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_ADDR' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2393' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_DATA' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2394' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2395' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_ADDR' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2396' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_DATA' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2397' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2398' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_ADDR' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2399' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_DATA' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2400' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2401' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_ADDR' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2402' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_DATA' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2403' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2404' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_ADDR' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2405' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_DATA' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2406' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2407' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_ADDR' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2408' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_DATA' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2409' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2410' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_ADDR' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2411' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_DATA' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2412' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN' using process `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
  created $dff cell `$procdff$2413' with positive edge clock.

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$562'.
Found and cleaned up 2 empty switches in `$paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:790$560'.
Removing empty process `$paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:790$560'.
Removing empty process `pl_reg_fd.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$559'.
Found and cleaned up 2 empty switches in `\pl_reg_fd.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:654$557'.
Removing empty process `pl_reg_fd.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:654$557'.
Removing empty process `reg_file.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$555'.
Found and cleaned up 1 empty switch in `\reg_file.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:767$541'.
Removing empty process `reg_file.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:767$541'.
Found and cleaned up 1 empty switch in `\imm_extend.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:420$538'.
Removing empty process `imm_extend.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:420$538'.
Removing empty process `pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$537'.
Found and cleaned up 1 empty switch in `\pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
Removing empty process `pl_reg_de.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:569$536'.
Found and cleaned up 2 empty switches in `\alu.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:26$512'.
Removing empty process `alu.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:26$512'.
Removing empty process `branching_unit.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$509'.
Found and cleaned up 1 empty switch in `\branching_unit.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:120$505'.
Removing empty process `branching_unit.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:120$505'.
Removing empty process `pl_reg_em.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$504'.
Removing empty process `pl_reg_em.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:626$503'.
Removing empty process `pl_reg_mw.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$502'.
Removing empty process `pl_reg_mw.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:690$501'.
Found and cleaned up 4 empty switches in `\hazard_unit.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:379$474'.
Removing empty process `hazard_unit.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:379$474'.
Found and cleaned up 1 empty switch in `\main_decoder.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:472$473'.
Removing empty process `main_decoder.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:472$473'.
Found and cleaned up 7 empty switches in `\alu_decoder.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:72$459'.
Removing empty process `alu_decoder.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:72$459'.
Removing empty process `data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$449'.
Removing empty process `data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$446'.
Removing empty process `data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$443'.
Removing empty process `data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$440'.
Removing empty process `data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$437'.
Removing empty process `data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$434'.
Found and cleaned up 5 empty switches in `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
Removing empty process `data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:218$360'.
Found and cleaned up 5 empty switches in `\data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
Removing empty process `data_mem.$proc$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:175$109'.
Cleaned up 32 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module pl_riscv_cpu...
Checking module $paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000...
Checking module pl_reg_fd...
Checking module reg_file...
Checking module imm_extend...
Checking module pl_reg_de...
Checking module adder...
Checking module $paramod\mux3\WIDTH=s32'00000000000000000000000000100000...
Checking module alu...
Checking module $paramod\adder\WIDTH=s32'00000000000000000000000000100000...
Checking module $paramod\mux2\WIDTH=s32'00000000000000000000000000100000...
Checking module branching_unit...
Checking module pl_reg_em...
Checking module pl_reg_mw...
Checking module $paramod\mux4\WIDTH=s32'00000000000000000000000000100000...
Checking module hazard_unit...
Checking module main_decoder...
Checking module alu_decoder...
Checking module controller...
Checking module datapath...
Checking module riscv_cpu...
Checking module instr_mem...
Checking module data_mem...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.
<suppressed ~6 debug messages>
Optimizing module $paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module pl_reg_fd.
<suppressed ~3 debug messages>
Optimizing module reg_file.
<suppressed ~2 debug messages>
Optimizing module imm_extend.
<suppressed ~1 debug messages>
Optimizing module pl_reg_de.
Optimizing module adder.
Optimizing module $paramod\mux3\WIDTH=s32'00000000000000000000000000100000.
Optimizing module alu.
<suppressed ~8 debug messages>
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod\mux2\WIDTH=s32'00000000000000000000000000100000.
Optimizing module branching_unit.
<suppressed ~1 debug messages>
Optimizing module pl_reg_em.
Optimizing module pl_reg_mw.
Optimizing module $paramod\mux4\WIDTH=s32'00000000000000000000000000100000.
Optimizing module hazard_unit.
<suppressed ~5 debug messages>
Optimizing module main_decoder.
Optimizing module alu_decoder.
<suppressed ~88 debug messages>
Optimizing module controller.
Optimizing module datapath.
Optimizing module riscv_cpu.
Optimizing module instr_mem.
Optimizing module data_mem.
<suppressed ~90 debug messages>

21. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\reset_ff\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module pl_reg_fd.
Deleting now unused module reg_file.
Deleting now unused module imm_extend.
Deleting now unused module pl_reg_de.
Deleting now unused module adder.
Deleting now unused module $paramod\mux3\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module alu.
Deleting now unused module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\mux2\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module branching_unit.
Deleting now unused module pl_reg_em.
Deleting now unused module pl_reg_mw.
Deleting now unused module $paramod\mux4\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module hazard_unit.
Deleting now unused module main_decoder.
Deleting now unused module alu_decoder.
Deleting now unused module controller.
Deleting now unused module datapath.
Deleting now unused module riscv_cpu.
Deleting now unused module instr_mem.
Deleting now unused module data_mem.
<suppressed ~27 debug messages>

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 255 unused cells and 1105 unused wires.
<suppressed ~271 debug messages>

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
<suppressed ~429 debug messages>
Removed a total of 143 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pl_riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1204.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1206.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1209.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1216.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1218.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1221.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1228.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1230.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1233.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1244.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1246.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1249.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1260.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1262.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1265.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1276.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1278.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1281.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1292.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1294.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1297.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1305.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1307.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1310.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1318.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1320.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1323.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1334.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1336.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1339.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1348.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1350.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1353.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1362.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1364.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1367.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1378.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1380.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1383.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1393.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1395.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1398.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1408.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1410.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1413.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1421.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1424.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1432.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1435.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1443.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1446.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1454.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1457.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1465.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1468.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1476.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1479.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1487.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1490.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1498.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1501.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1509.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1512.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1520.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1523.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1531.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1534.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1542.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1545.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1551.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1554.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1560.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1563.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1569.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1572.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1579.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1582.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1589.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1592.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1599.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1602.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1609.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1612.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1619.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1622.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1629.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1632.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1638.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1644.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1650.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1656.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1662.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1668.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1674.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1680.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1686.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1692.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1698.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1704.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1710.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1716.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1722.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1728.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1734.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1740.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1746.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1752.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1758.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1178.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1180.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1183.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1191.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1193.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1196.
    dead port 1/3 on $pmux $flatten\rvcpu.\c.\ad.$procmux$823.
    dead port 2/3 on $pmux $flatten\rvcpu.\c.\ad.$procmux$823.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1165.
    dead port 2/2 on $mux $flatten\datamem.$procmux$1167.
    dead port 1/2 on $mux $flatten\rvcpu.\dp.\hu.$procmux$697.
    dead port 1/2 on $mux $flatten\rvcpu.\dp.\hu.$procmux$706.
    dead port 1/2 on $mux $flatten\datamem.$procmux$1170.
Removed 121 multiplexer ports.
<suppressed ~133 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pl_riscv_cpu.
    Consolidated identical input bits for $pmux cell $flatten\datamem.$procmux$1329:
      Old ports: A=32'x, B=128'00000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000, Y=$flatten\datamem.$procmux$1329_Y
      New ports: A=2'x, B=8'00001000, Y={ $flatten\datamem.$procmux$1329_Y [16] $flatten\datamem.$procmux$1329_Y [0] }
      New connections: { $flatten\datamem.$procmux$1329_Y [31:17] $flatten\datamem.$procmux$1329_Y [15:1] } = { $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [16] $flatten\datamem.$procmux$1329_Y [16] $flatten\datamem.$procmux$1329_Y [16] $flatten\datamem.$procmux$1329_Y [16] $flatten\datamem.$procmux$1329_Y [16] $flatten\datamem.$procmux$1329_Y [16] $flatten\datamem.$procmux$1329_Y [16] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] $flatten\datamem.$procmux$1329_Y [0] }
    New ctrl vector for $pmux cell $flatten\datamem.$procmux$1329: { $flatten\datamem.$procmux$1241_CMP $auto$opt_reduce.cc:134:opt_pmux$2491 }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1549:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$procmux$1549_Y
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$procmux$1549_Y [0]
      New connections: $flatten\datamem.$procmux$1549_Y [31:1] = { $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] $flatten\datamem.$procmux$1549_Y [0] }
    Consolidated identical input bits for $pmux cell $flatten\datamem.$procmux$1239:
      Old ports: A=32'x, B=128'00000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\datamem.$procmux$1239_Y
      New ports: A=2'x, B=8'01000000, Y={ $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [0] }
      New connections: { $flatten\datamem.$procmux$1239_Y [31:9] $flatten\datamem.$procmux$1239_Y [7:1] } = { $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [0] $flatten\datamem.$procmux$1239_Y [0] $flatten\datamem.$procmux$1239_Y [0] $flatten\datamem.$procmux$1239_Y [0] $flatten\datamem.$procmux$1239_Y [0] $flatten\datamem.$procmux$1239_Y [0] $flatten\datamem.$procmux$1239_Y [0] }
    New ctrl vector for $pmux cell $flatten\datamem.$procmux$1239: { $flatten\datamem.$procmux$1243_CMP $auto$opt_reduce.cc:134:opt_pmux$2493 }
    Consolidated identical input bits for $pmux cell $flatten\datamem.$procmux$1373:
      Old ports: A=32'x, B=128'00000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000, Y=$flatten\datamem.$procmux$1373_Y
      New ports: A=2'x, B=8'00100000, Y={ $flatten\datamem.$procmux$1373_Y [8] $flatten\datamem.$procmux$1373_Y [0] }
      New connections: { $flatten\datamem.$procmux$1373_Y [31:9] $flatten\datamem.$procmux$1373_Y [7:1] } = { $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [8] $flatten\datamem.$procmux$1373_Y [8] $flatten\datamem.$procmux$1373_Y [8] $flatten\datamem.$procmux$1373_Y [8] $flatten\datamem.$procmux$1373_Y [8] $flatten\datamem.$procmux$1373_Y [8] $flatten\datamem.$procmux$1373_Y [8] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] $flatten\datamem.$procmux$1373_Y [0] }
    New ctrl vector for $pmux cell $flatten\datamem.$procmux$1373: { $flatten\datamem.$procmux$1242_CMP $auto$opt_reduce.cc:134:opt_pmux$2495 }
    Consolidated identical input bits for $pmux cell $flatten\datamem.$procmux$1287:
      Old ports: A=32'x, B=128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000, Y=$flatten\datamem.$procmux$1287_Y
      New ports: A=2'x, B=8'00000010, Y={ $flatten\datamem.$procmux$1287_Y [24] $flatten\datamem.$procmux$1287_Y [0] }
      New connections: { $flatten\datamem.$procmux$1287_Y [31:25] $flatten\datamem.$procmux$1287_Y [23:1] } = { $flatten\datamem.$procmux$1287_Y [24] $flatten\datamem.$procmux$1287_Y [24] $flatten\datamem.$procmux$1287_Y [24] $flatten\datamem.$procmux$1287_Y [24] $flatten\datamem.$procmux$1287_Y [24] $flatten\datamem.$procmux$1287_Y [24] $flatten\datamem.$procmux$1287_Y [24] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] $flatten\datamem.$procmux$1287_Y [0] }
    New ctrl vector for $pmux cell $flatten\datamem.$procmux$1287: { $auto$opt_reduce.cc:134:opt_pmux$2497 $flatten\datamem.$procmux$1240_CMP }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1761:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:186$76_EN[31:0]$177 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1764:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:185$75_EN[31:0]$176 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1767:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:184$74_EN[31:0]$175 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1770:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:183$73_EN[31:0]$174 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1776:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$72_EN[31:0]$173 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1779:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$71_EN[31:0]$172 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1782:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$70_EN[31:0]$171 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1785:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$69_EN[31:0]$170 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1788:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$68_EN[31:0]$169 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1791:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$67_EN[31:0]$168 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1794:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$66_EN[31:0]$167 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1797:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$65_EN[31:0]$166 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1800:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$64_EN[31:0]$165 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1803:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$63_EN[31:0]$164 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1806:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$62_EN[31:0]$163 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1809:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$61_EN[31:0]$162 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1812:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$60_EN[31:0]$161 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1815:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$59_EN[31:0]$160 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1818:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$58_EN[31:0]$159 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1821:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$57_EN[31:0]$158 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1824:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$56_EN[31:0]$157 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1827:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$55_EN[31:0]$156 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1830:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$54_EN[31:0]$155 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1833:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$53_EN[31:0]$154 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1836:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$52_EN[31:0]$153 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1839:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$51_EN[31:0]$152 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1842:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$50_EN[31:0]$151 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1845:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$49_EN[31:0]$150 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1848:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$48_EN[31:0]$149 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1851:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$47_EN[31:0]$148 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1854:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$46_EN[31:0]$147 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1857:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$45_EN[31:0]$146 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1860:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$44_EN[31:0]$145 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1863:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$43_EN[31:0]$144 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1866:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$42_EN[31:0]$143 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1869:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$41_EN[31:0]$142 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1872:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$40_EN[31:0]$141 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1875:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$39_EN[31:0]$140 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1878:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$38_EN[31:0]$139 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1881:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$37_EN[31:0]$138 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1884:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$36_EN[31:0]$137 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1887:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$35_EN[31:0]$136 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1890:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$34_EN[31:0]$135 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1893:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$33_EN[31:0]$134 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1896:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$32_EN[31:0]$133 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1899:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$31_EN[31:0]$132 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1902:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$30_EN[31:0]$131 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1905:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$29_EN[31:0]$130 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1908:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$28_EN[31:0]$129 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1911:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$27_EN[31:0]$128 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1914:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$26_EN[31:0]$127 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1917:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$25_EN[31:0]$126 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1920:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$24_EN[31:0]$125 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1923:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$23_EN[31:0]$124 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1926:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$22_EN[31:0]$123 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1929:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$21_EN[31:0]$122 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1932:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$20_EN[31:0]$121 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1935:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$19_EN[31:0]$120 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1938:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$18_EN[31:0]$119 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1941:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$17_EN[31:0]$118 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1944:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$16_EN[31:0]$117 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1947:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$15_EN[31:0]$116 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1950:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$14_EN[31:0]$115 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1953:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$13_EN[31:0]$114 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1956:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$12_EN[31:0]$113 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1959:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$11_EN[31:0]$112 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1962:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$10_EN[31:0]$111 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1965:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:180$9_EN[31:0]$110 [0] }
    New ctrl vector for $pmux cell $flatten\datamem.$procmux$835: \datamem.wr_addr [1]
    New ctrl vector for $pmux cell $flatten\datamem.$procmux$854: { $flatten\datamem.$procmux$1242_CMP $flatten\datamem.$procmux$1241_CMP $flatten\datamem.$procmux$1240_CMP }
    New ctrl vector for $pmux cell $flatten\datamem.$procmux$901: \datamem.wr_addr [1]
    New ctrl vector for $pmux cell $flatten\datamem.$procmux$947: { $flatten\datamem.$procmux$1242_CMP $flatten\datamem.$procmux$1241_CMP $flatten\datamem.$procmux$1240_CMP }
    New ctrl vector for $pmux cell $flatten\rvcpu.\c.\ad.$procmux$800: { $flatten\rvcpu.\c.\ad.$procmux$807_CMP $auto$opt_reduce.cc:134:opt_pmux$2499 $flatten\rvcpu.\c.\ad.$procmux$804_CMP $flatten\rvcpu.\c.\ad.$procmux$737_CMP $flatten\rvcpu.\c.\ad.$procmux$802_CMP $flatten\rvcpu.\c.\ad.$procmux$801_CMP }
    New ctrl vector for $pmux cell $flatten\rvcpu.\c.\ad.$procmux$813: { $flatten\rvcpu.\c.\ad.$procmux$805_CMP $auto$opt_reduce.cc:134:opt_pmux$2501 }
    Consolidated identical input bits for $pmux cell $flatten\datamem.$procmux$1201:
      Old ports: A=32'x, B=64'0000000000000000000000000000000011111111111111110000000000000000, Y=$flatten\datamem.$procmux$1201_Y
      New ports: A=2'x, B=4'0010, Y={ $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [0] }
      New connections: { $flatten\datamem.$procmux$1201_Y [31:17] $flatten\datamem.$procmux$1201_Y [15:1] } = { $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [0] $flatten\datamem.$procmux$1201_Y [0] $flatten\datamem.$procmux$1201_Y [0] $flatten\datamem.$procmux$1201_Y [0] $flatten\datamem.$procmux$1201_Y [0] $flatten\datamem.$procmux$1201_Y [0] $flatten\datamem.$procmux$1201_Y [0] $flatten\datamem.$procmux$1201_Y [0] $flatten\datamem.$procmux$1201_Y [0] $flatten\datamem.$procmux$1201_Y [0] $flatten\datamem.$procmux$1201_Y [0] $flatten\datamem.$procmux$1201_Y [0] $flatten\datamem.$procmux$1201_Y [0] $flatten\datamem.$procmux$1201_Y [0] $flatten\datamem.$procmux$1201_Y [0] }
    New ctrl vector for $pmux cell $flatten\datamem.$procmux$1107: { $flatten\datamem.$procmux$1111_CMP $flatten\datamem.$procmux$1110_CMP $flatten\datamem.$procmux$1109_CMP $flatten\datamem.$procmux$1108_CMP }
    New ctrl vector for $pmux cell $flatten\rvcpu.\c.\ad.$procmux$831: $auto$opt_reduce.cc:134:opt_pmux$2503
    New ctrl vector for $pmux cell $flatten\rvcpu.\dp.\alu.$procmux$657: { $flatten\rvcpu.\dp.\alu.$procmux$671_CMP $flatten\rvcpu.\dp.\alu.$procmux$670_CMP $flatten\rvcpu.\dp.\alu.$procmux$669_CMP $flatten\rvcpu.\dp.\alu.$procmux$668_CMP $flatten\rvcpu.\dp.\alu.$procmux$667_CMP $flatten\rvcpu.\dp.\alu.$procmux$663_CMP $flatten\rvcpu.\dp.\alu.$procmux$662_CMP $flatten\rvcpu.\dp.\alu.$procmux$660_CMP $auto$opt_reduce.cc:134:opt_pmux$2505 $flatten\rvcpu.\dp.\alu.$procmux$658_CMP }
    New ctrl vector for $pmux cell $flatten\rvcpu.\dp.\alu.$procmux$682: $flatten\rvcpu.\dp.\alu.$procmux$670_CMP
    Consolidated identical input bits for $pmux cell $flatten\datamem.$procmux$1162:
      Old ports: A=32'x, B=64'0000000000000000111111111111111100000000000000000000000000000000, Y=$flatten\datamem.$procmux$1162_Y
      New ports: A=2'x, B=4'0100, Y={ $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [0] }
      New connections: { $flatten\datamem.$procmux$1162_Y [31:17] $flatten\datamem.$procmux$1162_Y [15:1] } = { $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [0] $flatten\datamem.$procmux$1162_Y [0] $flatten\datamem.$procmux$1162_Y [0] $flatten\datamem.$procmux$1162_Y [0] $flatten\datamem.$procmux$1162_Y [0] $flatten\datamem.$procmux$1162_Y [0] $flatten\datamem.$procmux$1162_Y [0] $flatten\datamem.$procmux$1162_Y [0] $flatten\datamem.$procmux$1162_Y [0] $flatten\datamem.$procmux$1162_Y [0] $flatten\datamem.$procmux$1162_Y [0] $flatten\datamem.$procmux$1162_Y [0] $flatten\datamem.$procmux$1162_Y [0] $flatten\datamem.$procmux$1162_Y [0] $flatten\datamem.$procmux$1162_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\rvcpu.\dp.\rf.$procmux$584:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544
      New ports: A=1'0, B=1'1, Y=$flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0]
      New connections: $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [31:1] = { $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] $flatten\rvcpu.\dp.\rf.$0$memwr$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:768$540_EN[31:0]$544 [0] }
  Optimizing cells in module \pl_riscv_cpu.
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1485:
      Old ports: A=0, B=$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$335, Y=$flatten\datamem.$procmux$1485_Y
      New ports: A=2'00, B={ $flatten\datamem.$procmux$1373_Y [8] $flatten\datamem.$procmux$1373_Y [0] }, Y={ $flatten\datamem.$procmux$1485_Y [8] $flatten\datamem.$procmux$1485_Y [0] }
      New connections: { $flatten\datamem.$procmux$1485_Y [31:9] $flatten\datamem.$procmux$1485_Y [7:1] } = { $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [8] $flatten\datamem.$procmux$1485_Y [8] $flatten\datamem.$procmux$1485_Y [8] $flatten\datamem.$procmux$1485_Y [8] $flatten\datamem.$procmux$1485_Y [8] $flatten\datamem.$procmux$1485_Y [8] $flatten\datamem.$procmux$1485_Y [8] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] $flatten\datamem.$procmux$1485_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1518:
      Old ports: A=0, B=$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$332, Y=$flatten\datamem.$procmux$1518_Y
      New ports: A=2'00, B={ $flatten\datamem.$procmux$1239_Y [8] $flatten\datamem.$procmux$1239_Y [0] }, Y={ $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [0] }
      New connections: { $flatten\datamem.$procmux$1518_Y [31:9] $flatten\datamem.$procmux$1518_Y [7:1] } = { $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [0] $flatten\datamem.$procmux$1518_Y [0] $flatten\datamem.$procmux$1518_Y [0] $flatten\datamem.$procmux$1518_Y [0] $flatten\datamem.$procmux$1518_Y [0] $flatten\datamem.$procmux$1518_Y [0] $flatten\datamem.$procmux$1518_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1577:
      Old ports: A=0, B=$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$347, Y=$flatten\datamem.$procmux$1577_Y
      New ports: A=2'00, B={ $flatten\datamem.$procmux$1201_Y [16] $flatten\datamem.$procmux$1201_Y [0] }, Y={ $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [0] }
      New connections: { $flatten\datamem.$procmux$1577_Y [31:17] $flatten\datamem.$procmux$1577_Y [15:1] } = { $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [0] $flatten\datamem.$procmux$1577_Y [0] $flatten\datamem.$procmux$1577_Y [0] $flatten\datamem.$procmux$1577_Y [0] $flatten\datamem.$procmux$1577_Y [0] $flatten\datamem.$procmux$1577_Y [0] $flatten\datamem.$procmux$1577_Y [0] $flatten\datamem.$procmux$1577_Y [0] $flatten\datamem.$procmux$1577_Y [0] $flatten\datamem.$procmux$1577_Y [0] $flatten\datamem.$procmux$1577_Y [0] $flatten\datamem.$procmux$1577_Y [0] $flatten\datamem.$procmux$1577_Y [0] $flatten\datamem.$procmux$1577_Y [0] $flatten\datamem.$procmux$1577_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1607:
      Old ports: A=0, B=$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$344, Y=$flatten\datamem.$procmux$1607_Y
      New ports: A=2'00, B={ $flatten\datamem.$procmux$1162_Y [16] $flatten\datamem.$procmux$1162_Y [0] }, Y={ $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [0] }
      New connections: { $flatten\datamem.$procmux$1607_Y [31:17] $flatten\datamem.$procmux$1607_Y [15:1] } = { $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [0] $flatten\datamem.$procmux$1607_Y [0] $flatten\datamem.$procmux$1607_Y [0] $flatten\datamem.$procmux$1607_Y [0] $flatten\datamem.$procmux$1607_Y [0] $flatten\datamem.$procmux$1607_Y [0] $flatten\datamem.$procmux$1607_Y [0] $flatten\datamem.$procmux$1607_Y [0] $flatten\datamem.$procmux$1607_Y [0] $flatten\datamem.$procmux$1607_Y [0] $flatten\datamem.$procmux$1607_Y [0] $flatten\datamem.$procmux$1607_Y [0] $flatten\datamem.$procmux$1607_Y [0] $flatten\datamem.$procmux$1607_Y [0] $flatten\datamem.$procmux$1607_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1635:
      Old ports: A=0, B=$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$329, Y=$flatten\datamem.$procmux$1635_Y
      New ports: A=1'0, B=$flatten\datamem.$procmux$1549_Y [0], Y=$flatten\datamem.$procmux$1635_Y [0]
      New connections: $flatten\datamem.$procmux$1635_Y [31:1] = { $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] $flatten\datamem.$procmux$1635_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1419:
      Old ports: A=0, B=$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$341, Y=$flatten\datamem.$procmux$1419_Y
      New ports: A=2'00, B={ $flatten\datamem.$procmux$1287_Y [24] $flatten\datamem.$procmux$1287_Y [0] }, Y={ $flatten\datamem.$procmux$1419_Y [24] $flatten\datamem.$procmux$1419_Y [0] }
      New connections: { $flatten\datamem.$procmux$1419_Y [31:25] $flatten\datamem.$procmux$1419_Y [23:1] } = { $flatten\datamem.$procmux$1419_Y [24] $flatten\datamem.$procmux$1419_Y [24] $flatten\datamem.$procmux$1419_Y [24] $flatten\datamem.$procmux$1419_Y [24] $flatten\datamem.$procmux$1419_Y [24] $flatten\datamem.$procmux$1419_Y [24] $flatten\datamem.$procmux$1419_Y [24] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] $flatten\datamem.$procmux$1419_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1452:
      Old ports: A=0, B=$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$338, Y=$flatten\datamem.$procmux$1452_Y
      New ports: A=2'00, B={ $flatten\datamem.$procmux$1329_Y [16] $flatten\datamem.$procmux$1329_Y [0] }, Y={ $flatten\datamem.$procmux$1452_Y [16] $flatten\datamem.$procmux$1452_Y [0] }
      New connections: { $flatten\datamem.$procmux$1452_Y [31:17] $flatten\datamem.$procmux$1452_Y [15:1] } = { $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [16] $flatten\datamem.$procmux$1452_Y [16] $flatten\datamem.$procmux$1452_Y [16] $flatten\datamem.$procmux$1452_Y [16] $flatten\datamem.$procmux$1452_Y [16] $flatten\datamem.$procmux$1452_Y [16] $flatten\datamem.$procmux$1452_Y [16] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] $flatten\datamem.$procmux$1452_Y [0] }
  Optimizing cells in module \pl_riscv_cpu.
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1653:
      Old ports: A=0, B=$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$326, Y=$flatten\datamem.$procmux$1653_Y
      New ports: A=2'00, B={ $flatten\datamem.$procmux$1577_Y [16] $flatten\datamem.$procmux$1577_Y [0] }, Y={ $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [0] }
      New connections: { $flatten\datamem.$procmux$1653_Y [31:17] $flatten\datamem.$procmux$1653_Y [15:1] } = { $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [0] $flatten\datamem.$procmux$1653_Y [0] $flatten\datamem.$procmux$1653_Y [0] $flatten\datamem.$procmux$1653_Y [0] $flatten\datamem.$procmux$1653_Y [0] $flatten\datamem.$procmux$1653_Y [0] $flatten\datamem.$procmux$1653_Y [0] $flatten\datamem.$procmux$1653_Y [0] $flatten\datamem.$procmux$1653_Y [0] $flatten\datamem.$procmux$1653_Y [0] $flatten\datamem.$procmux$1653_Y [0] $flatten\datamem.$procmux$1653_Y [0] $flatten\datamem.$procmux$1653_Y [0] $flatten\datamem.$procmux$1653_Y [0] $flatten\datamem.$procmux$1653_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1671:
      Old ports: A=0, B=$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$323, Y=$flatten\datamem.$procmux$1671_Y
      New ports: A=2'00, B={ $flatten\datamem.$procmux$1607_Y [16] $flatten\datamem.$procmux$1607_Y [0] }, Y={ $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [0] }
      New connections: { $flatten\datamem.$procmux$1671_Y [31:17] $flatten\datamem.$procmux$1671_Y [15:1] } = { $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [0] $flatten\datamem.$procmux$1671_Y [0] $flatten\datamem.$procmux$1671_Y [0] $flatten\datamem.$procmux$1671_Y [0] $flatten\datamem.$procmux$1671_Y [0] $flatten\datamem.$procmux$1671_Y [0] $flatten\datamem.$procmux$1671_Y [0] $flatten\datamem.$procmux$1671_Y [0] $flatten\datamem.$procmux$1671_Y [0] $flatten\datamem.$procmux$1671_Y [0] $flatten\datamem.$procmux$1671_Y [0] $flatten\datamem.$procmux$1671_Y [0] $flatten\datamem.$procmux$1671_Y [0] $flatten\datamem.$procmux$1671_Y [0] $flatten\datamem.$procmux$1671_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1689:
      Old ports: A=0, B=$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$320, Y=$flatten\datamem.$procmux$1689_Y
      New ports: A=2'00, B={ $flatten\datamem.$procmux$1419_Y [24] $flatten\datamem.$procmux$1419_Y [0] }, Y={ $flatten\datamem.$procmux$1689_Y [24] $flatten\datamem.$procmux$1689_Y [0] }
      New connections: { $flatten\datamem.$procmux$1689_Y [31:25] $flatten\datamem.$procmux$1689_Y [23:1] } = { $flatten\datamem.$procmux$1689_Y [24] $flatten\datamem.$procmux$1689_Y [24] $flatten\datamem.$procmux$1689_Y [24] $flatten\datamem.$procmux$1689_Y [24] $flatten\datamem.$procmux$1689_Y [24] $flatten\datamem.$procmux$1689_Y [24] $flatten\datamem.$procmux$1689_Y [24] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] $flatten\datamem.$procmux$1689_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1707:
      Old ports: A=0, B=$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$317, Y=$flatten\datamem.$procmux$1707_Y
      New ports: A=2'00, B={ $flatten\datamem.$procmux$1452_Y [16] $flatten\datamem.$procmux$1452_Y [0] }, Y={ $flatten\datamem.$procmux$1707_Y [16] $flatten\datamem.$procmux$1707_Y [0] }
      New connections: { $flatten\datamem.$procmux$1707_Y [31:17] $flatten\datamem.$procmux$1707_Y [15:1] } = { $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [16] $flatten\datamem.$procmux$1707_Y [16] $flatten\datamem.$procmux$1707_Y [16] $flatten\datamem.$procmux$1707_Y [16] $flatten\datamem.$procmux$1707_Y [16] $flatten\datamem.$procmux$1707_Y [16] $flatten\datamem.$procmux$1707_Y [16] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] $flatten\datamem.$procmux$1707_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1725:
      Old ports: A=0, B=$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$314, Y=$flatten\datamem.$procmux$1725_Y
      New ports: A=2'00, B={ $flatten\datamem.$procmux$1485_Y [8] $flatten\datamem.$procmux$1485_Y [0] }, Y={ $flatten\datamem.$procmux$1725_Y [8] $flatten\datamem.$procmux$1725_Y [0] }
      New connections: { $flatten\datamem.$procmux$1725_Y [31:9] $flatten\datamem.$procmux$1725_Y [7:1] } = { $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [8] $flatten\datamem.$procmux$1725_Y [8] $flatten\datamem.$procmux$1725_Y [8] $flatten\datamem.$procmux$1725_Y [8] $flatten\datamem.$procmux$1725_Y [8] $flatten\datamem.$procmux$1725_Y [8] $flatten\datamem.$procmux$1725_Y [8] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] $flatten\datamem.$procmux$1725_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1743:
      Old ports: A=0, B=$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$311, Y=$flatten\datamem.$procmux$1743_Y
      New ports: A=2'00, B={ $flatten\datamem.$procmux$1518_Y [8] $flatten\datamem.$procmux$1518_Y [0] }, Y={ $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [0] }
      New connections: { $flatten\datamem.$procmux$1743_Y [31:9] $flatten\datamem.$procmux$1743_Y [7:1] } = { $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [0] $flatten\datamem.$procmux$1743_Y [0] $flatten\datamem.$procmux$1743_Y [0] $flatten\datamem.$procmux$1743_Y [0] $flatten\datamem.$procmux$1743_Y [0] $flatten\datamem.$procmux$1743_Y [0] $flatten\datamem.$procmux$1743_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1968:
      Old ports: A=$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$308, B=0, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198
      New ports: A=$flatten\datamem.$procmux$1635_Y [0], B=1'0, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [31:1] = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_EN[31:0]$198 [0] }
  Optimizing cells in module \pl_riscv_cpu.
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1977:
      Old ports: A=$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$305, B=0, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195
      New ports: A={ $flatten\datamem.$procmux$1653_Y [16] $flatten\datamem.$procmux$1653_Y [0] }, B=2'00, Y={ $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [0] }
      New connections: { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [31:17] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [15:1] } = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1986:
      Old ports: A=$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$302, B=0, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192
      New ports: A={ $flatten\datamem.$procmux$1671_Y [16] $flatten\datamem.$procmux$1671_Y [0] }, B=2'00, Y={ $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [0] }
      New connections: { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [31:17] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [15:1] } = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1995:
      Old ports: A=$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$299, B=0, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189
      New ports: A={ $flatten\datamem.$procmux$1689_Y [24] $flatten\datamem.$procmux$1689_Y [0] }, B=2'00, Y={ $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [24] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] }
      New connections: { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [31:25] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [23:1] } = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [24] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [24] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [24] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [24] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [24] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [24] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [24] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$2004:
      Old ports: A=$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$296, B=0, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186
      New ports: A={ $flatten\datamem.$procmux$1707_Y [16] $flatten\datamem.$procmux$1707_Y [0] }, B=2'00, Y={ $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] }
      New connections: { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [31:17] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [15:1] } = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [16] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$2013:
      Old ports: A=$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$293, B=0, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183
      New ports: A={ $flatten\datamem.$procmux$1725_Y [8] $flatten\datamem.$procmux$1725_Y [0] }, B=2'00, Y={ $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] }
      New connections: { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [31:9] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [7:1] } = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [0] }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$2022:
      Old ports: A=$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$290, B=0, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180
      New ports: A={ $flatten\datamem.$procmux$1743_Y [8] $flatten\datamem.$procmux$1743_Y [0] }, B=2'00, Y={ $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [0] }
      New connections: { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [31:9] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [7:1] } = { $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [8] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [0] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [0] }
  Optimizing cells in module \pl_riscv_cpu.
Performed a total of 110 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
<suppressed ~201 debug messages>
Removed a total of 67 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 0 unused cells and 329 unused wires.
<suppressed ~1 debug messages>

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.

24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pl_riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~66 debug messages>

24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pl_riscv_cpu.
Performed a total of 0 changes.

24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
Removed a total of 0 cells.

24.13. Executing OPT_DFF pass (perform DFF optimizations).

24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..

24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.

24.16. Finished OPT passes. (There is nothing left to do.)

25. Executing FSM pass (extract and optimize FSM).

25.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking pl_riscv_cpu.rvcpu.dp.plde.ResultSrcE as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

25.2. Executing FSM_EXTRACT pass (extracting FSM from design).

25.3. Executing FSM_OPT pass (simple optimizations of FSMs).

25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..

25.5. Executing FSM_OPT pass (simple optimizations of FSMs).

25.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

25.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

25.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

26. Executing OPT pass (performing simple optimizations).

26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.

26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
Removed a total of 0 cells.

26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pl_riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~66 debug messages>

26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pl_riscv_cpu.
Performed a total of 0 changes.

26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
Removed a total of 0 cells.

26.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\rvcpu.\dp.\plfd.$procdff$2282 ($dff) from module pl_riscv_cpu (D = $flatten\rvcpu.\dp.\plfd.$procmux$568_Y, Q = \rvcpu.dp.plfd.PCPlus4D, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$2506 ($sdff) from module pl_riscv_cpu (D = \rvcpu.dp.pcmux.d0, Q = \rvcpu.dp.plfd.PCPlus4D).
Adding SRST signal on $flatten\rvcpu.\dp.\plfd.$procdff$2281 ($dff) from module pl_riscv_cpu (D = $flatten\rvcpu.\dp.\plfd.$procmux$573_Y, Q = \rvcpu.dp.plfd.PCD, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$2508 ($sdff) from module pl_riscv_cpu (D = \rvcpu.dp.pcreg.q, Q = \rvcpu.dp.plfd.PCD).
Adding SRST signal on $flatten\rvcpu.\dp.\plfd.$procdff$2280 ($dff) from module pl_riscv_cpu (D = $flatten\rvcpu.\dp.\plfd.$procmux$578_Y, Q = \rvcpu.dp.plfd.InstrD, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$2510 ($sdff) from module pl_riscv_cpu (D = \rvcpu.dp.plfd.InstrF, Q = \rvcpu.dp.plfd.InstrD).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2304 ($dff) from module pl_riscv_cpu (D = \rvcpu.c.md.controls [9], Q = \rvcpu.dp.plde.ALUSrcE, rval = 1'0).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2303 ($dff) from module pl_riscv_cpu (D = \rvcpu.c.md.controls [8], Q = \rvcpu.dp.plde.MemWriteE, rval = 1'0).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2302 ($dff) from module pl_riscv_cpu (D = $flatten\rvcpu.\c.\ad.$2\us[0:0], Q = \rvcpu.dp.plde.unsignE, rval = 1'0).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2301 ($dff) from module pl_riscv_cpu (D = \rvcpu.c.md.controls [2], Q = \rvcpu.dp.plde.JalrE, rval = 1'0).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2300 ($dff) from module pl_riscv_cpu (D = \rvcpu.c.md.controls [3], Q = \rvcpu.dp.plde.JumpE, rval = 1'0).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2299 ($dff) from module pl_riscv_cpu (D = \rvcpu.c.md.controls [1], Q = \rvcpu.dp.plde.BranchE, rval = 1'0).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2298 ($dff) from module pl_riscv_cpu (D = \rvcpu.c.md.controls [13], Q = \rvcpu.dp.plde.RegWriteE, rval = 1'0).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2297 ($dff) from module pl_riscv_cpu (D = $flatten\rvcpu.\dp.\rf.$memrd$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:773$552_DATA, Q = \rvcpu.dp.plde.RD2E, rval = 0).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2296 ($dff) from module pl_riscv_cpu (D = $flatten\rvcpu.\dp.\rf.$memrd$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:772$549_DATA, Q = \rvcpu.dp.plde.RD1E, rval = 0).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2295 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.plfd.PCPlus4D, Q = \rvcpu.dp.plde.PCPlus4E, rval = 0).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2294 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.plfd.InstrD [14:12], Q = \rvcpu.dp.plde.funct3E, rval = 3'000).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2293 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.plfd.InstrD [11:7], Q = \rvcpu.dp.plde.RdE, rval = 5'00000).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2292 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.plfd.InstrD [24:20], Q = \rvcpu.dp.plde.Rs2E, rval = 5'00000).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2291 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.plfd.InstrD [19:15], Q = \rvcpu.dp.plde.Rs1E, rval = 5'00000).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2290 ($dff) from module pl_riscv_cpu (D = \rvcpu.c.ad.ALUControl, Q = \rvcpu.dp.plde.ALUControlE, rval = 4'0000).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2289 ($dff) from module pl_riscv_cpu (D = \rvcpu.c.md.controls [0], Q = \rvcpu.dp.plde.luiE, rval = 1'0).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2288 ($dff) from module pl_riscv_cpu (D = \rvcpu.c.md.controls [7:6], Q = \rvcpu.dp.plde.ResultSrcE, rval = 2'00).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2287 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.plde.ImmExtD, Q = \rvcpu.dp.plde.ImmExtE, rval = 0).
Adding SRST signal on $flatten\rvcpu.\dp.\plde.$procdff$2286 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.plfd.PCD, Q = \rvcpu.dp.plde.PCE, rval = 0).
Adding SRST signal on $flatten\rvcpu.\dp.\pcreg.$procdff$2279 ($dff) from module pl_riscv_cpu (D = $flatten\rvcpu.\dp.\pcreg.$procmux$563_Y, Q = \rvcpu.dp.pcreg.q, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$2541 ($sdff) from module pl_riscv_cpu (D = \rvcpu.dp.pcreg.d, Q = \rvcpu.dp.pcreg.q).

26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 30 unused cells and 40 unused wires.
<suppressed ~44 debug messages>

26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.

26.9. Rerunning OPT passes. (Maybe there is more to do..)

26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pl_riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pl_riscv_cpu.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$2516: { \rvcpu.FlushE $flatten\rvcpu.\c.\ad.$procmux$740_CMP $flatten\rvcpu.\c.\ad.$procmux$741_CMP }
  Optimizing cells in module \pl_riscv_cpu.
Performed a total of 1 changes.

26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
Removed a total of 0 cells.

26.13. Executing OPT_DFF pass (perform DFF optimizations).

26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.

26.16. Rerunning OPT passes. (Maybe there is more to do..)

26.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pl_riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

26.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pl_riscv_cpu.
Performed a total of 0 changes.

26.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
Removed a total of 0 cells.

26.20. Executing OPT_DFF pass (perform DFF optimizations).

26.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..

26.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.

26.23. Finished OPT passes. (There is nothing left to do.)

27. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2415 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2416 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2417 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2418 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2419 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2420 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2421 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2422 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2423 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2424 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2425 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2426 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2427 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2428 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2429 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2430 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2431 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2432 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2433 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2434 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2435 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2436 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2437 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2438 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2439 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2440 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2441 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2442 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2443 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2444 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2445 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2446 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2447 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2448 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2449 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2450 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2451 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2452 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2453 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2454 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2455 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2456 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2457 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2458 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2459 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2460 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2461 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2462 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2463 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2464 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2465 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2466 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2467 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2468 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2469 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2470 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2471 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2472 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2473 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2474 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2475 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2476 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2477 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2478 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2479 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2480 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2481 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2482 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2483 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2484 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2485 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2486 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2487 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2488 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\datamem.$auto$proc_memwr.cc:45:proc_memwr$2489 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory read port pl_riscv_cpu.$flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:209$436 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory read port pl_riscv_cpu.$flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:213$448 (datamem.data_ram).
Removed top 26 address bits (of 32) from memory read port pl_riscv_cpu.$flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405 (datamem.data_ram).
Removed top 23 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\instrmem.$meminit$\instr_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:0$453 (instrmem.instr_ram).
Removed top 21 address bits (of 30) from memory read port pl_riscv_cpu.$flatten\instrmem.$memrd$\instr_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:453$452 (instrmem.instr_ram).
Removed top 27 address bits (of 32) from memory init port pl_riscv_cpu.$flatten\rvcpu.\dp.\rf.$meminit$\reg_file_arr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:763$554 (rvcpu.dp.rf.reg_file_arr).
Removed top 24 bits (of 32) from mux cell pl_riscv_cpu.$ternary$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:741$8 ($mux).
Removed top 29 bits (of 32) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\dp.\pcadd4.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:9$535 ($add).
Removed top 2 bits (of 3) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\dp.\ext.$procmux$597_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\dp.\ext.$procmux$596_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\dp.\ext.$procmux$595_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\dp.\alu.$procmux$670_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\dp.\alu.$procmux$669_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\dp.\alu.$procmux$668_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\dp.\alu.$procmux$667_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell pl_riscv_cpu.$flatten\rvcpu.\dp.\alu.$procmux$665 ($mux).
Removed top 1 bits (of 4) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\dp.\alu.$procmux$663_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\dp.\alu.$procmux$662_CMP0 ($eq).
Removed top 26 bits (of 32) from port A of cell pl_riscv_cpu.$flatten\rvcpu.\dp.\alu.$sub$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:45$526 ($sub).
Removed top 25 bits (of 32) from port Y of cell pl_riscv_cpu.$flatten\rvcpu.\dp.\alu.$sub$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:45$526 ($sub).
Removed top 31 bits (of 32) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\dp.\alu.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:33$517 ($add).
Removed top 1 bits (of 33) from port A of cell pl_riscv_cpu.$flatten\rvcpu.\dp.\alu.$not$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:33$515 ($not).
Removed top 2 bits (of 3) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\dp.\bu.$procmux$691_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell pl_riscv_cpu.$flatten\rvcpu.\dp.\hu.$procmux$703 ($mux).
Removed top 1 bits (of 2) from mux cell pl_riscv_cpu.$flatten\rvcpu.\dp.\hu.$procmux$694 ($mux).
Removed top 5 bits (of 7) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\c.\md.$procmux$721_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\c.\md.$procmux$720_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\c.\md.$procmux$719_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\c.\md.$procmux$717_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\c.\md.$procmux$714_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\c.\ad.$procmux$807_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\c.\ad.$procmux$806_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\c.\ad.$procmux$805_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell pl_riscv_cpu.$flatten\rvcpu.\c.\ad.$procmux$792 ($mux).
Removed top 1 bits (of 4) from mux cell pl_riscv_cpu.$flatten\rvcpu.\c.\ad.$procmux$745 ($mux).
Removed top 1 bits (of 2) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\c.\ad.$procmux$740_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell pl_riscv_cpu.$flatten\rvcpu.\c.\md.$procmux$713_CMP0 ($eq).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$2028 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$2019 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$2010 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$2001 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1992 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1983 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1974 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1755 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1737 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1719 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1701 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1683 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1665 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1647 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1627 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1597 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1567 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1540 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1507 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1474 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1441 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1406 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1360 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1316 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1274 ($mux).
Removed top 1 bits (of 2) from port B of cell pl_riscv_cpu.$flatten\datamem.$procmux$1242_CMP0 ($eq).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1226 ($mux).
Removed top 26 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$1189 ($mux).
Removed top 2 bits (of 3) from port B of cell pl_riscv_cpu.$flatten\datamem.$procmux$1111_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell pl_riscv_cpu.$flatten\datamem.$procmux$1110_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$854 ($pmux).
Removed top 16 bits (of 32) from mux cell pl_riscv_cpu.$flatten\datamem.$procmux$835 ($mux).
Removed top 3 bits (of 8) from port B of cell pl_riscv_cpu.$flatten\datamem.$eq$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:214$357 ($eq).
Removed top 3 bits (of 8) from port B of cell pl_riscv_cpu.$flatten\datamem.$eq$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:213$355 ($eq).
Removed top 3 bits (of 8) from port B of cell pl_riscv_cpu.$flatten\datamem.$eq$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:212$353 ($eq).
Removed top 3 bits (of 8) from port B of cell pl_riscv_cpu.$flatten\datamem.$eq$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:211$351 ($eq).
Removed top 3 bits (of 8) from port B of cell pl_riscv_cpu.$flatten\datamem.$eq$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:210$349 ($eq).
Removed top 3 bits (of 8) from port B of cell pl_riscv_cpu.$flatten\datamem.$eq$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:209$348 ($eq).
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_ADDR[31:0]$178.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_ADDR[31:0]$181.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_ADDR[31:0]$184.
Removed top 1 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_DATA[31:0]$185.
Removed top 8 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$186.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_ADDR[31:0]$187.
Removed top 1 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_DATA[31:0]$188.
Removed top 9 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_DATA[31:0]$191.
Removed top 16 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$192.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_ADDR[31:0]$193.
Removed top 1 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_DATA[31:0]$194.
Removed top 9 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_DATA[31:0]$197.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_ADDR[31:0]$288.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_ADDR[31:0]$291.
Removed top 2 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_DATA[31:0]$292.
Removed top 28 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_ADDR[31:0]$294.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_ADDR[31:0]$297.
Removed top 3 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_DATA[31:0]$298.
Removed top 8 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$299.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_ADDR[31:0]$300.
Removed top 1 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_DATA[31:0]$301.
Removed top 16 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$302.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_ADDR[31:0]$303.
Removed top 3 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_DATA[31:0]$304.
Removed top 16 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$305.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_ADDR[31:0]$306.
Removed top 1 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_DATA[31:0]$307.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_ADDR[31:0]$309.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_ADDR[31:0]$312.
Removed top 2 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_DATA[31:0]$313.
Removed top 16 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$314.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_ADDR[31:0]$315.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_ADDR[31:0]$318.
Removed top 3 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_DATA[31:0]$319.
Removed top 2 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_DATA[31:0]$322.
Removed top 16 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$323.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_ADDR[31:0]$324.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_ADDR[31:0]$327.
Removed top 2 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:203$83_DATA[31:0]$328.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_ADDR[31:0]$330.
Removed top 1 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_DATA[31:0]$331.
Removed top 1 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_DATA[31:0]$334.
Removed top 16 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$335.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_ADDR[31:0]$336.
Removed top 3 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_DATA[31:0]$337.
Removed top 8 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$338.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_ADDR[31:0]$339.
Removed top 1 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_DATA[31:0]$340.
Removed top 8 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$341.
Removed top 26 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_ADDR[31:0]$342.
Removed top 3 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_DATA[31:0]$343.
Removed top 27 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_ADDR[31:0]$345.
Removed top 3 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_DATA[31:0]$346.
Removed top 24 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$4\rd_data_mem[31:0].
Removed top 18 bits (of 32) from wire pl_riscv_cpu.$flatten\datamem.$5\rd_data_mem[31:0].
Removed top 3 bits (of 4) from wire pl_riscv_cpu.$flatten\rvcpu.\c.\ad.$3\ALUControl[3:0].
Removed top 1 bits (of 4) from wire pl_riscv_cpu.$flatten\rvcpu.\c.\ad.$6\ALUControl[3:0].
Removed top 31 bits (of 32) from wire pl_riscv_cpu.$flatten\rvcpu.\dp.\alu.$lt$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:39$520_Y.
Removed top 31 bits (of 32) from wire pl_riscv_cpu.$flatten\rvcpu.\dp.\alu.$lt$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:40$521_Y.
Removed top 31 bits (of 32) from wire pl_riscv_cpu.$flatten\rvcpu.\dp.\alu.$procmux$665_Y.
Removed top 1 bits (of 2) from wire pl_riscv_cpu.$flatten\rvcpu.\dp.\hu.$2\ForwardAE[1:0].
Removed top 1 bits (of 2) from wire pl_riscv_cpu.$flatten\rvcpu.\dp.\hu.$2\ForwardBE[1:0].
Removed top 24 bits (of 32) from wire pl_riscv_cpu.DataAdr.

28. Executing PEEPOPT pass (run peephole optimizers).

29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 0 unused cells and 63 unused wires.
<suppressed ~1 debug messages>

30. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module pl_riscv_cpu:
  creating $macc model for $flatten\rvcpu.\dp.\alu.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:29$513 ($add).
  creating $macc model for $flatten\rvcpu.\dp.\alu.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:33$516 ($add).
  creating $macc model for $flatten\rvcpu.\dp.\alu.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:33$517 ($add).
  creating $macc model for $flatten\rvcpu.\dp.\alu.$sub$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:45$526 ($sub).
  creating $macc model for $flatten\rvcpu.\dp.\auipcadder.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:9$511 ($add).
  creating $macc model for $flatten\rvcpu.\dp.\pcadd4.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:9$535 ($add).
  merging $macc model for $flatten\rvcpu.\dp.\alu.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:33$516 into $flatten\rvcpu.\dp.\alu.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:33$517.
  creating $alu model for $macc $flatten\rvcpu.\dp.\auipcadder.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:9$511.
  creating $alu model for $macc $flatten\rvcpu.\dp.\alu.$sub$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:45$526.
  creating $alu model for $macc $flatten\rvcpu.\dp.\alu.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:33$517.
  creating $alu model for $macc $flatten\rvcpu.\dp.\pcadd4.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:9$535.
  creating $alu model for $macc $flatten\rvcpu.\dp.\alu.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:29$513.
  creating $alu model for $flatten\rvcpu.\dp.\alu.$lt$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:39$520 ($lt): new $alu
  creating $alu model for $flatten\rvcpu.\dp.\alu.$lt$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:40$521 ($lt): new $alu
  creating $alu cell for $flatten\rvcpu.\dp.\alu.$lt$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:40$521: $auto$alumacc.cc:485:replace_alu$2608
  creating $alu cell for $flatten\rvcpu.\dp.\alu.$lt$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:39$520: $auto$alumacc.cc:485:replace_alu$2615
  creating $alu cell for $flatten\rvcpu.\dp.\alu.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:29$513: $auto$alumacc.cc:485:replace_alu$2620
  creating $alu cell for $flatten\rvcpu.\dp.\pcadd4.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:9$535: $auto$alumacc.cc:485:replace_alu$2623
  creating $alu cell for $flatten\rvcpu.\dp.\alu.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:33$517: $auto$alumacc.cc:485:replace_alu$2626
  creating $alu cell for $flatten\rvcpu.\dp.\alu.$sub$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:45$526: $auto$alumacc.cc:485:replace_alu$2629
  creating $alu cell for $flatten\rvcpu.\dp.\auipcadder.$add$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:9$511: $auto$alumacc.cc:485:replace_alu$2632
  created 7 $alu and 0 $macc cells.

31. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module pl_riscv_cpu that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\rvcpu.\dp.\alu.$sshr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:43$523 ($sshr):
    Found 1 activation_patterns using ctrl signal $flatten\rvcpu.\dp.\alu.$procmux$662_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\rvcpu.\dp.\alu.$shr$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:44$524 ($shr):
    Found 2 activation_patterns using ctrl signal { $auto$opt_reduce.cc:134:opt_pmux$2505 $flatten\rvcpu.\dp.\alu.$procmux$660_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\rvcpu.\dp.\alu.$shl$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:47$530 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\rvcpu.\dp.\alu.$procmux$658_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\rvcpu.\dp.\alu.$shl$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:45$527 ($shl):
    Found 1 activation_patterns using ctrl signal $flatten\rvcpu.\dp.\alu.$procmux$660_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405 ($memrd):
    Found 11 activation_patterns using ctrl signal { $flatten\datamem.$procmux$1108_CMP $flatten\datamem.$procmux$1109_CMP $flatten\datamem.$procmux$1110_CMP $flatten\datamem.$procmux$1111_CMP $flatten\datamem.$procmux$1240_CMP $flatten\datamem.$procmux$1241_CMP $flatten\datamem.$procmux$1242_CMP }.
    No candidates found.

32. Executing OPT pass (performing simple optimizations).

32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.

32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
Removed a total of 0 cells.

32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pl_riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pl_riscv_cpu.
Performed a total of 0 changes.

32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
Removed a total of 0 cells.

32.6. Executing OPT_DFF pass (perform DFF optimizations).

32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.

32.9. Rerunning OPT passes. (Maybe there is more to do..)

32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pl_riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~46 debug messages>

32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pl_riscv_cpu.
Performed a total of 0 changes.

32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
Removed a total of 0 cells.

32.13. Executing OPT_DFF pass (perform DFF optimizations).

32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..

32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.

32.16. Finished OPT passes. (There is nothing left to do.)

33. Executing MEMORY pass.

33.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

33.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 2274 transformations.

33.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing pl_riscv_cpu.datamem.data_ram write port 0.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 1.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 2.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 3.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 4.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 5.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 6.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 7.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 8.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 9.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 10.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 11.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 12.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 13.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 14.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 15.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 16.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 17.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 18.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 19.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 20.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 21.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 22.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 23.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 24.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 25.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 26.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 27.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 28.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 29.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 30.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 31.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 32.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 33.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 34.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 35.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 36.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 37.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 38.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 39.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 40.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 41.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 42.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 43.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 44.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 45.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 46.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 47.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 48.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 49.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 50.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 51.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 52.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 53.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 54.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 55.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 56.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 57.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 58.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 59.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 60.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 61.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 62.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 63.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 64.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 65.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 66.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 67.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 68.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 69.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 70.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 71.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 72.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 73.
  Analyzing pl_riscv_cpu.datamem.data_ram write port 74.
  Analyzing pl_riscv_cpu.rvcpu.dp.rf.reg_file_arr write port 0.

33.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

33.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\datamem.data_ram'[0] in module `\pl_riscv_cpu': no output FF found.
Checking read port `\datamem.data_ram'[1] in module `\pl_riscv_cpu': no output FF found.
Checking read port `\datamem.data_ram'[2] in module `\pl_riscv_cpu': no output FF found.
Checking read port `\instrmem.instr_ram'[0] in module `\pl_riscv_cpu': no output FF found.
Checking read port `\rvcpu.dp.rf.reg_file_arr'[0] in module `\pl_riscv_cpu': merging output FF to cell.
Checking read port `\rvcpu.dp.rf.reg_file_arr'[1] in module `\pl_riscv_cpu': merging output FF to cell.
Checking read port address `\datamem.data_ram'[0] in module `\pl_riscv_cpu': no address FF found.
Checking read port address `\datamem.data_ram'[1] in module `\pl_riscv_cpu': no address FF found.
Checking read port address `\datamem.data_ram'[2] in module `\pl_riscv_cpu': no address FF found.
Checking read port address `\instrmem.instr_ram'[0] in module `\pl_riscv_cpu': address FF has fully-defined init value, not supported.

33.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 2 unused cells and 66 unused wires.
<suppressed ~3 debug messages>

33.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory pl_riscv_cpu.datamem.data_ram by address:
  Merging ports 1, 2 (address 6'110101).
Consolidating read ports of memory pl_riscv_cpu.datamem.data_ram by address:
Consolidating write ports of memory pl_riscv_cpu.datamem.data_ram by address:
  Merging ports 0, 1 (address 6'000000).
  Merging ports 0, 2 (address 6'000000).
  Merging ports 0, 3 (address 6'000000).
  Merging ports 0, 4 (address 6'000000).
  Merging ports 0, 5 (address 6'000000).
  Merging ports 0, 6 (address 6'000000).
  Merging ports 0, 7 (address 6'000000).
  Merging ports 0, 8 (address 6'000000).
  Merging ports 0, 9 (address 6'000000).
  Merging ports 0, 10 (address 6'000000).
  Merging ports 0, 11 (address 6'000000).
  Merging ports 0, 12 (address 6'000000).
  Merging ports 0, 13 (address 6'000000).
  Merging ports 0, 14 (address 6'000000).
  Merging ports 0, 15 (address 6'000000).
  Merging ports 0, 16 (address 6'000000).
  Merging ports 0, 17 (address 6'000000).
  Merging ports 0, 18 (address 6'000000).
  Merging ports 0, 19 (address 6'000000).
  Merging ports 0, 20 (address 6'000000).
  Merging ports 0, 21 (address 6'000000).
  Merging ports 0, 22 (address 6'000000).
  Merging ports 0, 23 (address 6'000000).
  Merging ports 0, 24 (address 6'000000).
  Merging ports 0, 25 (address 6'000000).
  Merging ports 0, 26 (address 6'000000).
  Merging ports 0, 27 (address 6'000000).
  Merging ports 0, 28 (address 6'000000).
  Merging ports 0, 29 (address 6'000000).
  Merging ports 0, 30 (address 6'000000).
  Merging ports 0, 31 (address 6'000000).
  Merging ports 0, 32 (address 6'000000).
  Merging ports 34, 35 (address 6'100010).
  Merging ports 36, 37 (address 6'100100).
  Merging ports 36, 38 (address 6'100100).
  Merging ports 36, 39 (address 6'100100).
  Merging ports 40, 41 (address 6'101000).
  Merging ports 40, 42 (address 6'101000).
  Merging ports 40, 43 (address 6'101000).
  Merging ports 40, 44 (address 6'101000).
  Merging ports 40, 45 (address 6'101000).
  Merging ports 40, 46 (address 6'101000).
  Merging ports 40, 47 (address 6'101000).
  Merging ports 48, 49 (address 6'110000).
  Merging ports 48, 50 (address 6'110000).
  Merging ports 48, 51 (address 6'110000).
  Merging ports 48, 52 (address 6'110000).
  Merging ports 48, 53 (address 6'110000).
  Merging ports 48, 54 (address 6'110000).
  Merging ports 48, 55 (address 6'110000).
  Merging ports 48, 56 (address 6'110000).
  Merging ports 48, 57 (address 6'110000).
  Merging ports 48, 58 (address 6'110000).
  Merging ports 48, 59 (address 6'110000).
  Merging ports 48, 60 (address 6'110000).
  Merging ports 48, 61 (address 6'110000).
  Merging ports 48, 62 (address 6'110000).
  Merging ports 48, 63 (address 6'110000).
  Merging ports 64, 65 (address 6'000000).
  Merging ports 64, 66 (address 6'000000).
  Merging ports 64, 67 (address 6'000000).
  Merging ports 68, 69 (address \DataAdr [7:2]).
  Merging ports 68, 70 (address \DataAdr [7:2]).
  Merging ports 68, 71 (address \DataAdr [7:2]).
  Merging ports 68, 72 (address \DataAdr [7:2]).
  Merging ports 68, 73 (address \DataAdr [7:2]).
  Merging ports 68, 74 (address \DataAdr [7:2]).
Consolidating write ports of memory pl_riscv_cpu.datamem.data_ram by address:
  Merging ports 1, 2 (address 6'100001).
  Merging ports 1, 3 (address 6'100000).
  Merging ports 1, 4 (address 6'100000).
  Merging ports 1, 5 (address 6'100000).
  Merging ports 1, 6 (address 6'100000).
Consolidating write ports of memory pl_riscv_cpu.datamem.data_ram by address:
Consolidating read ports of memory pl_riscv_cpu.rvcpu.dp.rf.reg_file_arr by address:
Consolidating write ports of memory pl_riscv_cpu.datamem.data_ram using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 2048: ports 0, 1.
  Common input cone for all EN signals: 1 cells.
  Size of unconstrained SAT problem: 9 variables, 18 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.

33.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

33.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 27 unused cells and 29 unused wires.
<suppressed ~28 debug messages>

33.10. Executing MEMORY_COLLECT pass (generating $mem cells).

34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.
<suppressed ~64 debug messages>

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
Removed a total of 0 cells.

35.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$2542 ($sdffe) from module pl_riscv_cpu (D = \rvcpu.dp.pcreg.d [1:0], Q = \rvcpu.dp.pcreg.q [1:0]).

35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 3 unused cells and 48 unused wires.
<suppressed ~4 debug messages>

35.5. Rerunning OPT passes. (Removed registers in this run.)

35.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.
<suppressed ~11 debug messages>

35.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
Removed a total of 0 cells.

35.8. Executing OPT_DFF pass (perform DFF optimizations).

35.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

35.10. Finished fast OPT passes.

36. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \datamem.data_ram in module \pl_riscv_cpu:
  created 64 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 94 $mux cells.
  write interface: 384 write mux blocks.
Mapping memory \instrmem.instr_ram in module \pl_riscv_cpu:
  created 512 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 511 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \rvcpu.dp.rf.reg_file_arr in module \pl_riscv_cpu:
  created 32 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of pl_riscv_cpu.rvcpu.dp.rf.reg_file_arr: $\rvcpu.dp.rf.reg_file_arr$rdreg[0]
Extracted data FF from read port 1 of pl_riscv_cpu.rvcpu.dp.rf.reg_file_arr: $\rvcpu.dp.rf.reg_file_arr$rdreg[1]
  read interface: 2 $dff and 62 $mux cells.
  write interface: 32 write mux blocks.

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.
<suppressed ~501 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
Removed a total of 0 cells.

37.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pl_riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $memory\datamem.data_ram$wrmux[3][0][0]$3343.
    dead port 1/2 on $mux $memory\datamem.data_ram$wrmux[2][0][0]$3311.
    dead port 1/2 on $mux $memory\datamem.data_ram$wrmux[1][0][0]$3281.
    dead port 1/2 on $mux $memory\datamem.data_ram$wrmux[0][0][0]$3235.
Removed 4 multiplexer ports.
<suppressed ~382 debug messages>

37.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pl_riscv_cpu.
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][25]$5809:
      Old ports: A=81240611, B=104247, Y=$memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [13] $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [31:14] $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [12:3] $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [1:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [13] $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [13] $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [13] 3'110 $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][23]$5803:
      Old ports: A=48737827, B=30519, Y=$memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [11] $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [31:12] $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [10:3] $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [1:0] } = { 6'000000 $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [11] $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [11] $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [11] $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [11] $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [11] $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [11] $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [2] 2'11 $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][24]$5806:
      Old ports: A=32'10000000000001110000011100010011, B=82288675, Y=$memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [4] 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [5] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [5] $memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [5] $memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [5] 5'00111 $memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [5] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [4] $memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [4] $memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][22]$5800:
      Old ports: A=530231, B=1076299539, Y=$memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [16] $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [31:17] $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [15:3] $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [1:0] } = { 1'0 $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [16] 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [2] $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [16] $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [16] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [2] 6'011100 $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][20]$5794:
      Old ports: A=48736803, B=83892023, Y=$memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [11] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [31:12] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [10:3] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [1:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [2] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [11] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [2] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [11] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [11] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [11] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [11] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [11] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [11] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [2] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][21]$5797:
      Old ports: A=32'10000000000101110000011100010011, B=48737315, Y=$memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [4] 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [5] $memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [5] $memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [5:4] 4'0111 $memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [4] $memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][19]$5791:
      Old ports: A=48735779, B=48736291, Y=$memory\instrmem.instr_ram$rdmux[0][7][9]$b$5379
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][9]$b$5379 [11] $memory\instrmem.instr_ram$rdmux[0][7][9]$b$5379 [9] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][9]$b$5379 [31:12] $memory\instrmem.instr_ram$rdmux[0][7][9]$b$5379 [10] $memory\instrmem.instr_ram$rdmux[0][7][9]$b$5379 [8:0] } = { 20'00000010111001111010 $memory\instrmem.instr_ram$rdmux[0][7][9]$b$5379 [9] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][17]$5785:
      Old ports: A=48734755, B=940574483, Y=$memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376
      New ports: A=2'10, B=2'01, Y=$memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [3:0] } = { 2'00 $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [4] $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [4] $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [5] $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [5] $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [5:4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [5] $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [5] $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [5] $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [5] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][18]$5788:
      Old ports: A=48735267, B=67110675, Y=$memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378
      New ports: A=2'10, B=2'01, Y=$memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [3:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [4] $memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [5] $memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [5] $memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [5] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [5] $memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [5] $memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [5] $memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [5] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [4] $memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][124]$6106:
      Old ports: A=32'11111110000001100001101011100011, B=32871, Y=$memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [7] $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [31:8] $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [6:3] $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [7] $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [7] $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [7] $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [7] $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [7] $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [7] $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [7] 6'000000 $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [7] $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [2] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [7] $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [7] 7'0110011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][122]$6100:
      Old ports: A=395875, B=11730979, Y=$memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [16] $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [6] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [31:17] $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [15:7] $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [5:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [16] $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [6] 5'10000 $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [6] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [6] 8'00100011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][123]$6103:
      Old ports: A=32'11111111111101100000011000010011, B=1245971, Y=$memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [10] $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [8] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [31:11] $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [9] $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [7:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [10] $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [10] $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [10] $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [10] $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [10] $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [10] $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [10] $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [10] $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [10] $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [10] $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [10] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [10] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [8] 14'00000100010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][119]$6091:
      Old ports: A=32'11111111111101100000011000010011, B=1245971, Y=$memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [10] $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [8] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [31:11] $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [9] $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [7:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [10] $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [10] $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [10] $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [10] $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [10] $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [10] $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [10] $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [10] $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [10] $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [10] $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [10] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [10] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [8] 14'00000100010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][117]$6085:
      Old ports: A=328467, B=396899, Y=$memory\instrmem.instr_ram$rdmux[0][7][58]$b$5526
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][58]$b$5526 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][58]$b$5526 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][58]$b$5526 [3:0] } = { 14'00000000000001 $memory\instrmem.instr_ram$rdmux[0][7][58]$b$5526 [5:4] 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][58]$b$5526 [5] $memory\instrmem.instr_ram$rdmux[0][7][58]$b$5526 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][58]$b$5526 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][58]$b$5526 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][118]$6088:
      Old ports: A=361347, B=7536675, Y=$memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [7] $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [5] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [31:8] $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [6] $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [4:0] } = { 9'000000000 $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [5] $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [5] $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [7] $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [7] 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [7] $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][113]$6073:
      Old ports: A=13043379, B=444035, Y=$memory\instrmem.instr_ram$rdmux[0][7][56]$b$5520
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][56]$b$5520 [14] $memory\instrmem.instr_ram$rdmux[0][7][56]$b$5520 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][56]$b$5520 [31:15] $memory\instrmem.instr_ram$rdmux[0][7][56]$b$5520 [13:5] $memory\instrmem.instr_ram$rdmux[0][7][56]$b$5520 [3:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][56]$b$5520 [4] $memory\instrmem.instr_ram$rdmux[0][7][56]$b$5520 [4] 5'00011 $memory\instrmem.instr_ram$rdmux[0][7][56]$b$5520 [4] $memory\instrmem.instr_ram$rdmux[0][7][56]$b$5520 [14] 8'00011010 $memory\instrmem.instr_ram$rdmux[0][7][56]$b$5520 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][111]$6067:
      Old ports: A=411139, B=10946355, Y=$memory\instrmem.instr_ram$rdmux[0][7][55]$b$5517
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][55]$b$5517 [14] $memory\instrmem.instr_ram$rdmux[0][7][55]$b$5517 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][55]$b$5517 [31:15] $memory\instrmem.instr_ram$rdmux[0][7][55]$b$5517 [13:5] $memory\instrmem.instr_ram$rdmux[0][7][55]$b$5517 [3:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][55]$b$5517 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][55]$b$5517 [4] 4'0011 $memory\instrmem.instr_ram$rdmux[0][7][55]$b$5517 [4] 6'000011 $memory\instrmem.instr_ram$rdmux[0][7][55]$b$5517 [4] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][55]$b$5517 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][112]$6070:
      Old ports: A=13041699, B=32'11111001010111111111000001101111, Y=$memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [23] $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [31:24] $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [22:3] $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] 3'111 $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][104]$6046:
      Old ports: A=1299, B=33620243, Y=$memory\instrmem.instr_ram$rdmux[0][7][52]$a$5507
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][52]$a$5507 [16] $memory\instrmem.instr_ram$rdmux[0][7][52]$a$5507 [10] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][52]$a$5507 [31:17] $memory\instrmem.instr_ram$rdmux[0][7][52]$a$5507 [15:11] $memory\instrmem.instr_ram$rdmux[0][7][52]$a$5507 [9:0] } = { 6'000000 $memory\instrmem.instr_ram$rdmux[0][7][52]$a$5507 [16] 23'00000000000000100010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][106]$6052:
      Old ports: A=32'11111110000000010000000100010011, B=267388307, Y=$memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [16] $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [7] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [31:17] $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [15:8] $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [6:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [16] $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [16] $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [16] $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [16] 3'111 $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [7] $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [7] $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [7] $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [7] $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [7] 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [7] 9'010010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][105]$6049:
      Old ports: A=32871, B=33556023, Y=$memory\instrmem.instr_ram$rdmux[0][7][52]$b$5508
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][52]$b$5508 [6] $memory\instrmem.instr_ram$rdmux[0][7][52]$b$5508 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][52]$b$5508 [31:7] $memory\instrmem.instr_ram$rdmux[0][7][52]$b$5508 [5] $memory\instrmem.instr_ram$rdmux[0][7][52]$b$5508 [3:0] } = { 6'000000 $memory\instrmem.instr_ram$rdmux[0][7][52]$b$5508 [4] 9'000000000 $memory\instrmem.instr_ram$rdmux[0][7][52]$b$5508 [6] 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][52]$b$5508 [4] $memory\instrmem.instr_ram$rdmux[0][7][52]$b$5508 [4] 7'0010111 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][87]$5995:
      Old ports: A=1410451, B=267777427, Y=$memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481
      New ports: A=1'0, B=1'1, Y=$memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481 [12]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481 [31:13] $memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481 [11:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481 [12] $memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481 [12] $memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481 [12] $memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481 [12] $memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481 [12] $memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481 [12] $memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481 [12] 6'101011 $memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481 [12] $memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481 [12] 12'010110010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][89]$6001:
      Old ports: A=12943395, B=1476243, Y=$memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484
      New ports: A=2'10, B=2'01, Y=$memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484 [3:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484 [5] $memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484 [4] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484 [4] $memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484 [5] 5'10000 $memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484 [4] $memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][88]$5998:
      Old ports: A=11763747, B=5670323, Y=$memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [16] $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [31:17] $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [15:5] $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [3:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [16] $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [4] $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [16] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [4] 6'110000 $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [4] $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][77]$5965:
      Old ports: A=11986611, B=248982051, Y=$memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [11] $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [31:12] $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [10:5] $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [11] $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [11] $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [11] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [11] $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [4] 4'1011 $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [11] $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [4] $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [4] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [4] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][79]$5971:
      Old ports: A=16124083, B=533251, Y=$memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [8] $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [31:9] $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [7:5] $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [3:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [4] $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [4] $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [4] $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [4] $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [8] $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [4] $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [4] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [8] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [8] $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][78]$5968:
      Old ports: A=33032243, B=1683, Y=$memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [7] $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [5] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [31:8] $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [6] $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [4:0] } = { 7'0000000 $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [5] $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [5] $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [5] $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [5] $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [5] $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [5] 7'0000000 $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [5] $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [7] $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][74]$5956:
      Old ports: A=1476243, B=32'11111101110101101001011011100011, Y=$memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [5] $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [5] $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [5] $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [5] $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [5] $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [5] $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [5] $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [5] 9'010110100 $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [5] 5'01101 $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][76]$5962:
      Old ports: A=12916403, B=2496531, Y=$memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [11] $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [5] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [31:12] $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [10:6] $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [4:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [5] $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [5] $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [11] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [11] $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [5] 4'0001 $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [5] $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][75]$5959:
      Old ports: A=32'11110111110001100000010011100011, B=256320899, Y=$memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [8] $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [5] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [31:9] $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [7:6] $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [4:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [5] $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [5] $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [5] $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [5] $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [8] 3'111 $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [5] 6'100011 $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [8] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [8] 5'00101 $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][71]$5947:
      Old ports: A=575491, B=267941907, Y=$memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [15] $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [31:16] $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [14:5] $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [4] $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [4] $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [4] $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [4] $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [4] $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [4] $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [4] $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [4] 5'10001 $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [4] $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [4] 11'10000000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][73]$5953:
      Old ports: A=198163, B=267777427, Y=$memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [9] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [31:10] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [8] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [6:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [9] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][72]$5950:
      Old ports: A=12089443, B=574851, Y=$memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [7] $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [5] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [31:8] $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [6] $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [4:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [5] $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [5] 4'1000 $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [7] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [5] $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [5] $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [5] $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [7] $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][68]$5938:
      Old ports: A=256321667, B=13965363, Y=$memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [7] $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [31:8] $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [6:5] $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [7] $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [7] $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [7] $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [7] $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [4] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [4] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [7] 3'100 $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [7] $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [4] 5'10000 $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][70]$5944:
      Old ports: A=34082915, B=16156851, Y=$memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [6] $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [31:7] $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [5] $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [3:0] } = { 6'000000 $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [6] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [4] $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [4] $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [4] $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [4] $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [6] $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [4] $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [4] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [6] $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [4] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [4] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][69]$5941:
      Old ports: A=267842323, B=18380851, Y=$memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [8] $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [5] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [31:9] $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [7:6] $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [4:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [8] $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [8] $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [8] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [8] $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [8] $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [8] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [5] $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [8] $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [8] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [8] 3'111 $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [8] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][65]$5929:
      Old ports: A=16156195, B=1299, Y=$memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448
      New ports: A=2'10, B=2'01, Y=$memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448 [3:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448 [5] $memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448 [5] $memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448 [5] $memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448 [5] $memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448 [5] 5'00001 $memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][67]$5935:
      Old ports: A=267388307, B=267388435, Y=$memory\instrmem.instr_ram$rdmux[0][7][33]$b$5451
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][33]$b$5451 [9] $memory\instrmem.instr_ram$rdmux[0][7][33]$b$5451 [7] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][33]$b$5451 [31:10] $memory\instrmem.instr_ram$rdmux[0][7][33]$b$5451 [8] $memory\instrmem.instr_ram$rdmux[0][7][33]$b$5451 [6:0] } = { 22'0000111111110000000001 $memory\instrmem.instr_ram$rdmux[0][7][33]$b$5451 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][66]$5932:
      Old ports: A=32871, B=1683, Y=$memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450 [4] $memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450 [31:5] $memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450 [3] $memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450 [1:0] } = { 16'0000000000000000 $memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450 [2] 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450 [4] $memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450 [4] $memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450 [2] $memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][62]$5920:
      Old ports: A=4638083, B=443907, Y=$memory\instrmem.instr_ram$rdmux[0][7][31]$a$5444
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][31]$a$5444 [9] $memory\instrmem.instr_ram$rdmux[0][7][31]$a$5444 [7] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][31]$a$5444 [31:10] $memory\instrmem.instr_ram$rdmux[0][7][31]$a$5444 [8] $memory\instrmem.instr_ram$rdmux[0][7][31]$a$5444 [6:0] } = { 9'000000000 $memory\instrmem.instr_ram$rdmux[0][7][31]$a$5444 [7] 12'000110110001 $memory\instrmem.instr_ram$rdmux[0][7][31]$a$5444 [7] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][64]$5926:
      Old ports: A=348489315, B=1050515, Y=$memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447
      New ports: A=2'10, B=2'01, Y=$memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [3:0] } = { 3'000 $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [5] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [5] $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [5] $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [5] 6'000011 $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [4] $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [4] $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][63]$5923:
      Old ports: A=267777427, B=267810323, Y=$memory\instrmem.instr_ram$rdmux[0][7][31]$b$5445
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][31]$b$5445 [9] $memory\instrmem.instr_ram$rdmux[0][7][31]$b$5445 [7] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][31]$b$5445 [31:10] $memory\instrmem.instr_ram$rdmux[0][7][31]$b$5445 [8] $memory\instrmem.instr_ram$rdmux[0][7][31]$b$5445 [6:0] } = { 14'00001111111101 $memory\instrmem.instr_ram$rdmux[0][7][31]$b$5445 [9] $memory\instrmem.instr_ram$rdmux[0][7][31]$b$5445 [7] $memory\instrmem.instr_ram$rdmux[0][7][31]$b$5445 [7] 5'11101 $memory\instrmem.instr_ram$rdmux[0][7][31]$b$5445 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][59]$5911:
      Old ports: A=13076403, B=509443, Y=$memory\instrmem.instr_ram$rdmux[0][7][29]$b$5439
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][29]$b$5439 [14] $memory\instrmem.instr_ram$rdmux[0][7][29]$b$5439 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][29]$b$5439 [31:15] $memory\instrmem.instr_ram$rdmux[0][7][29]$b$5439 [13:5] $memory\instrmem.instr_ram$rdmux[0][7][29]$b$5439 [3:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][29]$b$5439 [4] $memory\instrmem.instr_ram$rdmux[0][7][29]$b$5439 [4] 12'000111100011 $memory\instrmem.instr_ram$rdmux[0][7][29]$b$5439 [4] $memory\instrmem.instr_ram$rdmux[0][7][29]$b$5439 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][29]$b$5439 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][61]$5917:
      Old ports: A=267810323, B=381030499, Y=$memory\instrmem.instr_ram$rdmux[0][7][30]$b$5442
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][30]$b$5442 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][30]$b$5442 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][30]$b$5442 [3:0] } = { 3'000 $memory\instrmem.instr_ram$rdmux[0][7][30]$b$5442 [5:4] 2'11 $memory\instrmem.instr_ram$rdmux[0][7][30]$b$5442 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][30]$b$5442 [4] 7'1101100 $memory\instrmem.instr_ram$rdmux[0][7][30]$b$5442 [4] $memory\instrmem.instr_ram$rdmux[0][7][30]$b$5442 [4] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][30]$b$5442 [4] $memory\instrmem.instr_ram$rdmux[0][7][30]$b$5442 [4] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][30]$b$5442 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][60]$5914:
      Old ports: A=267876115, B=1939, Y=$memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [7] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [31:13] $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [11:8] $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [6:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][56]$5902:
      Old ports: A=33556151, B=4638467, Y=$memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [8] $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [31:9] $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [7:3] $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [1:0] } = { 6'000000 $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [2] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [8] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [8] $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [8] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [8] $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [8] 5'00011 $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [2] $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][58]$5908:
      Old ports: A=267388307, B=267909011, Y=$memory\instrmem.instr_ram$rdmux[0][7][29]$a$5438
      New ports: A=1'0, B=1'1, Y=$memory\instrmem.instr_ram$rdmux[0][7][29]$a$5438 [9]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][29]$a$5438 [31:10] $memory\instrmem.instr_ram$rdmux[0][7][29]$a$5438 [8:0] } = { 13'0000111111110 $memory\instrmem.instr_ram$rdmux[0][7][29]$a$5438 [9] $memory\instrmem.instr_ram$rdmux[0][7][29]$a$5438 [9] $memory\instrmem.instr_ram$rdmux[0][7][29]$a$5438 [9] $memory\instrmem.instr_ram$rdmux[0][7][29]$a$5438 [9] $memory\instrmem.instr_ram$rdmux[0][7][29]$a$5438 [9] $memory\instrmem.instr_ram$rdmux[0][7][29]$a$5438 [9] $memory\instrmem.instr_ram$rdmux[0][7][29]$a$5438 [9] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][57]$5905:
      Old ports: A=4638595, B=184976915, Y=$memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436 [7] $memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436 [31:8] $memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436 [6:5] $memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436 [4] $memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436 [7] 7'0001101 $memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436 [7] 5'00011 $memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][53]$5893:
      Old ports: A=1049875, B=33558163, Y=$memory\instrmem.instr_ram$rdmux[0][7][26]$b$5430
      New ports: A=2'10, B=2'01, Y=$memory\instrmem.instr_ram$rdmux[0][7][26]$b$5430 [8:7]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][26]$b$5430 [31:9] $memory\instrmem.instr_ram$rdmux[0][7][26]$b$5430 [6:0] } = { 6'000000 $memory\instrmem.instr_ram$rdmux[0][7][26]$b$5430 [7] 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][26]$b$5430 [8] 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][26]$b$5430 [7] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][26]$b$5430 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][55]$5899:
      Old ports: A=256321155, B=98999395, Y=$memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [7] $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [5] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [31:8] $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [6] $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [4:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [7] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [7] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [5] 4'0011 $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [7] $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [7] $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [5] $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][54]$5896:
      Old ports: A=17239955, B=185008787, Y=$memory\instrmem.instr_ram$rdmux[0][7][27]$a$5432
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][27]$a$5432 [25] $memory\instrmem.instr_ram$rdmux[0][7][27]$a$5432 [8] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][27]$a$5432 [31:26] $memory\instrmem.instr_ram$rdmux[0][7][27]$a$5432 [24:9] $memory\instrmem.instr_ram$rdmux[0][7][27]$a$5432 [7:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][27]$a$5432 [25] 14'01000001110000 $memory\instrmem.instr_ram$rdmux[0][7][27]$a$5432 [8] $memory\instrmem.instr_ram$rdmux[0][7][27]$a$5432 [8] 9'110010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][50]$5884:
      Old ports: A=32'11111111111100000000111100010011, B=267876115, Y=$memory\instrmem.instr_ram$rdmux[0][7][25]$a$5426
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][25]$a$5426 [12:11]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][25]$a$5426 [31:13] $memory\instrmem.instr_ram$rdmux[0][7][25]$a$5426 [10:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][25]$a$5426 [11] $memory\instrmem.instr_ram$rdmux[0][7][25]$a$5426 [11] $memory\instrmem.instr_ram$rdmux[0][7][25]$a$5426 [11] $memory\instrmem.instr_ram$rdmux[0][7][25]$a$5426 [11] 9'111111110 $memory\instrmem.instr_ram$rdmux[0][7][25]$a$5426 [12] $memory\instrmem.instr_ram$rdmux[0][7][25]$a$5426 [12] $memory\instrmem.instr_ram$rdmux[0][7][25]$a$5426 [12] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][25]$a$5426 [12] $memory\instrmem.instr_ram$rdmux[0][7][25]$a$5426 [12] 11'11100010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][52]$5890:
      Old ports: A=33556279, B=267390483, Y=$memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [11] $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [31:12] $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [10:3] $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [1:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [11] $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [11] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [11] $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [11] $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [11] $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [11] $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [11] 10'0000000011 $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [2] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][51]$5887:
      Old ports: A=16189235, B=458787, Y=$memory\instrmem.instr_ram$rdmux[0][7][25]$b$5427
      New ports: A=1'1, B=1'0, Y=$memory\instrmem.instr_ram$rdmux[0][7][25]$b$5427 [4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][25]$b$5427 [31:5] $memory\instrmem.instr_ram$rdmux[0][7][25]$b$5427 [3:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][25]$b$5427 [4] $memory\instrmem.instr_ram$rdmux[0][7][25]$b$5427 [4] $memory\instrmem.instr_ram$rdmux[0][7][25]$b$5427 [4] $memory\instrmem.instr_ram$rdmux[0][7][25]$b$5427 [4] 9'011100000 $memory\instrmem.instr_ram$rdmux[0][7][25]$b$5427 [4] $memory\instrmem.instr_ram$rdmux[0][7][25]$b$5427 [4] $memory\instrmem.instr_ram$rdmux[0][7][25]$b$5427 [4] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][47]$5875:
      Old ports: A=15171619, B=48726051, Y=$memory\instrmem.instr_ram$rdmux[0][7][23]$b$5421
      New ports: A=1'0, B=1'1, Y=$memory\instrmem.instr_ram$rdmux[0][7][23]$b$5421 [25]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][23]$b$5421 [31:26] $memory\instrmem.instr_ram$rdmux[0][7][23]$b$5421 [24:0] } = 31'0000000111001111000000000100011
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][49]$5881:
      Old ports: A=444163, B=151422867, Y=$memory\instrmem.instr_ram$rdmux[0][7][24]$b$5424
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][24]$b$5424 [14] $memory\instrmem.instr_ram$rdmux[0][7][24]$b$5424 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][24]$b$5424 [31:15] $memory\instrmem.instr_ram$rdmux[0][7][24]$b$5424 [13:5] $memory\instrmem.instr_ram$rdmux[0][7][24]$b$5424 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][24]$b$5424 [4] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][24]$b$5424 [4] 15'000001101000111 $memory\instrmem.instr_ram$rdmux[0][7][24]$b$5424 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][48]$5878:
      Old ports: A=1542035, B=32'11111110110001111001101011100011, Y=$memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [5] $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [5] $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [5] $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [5] $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [5] $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [5] $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [5] $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [4] 7'0111100 $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [5] $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [5:4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][44]$5866:
      Old ports: A=33556151, B=1073743671, Y=$memory\instrmem.instr_ram$rdmux[0][7][22]$a$5417
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][22]$a$5417 [8:7]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][22]$a$5417 [31:9] $memory\instrmem.instr_ram$rdmux[0][7][22]$a$5417 [6:0] } = { 1'0 $memory\instrmem.instr_ram$rdmux[0][7][22]$a$5417 [8] 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][22]$a$5417 [7] 23'00000000000000110110111 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][46]$5872:
      Old ports: A=151488403, B=32'11111111111100000000011100010011, Y=$memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [20] $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [7] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [31:21] $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [19:8] $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [6:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [20] $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [20] $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [20] $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [20] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [20] $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [20] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [20] $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [20] $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [20] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [7] $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [7] $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [7] $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][45]$5869:
      Old ports: A=149399075, B=184976915, Y=$memory\instrmem.instr_ram$rdmux[0][7][22]$b$5418
      New ports: A=2'10, B=2'01, Y=$memory\instrmem.instr_ram$rdmux[0][7][22]$b$5418 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][22]$b$5418 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][22]$b$5418 [3:0] } = { 6'000010 $memory\instrmem.instr_ram$rdmux[0][7][22]$b$5418 [4] $memory\instrmem.instr_ram$rdmux[0][7][22]$b$5418 [4] $memory\instrmem.instr_ram$rdmux[0][7][22]$b$5418 [5] $memory\instrmem.instr_ram$rdmux[0][7][22]$b$5418 [5] $memory\instrmem.instr_ram$rdmux[0][7][22]$b$5418 [5] 4'0011 $memory\instrmem.instr_ram$rdmux[0][7][22]$b$5418 [5] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][22]$b$5418 [5] 11'00110000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][41]$5857:
      Old ports: A=1677723447, B=149397539, Y=$memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [13] $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [31:14] $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [12:3] $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [1:0] } = { 1'0 $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [2] $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [13] $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [2] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [13] $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [13] $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [13] $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [13] $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [13] $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [13] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [2] $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [2] $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][43]$5863:
      Old ports: A=32'10010000100000000000011100110111, B=149398563, Y=$memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [13] $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [31:14] $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [12:3] $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [2] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [2] $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [13] 4'0001 $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [13] $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [13] $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [13] $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [13] $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [13] 4'0001 $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [2] $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][42]$5860:
      Old ports: A=268437303, B=149398051, Y=$memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [13] $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [31:14] $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [12:3] $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [1:0] } = { 3'000 $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [2] $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [13] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [13] $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [13] $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [13] $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [13] $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [13] $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [13] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][38]$5848:
      Old ports: A=115845667, B=402655031, Y=$memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [11] $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [31:12] $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [10:3] $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [1:0] } = { 3'000 $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [2] $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [2] $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [11] $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [11] $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [11] $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [11] $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [11] $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [11] $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][40]$5854:
      Old ports: A=67110711, B=115846691, Y=$memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [11] $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [31:12] $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [10:3] $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [1:0] } = { 6'000001 $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [11] $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [11] $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [11] $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [11] $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [11] $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [11] 3'011 $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][39]$5851:
      Old ports: A=1074202387, B=115846179, Y=$memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [3:0] } = { 1'0 $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [4] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [5] $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [5] $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [5] $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [5] 5'00111 $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [4] $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][35]$5839:
      Old ports: A=1092618039, B=115844643, Y=$memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [13] $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [31:14] $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [12:3] $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [1:0] } = { 1'0 $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [2] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [13] $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [13] $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [2] $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [13] $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [13] 3'100 $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [13] $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [13] $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [13] $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [13] 5'00011 $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][37]$5845:
      Old ports: A=115845155, B=16779063, Y=$memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [11] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [31:12] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [10:3] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [1:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [11] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [11] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [2] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [11] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [11] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [11] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [11] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [11] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [2] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [2] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][36]$5842:
      Old ports: A=41944887, B=1074202387, Y=$memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405 [16] $memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405 [31:17] $memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405 [15:3] $memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405 [1:0] } = { 1'0 $memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405 [16] 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405 [2] 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405 [16] $memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405 [16] 10'0000011100 $memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][32]$5830:
      Old ports: A=526135, B=115843107, Y=$memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [13] $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [31:14] $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [12:3] $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [1:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [13] $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [13] $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [13] $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [2] $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [13] $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [13] $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [13] $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [13] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [2] $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [2] $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][34]$5836:
      Old ports: A=2098999, B=115844131, Y=$memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [13] $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [31:14] $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [12:3] $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [1:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [13] $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [13] $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [13] 3'100 $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [13] $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [13] $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [13] $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [13] 4'0001 $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [2] $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][33]$5833:
      Old ports: A=12846903, B=115843619, Y=$memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400 [13] $memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400 [31:14] $memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400 [12:3] $memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400 [1:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400 [13] $memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400 [13] 3'011 $memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400 [13] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400 [13] $memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400 [13] $memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400 [13] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][29]$5821:
      Old ports: A=82291235, B=2688823, Y=$memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [11] $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [31:12] $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [10:3] $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [1:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [11] $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [11] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [2] $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [11] $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [11] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][31]$5827:
      Old ports: A=32'10000000000001110000011100010011, B=82292259, Y=$memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397 [4] 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397 [5] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397 [5] $memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397 [5] $memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397 [5] 5'00111 $memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397 [5] 2'11 $memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][30]$5824:
      Old ports: A=82291747, B=1316663, Y=$memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [11] $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [31:12] $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [10:3] $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [1:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [11] $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [11] $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [11] $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [2] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [11] $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [11] $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [11] $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [2] $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][26]$5812:
      Old ports: A=82289699, B=18231, Y=$memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [13] $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [31:14] $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [12:3] $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [1:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [13] $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [13] $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [13] $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [13] $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [13] $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [13] $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [2] $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][28]$5818:
      Old ports: A=82290723, B=67383, Y=$memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [11] $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [31:12] $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [10:3] $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [1:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [11] $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [11] $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [11] $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [11] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [2] $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [2] $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][27]$5815:
      Old ports: A=82290211, B=411447, Y=$memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391 [13] $memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391 [31:14] $memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391 [12:3] $memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391 [1:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391 [13] $memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391 [13] $memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391 [13] 4'0011 $memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391 [13] $memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391 [13] $memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391 [2] 4'0011 $memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][0]$5734:
      Old ports: A=33554711, B=67174675, Y=$memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [16] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [31:17] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [15:3] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [1:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [16] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [2] 23'00000000000000010001011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][1]$5737:
      Old ports: A=33554839, B=2139193747, Y=$memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352 [15] $memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352 [31:16] $memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352 [14:3] $memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352 [1:0] } = { 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352 [15] $memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352 [15] $memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352 [15] $memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352 [15] $memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352 [15] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352 [15] $memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352 [15] 6'000000 $memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352 [15] 14'00000011001011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][2]$5740:
      Old ports: A=33555735, B=32'11111111000001010000010100010011, Y=$memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354 [16] $memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354 [31:17] $memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354 [15:3] $memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354 [16] $memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354 [16] $memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354 [16] $memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354 [16] $memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354 [16] $memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354 [16] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354 [16] 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354 [16] 16'0000001010001011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][6]$5752:
      Old ports: A=1555, B=964690159, Y=$memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [4] $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [31:5] $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [3] $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [1:0] } = { 2'00 $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [2] $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [2] $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [2] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [2] $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [2] 12'000000000000 $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [4] $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [2] $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [2] $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [2] $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][7]$5755:
      Old ports: A=33555735, B=32'11111100100001010000010100010011, Y=$memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [16] $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [31:17] $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [15:3] $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [16] $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [16] $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [16] $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [16] $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [16] $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [16] $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [16] 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [16] 16'0000001010001011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][9]$5761:
      Old ports: A=1427, B=8388847, Y=$memory\instrmem.instr_ram$rdmux[0][7][4]$b$5364
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][4]$b$5364 [4] $memory\instrmem.instr_ram$rdmux[0][7][4]$b$5364 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][4]$b$5364 [31:5] $memory\instrmem.instr_ram$rdmux[0][7][4]$b$5364 [3] $memory\instrmem.instr_ram$rdmux[0][7][4]$b$5364 [1:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][4]$b$5364 [2] 12'000000000000 $memory\instrmem.instr_ram$rdmux[0][7][4]$b$5364 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][4]$b$5364 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][4]$b$5364 [2] $memory\instrmem.instr_ram$rdmux[0][7][4]$b$5364 [2] $memory\instrmem.instr_ram$rdmux[0][7][4]$b$5364 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][3]$5743:
      Old ports: A=1048577427, B=1555, Y=$memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355 [9] $memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355 [7] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355 [31:10] $memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355 [8] $memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355 [6:0] } = { 2'00 $memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355 [7] $memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355 [7] $memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355 [7] $memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355 [7] $memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355 [7] 13'0000000000001 $memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][4]$5746:
      Old ports: A=947912943, B=33555735, Y=$memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357 [4:3]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357 [31:5] $memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357 [2:0] } = { 2'00 $memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357 [3] $memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357 [3] $memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357 [3] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357 [3] 12'000000000000 $memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357 [4:3] $memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357 [3] $memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357 [3] 3'111 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][5]$5749:
      Old ports: A=32'11111101110001010000010100010011, B=1427, Y=$memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [16] $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [7] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [31:17] $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [15:8] $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [6:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [16] $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [16] $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [16] $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [16] $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [16] $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [16] $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [16] $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [16] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [16] 16'0000001010010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][8]$5758:
      Old ports: A=905969903, B=1299, Y=$memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [4] $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [31:5] $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [3] $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [1:0] } = { 2'00 $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [2] $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [2] $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [2] 14'00000000000000 $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [4] $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [2] $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [2] $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [2] $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][10]$5764:
      Old ports: A=111, B=33556407, Y=$memory\instrmem.instr_ram$rdmux[0][7][5]$a$5366
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][5]$a$5366 [4:3]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][5]$a$5366 [31:5] $memory\instrmem.instr_ram$rdmux[0][7][5]$a$5366 [2:0] } = { 6'000000 $memory\instrmem.instr_ram$rdmux[0][7][5]$a$5366 [4] 14'00000000000000 $memory\instrmem.instr_ram$rdmux[0][7][5]$a$5366 [4] $memory\instrmem.instr_ram$rdmux[0][7][5]$a$5366 [4] $memory\instrmem.instr_ram$rdmux[0][7][5]$a$5366 [4] $memory\instrmem.instr_ram$rdmux[0][7][5]$a$5366 [4:3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][11]$5767:
      Old ports: A=235383331, B=235374627, Y=$memory\instrmem.instr_ram$rdmux[0][7][5]$b$5367
      New ports: A=1'1, B=1'0, Y=$memory\instrmem.instr_ram$rdmux[0][7][5]$b$5367 [9]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][5]$b$5367 [31:10] $memory\instrmem.instr_ram$rdmux[0][7][5]$b$5367 [8:0] } = { 18'000011100000011110 $memory\instrmem.instr_ram$rdmux[0][7][5]$b$5367 [9] 12'010000100011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][12]$5770:
      Old ports: A=5815, B=1142949651, Y=$memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369 [8] $memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369 [31:9] $memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369 [7:3] $memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369 [1:0] } = { 1'0 $memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369 [8] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369 [8] 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369 [8] 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369 [2] 3'011 $memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][13]$5773:
      Old ports: A=15181859, B=32'10000000010101101000011100010011, Y=$memory\instrmem.instr_ram$rdmux[0][7][6]$b$5370
      New ports: A=2'10, B=2'01, Y=$memory\instrmem.instr_ram$rdmux[0][7][6]$b$5370 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][6]$b$5370 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][6]$b$5370 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][6]$b$5370 [4] 7'0000000 $memory\instrmem.instr_ram$rdmux[0][7][6]$b$5370 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][6]$b$5370 [5:4] 3'011 $memory\instrmem.instr_ram$rdmux[0][7][6]$b$5370 [5] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][6]$b$5370 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][6]$b$5370 [5:4] $memory\instrmem.instr_ram$rdmux[0][7][6]$b$5370 [4] $memory\instrmem.instr_ram$rdmux[0][7][6]$b$5370 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][14]$5776:
      Old ports: A=15182371, B=60819219, Y=$memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372
      New ports: A=2'10, B=2'01, Y=$memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [3:0] } = { 6'000000 $memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [4] $memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [5] 3'100 $memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [5] $memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [5] $memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [5] $memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [5:4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][15]$5779:
      Old ports: A=15182883, B=4196115, Y=$memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373
      New ports: A=2'10, B=2'01, Y=$memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373 [3:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373 [5] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373 [5] $memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373 [5] $memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373 [5] $memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373 [4] $memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][16]$5782:
      Old ports: A=15183395, B=48734243, Y=$memory\instrmem.instr_ram$rdmux[0][7][8]$a$5375
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][8]$a$5375 [25] $memory\instrmem.instr_ram$rdmux[0][7][8]$a$5375 [9] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][8]$a$5375 [31:26] $memory\instrmem.instr_ram$rdmux[0][7][8]$a$5375 [24:10] $memory\instrmem.instr_ram$rdmux[0][7][8]$a$5375 [8:0] } = { 19'0000000111001111010 $memory\instrmem.instr_ram$rdmux[0][7][8]$a$5375 [9] $memory\instrmem.instr_ram$rdmux[0][7][8]$a$5375 [9] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][100]$6034:
      Old ports: A=33556407, B=1811, Y=$memory\instrmem.instr_ram$rdmux[0][7][50]$a$5501
      New ports: A=1'1, B=1'0, Y=$memory\instrmem.instr_ram$rdmux[0][7][50]$a$5501 [2]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][50]$a$5501 [31:3] $memory\instrmem.instr_ram$rdmux[0][7][50]$a$5501 [1:0] } = { 6'000000 $memory\instrmem.instr_ram$rdmux[0][7][50]$a$5501 [2] 17'00000000000000111 $memory\instrmem.instr_ram$rdmux[0][7][50]$a$5501 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][50]$a$5501 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][98]$6028:
      Old ports: A=32'11111111111100000000010110010011, B=218531091, Y=$memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [15] $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [7] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [31:16] $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [14:8] $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [6:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [7] $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [7] $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [7] $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [7] 2'11 $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [7] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [7] $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [7] $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [7] $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [15] $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [15] 15'000001010010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][97]$6025:
      Old ports: A=32'11111100101101110001100011100011, B=33556151, Y=$memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [31:7] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [5:3] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [2] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [2] 3'011 $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][121]$6097:
      Old ports: A=32871, B=328467, Y=$memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [4] $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [31:5] $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [3] $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [1:0] } = { 13'0000000000000 $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [4] $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [2] 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [4] $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [2] $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][120]$6094:
      Old ports: A=1410451, B=32'11111110000001100001011011100011, Y=$memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [5] $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [5] $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [5] $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [5] $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [5] $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [5] $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [5] 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [4] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [5:4] $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [4] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [5] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [5:4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][116]$6082:
      Old ports: A=328211, B=32871, Y=$memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525 [4] $memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525 [31:5] $memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525 [3] $memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525 [1:0] } = { 13'0000000000000 $memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525 [4] $memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525 [2] 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525 [4] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525 [2] $memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][115]$6079:
      Old ports: A=14124067, B=32'11111001000111111111000001101111, Y=$memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [10] $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [31:11] $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [9:3] $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [2] $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [2] $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [2] $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [2] $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [2] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [2] $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [10] $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [10] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [2] 4'1111 $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [2] $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [2] $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [2] 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [2] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][114]$6076:
      Old ports: A=1509139, B=267843219, Y=$memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522
      New ports: A=2'10, B=2'01, Y=$memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [8:7]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [31:9] $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [6:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [7] $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [7] $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [7] $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [7] $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [7] $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [7] $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [7] 4'1011 $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [8:7] $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [7] $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [7] $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [7] 10'0110010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][110]$6064:
      Old ports: A=247892003, B=15795763, Y=$memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [11] $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [31:12] $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [10:5] $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [11] $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [11] $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [11] 3'011 $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [4] $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [11] $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [11] $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [4] $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [11] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [4] $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [4] 8'00010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][109]$6061:
      Old ports: A=1508883, B=267810323, Y=$memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [16] $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [12] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [31:17] $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [15:13] $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [11:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [12] $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [12] $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [12] $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [12] $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [12] $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [12] $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [12] 5'10110 $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [12] $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [12] 12'011000010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][108]$6058:
      Old ports: A=252102403, B=267876115, Y=$memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513 [15] $memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513 [31:16] $memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513 [14:5] $memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513 [3:0] } = { 8'00001111 $memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513 [4] $memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513 [4] $memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513 [4] $memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513 [4] 3'011 $memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513 [4] $memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513 [4] 11'01110000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][107]$6055:
      Old ports: A=184943891, B=32'11111010100111111111000001101111, Y=$memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [4] $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [31:5] $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [3] $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] 3'101 $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [4] $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] 2'11 $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][103]$6043:
      Old ports: A=1050387, B=15173155, Y=$memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505 [3:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505 [5] $memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505 [5] $memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505 [5:4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505 [5] $memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505 [5] $memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505 [5] $memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505 [5] 6'000011 $memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][102]$6040:
      Old ports: A=267843219, B=81218147, Y=$memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [4] $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [4] 2'11 $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [4] 4'1011 $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [5:4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [4] $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [4] $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [5:4] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [4] $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][101]$6037:
      Old ports: A=218596883, B=252167811, Y=$memory\instrmem.instr_ram$rdmux[0][7][50]$b$5502
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][50]$b$5502 [7] $memory\instrmem.instr_ram$rdmux[0][7][50]$b$5502 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][50]$b$5502 [31:8] $memory\instrmem.instr_ram$rdmux[0][7][50]$b$5502 [6:5] $memory\instrmem.instr_ram$rdmux[0][7][50]$b$5502 [3:0] } = { 6'000011 $memory\instrmem.instr_ram$rdmux[0][7][50]$b$5502 [7] 10'1000001111 $memory\instrmem.instr_ram$rdmux[0][7][50]$b$5502 [7] 12'000110000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][99]$6031:
      Old ports: A=32'11111111111101111000011110010011, B=79139427, Y=$memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [4] $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [4] $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [4] $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [4] $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [4] $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [4] 9'110111100 $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [4] $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [4] $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][96]$6022:
      Old ports: A=267876115, B=493203, Y=$memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495
      New ports: A=2'10, B=2'01, Y=$memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [8:7]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [31:9] $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [6:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [8] $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [8] $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [8] $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [8] $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [8] $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [8] $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [8] $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [8] 4'0111 $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [7] $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [8] $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [8] $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [8] 10'0110010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][95]$6019:
      Old ports: A=10946355, B=476931, Y=$memory\instrmem.instr_ram$rdmux[0][7][47]$b$5493
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][47]$b$5493 [14] $memory\instrmem.instr_ram$rdmux[0][7][47]$b$5493 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][47]$b$5493 [31:15] $memory\instrmem.instr_ram$rdmux[0][7][47]$b$5493 [13:5] $memory\instrmem.instr_ram$rdmux[0][7][47]$b$5493 [3:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][47]$b$5493 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][47]$b$5493 [4] 14'00111000011100 $memory\instrmem.instr_ram$rdmux[0][7][47]$b$5493 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][94]$6016:
      Old ports: A=267843219, B=15109219, Y=$memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [4] $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [4] $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [4] $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [4] 3'111 $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [4] 5'01101 $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [4] $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [4] $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [4] $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [4] $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][93]$6013:
      Old ports: A=1542035, B=267909011, Y=$memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490
      New ports: A=1'0, B=1'1, Y=$memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490 [12]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490 [31:13] $memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490 [11:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490 [12] $memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490 [12] $memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490 [12] $memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490 [12] $memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490 [12] $memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490 [12] $memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490 [12] 6'101111 $memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490 [12] $memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490 [12] 12'011110010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][92]$6010:
      Old ports: A=32'11111110111001101000000000100011, B=411267, Y=$memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [7] $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [5] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [31:8] $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [6] $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [4:0] } = { $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [5] $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [5] $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [5] $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [5] $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [5] $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [5] $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [5] $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [5] $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [5] 5'00110 $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [5] $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [7] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [7] $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [7] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][91]$6007:
      Old ports: A=33622035, B=14157491, Y=$memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [11] $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [5] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [31:12] $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [10:6] $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [4:0] } = { 6'000000 $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [5] $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [5] $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [5] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [11] 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [5] $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][90]$6004:
      Old ports: A=32'11111011110101101001011011100011, B=32'11101110010111111111000001101111, Y=$memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [7] $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [31:8] $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [6:3] $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [1:0] } = { 3'111 $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [7] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [7] $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [7] 3'101 $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [2] 2'11 $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [2] $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [2] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [7] $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [7] 4'0110 $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][86]$5992:
      Old ports: A=6676067, B=574851, Y=$memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [7] $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [5] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [31:8] $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [6] $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [4:0] } = { 9'000000000 $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [5] $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [7] $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [5] 3'110 $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [5] $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [5] $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [7] $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][85]$5989:
      Old ports: A=1410451, B=267612947, Y=$memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [9] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [7] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [31:10] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [8] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [6:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [9] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [9] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [9] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [9] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [9] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [9] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [9] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [7] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [9] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [7] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [9] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [9] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [9] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][84]$5986:
      Old ports: A=246531, B=267777427, Y=$memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [9] $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [31:10] $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [8:5] $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [9] 3'111 $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][83]$5983:
      Old ports: A=574851, B=16155571, Y=$memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [10] $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [31:11] $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [9:5] $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [3:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [4] $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [4] $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [4] $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [4] $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [10] $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [4] $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [4] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [10] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [4] 3'110 $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][82]$5980:
      Old ports: A=267777427, B=63278179, Y=$memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474
      New ports: A=2'01, B=2'10, Y=$memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [5:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [31:6] $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [4] $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [4] 4'1111 $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [4] $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [4] 5'01011 $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [4] $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [4] $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [4] $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [5] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [4] $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [4] $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][81]$5977:
      Old ports: A=67469923, B=574851, Y=$memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472
      New ports: A=2'01, B=2'10, Y={ $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [7] $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [5] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [31:8] $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [6] $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [4:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [5] 6'000000 $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [7] $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [7] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [7] $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [5] $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [7] $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][8][80]$5974:
      Old ports: A=13964723, B=6682035, Y=$memory\instrmem.instr_ram$rdmux[0][7][40]$a$5471
      New ports: A=2'10, B=2'01, Y={ $memory\instrmem.instr_ram$rdmux[0][7][40]$a$5471 [20] $memory\instrmem.instr_ram$rdmux[0][7][40]$a$5471 [13] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][7][40]$a$5471 [31:21] $memory\instrmem.instr_ram$rdmux[0][7][40]$a$5471 [19:14] $memory\instrmem.instr_ram$rdmux[0][7][40]$a$5471 [12:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][7][40]$a$5471 [20] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][40]$a$5471 [13] 4'0101 $memory\instrmem.instr_ram$rdmux[0][7][40]$a$5471 [13] $memory\instrmem.instr_ram$rdmux[0][7][40]$a$5471 [13] 13'1010110110011 }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1162:
      Old ports: A=2'01, B=2'00, Y={ $flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$344 [31] $flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$344 [15] }
      New ports: A=1'1, B=1'0, Y=$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$344 [15]
      New connections: $flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$344 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1201:
      Old ports: A=2'00, B=2'10, Y={ $flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$347 [31] $flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$347 [15] }
      New ports: A=1'0, B=1'1, Y=$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$347 [31]
      New connections: $flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$347 [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1239:
      Old ports: A=2'01, B=2'00, Y={ $flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$332 [31] $flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$332 [7] }
      New ports: A=1'1, B=1'0, Y=$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$332 [7]
      New connections: $flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$332 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1287:
      Old ports: A=2'00, B=2'10, Y={ $auto$wreduce.cc:461:run$2591 [31] $auto$wreduce.cc:461:run$2591 [23] }
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$2591 [31]
      New connections: $auto$wreduce.cc:461:run$2591 [23] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1329:
      Old ports: A=2'10, B=2'00, Y={ $auto$wreduce.cc:461:run$2588 [23] $auto$wreduce.cc:461:run$2588 [31] }
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$2588 [23]
      New connections: $auto$wreduce.cc:461:run$2588 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1373:
      Old ports: A=2'10, B=2'00, Y={ $auto$wreduce.cc:461:run$2585 [15] $auto$wreduce.cc:461:run$2585 [31] }
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$2585 [15]
      New connections: $auto$wreduce.cc:461:run$2585 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$901:
      Old ports: A={ $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15:0] }, B={ $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31:16] }, Y=$flatten\datamem.$3\rd_data_mem[31:0]
      New ports: A=$flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15:0], B=$flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31:16], Y=$flatten\datamem.$3\rd_data_mem[31:0] [15:0]
      New connections: $flatten\datamem.$3\rd_data_mem[31:0] [31:16] = { $flatten\datamem.$3\rd_data_mem[31:0] [15] $flatten\datamem.$3\rd_data_mem[31:0] [15] $flatten\datamem.$3\rd_data_mem[31:0] [15] $flatten\datamem.$3\rd_data_mem[31:0] [15] $flatten\datamem.$3\rd_data_mem[31:0] [15] $flatten\datamem.$3\rd_data_mem[31:0] [15] $flatten\datamem.$3\rd_data_mem[31:0] [15] $flatten\datamem.$3\rd_data_mem[31:0] [15] $flatten\datamem.$3\rd_data_mem[31:0] [15] $flatten\datamem.$3\rd_data_mem[31:0] [15] $flatten\datamem.$3\rd_data_mem[31:0] [15] $flatten\datamem.$3\rd_data_mem[31:0] [15] $flatten\datamem.$3\rd_data_mem[31:0] [15] $flatten\datamem.$3\rd_data_mem[31:0] [15] $flatten\datamem.$3\rd_data_mem[31:0] [15] $flatten\datamem.$3\rd_data_mem[31:0] [15] }
    Consolidated identical input bits for $pmux cell $flatten\datamem.$procmux$947:
      Old ports: A={ $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7:0] }, B={ $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15:8] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23:16] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31:24] }, Y=$flatten\datamem.$2\rd_data_mem[31:0]
      New ports: A=$flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [7:0], B={ $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [15:8] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [23:16] $flatten\datamem.$memrd$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:222$405_DATA [31:24] }, Y=$flatten\datamem.$2\rd_data_mem[31:0] [7:0]
      New connections: $flatten\datamem.$2\rd_data_mem[31:0] [31:8] = { $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] $flatten\datamem.$2\rd_data_mem[31:0] [7] }
    Consolidated identical input bits for $mux cell $flatten\rvcpu.\c.\ad.$procmux$745:
      Old ports: A=3'010, B=3'111, Y=$auto$wreduce.cc:461:run$2599 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$2599 [0]
      New connections: $auto$wreduce.cc:461:run$2599 [2:1] = { $auto$wreduce.cc:461:run$2599 [0] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\rvcpu.\c.\ad.$procmux$762:
      Old ports: A={ 1'1 $auto$wreduce.cc:461:run$2599 [2:0] }, B=4'1000, Y=$flatten\rvcpu.\c.\ad.$5\ALUControl[3:0]
      New ports: A=$auto$wreduce.cc:461:run$2599 [2:0], B=3'000, Y=$flatten\rvcpu.\c.\ad.$5\ALUControl[3:0] [2:0]
      New connections: $flatten\rvcpu.\c.\ad.$5\ALUControl[3:0] [3] = 1'1
    Consolidated identical input bits for $pmux cell $flatten\rvcpu.\dp.\ext.$procmux$593:
      Old ports: A={ \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31:20] }, B={ \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31:25] \rvcpu.dp.plfd.InstrD [11:7] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [7] \rvcpu.dp.plfd.InstrD [30:25] \rvcpu.dp.plfd.InstrD [11:8] 1'0 \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [19:12] \rvcpu.dp.plfd.InstrD [20] \rvcpu.dp.plfd.InstrD [30:21] 1'0 \rvcpu.dp.plfd.InstrD [31:12] 12'000000000000 }, Y=\rvcpu.dp.plde.ImmExtD
      New ports: A={ \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31:20] }, B={ \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31:25] \rvcpu.dp.plfd.InstrD [11:7] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [7] \rvcpu.dp.plfd.InstrD [30:25] \rvcpu.dp.plfd.InstrD [11:8] 1'0 \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [31] \rvcpu.dp.plfd.InstrD [19:12] \rvcpu.dp.plfd.InstrD [20] \rvcpu.dp.plfd.InstrD [30:21] 1'0 \rvcpu.dp.plfd.InstrD [30:12] 12'000000000000 }, Y=\rvcpu.dp.plde.ImmExtD [30:0]
      New connections: \rvcpu.dp.plde.ImmExtD [31] = \rvcpu.dp.plfd.InstrD [31]
  Optimizing cells in module \pl_riscv_cpu.
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][62]$5536:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537, B=0, Y=$memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [7] $memory\instrmem.instr_ram$rdmux[0][7][62]$a$5537 [2] 1'1 }, B=3'000, Y={ $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [7] $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [2] $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [0] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [31:8] $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [6:3] $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [1] } = { $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [7] $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [7] $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [7] $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [7] $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [7] $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [7] $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [7] 6'000000 $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [7] $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [2] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [7] $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [0] $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [0] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [0] }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][61]$5533:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534, B=$memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535, Y=$memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [16] $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [16] $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [6] $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [6] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][61]$a$5534 [6] 2'10 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [10] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [10] $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [8] $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [10] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][61]$b$5535 [8] 3'001 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [21:20] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [18] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [16] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [10:8] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [6:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [31:22] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [19] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [17] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [15:11] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [7] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [10] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [10] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [10] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [10] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [10] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [10] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [10] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [10] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [21] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [10] 6'010000 $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][60]$5530:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531, B=$memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532, Y=$memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [4] $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [5] $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][60]$a$5531 [5:4] 1'0 }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [4] $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [2] $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [4] $memory\instrmem.instr_ram$rdmux[0][7][60]$b$5532 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [20] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [18] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [15] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [12] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [9] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [7] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [31:21] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [19] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [17:16] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [14:13] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [11:10] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [8] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [6] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [3] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [12] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [12] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [12] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [12] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [12] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [12] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [12] 5'00000 $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [12] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [4] 3'000 $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [7] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [4] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][59]$5527:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528, B=$memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529, Y=$memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [5] $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [7] $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [5] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [7] $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [7] $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [7] $memory\instrmem.instr_ram$rdmux[0][7][59]$a$5528 [5] 1'0 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [10] $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [10] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [8] $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [10] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][59]$b$5529 [8] 3'001 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [21] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [18:16] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [10:7] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [31:22] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [20:19] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [15:11] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [6] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [10] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [10] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [10] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [10] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [10] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [10] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [10] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [10] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [10] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [21] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [17] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [7] 9'000000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][58]$5524:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525, B=$memory\instrmem.instr_ram$rdmux[0][7][58]$b$5526, Y=$memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525 [2] $memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525 [4] $memory\instrmem.instr_ram$rdmux[0][7][58]$a$5525 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][58]$b$5526 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][58]$b$5526 [4] $memory\instrmem.instr_ram$rdmux[0][7][58]$b$5526 [5:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [10:8] $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [31:11] $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [7:6] $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [3] $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [1:0] } = { 13'0000000000000 $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [9] $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [10] $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [4] $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [2] 3'000 $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [10] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][57]$5521:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522, B=$memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523, Y=$memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [7] $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [8:7] $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [7] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][57]$a$5522 [8:7] 3'010 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [10] 2'11 $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [2] $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [10] 4'0010 $memory\instrmem.instr_ram$rdmux[0][7][57]$b$5523 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [22] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [16:15] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [12] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [10] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [8:7] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [31:23] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [21:17] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [14:13] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [11] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [9] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [6] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [3] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [2] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [2] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [2] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [2] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [12] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [7] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [7] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [12] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [22] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [7] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [2] 2'11 $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [12] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [12] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [4] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [2] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][56]$5518:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519, B=$memory\instrmem.instr_ram$rdmux[0][7][56]$b$5520, Y=$memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [23] $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] 3'010 $memory\instrmem.instr_ram$rdmux[0][7][56]$a$5519 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][56]$b$5520 [4] $memory\instrmem.instr_ram$rdmux[0][7][56]$b$5520 [14] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][56]$b$5520 [4] $memory\instrmem.instr_ram$rdmux[0][7][56]$b$5520 [4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [23] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [14] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [7] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [31:24] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [22:15] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [13:8] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [6] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [3] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [2] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [2] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [2] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [2] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [2] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [2] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [2] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [2] 2'11 $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [5] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [14] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [2] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [7] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [2] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][55]$5515:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516, B=$memory\instrmem.instr_ram$rdmux[0][7][55]$b$5517, Y=$memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241
      New ports: A={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [4] $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [11] $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [4] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][55]$a$5516 [4] }, B={ 3'001 $memory\instrmem.instr_ram$rdmux[0][7][55]$b$5517 [14] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][55]$b$5517 [4] $memory\instrmem.instr_ram$rdmux[0][7][55]$b$5517 [4] $memory\instrmem.instr_ram$rdmux[0][7][55]$b$5517 [4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [22] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [20] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [17] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [14] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [11] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [9:8] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [31:23] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [21] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [19:18] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [16:15] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [13:12] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [10] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [7:6] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [11] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [11] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [5:4] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [17] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [4] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [9] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][54]$5512:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513, B=$memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514, Y=$memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513 [4] $memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513 [15] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][54]$a$5513 [4] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [12] $memory\instrmem.instr_ram$rdmux[0][7][54]$b$5514 [12] 2'01 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [16:14] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [12] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [8] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [31:17] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [13] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [11:9] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [7:5] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [14] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [14] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [14] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [14] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [12] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [12] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [12] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [4] 3'011 $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [12] 10'0110000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][53]$5509:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510, B=$memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511, Y=$memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238
      New ports: A={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [16] $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [7] $memory\instrmem.instr_ram$rdmux[0][7][53]$a$5510 [7] 2'10 }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [4] $memory\instrmem.instr_ram$rdmux[0][7][53]$b$5511 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [26] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [20] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [17:16] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [10] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [7] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [4] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [31:27] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [25:21] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [19:18] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [15:11] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [9:8] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [6:5] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [3] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [16] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [16] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [16] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [16] 2'11 $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [10] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [20] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [7] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [7] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [2] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [17] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [2] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [2] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [2] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [2] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [4] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [2] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [2] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][52]$5506:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][52]$a$5507, B=$memory\instrmem.instr_ram$rdmux[0][7][52]$b$5508, Y=$memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][52]$a$5507 [16] $memory\instrmem.instr_ram$rdmux[0][7][52]$a$5507 [16] $memory\instrmem.instr_ram$rdmux[0][7][52]$a$5507 [10] 5'01010 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][52]$b$5508 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][52]$b$5508 [4] $memory\instrmem.instr_ram$rdmux[0][7][52]$b$5508 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][52]$b$5508 [6] $memory\instrmem.instr_ram$rdmux[0][7][52]$b$5508 [4] 1'1 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [25] $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [16] $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [10:8] $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [6] $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [4] $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [31:26] $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [24:17] $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [15:11] $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [7] $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [5] $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [3] $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [1:0] } = { 14'00000000000000 $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [6] 5'00000 $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][51]$5503:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504, B=$memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505, Y=$memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235
      New ports: A={ 2'11 $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [4] $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [5] $memory\instrmem.instr_ram$rdmux[0][7][51]$a$5504 [5:4] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505 [4] $memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505 [5] $memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505 [5] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505 [4] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][51]$b$5505 [5:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [20] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [17] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [15:14] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [10] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [8:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [31:21] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [19:18] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [16] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [13:11] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [9] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [7] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [14] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [7] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [7] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [17] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [17] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [15] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [17] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [5] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [7] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [7:6] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][50]$5500:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][50]$a$5501, B=$memory\instrmem.instr_ram$rdmux[0][7][50]$b$5502, Y=$memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234
      New ports: A={ 3'001 $memory\instrmem.instr_ram$rdmux[0][7][50]$a$5501 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][50]$a$5501 [2] }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][50]$b$5502 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][50]$b$5502 [7] $memory\instrmem.instr_ram$rdmux[0][7][50]$b$5502 [4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [15:14] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [8:7] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [4] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [31:16] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [13:9] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [6:5] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [3] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [1:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [15] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [15] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [7] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [15] 5'00000 $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [15] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [15] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [15] 6'000110 $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][49]$5497:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498, B=$memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499, Y=$memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [7] $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [15] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][49]$a$5498 [7] 2'01 }, B={ 3'111 $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [4] $memory\instrmem.instr_ram$rdmux[0][7][49]$b$5499 [5:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [20] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [15] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [9] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [7] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [31:21] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [19:16] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [14:10] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [8] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [6] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [7] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [7] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [7] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [7] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [7] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [4] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [20] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [7] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [20] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [15] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [15] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [9] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [4] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [4] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][48]$5494:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495, B=$memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496, Y=$memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [8] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [7] $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [8] $memory\instrmem.instr_ram$rdmux[0][7][48]$a$5495 [8:7] 4'0010 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [2] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [6] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [2] $memory\instrmem.instr_ram$rdmux[0][7][48]$b$5496 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [25] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [16:15] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [12] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [8:4] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [31:26] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [24:17] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [14:13] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [11:9] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [3] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [6] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [6] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [6] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [6] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [12] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [12] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [8] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [12] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [8] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [12] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [12] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [16] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [16] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [8] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [8] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [6] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [4] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][47]$5491:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492, B=$memory\instrmem.instr_ram$rdmux[0][7][47]$b$5493, Y=$memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229
      New ports: A={ 2'11 $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [4] $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [4] $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [5] $memory\instrmem.instr_ram$rdmux[0][7][47]$a$5492 [5:4] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][47]$b$5493 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][47]$b$5493 [14] 4'1100 $memory\instrmem.instr_ram$rdmux[0][7][47]$b$5493 [4] $memory\instrmem.instr_ram$rdmux[0][7][47]$b$5493 [4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [21] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [15:14] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [9:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [31:22] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [20:16] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [13:10] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [7] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [7] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [7] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [7] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [21] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [15] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [7] 3'011 $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [8:7] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [7:6] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][46]$5488:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489, B=$memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490, Y=$memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [5] $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [5] $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [7] $memory\instrmem.instr_ram$rdmux[0][7][46]$a$5489 [5] 1'0 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490 [12] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490 [12] $memory\instrmem.instr_ram$rdmux[0][7][46]$b$5490 [12] 3'101 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [21] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [15:14] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [12] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [7] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [31:22] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [20:16] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [13] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [11:8] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [6] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [5] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [5] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [5] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [5] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [21] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [21] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [21] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [12] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [21] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [21] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [4] 3'011 $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [4] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [12] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [7] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [7] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][45]$5485:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486, B=$memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487, Y=$memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226
      New ports: A={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [7] $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [2] $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [7] 3'110 $memory\instrmem.instr_ram$rdmux[0][7][45]$a$5486 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [5] $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [11] $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [11] $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][45]$b$5487 [5] 2'10 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [25:24] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [19] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [16] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [11] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [7:4] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [31:26] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [23:20] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [18:17] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [15:12] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [10:8] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [3] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [6] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [6] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [6] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [24] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [6] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [2] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [7] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [5] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [6] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [6] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [6] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [2] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [2] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [6] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [7] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][44]$5482:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483, B=$memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484, Y=$memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [4] $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [16] $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][44]$a$5483 [4] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484 [5] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484 [4] $memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484 [5:4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][44]$b$5484 [5:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [22:21] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [18:16] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [9:8] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [31:23] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [20:19] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [15:10] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [7:6] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [3:0] } = { 8'00000000 $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [16] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [17] 6'010000 $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [4] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][43]$5479:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480, B=$memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481, Y=$memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [7] $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [5] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [5] $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [7] $memory\instrmem.instr_ram$rdmux[0][7][43]$a$5480 [5] 1'0 }, B={ 2'01 $memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481 [12] $memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481 [12] $memory\instrmem.instr_ram$rdmux[0][7][43]$b$5481 [12] 3'101 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [19] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [16] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [14:12] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [7] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [31:20] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [18:17] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [15] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [11:8] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [6] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [13] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [13] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [13] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [13] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [13:12] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [12] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [4] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [16] 2'01 $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [5] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [7] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][42]$5476:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477, B=$memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478, Y=$memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222
      New ports: A={ 2'11 $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [9] $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] $memory\instrmem.instr_ram$rdmux[0][7][42]$a$5477 [4] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [7] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [9] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [9] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [9] $memory\instrmem.instr_ram$rdmux[0][7][42]$b$5478 [7] 1'1 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [15:14] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [12] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [9] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [7] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [31:16] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [13] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [11:10] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [8] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [6:5] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [12] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [12] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [12] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [12] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [12] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [12] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [12] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [7] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [9] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [12] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [7] 7'1000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][41]$5473:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474, B=$memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475, Y=$memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220
      New ports: A={ 3'011 $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [4] $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [4] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [4] $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [5] $memory\instrmem.instr_ram$rdmux[0][7][41]$a$5474 [5:4] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [10] $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [10] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [10] $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [4] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [4] $memory\instrmem.instr_ram$rdmux[0][7][41]$b$5475 [4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [19:18] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [16] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [14] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [12] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [10:9] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [7:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [31:20] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [17] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [15] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [13] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [11] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [8] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [12] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [12] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [16] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [16] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [18] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [18] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [4] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [4] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [9] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [12] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [6] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][40]$5470:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][40]$a$5471, B=$memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472, Y=$memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][40]$a$5471 [20] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][40]$a$5471 [13] $memory\instrmem.instr_ram$rdmux[0][7][40]$a$5471 [13] $memory\instrmem.instr_ram$rdmux[0][7][40]$a$5471 [13] 4'1011 }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [7] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [7] $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [5] $memory\instrmem.instr_ram$rdmux[0][7][40]$b$5472 [5] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [20:19] $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [15:13] $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [7:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [31:21] $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [18:16] $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [12:8] $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [3:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [6] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [20] $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [4] $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [13] $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [5:4] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [7:6] $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][39]$5467:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468, B=$memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469, Y=$memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [5] $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [7] $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [7] $memory\instrmem.instr_ram$rdmux[0][7][39]$a$5468 [5] 1'1 }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [8] $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [8] $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [8] $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [4] $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [4] $memory\instrmem.instr_ram$rdmux[0][7][39]$b$5469 [4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [24] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [19] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [17] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [10:7] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [31:25] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [23:20] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [18] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [16:11] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [6] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [3:0] } = { 7'0000000 $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [5] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [5] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [5] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [5] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [17] 3'000 $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [8] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][38]$5464:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465, B=$memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466, Y=$memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [11] $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [11] $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [5] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [11] $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [5] $memory\instrmem.instr_ram$rdmux[0][7][38]$a$5465 [5] 1'1 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [11] $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [11] $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [4] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [11] $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][38]$b$5466 [4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [25] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [21] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [17:16] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [14:11] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [7] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [31:26] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [24:22] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [20:18] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [15] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [10:8] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [6] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [25] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [5] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [16] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [13] 2'01 $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [14] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [7] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [5] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][37]$5461:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462, B=$memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463, Y=$memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [5] $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [5] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][37]$a$5462 [5:4] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [8] 4'1100 $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [8] $memory\instrmem.instr_ram$rdmux[0][7][37]$b$5463 [5] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [27] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [25] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [22] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [12] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [9:8] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [31:28] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [26] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [24:23] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [21:13] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [11:10] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [7:6] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [5] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [5] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [5] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [5] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [22] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [22] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [9] 3'011 $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [8] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [9] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [8] 3'011 $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][36]$5458:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459, B=$memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460, Y=$memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213
      New ports: A={ 3'101 $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [5] $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [7] $memory\instrmem.instr_ram$rdmux[0][7][36]$a$5459 [5] 1'0 }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [9] $memory\instrmem.instr_ram$rdmux[0][7][36]$b$5460 [7] 2'01 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [19:18] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [14] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [12] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [10:9] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [7] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [31:20] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [17:15] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [13] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [11] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [8] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [6] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [18] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [18] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [18] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [18] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [12] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [18] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [12] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [12] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [9] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [4] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [7] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [12] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [5] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [7] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][35]$5455:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456, B=$memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457, Y=$memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [6] $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [4] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [6] $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [4] $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [4] $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [6] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][35]$a$5456 [4] }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [15] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [4] $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [4] 4'1000 $memory\instrmem.instr_ram$rdmux[0][7][35]$b$5457 [4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [19] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [15:11] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [7:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [31:20] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [18:16] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [10:8] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [13] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [13:12] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [13] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [4] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [4] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [4] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [4] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [7] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [7] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][34]$5452:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453, B=$memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454, Y=$memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [4] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [7] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [7] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [7] $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [4] $memory\instrmem.instr_ram$rdmux[0][7][34]$a$5453 [4] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [8] $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [5] $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [8] $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [8] 3'011 $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [5] $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [8] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][34]$b$5454 [5] 1'1 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [23] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [19:16] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [14:13] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [11] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [8:7] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [31:24] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [22:20] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [15] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [12] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [10:9] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [6] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [17] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [17] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [17] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [13] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [18] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [8] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [4] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [8] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][33]$5449:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450, B=$memory\instrmem.instr_ram$rdmux[0][7][33]$b$5451, Y=$memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450 [4] $memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450 [4] $memory\instrmem.instr_ram$rdmux[0][7][33]$a$5450 [2] }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][33]$b$5451 [9] $memory\instrmem.instr_ram$rdmux[0][7][33]$b$5451 [7] $memory\instrmem.instr_ram$rdmux[0][7][33]$b$5451 [7] 2'10 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [20] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [9:7] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [4] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [31:21] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [19:10] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [6:5] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [3] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [1:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [20] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [20] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [20] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [20] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [20] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [20] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [20] 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [2] 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [4] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [2] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][32]$5446:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447, B=$memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448, Y=$memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [4] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [4] $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [5] $memory\instrmem.instr_ram$rdmux[0][7][32]$a$5447 [5:4] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448 [5] $memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448 [5] $memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448 [5] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][32]$b$5448 [5:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [20] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [17] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [9] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [7:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [31:21] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [19:18] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [16:10] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [8] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [3:0] } = { 3'000 $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [6] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [6] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [5] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [5] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [17] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [5] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [6:5] 5'00001 $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][31]$5443:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][31]$a$5444, B=$memory\instrmem.instr_ram$rdmux[0][7][31]$b$5445, Y=$memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][31]$a$5444 [7] 3'101 $memory\instrmem.instr_ram$rdmux[0][7][31]$a$5444 [9] $memory\instrmem.instr_ram$rdmux[0][7][31]$a$5444 [7] 1'0 }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][31]$b$5445 [9] $memory\instrmem.instr_ram$rdmux[0][7][31]$b$5445 [7] $memory\instrmem.instr_ram$rdmux[0][7][31]$b$5445 [7] $memory\instrmem.instr_ram$rdmux[0][7][31]$b$5445 [9] $memory\instrmem.instr_ram$rdmux[0][7][31]$b$5445 [7] 1'1 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [22] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [17:15] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [9] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [7] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [31:23] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [21:18] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [14:10] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [8] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [6:5] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [4] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [4] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [4] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [4] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [4] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [4] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [4] 3'011 $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [4] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [4] 2'01 $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][30]$5440:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441, B=$memory\instrmem.instr_ram$rdmux[0][7][30]$b$5442, Y=$memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [12] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][30]$a$5441 [7] 2'01 }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][30]$b$5442 [4] 3'100 $memory\instrmem.instr_ram$rdmux[0][7][30]$b$5442 [5:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [16] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [13:12] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [8:7] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [31:17] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [15:14] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [11:9] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [6] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [3:0] } = { 3'000 $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [5] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [13:12] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [12] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [13:12] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [13:12] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [12] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [12] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [12] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [4] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [4] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][29]$5437:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][29]$a$5438, B=$memory\instrmem.instr_ram$rdmux[0][7][29]$b$5439, Y=$memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202
      New ports: A={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][29]$a$5438 [9] $memory\instrmem.instr_ram$rdmux[0][7][29]$a$5438 [9] $memory\instrmem.instr_ram$rdmux[0][7][29]$a$5438 [9] 2'01 }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][29]$b$5439 [14] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][29]$b$5439 [4] $memory\instrmem.instr_ram$rdmux[0][7][29]$b$5439 [4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [20] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [14] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [12] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [9] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [31:21] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [19:15] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [13] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [11:10] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [8:6] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [20] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [20] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [20] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [20] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [4] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [4] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [20] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [9] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [9] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [9] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [9] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [12] 2'01 $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [4] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][28]$5434:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435, B=$memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436, Y=$memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [8] $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [8] $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [2] $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [2] $memory\instrmem.instr_ram$rdmux[0][7][28]$a$5435 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436 [7] $memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436 [7] $memory\instrmem.instr_ram$rdmux[0][7][28]$b$5436 [4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [24] $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [15] $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [8:7] $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [4] $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [31:25] $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [23:16] $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [14:9] $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [6:5] $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [3] $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [1:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [24] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [8] 3'000 $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [15] $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [15] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [8] 6'000110 $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][27]$5431:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][27]$a$5432, B=$memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433, Y=$memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][27]$a$5432 [25] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][27]$a$5432 [8] $memory\instrmem.instr_ram$rdmux[0][7][27]$a$5432 [8] $memory\instrmem.instr_ram$rdmux[0][7][27]$a$5432 [8] 3'101 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [7] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [7] $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [5] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [7] $memory\instrmem.instr_ram$rdmux[0][7][27]$b$5433 [5] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [25] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [22] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [13] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [11:10] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [8:7] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [31:26] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [24:23] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [21:14] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [12] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [9] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [6] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [25] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [22] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [5] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [5] 4'0011 $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [7] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [5] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [7] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][26]$5428:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429, B=$memory\instrmem.instr_ram$rdmux[0][7][26]$b$5430, Y=$memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [11] $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [11] $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [11] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][26]$a$5429 [2] }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][26]$b$5430 [8:7] $memory\instrmem.instr_ram$rdmux[0][7][26]$b$5430 [7] $memory\instrmem.instr_ram$rdmux[0][7][26]$b$5430 [8:7] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [21:20] $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [11] $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [9:7] $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [31:22] $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [19:12] $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [10] $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [6:3] $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [1:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [21] $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [21] $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [9] $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [21] $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [21] $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [21] 10'0000000010 $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][25]$5425:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][25]$a$5426, B=$memory\instrmem.instr_ram$rdmux[0][7][25]$b$5427, Y=$memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196
      New ports: A={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][25]$a$5426 [12] $memory\instrmem.instr_ram$rdmux[0][7][25]$a$5426 [12:11] 2'01 }, B={ 5'01001 $memory\instrmem.instr_ram$rdmux[0][7][25]$b$5427 [4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [24] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [16] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [12:11] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [31:25] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [23:17] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [15:13] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [10:6] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [11] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [11] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [11] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [11] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [24] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [24] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [24] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [4] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [4] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [4] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [16] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [12] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [12] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [4] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [4] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][24]$5422:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423, B=$memory\instrmem.instr_ram$rdmux[0][7][24]$b$5424, Y=$memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [4] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][24]$a$5423 [5:4] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][24]$b$5424 [4] $memory\instrmem.instr_ram$rdmux[0][7][24]$b$5424 [4] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][24]$b$5424 [14] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][24]$b$5424 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][24]$b$5424 [4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [27] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [24] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [20] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [16] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [14] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [8:7] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [31:28] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [26:25] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [23:21] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [19:17] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [15] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [13:9] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [6] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5] 6'001110 $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [8] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][23]$5419:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420, B=$memory\instrmem.instr_ram$rdmux[0][7][23]$b$5421, Y=$memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [20] $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [20] $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [20] $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [7] $memory\instrmem.instr_ram$rdmux[0][7][23]$a$5420 [7] 2'01 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][23]$b$5421 [25] 6'101010 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [25] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [21:20] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [15] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [7] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [31:26] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [24:22] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [19:16] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [14:8] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [6] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [20] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [20] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [20] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [20] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [4] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [20] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [4] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [21] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [21] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [15] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [15] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [15] 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [4] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [4] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][22]$5416:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][22]$a$5417, B=$memory\instrmem.instr_ram$rdmux[0][7][22]$b$5418, Y=$memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][22]$a$5417 [7] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][22]$a$5417 [8:7] 3'111 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][22]$b$5418 [4] $memory\instrmem.instr_ram$rdmux[0][7][22]$b$5418 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][22]$b$5418 [5] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][22]$b$5418 [5:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [25:24] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [15] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [13] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [8:7] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [31:26] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [23:16] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [14] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [12:9] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [6] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [3] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [1:0] } = { 1'0 $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [8] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [15] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [13] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [13] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [15] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [15] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [13] 9'000110011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][21]$5413:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414, B=$memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415, Y=$memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [13] $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [13] $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][21]$a$5414 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [13] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [2] $memory\instrmem.instr_ram$rdmux[0][7][21]$b$5415 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [31] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [23] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [13] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [10:9] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [30:24] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [22:14] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [12:11] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [8:3] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [1:0] } = { 2'00 $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [2] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [13] 3'000 $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [13] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [13] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [13] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [13] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [13] 3'000 $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][20]$5410:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411, B=$memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412, Y=$memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189
      New ports: A={ 2'00 $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [11] $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [11] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][20]$a$5411 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [2] $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [13] $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [2] $memory\instrmem.instr_ram$rdmux[0][7][20]$b$5412 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [29] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [27] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [13] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [11] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [9] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [31:30] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [28] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [26:14] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [12] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [10] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [8:3] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [1:0] } = { 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [29] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [9] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [13] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [13] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [13] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [13] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [13] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [9] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][19]$5407:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408, B=$memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409, Y=$memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [11] $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [11] $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [2] 2'11 $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [2] $memory\instrmem.instr_ram$rdmux[0][7][19]$a$5408 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [4] $memory\instrmem.instr_ram$rdmux[0][7][19]$b$5409 [5:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [30] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [16] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [11:9] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [31] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [29:17] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [15:12] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [8:6] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [3] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [1:0] } = { 2'00 $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [2] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [2] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [11] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [11] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [11] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [16] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [16] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][18]$5404:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405, B=$memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406, Y=$memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405 [2] $memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][18]$a$5405 [2] }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [2] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [11] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [11] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [11] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [2] $memory\instrmem.instr_ram$rdmux[0][7][18]$b$5406 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [30] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [24:23] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [16] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [11] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [31] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [29:25] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [22:17] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [15:12] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [10:6] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [3] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [1:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [11] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [23] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [11] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [16] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [16] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [4] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [4] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][17]$5401:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402, B=$memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403, Y=$memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [13] $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [2] $memory\instrmem.instr_ram$rdmux[0][7][17]$a$5402 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [2] $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [13] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][17]$b$5403 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [24] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [13] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [9] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [31:25] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [23:14] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [12:10] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [8:3] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [1:0] } = { 1'0 $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [24] 3'000 $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [13] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [13] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [13] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [13] 3'100 $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [13] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [13] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [13] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [13] 4'0001 $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][16]$5398:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399, B=$memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400, Y=$memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [2] $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [13] $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [13] $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [2] $memory\instrmem.instr_ram$rdmux[0][7][16]$a$5399 [2] }, B={ 2'01 $memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400 [13] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][16]$b$5400 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [19:18] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [13] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [9] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [31:20] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [17:14] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [12:10] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [8:3] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [1:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [13] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [18] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [18] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [13] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [13] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [13] 3'000 $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [2] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][15]$5395:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396, B=$memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397, Y=$memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [11] $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [11] $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [2] $memory\instrmem.instr_ram$rdmux[0][7][15]$a$5396 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][15]$b$5397 [5:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [31] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [16] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [11] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [9] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [30:17] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [15:12] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [10] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [8:6] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [3] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [1:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [11] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [11] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [11] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [2] 2'01 $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [16] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [11] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][14]$5392:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393, B=$memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394, Y=$memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [11] $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [2] $memory\instrmem.instr_ram$rdmux[0][7][14]$a$5393 [2] }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [2] $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [11] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][14]$b$5394 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [21] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [19] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [11] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [9] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [31:22] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [20] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [18:12] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [10] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [8:3] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [1:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [11] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [11] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [11] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [2] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][13]$5389:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390, B=$memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391, Y=$memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [13] $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [13] $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [2] $memory\instrmem.instr_ram$rdmux[0][7][13]$a$5390 [2] }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391 [13] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][13]$b$5391 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [17] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [13] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [9] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [31:18] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [16:14] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [12:10] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [8:3] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [1:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [13] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [13] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [17] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [13] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [13] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][12]$5386:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387, B=$memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388, Y=$memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [4] $memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [5] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [5:4] $memory\instrmem.instr_ram$rdmux[0][7][12]$a$5387 [5:4] 1'0 }, B={ 2'00 $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [13] $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [13] $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [13] 2'11 $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [2] $memory\instrmem.instr_ram$rdmux[0][7][12]$b$5388 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [31] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [21:20] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [17] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [13] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [9] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [30:22] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [19:18] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [16:14] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [12:10] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [8:6] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [3] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [1:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [13] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [17] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [4] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][11]$5383:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384, B=$memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385, Y=$memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [16] $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [2] $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [16] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][11]$a$5384 [2] }, B={ 2'00 $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [11] $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [11] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [2] $memory\instrmem.instr_ram$rdmux[0][7][11]$b$5385 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [30] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [19] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [16] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [14:13] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [11] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [31] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [29:20] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [18:17] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [15] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [12] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [10:6] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [3] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [1:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [11] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [11] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [16] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [16] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [11] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [2] 2'11 $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][10]$5380:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381, B=$memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382, Y=$memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [11] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [11] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [2] 2'11 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [2] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [4] $memory\instrmem.instr_ram$rdmux[0][7][10]$b$5382 [5:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [20] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [16] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [11:9] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [31:21] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [19:17] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [15:12] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [8:6] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [3] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [20] 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [2] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [11] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [2] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [11] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [11] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [16] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [16] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [11] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [2] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][9]$5377:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378, B=$memory\instrmem.instr_ram$rdmux[0][7][9]$b$5379, Y=$memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172
      New ports: A={ 2'01 $memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [4] $memory\instrmem.instr_ram$rdmux[0][7][9]$a$5378 [5:4] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][9]$b$5379 [11] $memory\instrmem.instr_ram$rdmux[0][7][9]$b$5379 [9] $memory\instrmem.instr_ram$rdmux[0][7][9]$b$5379 [9] 2'10 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [11:9] $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [31:12] $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [8:6] $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [3:0] } = { 5'00000 $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [4] $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [5] $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [5] $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [5] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [5] $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [5] $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [5] $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][8]$5374:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][8]$a$5375, B=$memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376, Y=$memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][8]$a$5375 [25] $memory\instrmem.instr_ram$rdmux[0][7][8]$a$5375 [9] $memory\instrmem.instr_ram$rdmux[0][7][8]$a$5375 [9] $memory\instrmem.instr_ram$rdmux[0][7][8]$a$5375 [9] 2'10 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][8]$b$5376 [5:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [25] $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [11:9] $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [31:26] $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [24:12] $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [8:6] $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [3:0] } = { 2'00 $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [4] $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [4] $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [4] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [5] $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [5] $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [5:4] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [5] $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [5] $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [5] $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][7]$5371:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372, B=$memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373, Y=$memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [4] $memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][7]$a$5372 [5:4] }, B={ 2'01 $memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373 [4] $memory\instrmem.instr_ram$rdmux[0][7][7]$b$5373 [5:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [24] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [22:21] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [10:9] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [31:25] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [23] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [20:11] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [8:6] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [3:0] } = { 6'000000 $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [24] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [21] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [5] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [5] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [5] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][6]$5368:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369, B=$memory\instrmem.instr_ram$rdmux[0][7][6]$b$5370, Y=$memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369 [8] $memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369 [8] 3'000 $memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369 [8] $memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][6]$a$5369 [2] }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][6]$b$5370 [5:4] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][6]$b$5370 [5:4] $memory\instrmem.instr_ram$rdmux[0][7][6]$b$5370 [5:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [26] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [21:20] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [15] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [11] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [8] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [31:27] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [25:22] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [19:16] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [14:12] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [10:9] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [7:6] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [3] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [20] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [26] 5'00000 $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [11] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [15] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [15] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [15] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [11] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [2] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [4] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [4] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][5]$5365:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][5]$a$5366, B=$memory\instrmem.instr_ram$rdmux[0][7][5]$b$5367, Y=$memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][5]$a$5366 [4] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][5]$a$5366 [4] $memory\instrmem.instr_ram$rdmux[0][7][5]$a$5366 [4:3] 1'1 }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][5]$b$5367 [9] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][5]$b$5367 [9] 3'000 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [25] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [13] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [11] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [9] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [4:2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [31:26] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [24:14] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [12] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [10] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [8:5] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [1:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [11] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [11] 6'000000 $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [11] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [11] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [11] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [4] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [4] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [4:3] 3'111 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][4]$5362:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363, B=$memory\instrmem.instr_ram$rdmux[0][7][4]$b$5364, Y=$memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [2] $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [4] $memory\instrmem.instr_ram$rdmux[0][7][4]$a$5363 [2] }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][4]$b$5364 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][4]$b$5364 [4] $memory\instrmem.instr_ram$rdmux[0][7][4]$b$5364 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [25] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [23] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [7] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [4] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [31:26] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [24] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [22:8] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [6:5] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [3] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [1:0] } = { 2'00 $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [25] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [25] 13'0000000000000 $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [4] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [2] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [2] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][3]$5359:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360, B=$memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361, Y=$memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [4] $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [2] $memory\instrmem.instr_ram$rdmux[0][7][3]$a$5360 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [2] $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [16] $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [16] 4'0110 $memory\instrmem.instr_ram$rdmux[0][7][3]$b$5361 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [25] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [23] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [16] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [9:8] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [4:2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [31:26] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [24] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [22:17] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [15:10] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [7:5] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [16] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [16] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [23] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [23] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [23] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [16] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [3] 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [16] 6'000000 $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [4:3] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [3] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][2]$5356:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357, B=$memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358, Y=$memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357 [4:3] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357 [3] $memory\instrmem.instr_ram$rdmux[0][7][2]$a$5357 [4:3] 1'1 }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [16] $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [16] $memory\instrmem.instr_ram$rdmux[0][7][2]$b$5358 [7] 3'100 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [25] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [23] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [16] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [7] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [4:2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [31:26] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [24] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [22:17] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [15:8] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [6:5] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [16] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [16] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [23] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [23] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [23] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [16] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [16] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [16] 3'000 $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [16] 6'000000 $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [4:3] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][1]$5353:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354, B=$memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355, Y=$memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354 [16] $memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354 [16] 3'010 $memory\instrmem.instr_ram$rdmux[0][7][1]$a$5354 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355 [9] $memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355 [7] $memory\instrmem.instr_ram$rdmux[0][7][1]$b$5355 [7] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [26] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [16] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [9:7] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [31:27] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [25:17] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [15:10] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [6:3] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [16] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [16] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [26] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [26] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [26] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [8] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [16] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [7] 4'0000 $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [16] 13'0000001001011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][0]$5350:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351, B=$memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352, Y=$memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [2] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [16] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [2] }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352 [15] $memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352 [15] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$b$5352 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [25] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [16:15] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [7] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [31:26] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [24:17] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [14:8] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [6:3] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [1:0] } = { 1'0 $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [15] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [15] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [15] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [15] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [16:15] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [15] 19'0000000000001001011 }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1419:
      Old ports: A=2'00, B={ $auto$wreduce.cc:461:run$2591 [31] $auto$wreduce.cc:461:run$2591 [23] }, Y={ $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$320 [31] $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$320 [23] }
      New ports: A=1'0, B=$auto$wreduce.cc:461:run$2591 [31], Y=$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$320 [31]
      New connections: $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$320 [23] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1452:
      Old ports: A=2'00, B={ $auto$wreduce.cc:461:run$2588 [23] $auto$wreduce.cc:461:run$2588 [31] }, Y={ $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$317 [23] $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$317 [31] }
      New ports: A=1'0, B=$auto$wreduce.cc:461:run$2588 [23], Y=$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$317 [23]
      New connections: $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$317 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1485:
      Old ports: A=2'00, B={ $auto$wreduce.cc:461:run$2585 [15] $auto$wreduce.cc:461:run$2585 [31] }, Y={ $auto$wreduce.cc:461:run$2573 [15] $auto$wreduce.cc:461:run$2573 [31] }
      New ports: A=1'0, B=$auto$wreduce.cc:461:run$2585 [15], Y=$auto$wreduce.cc:461:run$2573 [15]
      New connections: $auto$wreduce.cc:461:run$2573 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1518:
      Old ports: A=2'00, B={ $flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$332 [31] $flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$332 [7] }, Y={ $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$311 [31] $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$311 [7] }
      New ports: A=1'0, B=$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$332 [7], Y=$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$311 [7]
      New connections: $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$311 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1577:
      Old ports: A=2'00, B={ $flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$347 [31] $flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$347 [15] }, Y={ $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$326 [31] $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$326 [15] }
      New ports: A=1'0, B=$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$347 [31], Y=$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$326 [31]
      New connections: $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$326 [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1607:
      Old ports: A=2'00, B={ $flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$344 [31] $flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$344 [15] }, Y={ $auto$wreduce.cc:461:run$2578 [31] $auto$wreduce.cc:461:run$2578 [15] }
      New ports: A=1'0, B=$flatten\datamem.$4$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:199$81_EN[31:0]$344 [15], Y=$auto$wreduce.cc:461:run$2578 [15]
      New connections: $auto$wreduce.cc:461:run$2578 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\rvcpu.\c.\ad.$procmux$762:
      Old ports: A=$auto$wreduce.cc:461:run$2599 [2:0], B=3'000, Y=$flatten\rvcpu.\c.\ad.$5\ALUControl[3:0] [2:0]
      New ports: A={ 1'1 $auto$wreduce.cc:461:run$2599 [0] }, B=2'00, Y=$flatten\rvcpu.\c.\ad.$5\ALUControl[3:0] [1:0]
      New connections: $flatten\rvcpu.\c.\ad.$5\ALUControl[3:0] [2] = $flatten\rvcpu.\c.\ad.$5\ALUControl[3:0] [0]
  Optimizing cells in module \pl_riscv_cpu.
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][31]$5251:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252, B=0, Y=$memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [7] $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [2] $memory\instrmem.instr_ram$rdmux[0][6][31]$a$5252 [0] }, B=3'000, Y={ $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [2] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [0] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [31:8] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [6:3] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [1] } = { $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] 6'000000 $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [2] 2'00 $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [0] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [0] 2'00 $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [0] }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][30]$5248:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249, B=$memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250, Y=$memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [12] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [20] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [18] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [12] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [4] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [15] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [12] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [7] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [9] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [4] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [7] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [5] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [10] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [10] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [21:20] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [18] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [16] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [6] $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [10:8] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][30]$b$5250 [6:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [25] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [22:20] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [18:15] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [12:4] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [31:26] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [24:23] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [19] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [14:13] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [3] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [25] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [25] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [25] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [25] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [25] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [25] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [22:21] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][29]$5245:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246, B=$memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247, Y=$memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106
      New ports: A={ 3'000 $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [9] $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [10] $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [4] $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [2] $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [10] $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [10:8] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [5] $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][29]$a$5246 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [10] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [21] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [17] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [18:16] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [10:7] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [5:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [23] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [21:20] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [18:15] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [11:4] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [31:24] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [22] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [19] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [14:12] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [3] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [23] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [23] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [23] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [23] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [23] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [23] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [23] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [23] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [21] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][28]$5242:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243, B=$memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244, Y=$memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [23] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [2] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [5] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [14] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [14] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [2] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [7] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [7] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][28]$a$5243 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [22] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [22] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [7] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [16:15] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [12] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [12] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [10] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [4] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [8:7] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [23:20] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [16:14] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [12] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [10:7] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [5:4] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [31:24] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [19:17] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [13] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [11] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [6] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [3] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [2] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [2] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [2] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [2] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [12] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [21] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [21] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [12] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [2] 2'11 $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [12] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [2] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][27]$5239:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240, B=$memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241, Y=$memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [14] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [14] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [12] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [12] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [12] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [16:14] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [12] 2'01 $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [8] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [4] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [5] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [22] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [4] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [20] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [17] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [4] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [11] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [14] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [11] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [9:8] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [5:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [25:20] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [17:14] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [12:11] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [9:8] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [31:26] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [19:18] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [13] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [10] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [7:6] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [25] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [17] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [12] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [9] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][26]$5236:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237, B=$memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238, Y=$memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102
      New ports: A={ 3'000 $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [25] 3'000 $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [16] $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [10:8] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [6] $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][26]$a$5237 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [16] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [10] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [20] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [17:16] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [10] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [4] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [7] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [2] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [4] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [2] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [28:24] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [20] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [17:16] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [10:6] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [4:2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [31:29] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [23:21] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [19:18] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [15:11] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [5] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [28] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [28] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [28] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [20] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [7] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [7] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [3] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [17] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [6] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [3] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [3] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [3] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][25]$5233:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234, B=$memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235, Y=$memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [15] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [15] 3'000 $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [15] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [15] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [15:14] 2'01 $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [8:7] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [2] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [4] $memory\instrmem.instr_ram$rdmux[0][6][25]$a$5234 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [14] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [7] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [17] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [15] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [20] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [17] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [5] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [15:14] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [7] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [10] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [8:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [26] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [24] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [22:20] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [17:14] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [12] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [10] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [8:4] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [31:27] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [25] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [23] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [19:18] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [13] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [11] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [9] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [3] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [1:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [24] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [7] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [22] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [17] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [12] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [6] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][24]$5230:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231, B=$memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232, Y=$memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [6] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [12] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [12] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [25] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [8] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [12] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [16] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [16:15] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [8] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [12] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [6] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [4] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [8:4] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [7] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [7] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [7] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [20] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [15] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [9] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [15] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [9] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [4] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [7] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [5] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [5:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [28:25] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [22] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [20] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [17:15] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [13:11] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [9:4] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [31:29] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [24:23] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [21] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [19:18] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [14] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [10] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [3] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [28] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [28] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [28] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [8] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [20] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [20] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [17] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [13] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][23]$5227:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228, B=$memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229, Y=$memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [5] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [21] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [21] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [21] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [4] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [15:14] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [12] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [7] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [7] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [4] $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][23]$a$5228 [5:4] }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [7] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [15] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [21] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [7] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [15:14] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [7] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [9:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [28] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [25] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [22:20] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [15:14] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [12] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [10:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [31:29] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [27:26] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [24:23] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [19:16] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [13] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [11] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [28] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [28] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [28] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [25] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [25] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [12] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [21] 3'011 $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [8] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [12] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][22]$5224:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225, B=$memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226, Y=$memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096
      New ports: A={ 2'00 $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [16] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [22:21] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [17] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [18:16] 2'10 $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [9:8] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [5:4] 1'0 }, B={ $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [25:24] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [7] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [5] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [19] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [6] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [6] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [16] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [6] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [11] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [7:4] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [25:15] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [11] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [9:4] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [31:26] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [14:12] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [10] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [3] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [6] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [6] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [6] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [24] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [6] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [2] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [2] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [2] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [6] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [7] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][21]$5221:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222, B=$memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223, Y=$memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [7] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [9] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [15:14] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [12] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [12] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [7] $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [9] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][21]$a$5222 [4] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [19] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [16] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [14:12] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [5] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [7] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [7] $memory\instrmem.instr_ram$rdmux[0][6][21]$b$5223 [5:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [19:12] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [10:7] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [31:20] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [11] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [6] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [13] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [13] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [13] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [13] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [13:12] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [12] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [4] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [5] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][20]$5218:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219, B=$memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220, Y=$memory\instrmem.instr_ram$rdmux[0][5][10]$a$5093
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [6] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [20] $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [4] $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [13] $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [20:19] $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [5] $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [15:13] $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [7:6] $memory\instrmem.instr_ram$rdmux[0][6][20]$a$5219 [7:4] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [12] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [12] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [16] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [18] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [18] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [4] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [4] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [19:18] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [9] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [16] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [14] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [12] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [12] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [6] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [10:9] $memory\instrmem.instr_ram$rdmux[0][6][20]$b$5220 [7:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][10]$a$5093 [27:26] $memory\instrmem.instr_ram$rdmux[0][5][10]$a$5093 [24:9] $memory\instrmem.instr_ram$rdmux[0][5][10]$a$5093 [7:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][10]$a$5093 [31:28] $memory\instrmem.instr_ram$rdmux[0][5][10]$a$5093 [25] $memory\instrmem.instr_ram$rdmux[0][5][10]$a$5093 [8] $memory\instrmem.instr_ram$rdmux[0][5][10]$a$5093 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][5][10]$a$5093 [24] $memory\instrmem.instr_ram$rdmux[0][5][10]$a$5093 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][19]$5215:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216, B=$memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217, Y=$memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [16] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [21] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [13] 2'01 $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [17:16] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [14:11] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [7] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [7] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [5:4] }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [24] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [5] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [5] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [5] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [19] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [17] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [17] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [8] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [5] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [10:7] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [5:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [25:24] $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [22:16] $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [14:7] $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [31:26] $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [23] $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [15] $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [6] $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [25] $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [25] $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [5] $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [14] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][18]$5212:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213, B=$memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214, Y=$memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [18] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [18] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [12] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [18] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [12] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [12] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [19:18] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [9] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [4] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [7] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [14] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [12] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [12] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [5] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [10:9] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [7] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [7] $memory\instrmem.instr_ram$rdmux[0][6][18]$a$5213 [5:4] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [5] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [27] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [25] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [5] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [22] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [9] 3'011 $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [8] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [9] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [8] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [12] 2'01 $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [9:8] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [5:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [28:27] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [25] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [23:7] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [31:29] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [26] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [24] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [6] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [28] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [28] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [28] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [22] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [22] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][17]$5209:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210, B=$memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211, Y=$memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [17] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [17] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [23] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [18] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [8] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [19:16] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [8] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [14:13] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [4] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [11] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [8:7] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [5:4] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [13:12] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [4] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [4] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [4] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [19] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [7] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [15:11] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [7:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [26:25] $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [23:21] $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [19:11] $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [8:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [31:27] $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [24] $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [20] $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [10:9] $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [26] $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [13] $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [8] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][16]$5206:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207, B=$memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208, Y=$memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [6] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [5] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [17] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [20] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [5] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [17] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [6] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [9] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [4] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [7:4] 1'0 }, B={ $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [20] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [20] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [20] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [20] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [20] 3'000 $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [4] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [9:7] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [2] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [2] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [4] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [26] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [24] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [22:20] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [18:16] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [10:4] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [31:27] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [25] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [23] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [19] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [15:11] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [3] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [1:0] } = { 3'000 $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [16] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [24] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [24] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [22] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][15]$5203:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204, B=$memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205, Y=$memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [13:12] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [12] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [13] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [13:12] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [4] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [4] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [8:7] $memory\instrmem.instr_ram$rdmux[0][6][15]$a$5204 [5:4] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [22] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [17:15] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [4] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [9] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [7] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [22] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [18:12] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [10:7] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [31:23] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [21:19] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [11] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [6] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [3:0] } = { 3'000 $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [5] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [13:12] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [12] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [13:12] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [12] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [12] 2'00 $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][14]$5200:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201, B=$memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202, Y=$memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [4] $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [24] 3'000 $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [15] $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [8] 2'01 $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [8:7] $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [2] $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [4] $memory\instrmem.instr_ram$rdmux[0][6][14]$a$5201 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [20] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [20] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [4] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [20] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [9] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [9] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [14] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [12] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [9] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [4] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [4] $memory\instrmem.instr_ram$rdmux[0][6][14]$b$5202 [5:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [25:23] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [20] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [16:14] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [12] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [9:7] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [5:4] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [31:26] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [22:21] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [19:17] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [13] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [11:10] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [6] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [3] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [1:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [24] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [20] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [8] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [20] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [15] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [15] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [12] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][13]$5197:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198, B=$memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199, Y=$memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [21] $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [9] $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [21] $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [21] $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [21:20] 3'000 $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [11] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [9:7] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [2] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][13]$a$5198 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [25] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [22] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [5] 2'01 $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [7] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [13] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [11:10] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [7] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [8:7] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [5] $memory\instrmem.instr_ram$rdmux[0][6][13]$b$5199 [5:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [27] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [25:24] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [22:20] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [17:16] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [13] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [11:4] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [31:28] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [26] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [23] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [19:18] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [15:14] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [12] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [3] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [1:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [22:21] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [17] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [6] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [6] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][12]$5194:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195, B=$memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196, Y=$memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [27] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [24] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [20] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [16] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [14] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [8:7] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5] $memory\instrmem.instr_ram$rdmux[0][6][12]$a$5195 [5:4] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [24] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [24] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [24] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [4] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [4] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [4] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [16] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [12] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [12] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [12:11] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [4] $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [4] 2'00 $memory\instrmem.instr_ram$rdmux[0][6][12]$b$5196 [5:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [27] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [25:24] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [22:20] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [17:11] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [9:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [31:28] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [26] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [23] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [19:18] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [10] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [11] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [11] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [11] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [11] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [25] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [22] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [17] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [8] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][11]$5191:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192, B=$memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193, Y=$memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [8] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [15] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [25:24] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [13] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [15] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [13] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [8:7] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][11]$a$5192 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [20] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [4] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [25] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [4] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [21:20] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [15] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [15] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [4] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [4] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [7] $memory\instrmem.instr_ram$rdmux[0][6][11]$b$5193 [5:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [30] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [27] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [25:24] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [21:20] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [16:15] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [13] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [9:7] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [5:4] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [31] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [29:28] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [26] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [23:22] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [19:17] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [14] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [12:10] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [6] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [3] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [20] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [20] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [20] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [20] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [21] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [21] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [15] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [15] 3'000 $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][10]$5188:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189, B=$memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190, Y=$memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [29] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [27] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [9] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [13] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [13] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [11] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [9] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [9] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [31] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [2] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [23] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [10:9] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [31] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [29:26] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [23] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [13] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [11:9] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [30] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [25:24] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [22:14] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [12] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [8:3] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [29] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [13] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [13] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [13] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [13] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][9]$5185:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186, B=$memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187, Y=$memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [30] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [24:23] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [16] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [11] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [4] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [4] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][9]$a$5186 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [30] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [2] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [11] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [16] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [11:9] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][9]$b$5187 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [30] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [27] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [24:23] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [16] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [11:9] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [5:4] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [31] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [29:28] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [26:25] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [22:17] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [15:12] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [8:6] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [3] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [1:0] } = { 2'00 $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [27] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [11] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [23] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [11] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [16] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [16] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][8]$5182:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183, B=$memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184, Y=$memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [13] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [19:18] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [13] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [2] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [9] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [24] 2'10 $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [13] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [13] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [9] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [24] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [21] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [19:18] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [13] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [10:9] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [31:25] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [23:22] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [20] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [17:14] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [12:11] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [8:3] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [1:0] } = { 1'0 $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [24] 3'000 $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [13] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [13] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [18] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [18] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [13] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [13] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [13] 3'000 $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [2] 3'001 $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][7]$5179:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180, B=$memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181, Y=$memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [21] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [19] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [11] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [11] 2'10 $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [11] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [2] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [9] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [2] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [31] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [11] 2'01 $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [16] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [16] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [2] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [11] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [9] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][7]$b$5181 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [31] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [21] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [19:16] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [12:9] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [5:4] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [30:22] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [20] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [15:13] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [8:6] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [3] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [1:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [11] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [11] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [12:11] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [11] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][6]$5176:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177, B=$memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178, Y=$memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [31] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [21:20] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [17] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [13] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [2] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [4] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [9] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][6]$a$5177 [2] }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [17] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [13] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [13] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [2] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [13] 2'01 $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [9] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [2] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [31] $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [21:20] $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [17:12] $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [10:9] $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [5:4] $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [30:22] $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [19:18] $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [11] $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [8:6] $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [3] $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [1:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [13] $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [17] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][5]$5173:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174, B=$memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175, Y=$memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [2] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [11] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [20] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [11] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [11:9] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][5]$a$5174 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [30] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [19] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [16] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [14:13] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [11] 2'11 $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][5]$b$5175 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [30] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [24] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [21:19] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [16] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [14:13] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [11:9] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [5:4] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [31] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [29:25] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [23:22] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [18:17] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [15] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [12] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [8:6] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [3] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [20] 3'000 $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [24] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [11] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [11] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [11] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [16] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [16] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [11] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [2] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][4]$5170:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171, B=$memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172, Y=$memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [25] $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [4] $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [11:9] $memory\instrmem.instr_ram$rdmux[0][6][4]$a$5171 [5:4] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [4] $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [11:9] $memory\instrmem.instr_ram$rdmux[0][6][4]$b$5172 [5:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [26:25] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [20] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [11:9] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [5:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [31:27] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [24:21] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [19:12] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [8:6] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [3:0] } = { 2'00 $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [20] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [20] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [20] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [5] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [5] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [5] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [5] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [5] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][3]$5167:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168, B=$memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169, Y=$memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [11] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [15] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [21:20] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [15] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [11] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [4] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [4] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [8] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [5:4] $memory\instrmem.instr_ram$rdmux[0][6][3]$a$5168 [2] }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [24] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [21] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [22:21] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [5] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [5] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [10:9] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [4] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [5:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [26] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [24:20] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [15] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [11:8] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [5:4] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [31:27] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [25] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [19:16] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [14:12] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [7:6] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [3] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [20] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [26] 3'000 $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [24] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [15] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [15] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [11] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [2] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][2]$5164:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165, B=$memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166, Y=$memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [25] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [25] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [25] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [23] 3'000 $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [7] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [2] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [4] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [2] $memory\instrmem.instr_ram$rdmux[0][6][2]$a$5165 [2] }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [11] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [13] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [11] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [9] $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [4] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][2]$b$5166 [4:2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [28] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [26:25] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [23] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [13] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [11] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [9] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [7] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [5:2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [31:29] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [27] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [24] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [22:14] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [12] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [10] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [8] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [6] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [1:0] } = { 2'00 $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [28] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [11] 5'00000 $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [11] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [11] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [11] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [11] 2'00 $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [4] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][1]$5161:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162, B=$memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163, Y=$memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [25] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [16] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [23] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [16] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [4] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [7] $memory\instrmem.instr_ram$rdmux[0][6][1]$a$5162 [4:2] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [25] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [3] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [23] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [16] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [9:8] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [3] $memory\instrmem.instr_ram$rdmux[0][6][1]$b$5163 [4:2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [25:22] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [16] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [9:7] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [4:2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [31:26] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [21:17] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [15:10] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [6:5] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [16] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [16] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [23] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [23] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [23] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [16] 3'000 $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [16] 6'000000 $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [4:3] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][0]$5158:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159, B=$memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160, Y=$memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [15] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [16] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [25] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [15] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [15] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [16:15] 3'001 $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [7] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [26] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [26] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [8] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [16] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [7] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [16] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [16] 2'01 $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [9:7] $memory\instrmem.instr_ram$rdmux[0][6][0]$b$5160 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [27:23] $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [18] $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [16:15] $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [10:7] $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [31:28] $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [22:19] $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [17] $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [14:11] $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [6:3] $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [18] $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [24] $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [27] $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [27] 15'000000000001011 }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1653:
      Old ports: A=2'00, B={ $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$326 [31] $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$326 [15] }, Y={ $auto$wreduce.cc:461:run$2567 [31] $auto$wreduce.cc:461:run$2567 [15] }
      New ports: A=1'0, B=$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$326 [31], Y=$auto$wreduce.cc:461:run$2567 [31]
      New connections: $auto$wreduce.cc:461:run$2567 [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1671:
      Old ports: A=2'00, B={ $auto$wreduce.cc:461:run$2578 [31] $auto$wreduce.cc:461:run$2578 [15] }, Y={ $auto$wreduce.cc:461:run$2564 [31] $auto$wreduce.cc:461:run$2564 [15] }
      New ports: A=1'0, B=$auto$wreduce.cc:461:run$2578 [15], Y=$auto$wreduce.cc:461:run$2564 [15]
      New connections: $auto$wreduce.cc:461:run$2564 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1689:
      Old ports: A=2'00, B={ $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$320 [31] $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$320 [23] }, Y={ $auto$wreduce.cc:461:run$2561 [31] $auto$wreduce.cc:461:run$2561 [23] }
      New ports: A=1'0, B=$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$320 [31], Y=$auto$wreduce.cc:461:run$2561 [31]
      New connections: $auto$wreduce.cc:461:run$2561 [23] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1707:
      Old ports: A=2'00, B={ $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$317 [23] $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$317 [31] }, Y={ $flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$296 [23] $flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$296 [31] }
      New ports: A=1'0, B=$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$317 [23], Y=$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$296 [23]
      New connections: $flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$296 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1725:
      Old ports: A=2'00, B={ $auto$wreduce.cc:461:run$2573 [15] $auto$wreduce.cc:461:run$2573 [31] }, Y={ $flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$293 [15] $flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$293 [31] }
      New ports: A=1'0, B=$auto$wreduce.cc:461:run$2573 [15], Y=$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$293 [15]
      New connections: $flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$293 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1743:
      Old ports: A=2'00, B={ $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$311 [31] $flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$311 [7] }, Y={ $flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$290 [31] $flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$290 [7] }
      New ports: A=1'0, B=$flatten\datamem.$3$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$311 [7], Y=$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$290 [7]
      New connections: $flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$290 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\rvcpu.\c.\ad.$procmux$776:
      Old ports: A=$flatten\rvcpu.\c.\ad.$5\ALUControl[3:0], B=4'0111, Y=$flatten\rvcpu.\c.\ad.$4\ALUControl[3:0]
      New ports: A={ 1'1 $flatten\rvcpu.\c.\ad.$5\ALUControl[3:0] [1:0] }, B=3'011, Y={ $flatten\rvcpu.\c.\ad.$4\ALUControl[3:0] [3] $flatten\rvcpu.\c.\ad.$4\ALUControl[3:0] [1:0] }
      New connections: $flatten\rvcpu.\c.\ad.$4\ALUControl[3:0] [2] = $flatten\rvcpu.\c.\ad.$4\ALUControl[3:0] [0]
  Optimizing cells in module \pl_riscv_cpu.
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][5][15]$5107:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108, B=$memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109, Y=$memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [25] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [22:20] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [18:15] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [12:4] $memory\instrmem.instr_ram$rdmux[0][5][15]$a$5108 [2] 1'1 }, B={ $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] 3'000 $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [2] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [7] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [0] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [0] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [2] $memory\instrmem.instr_ram$rdmux[0][5][15]$b$5109 [0] }, Y={ $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [25] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [22:20] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [18:15] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [12:4] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [2] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [0] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [31:26] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [24:23] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [19] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [14:13] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [3] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [1] } = { $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [25] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [25] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [25] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [25] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [25] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [25] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [22:21] 4'0000 $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [0] }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][5][14]$5104:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105, B=$memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106, Y=$memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [2] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [21] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [12] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [23:20] 2'11 $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [16:14] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [12] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [10:7] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [2] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [5:4] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [2] $memory\instrmem.instr_ram$rdmux[0][5][14]$a$5105 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [23] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [23] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [23] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [23] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [21] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [21:20] $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [18:15] 2'00 $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [11:4] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][14]$b$5106 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [28] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [25:20] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [18:14] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [12:2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [31:29] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [27:26] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [19] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [13] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [28] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [28] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [28] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [24] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [25] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [3] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][5][13]$5101:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102, B=$memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103, Y=$memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [28:24] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [20] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [7] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [7] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [20] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [17:16] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [6] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [3] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [3] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [10:6] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [2] $memory\instrmem.instr_ram$rdmux[0][5][13]$a$5102 [4:2] }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [25] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [25] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [25:20] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [17:14] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [12:11] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [9] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [9:8] 2'00 $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [5:4] 2'00 }, Y={ $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [28:20] $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [17:14] $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [12:2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [31:29] $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [19:18] $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [13] $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [28] $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [28] $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [28] $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [3] $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [17] $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][5][12]$5098:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099, B=$memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100, Y=$memory\instrmem.instr_ram$rdmux[0][4][6]$a$5033
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [28:25] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [8] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [20] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [22] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [20] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [20] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [17:15] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [13] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [13:11] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [4] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [9:4] $memory\instrmem.instr_ram$rdmux[0][5][12]$a$5099 [2] }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [24] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [26] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [7] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [24] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [22] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [22:20] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [17:14] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [12] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [12] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [6] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [10] 1'1 $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [8:4] $memory\instrmem.instr_ram$rdmux[0][5][12]$b$5100 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][4][6]$a$5033 [28:20] $memory\instrmem.instr_ram$rdmux[0][4][6]$a$5033 [17:4] $memory\instrmem.instr_ram$rdmux[0][4][6]$a$5033 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][4][6]$a$5033 [31:29] $memory\instrmem.instr_ram$rdmux[0][4][6]$a$5033 [19:18] $memory\instrmem.instr_ram$rdmux[0][4][6]$a$5033 [3] $memory\instrmem.instr_ram$rdmux[0][4][6]$a$5033 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][4][6]$a$5033 [28] $memory\instrmem.instr_ram$rdmux[0][4][6]$a$5033 [28] $memory\instrmem.instr_ram$rdmux[0][4][6]$a$5033 [28] 1'0 $memory\instrmem.instr_ram$rdmux[0][4][6]$a$5033 [17] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][5][11]$5095:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096, B=$memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097, Y=$memory\instrmem.instr_ram$rdmux[0][4][5]$b$5031
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [6] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [24] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [6] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [2] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [25:15] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [2] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [2] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [6] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [11] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [7] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [9:4] $memory\instrmem.instr_ram$rdmux[0][5][11]$a$5096 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [28] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [28] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [25] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [25] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [25] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [12] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [21] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [22:20] 3'011 $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [8] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [15:14] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [12] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [12] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [6] $memory\instrmem.instr_ram$rdmux[0][5][11]$b$5097 [10:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][4][5]$b$5031 [29:4] $memory\instrmem.instr_ram$rdmux[0][4][5]$b$5031 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][4][5]$b$5031 [31:30] $memory\instrmem.instr_ram$rdmux[0][4][5]$b$5031 [3] $memory\instrmem.instr_ram$rdmux[0][4][5]$b$5031 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][4][5]$b$5031 [29] $memory\instrmem.instr_ram$rdmux[0][4][5]$b$5031 [29] $memory\instrmem.instr_ram$rdmux[0][4][5]$b$5031 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][5][10]$5092:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][5][10]$a$5093, B=$memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094, Y=$memory\instrmem.instr_ram$rdmux[0][4][5]$a$5030
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][5][10]$a$5093 [27:26] $memory\instrmem.instr_ram$rdmux[0][5][10]$a$5093 [24:9] $memory\instrmem.instr_ram$rdmux[0][5][10]$a$5093 [7] $memory\instrmem.instr_ram$rdmux[0][5][10]$a$5093 [7:4] }, B={ $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [13] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [13] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [13] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [13:12] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [12] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [4] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [19:12] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [5] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [10:7] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [5] $memory\instrmem.instr_ram$rdmux[0][5][10]$b$5094 [5:4] }, Y={ $memory\instrmem.instr_ram$rdmux[0][4][5]$a$5030 [27:26] $memory\instrmem.instr_ram$rdmux[0][4][5]$a$5030 [24:4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][4][5]$a$5030 [31:28] $memory\instrmem.instr_ram$rdmux[0][4][5]$a$5030 [25] $memory\instrmem.instr_ram$rdmux[0][4][5]$a$5030 [3:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][4][5]$a$5030 [24] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][5][9]$5089:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090, B=$memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091, Y=$memory\instrmem.instr_ram$rdmux[0][4][4]$b$5028
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [28:27] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [22] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [25] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [22] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [23:7] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [5] $memory\instrmem.instr_ram$rdmux[0][5][9]$a$5090 [5:4] }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [25] $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [25] $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [25:24] $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [5] $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [22:16] $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [14] $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [14:7] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][9]$b$5091 [5:4] }, Y=$memory\instrmem.instr_ram$rdmux[0][4][4]$b$5028 [28:4]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][4][4]$b$5028 [31:29] $memory\instrmem.instr_ram$rdmux[0][4][4]$b$5028 [3:0] } = { $memory\instrmem.instr_ram$rdmux[0][4][4]$b$5028 [28] $memory\instrmem.instr_ram$rdmux[0][4][4]$b$5028 [28] $memory\instrmem.instr_ram$rdmux[0][4][4]$b$5028 [28] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][5][8]$5086:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087, B=$memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088, Y=$memory\instrmem.instr_ram$rdmux[0][4][4]$a$5027
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [16] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [24] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [26] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [24] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [24] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [22] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [22:20] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [18:16] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [5] 4'0000 $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [10:4] $memory\instrmem.instr_ram$rdmux[0][5][8]$a$5087 [2] }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [26] $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [26:25] $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [13] $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [23:21] $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [4] $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [19:11] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [8] $memory\instrmem.instr_ram$rdmux[0][5][8]$b$5088 [8:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][4][4]$a$5027 [28:4] $memory\instrmem.instr_ram$rdmux[0][4][4]$a$5027 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][4][4]$a$5027 [31:29] $memory\instrmem.instr_ram$rdmux[0][4][4]$a$5027 [3] $memory\instrmem.instr_ram$rdmux[0][4][4]$a$5027 [1:0] } = 6'000011
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][5][7]$5083:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084, B=$memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085, Y=$memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [25:23] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [8] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [20] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [15] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [15] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [16:14] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [12] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [12] 1'1 $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [9:7] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [5:4] $memory\instrmem.instr_ram$rdmux[0][5][7]$a$5084 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [12] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [13:12] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [22] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [12] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [18:12] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [10:7] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [5] $memory\instrmem.instr_ram$rdmux[0][5][7]$b$5085 [5:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [25:22] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [20] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [18:12] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [10:4] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [31:26] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [21] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [19] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [11] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [3] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [1:0] } = { 3'000 $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [6] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [24] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [20] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [20] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][5][6]$5080:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081, B=$memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082, Y=$memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [11] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [27] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [25] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [25:24] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [22] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [22:20] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [17:11] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [8] $memory\instrmem.instr_ram$rdmux[0][5][6]$a$5081 [9:4] 1'0 }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [27] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [22] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [25:24] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [21] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [22:20] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [17:16] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [6] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [13] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [6] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [11:4] $memory\instrmem.instr_ram$rdmux[0][5][6]$b$5082 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024 [28:20] $memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024 [17:4] $memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024 [31:29] $memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024 [19:18] $memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024 [3] $memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024 [28] $memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024 [28] $memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024 [28] 1'0 $memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024 [17] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][5][5]$5077:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078, B=$memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079, Y=$memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [31] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [29] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [29:26] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [23] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [13] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [13] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [13] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [11:9] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [2] 2'01 $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [2] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [20] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [30] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [20] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [20] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [27] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [20] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [25:24] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [21] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [21:20] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [16:15] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [9] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [9:7] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [5:4] $memory\instrmem.instr_ram$rdmux[0][5][5]$b$5079 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [31:23] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [21:20] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [16:15] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [13] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [11:7] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [5:4] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [22] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [19:17] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [14] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [12] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [6] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [3] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [21] 1'0 $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [15] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [15] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][5][4]$5074:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075, B=$memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076, Y=$memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [24] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [13] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [24] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [18] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [18] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [21] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [19:18] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [13] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [10:9] 1'1 $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [2] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [30] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [27] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [23] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [24:23] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [11] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [16] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [16] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [11] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [11:9] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [5:4] $memory\instrmem.instr_ram$rdmux[0][5][4]$b$5076 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [30] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [27] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [25:21] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [19:18] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [16] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [13] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [11:9] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [5:4] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [31] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [29:28] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [26] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [20] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [17] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [15:14] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [12] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [8:6] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [3] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [1:0] } = { 2'00 $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [27] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [16] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][5][3]$5071:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072, B=$memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073, Y=$memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [31] $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [21:20] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [17] $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [17:12] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [10:9] $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [5:4] $memory\instrmem.instr_ram$rdmux[0][5][3]$a$5072 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [31] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [21] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [12] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [19:16] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [11] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [12:9] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [5:4] $memory\instrmem.instr_ram$rdmux[0][5][3]$b$5073 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [31] $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [21:9] $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [5:4] $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [30:22] $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [8:6] $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [3] $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [1:0] } = { 4'0000 $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [13] $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [13] $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][5][2]$5068:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069, B=$memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070, Y=$memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018
      New ports: A={ 2'00 $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [20] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [26:25] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [5] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [20] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [5] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [5] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [5] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [11:9] $memory\instrmem.instr_ram$rdmux[0][5][2]$a$5069 [5:4] 1'0 }, B={ $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [20] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [30] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [24] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [11] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [24] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [21:19] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [16] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [11] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [14:13] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [11:9] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [5:4] $memory\instrmem.instr_ram$rdmux[0][5][2]$b$5070 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [31:30] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [27:24] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [21:19] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [16:13] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [11:9] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [5:4] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [29:28] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [23:22] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [18:17] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [12] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [8:6] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [3] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [27] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [27] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [15] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [15] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [16] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [16] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [2] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][5][1]$5065:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066, B=$memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067, Y=$memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [28] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [11] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [26:25] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [23] 3'000 $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [11] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [11] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [4] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [9] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [4] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [7] $memory\instrmem.instr_ram$rdmux[0][5][1]$a$5066 [5:2] }, B={ $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [26] 2'00 $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [26] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [24] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [24:20] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [15] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [11] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [2] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [11:8] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [2] $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [5:4] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][1]$b$5067 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [30] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [28:20] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [15] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [13:7] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [5:2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [31] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [29] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [19:16] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [14] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [6] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [20] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [28] 1'0 $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [15] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [15] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [11] 1'0 $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][5][0]$5062:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063, B=$memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064, Y=$memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [24] $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [27:23] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [18] $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [16:15] $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [10:7] 2'10 $memory\instrmem.instr_ram$rdmux[0][5][0]$a$5063 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [16] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [23] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [16] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [25:22] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [16] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [16] 1'0 $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [4] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [9:7] $memory\instrmem.instr_ram$rdmux[0][5][0]$b$5064 [4:2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [30] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [27:22] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [18] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [16:15] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [10:7] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [4:2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [31] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [29:28] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [21:19] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [17] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [14:11] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [6:5] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [18] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [27] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [27] 8'00000000 $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [3] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [3] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1977:
      Old ports: A={ $auto$wreduce.cc:461:run$2567 [31] $auto$wreduce.cc:461:run$2567 [15] }, B=2'00, Y={ $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [31] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [15] }
      New ports: A=$auto$wreduce.cc:461:run$2567 [31], B=1'0, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [31]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:200$82_EN[31:0]$195 [15] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1986:
      Old ports: A={ $auto$wreduce.cc:461:run$2564 [31] $auto$wreduce.cc:461:run$2564 [15] }, B=2'00, Y={ $auto$wreduce.cc:461:run$2551 [31] $auto$wreduce.cc:461:run$2551 [15] }
      New ports: A=$auto$wreduce.cc:461:run$2564 [15], B=1'0, Y=$auto$wreduce.cc:461:run$2551 [15]
      New connections: $auto$wreduce.cc:461:run$2551 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$1995:
      Old ports: A={ $auto$wreduce.cc:461:run$2561 [31] $auto$wreduce.cc:461:run$2561 [23] }, B=2'00, Y={ $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [31] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [23] }
      New ports: A=$auto$wreduce.cc:461:run$2561 [31], B=1'0, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [31]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:194$80_EN[31:0]$189 [23] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$2004:
      Old ports: A={ $flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$296 [23] $flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$296 [31] }, B=2'00, Y={ $auto$wreduce.cc:461:run$2547 [23] $auto$wreduce.cc:461:run$2547 [31] }
      New ports: A=$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:193$79_EN[31:0]$296 [23], B=1'0, Y=$auto$wreduce.cc:461:run$2547 [23]
      New connections: $auto$wreduce.cc:461:run$2547 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$2013:
      Old ports: A={ $flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$293 [15] $flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$293 [31] }, B=2'00, Y={ $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [15] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [31] }
      New ports: A=$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$293 [15], B=1'0, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [15]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:192$78_EN[31:0]$183 [31] = 1'0
    Consolidated identical input bits for $mux cell $flatten\datamem.$procmux$2022:
      Old ports: A={ $flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$290 [31] $flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$290 [7] }, B=2'00, Y={ $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [31] $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [7] }
      New ports: A=$flatten\datamem.$2$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$290 [7], B=1'0, Y=$flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [7]
      New connections: $flatten\datamem.$0$memwr$\data_ram$/openlane/designs/pl_riscv_cpu/src/pl_riscv_cpu.v:191$77_EN[31:0]$180 [31] = 1'0
  Optimizing cells in module \pl_riscv_cpu.
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][4][7]$5035:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036, B=$memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037, Y=$memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [28] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [24] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [25:20] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [18:14] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [12] $memory\instrmem.instr_ram$rdmux[0][4][7]$a$5036 [12:2] 1'1 }, B={ $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [25] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [25] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [25] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [22:21] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [22:20] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [18:15] 2'00 $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [12:4] 1'0 $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [2] $memory\instrmem.instr_ram$rdmux[0][4][7]$b$5037 [0] }, Y={ $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [28:27] $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [25:20] $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [18:2] $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [0] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [31:29] $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [26] $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [19] $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [1] } = { $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [28] $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [28] $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [28] $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [25] $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [3] $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [0] }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][4][6]$5032:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][4][6]$a$5033, B=$memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034, Y=$memory\instrmem.instr_ram$rdmux[0][3][3]$a$5000
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][4][6]$a$5033 [28:20] $memory\instrmem.instr_ram$rdmux[0][4][6]$a$5033 [17:4] 1'0 $memory\instrmem.instr_ram$rdmux[0][4][6]$a$5033 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [28:20] $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [17:14] $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [12] $memory\instrmem.instr_ram$rdmux[0][4][6]$b$5034 [12:2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][3][3]$a$5000 [28:20] $memory\instrmem.instr_ram$rdmux[0][3][3]$a$5000 [17:2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][3][3]$a$5000 [31:29] $memory\instrmem.instr_ram$rdmux[0][3][3]$a$5000 [19:18] $memory\instrmem.instr_ram$rdmux[0][3][3]$a$5000 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][3][3]$a$5000 [28] $memory\instrmem.instr_ram$rdmux[0][3][3]$a$5000 [28] $memory\instrmem.instr_ram$rdmux[0][3][3]$a$5000 [28] $memory\instrmem.instr_ram$rdmux[0][3][3]$a$5000 [3] $memory\instrmem.instr_ram$rdmux[0][3][3]$a$5000 [17] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][4][5]$5029:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][4][5]$a$5030, B=$memory\instrmem.instr_ram$rdmux[0][4][5]$b$5031, Y=$memory\instrmem.instr_ram$rdmux[0][3][2]$b$4998
      New ports: A={ 2'00 $memory\instrmem.instr_ram$rdmux[0][4][5]$a$5030 [27:26] $memory\instrmem.instr_ram$rdmux[0][4][5]$a$5030 [24] $memory\instrmem.instr_ram$rdmux[0][4][5]$a$5030 [24:4] 1'0 }, B={ $memory\instrmem.instr_ram$rdmux[0][4][5]$b$5031 [29:4] $memory\instrmem.instr_ram$rdmux[0][4][5]$b$5031 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][3][2]$b$4998 [29:4] $memory\instrmem.instr_ram$rdmux[0][3][2]$b$4998 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][3][2]$b$4998 [31:30] $memory\instrmem.instr_ram$rdmux[0][3][2]$b$4998 [3] $memory\instrmem.instr_ram$rdmux[0][3][2]$b$4998 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][3][2]$b$4998 [29] $memory\instrmem.instr_ram$rdmux[0][3][2]$b$4998 [29] $memory\instrmem.instr_ram$rdmux[0][3][2]$b$4998 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][4][4]$5026:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][4][4]$a$5027, B=$memory\instrmem.instr_ram$rdmux[0][4][4]$b$5028, Y=$memory\instrmem.instr_ram$rdmux[0][3][2]$a$4997
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][4][4]$a$5027 [28:4] $memory\instrmem.instr_ram$rdmux[0][4][4]$a$5027 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][4][4]$b$5028 [28] $memory\instrmem.instr_ram$rdmux[0][4][4]$b$5028 [28:4] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][3][2]$a$4997 [29:4] $memory\instrmem.instr_ram$rdmux[0][3][2]$a$4997 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][3][2]$a$4997 [31:30] $memory\instrmem.instr_ram$rdmux[0][3][2]$a$4997 [3] $memory\instrmem.instr_ram$rdmux[0][3][2]$a$4997 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][3][2]$a$4997 [29] $memory\instrmem.instr_ram$rdmux[0][3][2]$a$4997 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][4][3]$5023:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024, B=$memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025, Y=$memory\instrmem.instr_ram$rdmux[0][3][1]$b$4995
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024 [28] $memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024 [28:20] $memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024 [17] $memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024 [17:4] $memory\instrmem.instr_ram$rdmux[0][4][3]$a$5024 [2] }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [6] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [24] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [20] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [25:22] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [20] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [20] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [18:12] 1'0 $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [10:4] $memory\instrmem.instr_ram$rdmux[0][4][3]$b$5025 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][3][1]$b$4995 [29:20] $memory\instrmem.instr_ram$rdmux[0][3][1]$b$4995 [18:4] $memory\instrmem.instr_ram$rdmux[0][3][1]$b$4995 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][3][1]$b$4995 [31:30] $memory\instrmem.instr_ram$rdmux[0][3][1]$b$4995 [19] $memory\instrmem.instr_ram$rdmux[0][3][1]$b$4995 [3] $memory\instrmem.instr_ram$rdmux[0][3][1]$b$4995 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][3][1]$b$4995 [29] $memory\instrmem.instr_ram$rdmux[0][3][1]$b$4995 [29] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][4][2]$5020:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021, B=$memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022, Y=$memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [30] 1'0 $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [27] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [27] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [13] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [25:21] 1'0 $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [19:18] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [16] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [16] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [13] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [13] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [11:9] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [5:4] $memory\instrmem.instr_ram$rdmux[0][4][2]$a$5021 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [31:23] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [21] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [21:20] 1'0 $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [15] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [15] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [16:15] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [13] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [11:7] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [5:4] $memory\instrmem.instr_ram$rdmux[0][4][2]$b$5022 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994 [31:15] $memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994 [13] $memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994 [11:7] $memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994 [5:4] $memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994 [14] $memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994 [12] $memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994 [6] $memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994 [3] $memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994 [1:0] } = 6'000011
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][4][1]$5017:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018, B=$memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019, Y=$memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [31:30] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [27:24] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [15] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [21:19] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [16] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [16] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [16:13] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [2] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [11:9] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [5:4] $memory\instrmem.instr_ram$rdmux[0][4][1]$a$5018 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [31] 2'00 $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [13] 2'00 $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [13] $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [21:9] $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [5:4] $memory\instrmem.instr_ram$rdmux[0][4][1]$b$5019 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [31:30] $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [27:24] $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [22:9] $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [5:4] $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [29:28] $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [23] $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [8:6] $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [3] $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [27] $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [27] $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [22] $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][4][0]$5014:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015, B=$memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016, Y=$memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [18] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [30] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [27] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [27:22] 2'00 $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [18] 1'0 $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [16:15] 3'000 $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [10:7] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [3] $memory\instrmem.instr_ram$rdmux[0][4][0]$a$5015 [4:2] }, B={ $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [20] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [30] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [28:20] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [15] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [15] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [11] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [15] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [13:7] $memory\instrmem.instr_ram$rdmux[0][4][0]$b$5016 [5:2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [31:30] $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [28:20] $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [18:15] $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [13:7] $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [5:2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [29] $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [19] $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [14] $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [6] $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [28] 2'00 $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [3] 2'11 }
  Optimizing cells in module \pl_riscv_cpu.
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][3][3]$4999:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][3][3]$a$5000, B=$memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001, Y=$memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][3][3]$a$5000 [28:20] $memory\instrmem.instr_ram$rdmux[0][3][3]$a$5000 [17] $memory\instrmem.instr_ram$rdmux[0][3][3]$a$5000 [17:2] 1'1 }, B={ $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [28:27] $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [25] $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [25:20] $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [18:2] $memory\instrmem.instr_ram$rdmux[0][3][3]$b$5001 [0] }, Y={ $memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983 [28:20] $memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983 [18:2] $memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983 [0] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983 [31:29] $memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983 [19] $memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983 [1] } = { $memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983 [28] $memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983 [28] $memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983 [28] $memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983 [3] $memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983 [0] }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][3][2]$4996:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][3][2]$a$4997, B=$memory\instrmem.instr_ram$rdmux[0][3][2]$b$4998, Y=$memory\instrmem.instr_ram$rdmux[0][2][1]$a$4982
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][3][2]$a$4997 [29:4] 1'0 $memory\instrmem.instr_ram$rdmux[0][3][2]$a$4997 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][3][2]$b$4998 [29:4] $memory\instrmem.instr_ram$rdmux[0][3][2]$b$4998 [2] $memory\instrmem.instr_ram$rdmux[0][3][2]$b$4998 [2] }, Y=$memory\instrmem.instr_ram$rdmux[0][2][1]$a$4982 [29:2]
      New connections: { $memory\instrmem.instr_ram$rdmux[0][2][1]$a$4982 [31:30] $memory\instrmem.instr_ram$rdmux[0][2][1]$a$4982 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][2][1]$a$4982 [29] $memory\instrmem.instr_ram$rdmux[0][2][1]$a$4982 [29] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][3][1]$4993:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994, B=$memory\instrmem.instr_ram$rdmux[0][3][1]$b$4995, Y=$memory\instrmem.instr_ram$rdmux[0][2][0]$b$4980
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994 [31:15] 1'0 $memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994 [13] 1'0 $memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994 [11:7] 1'0 $memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994 [5:4] $memory\instrmem.instr_ram$rdmux[0][3][1]$a$4994 [2] }, B={ $memory\instrmem.instr_ram$rdmux[0][3][1]$b$4995 [29] $memory\instrmem.instr_ram$rdmux[0][3][1]$b$4995 [29] $memory\instrmem.instr_ram$rdmux[0][3][1]$b$4995 [29:20] 1'0 $memory\instrmem.instr_ram$rdmux[0][3][1]$b$4995 [18:4] $memory\instrmem.instr_ram$rdmux[0][3][1]$b$4995 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][2][0]$b$4980 [31:4] $memory\instrmem.instr_ram$rdmux[0][2][0]$b$4980 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][2][0]$b$4980 [3] $memory\instrmem.instr_ram$rdmux[0][2][0]$b$4980 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][3][0]$4990:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991, B=$memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992, Y=$memory\instrmem.instr_ram$rdmux[0][2][0]$a$4979
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [31:30] $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [28:20] 1'0 $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [18:15] 1'0 $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [13:7] $memory\instrmem.instr_ram$rdmux[0][3][0]$a$4991 [5:2] }, B={ $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [31:30] $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [27] $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [27:24] $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [22] $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [22:9] $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [4] 1'0 $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [5:4] 1'0 $memory\instrmem.instr_ram$rdmux[0][3][0]$b$4992 [2] }, Y={ $memory\instrmem.instr_ram$rdmux[0][2][0]$a$4979 [31:30] $memory\instrmem.instr_ram$rdmux[0][2][0]$a$4979 [28:7] $memory\instrmem.instr_ram$rdmux[0][2][0]$a$4979 [5:2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][2][0]$a$4979 [29] $memory\instrmem.instr_ram$rdmux[0][2][0]$a$4979 [6] $memory\instrmem.instr_ram$rdmux[0][2][0]$a$4979 [1:0] } = { $memory\instrmem.instr_ram$rdmux[0][2][0]$a$4979 [28] $memory\instrmem.instr_ram$rdmux[0][2][0]$a$4979 [3] 2'11 }
  Optimizing cells in module \pl_riscv_cpu.
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][2][1]$4981:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][2][1]$a$4982, B=$memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983, Y=$memory\instrmem.instr_ram$rdmux[0][1][0]$b$4974
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][2][1]$a$4982 [29:2] 1'1 }, B={ $memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983 [28] $memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983 [28:20] $memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983 [3] $memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983 [18:2] $memory\instrmem.instr_ram$rdmux[0][2][1]$b$4983 [0] }, Y={ $memory\instrmem.instr_ram$rdmux[0][1][0]$b$4974 [29:2] $memory\instrmem.instr_ram$rdmux[0][1][0]$b$4974 [0] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][1][0]$b$4974 [31:30] $memory\instrmem.instr_ram$rdmux[0][1][0]$b$4974 [1] } = { $memory\instrmem.instr_ram$rdmux[0][1][0]$b$4974 [29] $memory\instrmem.instr_ram$rdmux[0][1][0]$b$4974 [29] $memory\instrmem.instr_ram$rdmux[0][1][0]$b$4974 [0] }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][2][0]$4978:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][2][0]$a$4979, B=$memory\instrmem.instr_ram$rdmux[0][2][0]$b$4980, Y=$memory\instrmem.instr_ram$rdmux[0][1][0]$a$4973
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][2][0]$a$4979 [31:30] $memory\instrmem.instr_ram$rdmux[0][2][0]$a$4979 [28] $memory\instrmem.instr_ram$rdmux[0][2][0]$a$4979 [28:7] $memory\instrmem.instr_ram$rdmux[0][2][0]$a$4979 [3] $memory\instrmem.instr_ram$rdmux[0][2][0]$a$4979 [5:2] }, B={ $memory\instrmem.instr_ram$rdmux[0][2][0]$b$4980 [31:4] 1'0 $memory\instrmem.instr_ram$rdmux[0][2][0]$b$4980 [2] }, Y=$memory\instrmem.instr_ram$rdmux[0][1][0]$a$4973 [31:2]
      New connections: $memory\instrmem.instr_ram$rdmux[0][1][0]$a$4973 [1:0] = 2'11
  Optimizing cells in module \pl_riscv_cpu.
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][1][0]$4972:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][1][0]$a$4973, B=$memory\instrmem.instr_ram$rdmux[0][1][0]$b$4974, Y=$memory\instrmem.instr_ram$rdmux[0][0][0]$a$4970
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][1][0]$a$4973 [31:2] 1'1 }, B={ $memory\instrmem.instr_ram$rdmux[0][1][0]$b$4974 [29] $memory\instrmem.instr_ram$rdmux[0][1][0]$b$4974 [29] $memory\instrmem.instr_ram$rdmux[0][1][0]$b$4974 [29:2] $memory\instrmem.instr_ram$rdmux[0][1][0]$b$4974 [0] }, Y={ $memory\instrmem.instr_ram$rdmux[0][0][0]$a$4970 [31:2] $memory\instrmem.instr_ram$rdmux[0][0][0]$a$4970 [0] }
      New connections: $memory\instrmem.instr_ram$rdmux[0][0][0]$a$4970 [1] = $memory\instrmem.instr_ram$rdmux[0][0][0]$a$4970 [0]
  Optimizing cells in module \pl_riscv_cpu.
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][0][0]$4969:
      Old ports: A=$memory\instrmem.instr_ram$rdmux[0][0][0]$a$4970, B=32'x, Y=\rvcpu.dp.plfd.InstrF
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][0][0]$a$4970 [31:2] $memory\instrmem.instr_ram$rdmux[0][0][0]$a$4970 [0] }, B=31'x, Y={ \rvcpu.dp.plfd.InstrF [31:2] \rvcpu.dp.plfd.InstrF [0] }
      New connections: \rvcpu.dp.plfd.InstrF [1] = \rvcpu.dp.plfd.InstrF [0]
  Optimizing cells in module \pl_riscv_cpu.
Performed a total of 283 changes.

37.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
<suppressed ~372 debug messages>
Removed a total of 124 cells.

37.6. Executing OPT_SHARE pass.

37.7. Executing OPT_DFF pass (perform DFF optimizations).

37.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 0 unused cells and 1386 unused wires.
<suppressed ~1 debug messages>

37.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.
<suppressed ~39 debug messages>

37.10. Rerunning OPT passes. (Maybe there is more to do..)

37.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pl_riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~385 debug messages>

37.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pl_riscv_cpu.
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][0]$5350:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [25] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [26] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [30] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [7] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [2] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 2'00 }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'1 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [25] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [30] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [7] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [26] $memory\instrmem.instr_ram$rdmux[0][6][0]$a$5159 [2] } = $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][13]$5389:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [18] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [26] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [9] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [14] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, B=2'11, Y={ $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [18] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [9] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [26] $memory\instrmem.instr_ram$rdmux[0][6][6]$b$5178 [14] } = { $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][14]$5392:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [21] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [19] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [26] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [9] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [10] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'1 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [21] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [19] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [9] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [26] $memory\instrmem.instr_ram$rdmux[0][6][7]$a$5180 [10] } = { $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][16]$5398:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, B={ 2'01 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [19] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [23] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [26] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [9] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [10] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] }, B=3'011, Y={ $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [19] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [23] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [9] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [26] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [10] } = $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][17]$5401:
      Old ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [30] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [26] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [9:8] }
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'1 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [30] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [9] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [26] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [8] } = $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][20]$5410:
      Old ports: A={ 2'00 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [30] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [27] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [23] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [25] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [26] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [8] }
      New ports: A={ 2'00 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'1 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [30] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [27] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [25] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [26] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [23] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [8] } = $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][21]$5413:
      Old ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [31] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [23] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [27] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [10:9] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [28] }
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 1'1 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 2'11 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [31] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [23] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [10:9] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [27] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [28] } = $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][31]$5443:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 3'101 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 1'0 }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 1'1 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [22] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [17:15] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [9:8] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [27] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 4'1010 }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'1 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [22] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [17:15] $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [27] }
      New connections: $memory\instrmem.instr_ram$rdmux[0][6][15]$b$5205 [9:8] = $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][32]$5446:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [20] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [21] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [9] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [7] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [28] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [23] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [8] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 2'00 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [20] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [21] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [9] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [7] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [28] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [23] $memory\instrmem.instr_ram$rdmux[0][6][16]$a$5207 [8] } = { $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][33]$5449:
      Old ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 2'10 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [27] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [9:7] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [10] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [15] }
      New ports: A={ 2'00 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 2'10 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [27] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [8:7] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [10] $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [15] }
      New connections: $memory\instrmem.instr_ram$rdmux[0][6][16]$b$5208 [9] = $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][34]$5452:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 3'011 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'1 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [23] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [19] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [22] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [27] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [16] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [14] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [24] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [11] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [21] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [7] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [5] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [20] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 4'0110 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 3'011 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 2'01 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [23] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [19] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [22] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [16] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [14] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [24] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [11] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [21] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [7] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [20] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [27] $memory\instrmem.instr_ram$rdmux[0][6][17]$a$5210 [5] } = { $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][35]$5455:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 4'1000 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [19] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [15:14] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [27] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [25] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [11] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [18] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [6:5] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [23] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 1'1 }, B={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 4'1000 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [19] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [15:14] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [27] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [25] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [11] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [18] $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [6:5] }
      New connections: $memory\instrmem.instr_ram$rdmux[0][6][17]$b$5211 [23] = $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][37]$5461:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 4'1100 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [27] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [25] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [26] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [12] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [20] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [16] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [31] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [4] }
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] }, B={ 4'1100 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 1'0 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [25] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [26] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [12] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [20] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [16] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [31] $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [4] }
      New connections: $memory\instrmem.instr_ram$rdmux[0][6][18]$b$5214 [27] = $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][38]$5464:
      Old ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'1 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [27] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [21] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [17] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [22] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [15] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [20] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [12:10] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [23] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [4] }
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'1 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 3'101 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [27] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [21] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [17] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [22] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [15] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [20] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [12] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [23] $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [4] }
      New connections: $memory\instrmem.instr_ram$rdmux[0][6][19]$a$5216 [11:10] = $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][39]$5467:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 1'1 }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [24] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [19:18] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [10:9] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [13] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [7] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [23] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [4] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'1 }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [24] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [19:18] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [10] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [13] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [7] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [4] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [9] $memory\instrmem.instr_ram$rdmux[0][6][19]$b$5217 [23] } = $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][44]$5482:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [22:21] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [18] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [20] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [23] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [9:8] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [5] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [10] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'1 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [22:21] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [18] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [20] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [9:8] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [5] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [23] $memory\instrmem.instr_ram$rdmux[0][6][22]$a$5225 [10] } = { $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][45]$5485:
      Old ports: A={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 3'110 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'10 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [25] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [28] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [19] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [16] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [11] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [23] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [31] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [22] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [4] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [26] }
      New ports: A={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 3'110 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'10 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [25] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [28] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [16] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [11] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [23] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [31] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [22] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [4] $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [26] }
      New connections: $memory\instrmem.instr_ram$rdmux[0][6][22]$b$5226 [19] = $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][47]$5491:
      Old ports: A={ 2'11 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 4'1100 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [23:22] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [14] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [9] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [16] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [27] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [11] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [5:4] }
      New ports: A={ 2'11 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 4'1100 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [23:22] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [14] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [9] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [16] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [27] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [11] $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [5] }
      New connections: $memory\instrmem.instr_ram$rdmux[0][6][23]$b$5229 [4] = $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][48]$5494:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 4'0010 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [25] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [18] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [15] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [27] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [24] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [7] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [31] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [5] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [10] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [2] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 4'0010 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 3'001 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [25] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [18] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [15] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [24] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [7] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [31] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [5] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [10] $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [2] }
      New connections: $memory\instrmem.instr_ram$rdmux[0][6][24]$a$5231 [27] = $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][49]$5497:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 2'01 }, B={ 3'111 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [23] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [18] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [16] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [31] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [12] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [27] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 3'001 }, B={ 3'111 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [23] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [18] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [16] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [12] $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [27] }
      New connections: $memory\instrmem.instr_ram$rdmux[0][6][24]$b$5232 [31] = $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][51]$5503:
      Old ports: A={ 2'11 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [20] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [23] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [21] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [26] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [10] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [8] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [27] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [11] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [16] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [4] }
      New ports: A={ 2'11 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 2'00 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [20] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [23] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [21] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [26] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [10] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [8] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [27] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [11] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [16] $memory\instrmem.instr_ram$rdmux[0][6][25]$b$5235 [4] } = $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][53]$5509:
      Old ports: A={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'10 }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [26] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [23] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [18] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [31] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [24] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [22] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [8] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [19] }
      New ports: A={ 2'10 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'10 }, B={ 2'01 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [26] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [18] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [31] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [24] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [22] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [8] $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [19] }
      New connections: $memory\instrmem.instr_ram$rdmux[0][6][26]$b$5238 [23] = $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][54]$5512:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'01 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [16:15] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [27] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [23] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [8] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [20] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 2'11 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'01 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [16:15] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [27] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [8] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [20] }
      New connections: $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [23] = $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][55]$5515:
      Old ports: A={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, B={ 3'001 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [22] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [20] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [18] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [14] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [27] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [10] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [8] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [23] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [21] }
      New ports: A={ 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'01 }, B={ 3'001 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 2'01 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [22] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [20] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [18] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [14] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [27] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [10] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [8] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [23] }
      New connections: $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [21] = $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][57]$5521:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 3'010 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 2'11 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 4'0010 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [23] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [16:15] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [27] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [10] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [8] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [26] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [5] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [9] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [31] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 3'010 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 2'11 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 4'0010 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [23] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [16:15] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [10] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [8] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [26] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [5] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [9] $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [31] }
      New connections: $memory\instrmem.instr_ram$rdmux[0][6][28]$b$5244 [27] = $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][59]$5527:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'0 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 3'001 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [22] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [18] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [20] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [16] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [31] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [9:8] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [15] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [5:4] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'0 }, B={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 3'001 }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [22] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [20] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [16] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [31] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [9:8] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [15] $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [5:4] }
      New connections: $memory\instrmem.instr_ram$rdmux[0][6][29]$b$5247 [18] = $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][60]$5530:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 1'0 }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [20] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [18] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [15] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [31] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [9] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [10] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [6] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [16] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [2] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] 1'0 }, B={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 2'00 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [20] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [18] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [31] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [10] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [6] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [16] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [2] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [15] $memory\instrmem.instr_ram$rdmux[0][6][30]$a$5249 [9] } = { $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] }
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][7][7]$5371:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, B={ 2'01 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [25] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [22] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [23] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [10:9] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [18] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [8] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26:25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 1'1 }, B={ 2'01 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] 1'1 $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, Y={ $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [25] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [22] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [23] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [10:9] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [18] $memory\instrmem.instr_ram$rdmux[0][6][3]$b$5169 [8] } = { $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [25] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }
  Optimizing cells in module \pl_riscv_cpu.
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][10]$5188:
      Old ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [30] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [27:26] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [23] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [23] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [25] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [26] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [26] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [8] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [31] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [28:27] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [23] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [27] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [10:9] $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [28] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [31:30] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [28:26] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [23:22] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [25] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [10:8] }
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [30] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [27:26] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [25] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [26] $memory\instrmem.instr_ram$rdmux[0][6][10]$a$5189 [26] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [31] 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [23] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][10]$b$5190 [10:9] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [31:30] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [28:26] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [23] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [25] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [10:9] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [22] $memory\instrmem.instr_ram$rdmux[0][5][5]$a$5078 [8] } = $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][27]$5239:
      Old ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [27] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [27] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [23] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [23] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [23] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [20] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [16:15] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [27] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [23] 2'01 $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [8] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [20] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [27] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [23:20] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [18] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [21] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [27] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [14] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [27] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [10] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [8] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [23] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [21] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [27] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [24:20] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [18] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [16:13] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [11:10] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [8] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [5:4] }
      New ports: A={ $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [27] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [27] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [20] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [16:15] $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [27] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] 2'01 $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [8] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][27]$a$5240 [20] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [27] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [23:22] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [20] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [18] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [27] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [14] 1'0 $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [27] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [10] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [8] $memory\instrmem.instr_ram$rdmux[0][6][27]$b$5241 [23] $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [27] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [24:22] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [20] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [18] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [16:13] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [11:10] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [8] $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [5:4] }
      New connections: $memory\instrmem.instr_ram$rdmux[0][5][13]$b$5103 [21] = $memory\instrmem.instr_ram$rdmux[0][7][10]$a$5381 [26]
    Consolidated identical input bits for $mux cell $memory\instrmem.instr_ram$rdmux[0][6][8]$5182:
      Old ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [26] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [19] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [23] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [26] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [10:9] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [10] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [30] 2'10 $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [26] $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [9:8] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [30] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [21] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [19] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [23] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [26] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [10:8] }
      New ports: A={ 1'0 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [19] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [23] $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [25] $memory\instrmem.instr_ram$rdmux[0][6][8]$a$5183 [9] }, B={ $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [30] 2'10 $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26] 1'1 $memory\instrmem.instr_ram$rdmux[0][6][8]$b$5184 [9] }, Y={ $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [30] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [21] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [19] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [23] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [10:9] }
      New connections: { $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [26] $memory\instrmem.instr_ram$rdmux[0][5][4]$a$5075 [8] } = $memory\instrmem.instr_ram$rdmux[0][7][0]$a$5351 [26:25]
  Optimizing cells in module \pl_riscv_cpu.
Performed a total of 31 changes.

37.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
Removed a total of 0 cells.

37.14. Executing OPT_SHARE pass.

37.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[9]$6520 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[9]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[8]$6518 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[8]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[7]$6516 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[7]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[6]$6514 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[6]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[5]$6512 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[5]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[4]$6510 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[4]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[3]$6508 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[3]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[31]$6564 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[31]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[30]$6562 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[30]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[2]$6506 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[2]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[29]$6560 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[29]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[28]$6558 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[28]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[27]$6556 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[27]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[26]$6554 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[26]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[25]$6552 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[25]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[24]$6550 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[24]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[23]$6548 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[23]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[22]$6546 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[22]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[21]$6544 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[21]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[20]$6542 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[20]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[1]$6504 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[1]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[19]$6540 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[19]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[18]$6538 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[18]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[17]$6536 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[17]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[16]$6534 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[16]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[15]$6532 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[15]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[14]$6530 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[14]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[13]$6528 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[13]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[12]$6526 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[12]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[11]$6524 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[11]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[10]$6522 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[10]).
Adding EN signal on $memory\rvcpu.dp.rf.reg_file_arr[0]$6502 ($dff) from module pl_riscv_cpu (D = \rvcpu.dp.SrcAFW_Mux.d1, Q = \rvcpu.dp.rf.reg_file_arr[0]).
Adding EN signal on $memory\datamem.data_ram[9]$2839 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[9][2][0]$y$3530, Q = \datamem.data_ram[9] [7:0]).
Adding EN signal on $memory\datamem.data_ram[9]$2839 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[9][2][8]$y$3534, Q = \datamem.data_ram[9] [15:8]).
Adding EN signal on $memory\datamem.data_ram[9]$2839 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[9][2][16]$y$3538, Q = \datamem.data_ram[9] [23:16]).
Adding EN signal on $memory\datamem.data_ram[9]$2839 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[9][2][24]$y$3542, Q = \datamem.data_ram[9] [31:24]).
Adding EN signal on $memory\datamem.data_ram[8]$2837 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[8][2][0]$y$3504, Q = \datamem.data_ram[8] [7:0]).
Adding EN signal on $memory\datamem.data_ram[8]$2837 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[8][2][24]$y$3516, Q = \datamem.data_ram[8] [31:24]).
Adding EN signal on $memory\datamem.data_ram[8]$2837 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[8][2][8]$y$3508, Q = \datamem.data_ram[8] [15:8]).
Adding EN signal on $memory\datamem.data_ram[8]$2837 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[8][2][16]$y$3512, Q = \datamem.data_ram[8] [23:16]).
Adding EN signal on $memory\datamem.data_ram[7]$2835 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[7][2][0]$y$3474, Q = \datamem.data_ram[7] [7:0]).
Adding EN signal on $memory\datamem.data_ram[7]$2835 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[7][2][8]$y$3478, Q = \datamem.data_ram[7] [15:8]).
Adding EN signal on $memory\datamem.data_ram[7]$2835 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[7][2][16]$y$3482, Q = \datamem.data_ram[7] [23:16]).
Adding EN signal on $memory\datamem.data_ram[7]$2835 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[7][2][24]$y$3486, Q = \datamem.data_ram[7] [31:24]).
Adding EN signal on $memory\datamem.data_ram[6]$2833 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[6][2][16]$y$3454, Q = \datamem.data_ram[6] [23:16]).
Adding EN signal on $memory\datamem.data_ram[6]$2833 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[6][2][24]$y$3458, Q = \datamem.data_ram[6] [31:24]).
Adding EN signal on $memory\datamem.data_ram[6]$2833 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[6][2][0]$y$3446, Q = \datamem.data_ram[6] [7:0]).
Adding EN signal on $memory\datamem.data_ram[6]$2833 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[6][2][8]$y$3450, Q = \datamem.data_ram[6] [15:8]).
Adding EN signal on $memory\datamem.data_ram[63]$2947 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[63][2][24]$y$4968, Q = \datamem.data_ram[63] [31:24]).
Adding EN signal on $memory\datamem.data_ram[63]$2947 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[63][2][16]$y$4964, Q = \datamem.data_ram[63] [23:16]).
Adding EN signal on $memory\datamem.data_ram[63]$2947 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[63][2][8]$y$4960, Q = \datamem.data_ram[63] [15:8]).
Adding EN signal on $memory\datamem.data_ram[63]$2947 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[63][2][0]$y$4956, Q = \datamem.data_ram[63] [7:0]).
Adding EN signal on $memory\datamem.data_ram[62]$2945 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[62][2][24]$y$4942, Q = \datamem.data_ram[62] [31:24]).
Adding EN signal on $memory\datamem.data_ram[62]$2945 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[62][2][16]$y$4938, Q = \datamem.data_ram[62] [23:16]).
Adding EN signal on $memory\datamem.data_ram[62]$2945 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[62][2][8]$y$4934, Q = \datamem.data_ram[62] [15:8]).
Adding EN signal on $memory\datamem.data_ram[62]$2945 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[62][2][0]$y$4930, Q = \datamem.data_ram[62] [7:0]).
Adding EN signal on $memory\datamem.data_ram[61]$2943 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[61][2][24]$y$4916, Q = \datamem.data_ram[61] [31:24]).
Adding EN signal on $memory\datamem.data_ram[61]$2943 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[61][2][16]$y$4912, Q = \datamem.data_ram[61] [23:16]).
Adding EN signal on $memory\datamem.data_ram[61]$2943 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[61][2][8]$y$4908, Q = \datamem.data_ram[61] [15:8]).
Adding EN signal on $memory\datamem.data_ram[61]$2943 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[61][2][0]$y$4904, Q = \datamem.data_ram[61] [7:0]).
Adding EN signal on $memory\datamem.data_ram[60]$2941 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[60][2][24]$y$4890, Q = \datamem.data_ram[60] [31:24]).
Adding EN signal on $memory\datamem.data_ram[60]$2941 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[60][2][16]$y$4886, Q = \datamem.data_ram[60] [23:16]).
Adding EN signal on $memory\datamem.data_ram[60]$2941 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[60][2][8]$y$4882, Q = \datamem.data_ram[60] [15:8]).
Adding EN signal on $memory\datamem.data_ram[60]$2941 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[60][2][0]$y$4878, Q = \datamem.data_ram[60] [7:0]).
Adding EN signal on $memory\datamem.data_ram[5]$2831 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[5][2][0]$y$3416, Q = \datamem.data_ram[5] [7:0]).
Adding EN signal on $memory\datamem.data_ram[5]$2831 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[5][2][8]$y$3420, Q = \datamem.data_ram[5] [15:8]).
Adding EN signal on $memory\datamem.data_ram[5]$2831 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[5][2][16]$y$3424, Q = \datamem.data_ram[5] [23:16]).
Adding EN signal on $memory\datamem.data_ram[5]$2831 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[5][2][24]$y$3428, Q = \datamem.data_ram[5] [31:24]).
Adding EN signal on $memory\datamem.data_ram[59]$2939 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[59][2][24]$y$4864, Q = \datamem.data_ram[59] [31:24]).
Adding EN signal on $memory\datamem.data_ram[59]$2939 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[59][2][16]$y$4860, Q = \datamem.data_ram[59] [23:16]).
Adding EN signal on $memory\datamem.data_ram[59]$2939 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[59][2][8]$y$4856, Q = \datamem.data_ram[59] [15:8]).
Adding EN signal on $memory\datamem.data_ram[59]$2939 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[59][2][0]$y$4852, Q = \datamem.data_ram[59] [7:0]).
Adding EN signal on $memory\datamem.data_ram[58]$2937 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[58][2][24]$y$4838, Q = \datamem.data_ram[58] [31:24]).
Adding EN signal on $memory\datamem.data_ram[58]$2937 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[58][2][16]$y$4834, Q = \datamem.data_ram[58] [23:16]).
Adding EN signal on $memory\datamem.data_ram[58]$2937 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[58][2][8]$y$4830, Q = \datamem.data_ram[58] [15:8]).
Adding EN signal on $memory\datamem.data_ram[58]$2937 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[58][2][0]$y$4826, Q = \datamem.data_ram[58] [7:0]).
Adding EN signal on $memory\datamem.data_ram[57]$2935 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[57][2][24]$y$4812, Q = \datamem.data_ram[57] [31:24]).
Adding EN signal on $memory\datamem.data_ram[57]$2935 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[57][2][16]$y$4808, Q = \datamem.data_ram[57] [23:16]).
Adding EN signal on $memory\datamem.data_ram[57]$2935 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[57][2][8]$y$4804, Q = \datamem.data_ram[57] [15:8]).
Adding EN signal on $memory\datamem.data_ram[57]$2935 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[57][2][0]$y$4800, Q = \datamem.data_ram[57] [7:0]).
Adding EN signal on $memory\datamem.data_ram[56]$2933 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[56][2][24]$y$4786, Q = \datamem.data_ram[56] [31:24]).
Adding EN signal on $memory\datamem.data_ram[56]$2933 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[56][2][16]$y$4782, Q = \datamem.data_ram[56] [23:16]).
Adding EN signal on $memory\datamem.data_ram[56]$2933 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[56][2][8]$y$4778, Q = \datamem.data_ram[56] [15:8]).
Adding EN signal on $memory\datamem.data_ram[56]$2933 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[56][2][0]$y$4774, Q = \datamem.data_ram[56] [7:0]).
Adding EN signal on $memory\datamem.data_ram[55]$2931 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[55][2][24]$y$4758, Q = \datamem.data_ram[55] [31:24]).
Adding EN signal on $memory\datamem.data_ram[55]$2931 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[55][2][16]$y$4754, Q = \datamem.data_ram[55] [23:16]).
Adding EN signal on $memory\datamem.data_ram[55]$2931 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[55][2][8]$y$4750, Q = \datamem.data_ram[55] [15:8]).
Adding EN signal on $memory\datamem.data_ram[55]$2931 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[55][2][0]$y$4746, Q = \datamem.data_ram[55] [7:0]).
Adding EN signal on $memory\datamem.data_ram[54]$2929 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[54][2][24]$y$4732, Q = \datamem.data_ram[54] [31:24]).
Adding EN signal on $memory\datamem.data_ram[54]$2929 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[54][2][16]$y$4728, Q = \datamem.data_ram[54] [23:16]).
Adding EN signal on $memory\datamem.data_ram[54]$2929 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[54][2][8]$y$4724, Q = \datamem.data_ram[54] [15:8]).
Adding EN signal on $memory\datamem.data_ram[54]$2929 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[54][2][0]$y$4720, Q = \datamem.data_ram[54] [7:0]).
Adding EN signal on $memory\datamem.data_ram[53]$2927 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[53][2][8]$y$4698, Q = \datamem.data_ram[53] [15:8]).
Adding EN signal on $memory\datamem.data_ram[53]$2927 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[53][2][0]$y$4694, Q = \datamem.data_ram[53] [7:0]).
Adding EN signal on $memory\datamem.data_ram[53]$2927 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[53][2][24]$y$4706, Q = \datamem.data_ram[53] [31:24]).
Adding EN signal on $memory\datamem.data_ram[53]$2927 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[53][2][16]$y$4702, Q = \datamem.data_ram[53] [23:16]).
Adding EN signal on $memory\datamem.data_ram[52]$2925 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[52][2][24]$y$4680, Q = \datamem.data_ram[52] [31:24]).
Adding EN signal on $memory\datamem.data_ram[52]$2925 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[52][2][16]$y$4676, Q = \datamem.data_ram[52] [23:16]).
Adding EN signal on $memory\datamem.data_ram[52]$2925 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[52][2][8]$y$4672, Q = \datamem.data_ram[52] [15:8]).
Adding EN signal on $memory\datamem.data_ram[52]$2925 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[52][2][0]$y$4668, Q = \datamem.data_ram[52] [7:0]).
Adding EN signal on $memory\datamem.data_ram[51]$2923 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[51][2][24]$y$4654, Q = \datamem.data_ram[51] [31:24]).
Adding EN signal on $memory\datamem.data_ram[51]$2923 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[51][2][16]$y$4650, Q = \datamem.data_ram[51] [23:16]).
Adding EN signal on $memory\datamem.data_ram[51]$2923 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[51][2][8]$y$4646, Q = \datamem.data_ram[51] [15:8]).
Adding EN signal on $memory\datamem.data_ram[51]$2923 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[51][2][0]$y$4642, Q = \datamem.data_ram[51] [7:0]).
Adding EN signal on $memory\datamem.data_ram[50]$2921 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[50][2][24]$y$4628, Q = \datamem.data_ram[50] [31:24]).
Adding EN signal on $memory\datamem.data_ram[50]$2921 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[50][2][16]$y$4624, Q = \datamem.data_ram[50] [23:16]).
Adding EN signal on $memory\datamem.data_ram[50]$2921 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[50][2][8]$y$4620, Q = \datamem.data_ram[50] [15:8]).
Adding EN signal on $memory\datamem.data_ram[50]$2921 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[50][2][0]$y$4616, Q = \datamem.data_ram[50] [7:0]).
Adding EN signal on $memory\datamem.data_ram[4]$2829 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[4][2][0]$y$3388, Q = \datamem.data_ram[4] [7:0]).
Adding EN signal on $memory\datamem.data_ram[4]$2829 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[4][2][8]$y$3392, Q = \datamem.data_ram[4] [15:8]).
Adding EN signal on $memory\datamem.data_ram[4]$2829 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[4][2][16]$y$3396, Q = \datamem.data_ram[4] [23:16]).
Adding EN signal on $memory\datamem.data_ram[4]$2829 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[4][2][24]$y$3400, Q = \datamem.data_ram[4] [31:24]).
Adding EN signal on $memory\datamem.data_ram[49]$2919 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[49][2][24]$y$4602, Q = \datamem.data_ram[49] [31:24]).
Adding EN signal on $memory\datamem.data_ram[49]$2919 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[49][2][16]$y$4598, Q = \datamem.data_ram[49] [23:16]).
Adding EN signal on $memory\datamem.data_ram[49]$2919 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[49][2][8]$y$4594, Q = \datamem.data_ram[49] [15:8]).
Adding EN signal on $memory\datamem.data_ram[49]$2919 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[49][2][0]$y$4590, Q = \datamem.data_ram[49] [7:0]).
Adding EN signal on $memory\datamem.data_ram[48]$2917 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[48][2][24]$y$4576, Q = \datamem.data_ram[48] [31:24]).
Adding EN signal on $memory\datamem.data_ram[48]$2917 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[48][2][16]$y$4572, Q = \datamem.data_ram[48] [23:16]).
Adding EN signal on $memory\datamem.data_ram[48]$2917 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[48][2][8]$y$4568, Q = \datamem.data_ram[48] [15:8]).
Adding EN signal on $memory\datamem.data_ram[48]$2917 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[48][2][0]$y$4564, Q = \datamem.data_ram[48] [7:0]).
Adding EN signal on $memory\datamem.data_ram[47]$2915 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[47][2][24]$y$4546, Q = \datamem.data_ram[47] [31:24]).
Adding EN signal on $memory\datamem.data_ram[47]$2915 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[47][2][16]$y$4542, Q = \datamem.data_ram[47] [23:16]).
Adding EN signal on $memory\datamem.data_ram[47]$2915 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[47][2][8]$y$4538, Q = \datamem.data_ram[47] [15:8]).
Adding EN signal on $memory\datamem.data_ram[47]$2915 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[47][2][0]$y$4534, Q = \datamem.data_ram[47] [7:0]).
Adding EN signal on $memory\datamem.data_ram[46]$2913 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[46][2][24]$y$4520, Q = \datamem.data_ram[46] [31:24]).
Adding EN signal on $memory\datamem.data_ram[46]$2913 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[46][2][16]$y$4516, Q = \datamem.data_ram[46] [23:16]).
Adding EN signal on $memory\datamem.data_ram[46]$2913 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[46][2][8]$y$4512, Q = \datamem.data_ram[46] [15:8]).
Adding EN signal on $memory\datamem.data_ram[46]$2913 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[46][2][0]$y$4508, Q = \datamem.data_ram[46] [7:0]).
Adding EN signal on $memory\datamem.data_ram[45]$2911 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[45][2][24]$y$4494, Q = \datamem.data_ram[45] [31:24]).
Adding EN signal on $memory\datamem.data_ram[45]$2911 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[45][2][16]$y$4490, Q = \datamem.data_ram[45] [23:16]).
Adding EN signal on $memory\datamem.data_ram[45]$2911 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[45][2][8]$y$4486, Q = \datamem.data_ram[45] [15:8]).
Adding EN signal on $memory\datamem.data_ram[45]$2911 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[45][2][0]$y$4482, Q = \datamem.data_ram[45] [7:0]).
Adding EN signal on $memory\datamem.data_ram[44]$2909 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[44][2][24]$y$4468, Q = \datamem.data_ram[44] [31:24]).
Adding EN signal on $memory\datamem.data_ram[44]$2909 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[44][2][16]$y$4464, Q = \datamem.data_ram[44] [23:16]).
Adding EN signal on $memory\datamem.data_ram[44]$2909 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[44][2][8]$y$4460, Q = \datamem.data_ram[44] [15:8]).
Adding EN signal on $memory\datamem.data_ram[44]$2909 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[44][2][0]$y$4456, Q = \datamem.data_ram[44] [7:0]).
Adding EN signal on $memory\datamem.data_ram[43]$2907 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[43][2][24]$y$4442, Q = \datamem.data_ram[43] [31:24]).
Adding EN signal on $memory\datamem.data_ram[43]$2907 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[43][2][16]$y$4438, Q = \datamem.data_ram[43] [23:16]).
Adding EN signal on $memory\datamem.data_ram[43]$2907 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[43][2][8]$y$4434, Q = \datamem.data_ram[43] [15:8]).
Adding EN signal on $memory\datamem.data_ram[43]$2907 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[43][2][0]$y$4430, Q = \datamem.data_ram[43] [7:0]).
Adding EN signal on $memory\datamem.data_ram[42]$2905 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[42][2][0]$y$4404, Q = \datamem.data_ram[42] [7:0]).
Adding EN signal on $memory\datamem.data_ram[42]$2905 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[42][2][8]$y$4408, Q = \datamem.data_ram[42] [15:8]).
Adding EN signal on $memory\datamem.data_ram[42]$2905 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[42][2][24]$y$4416, Q = \datamem.data_ram[42] [31:24]).
Adding EN signal on $memory\datamem.data_ram[42]$2905 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[42][2][16]$y$4412, Q = \datamem.data_ram[42] [23:16]).
Adding EN signal on $memory\datamem.data_ram[41]$2903 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[41][2][16]$y$4386, Q = \datamem.data_ram[41] [23:16]).
Adding EN signal on $memory\datamem.data_ram[41]$2903 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[41][2][24]$y$4390, Q = \datamem.data_ram[41] [31:24]).
Adding EN signal on $memory\datamem.data_ram[41]$2903 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[41][2][8]$y$4382, Q = \datamem.data_ram[41] [15:8]).
Adding EN signal on $memory\datamem.data_ram[41]$2903 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[41][2][0]$y$4378, Q = \datamem.data_ram[41] [7:0]).
Adding EN signal on $memory\datamem.data_ram[40]$2901 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[40][2][24]$y$4364, Q = \datamem.data_ram[40] [31:24]).
Adding EN signal on $memory\datamem.data_ram[40]$2901 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[40][2][16]$y$4360, Q = \datamem.data_ram[40] [23:16]).
Adding EN signal on $memory\datamem.data_ram[40]$2901 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[40][2][8]$y$4356, Q = \datamem.data_ram[40] [15:8]).
Adding EN signal on $memory\datamem.data_ram[40]$2901 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[40][2][0]$y$4352, Q = \datamem.data_ram[40] [7:0]).
Adding EN signal on $memory\datamem.data_ram[3]$2827 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[3][2][0]$y$3356, Q = \datamem.data_ram[3] [7:0]).
Adding EN signal on $memory\datamem.data_ram[3]$2827 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[3][2][8]$y$3360, Q = \datamem.data_ram[3] [15:8]).
Adding EN signal on $memory\datamem.data_ram[3]$2827 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[3][2][16]$y$3364, Q = \datamem.data_ram[3] [23:16]).
Adding EN signal on $memory\datamem.data_ram[3]$2827 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[3][2][24]$y$3368, Q = \datamem.data_ram[3] [31:24]).
Adding EN signal on $memory\datamem.data_ram[39]$2899 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[39][2][24]$y$4336, Q = \datamem.data_ram[39] [31:24]).
Adding EN signal on $memory\datamem.data_ram[39]$2899 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[39][2][16]$y$4332, Q = \datamem.data_ram[39] [23:16]).
Adding EN signal on $memory\datamem.data_ram[39]$2899 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[39][2][8]$y$4328, Q = \datamem.data_ram[39] [15:8]).
Adding EN signal on $memory\datamem.data_ram[39]$2899 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[39][2][0]$y$4324, Q = \datamem.data_ram[39] [7:0]).
Adding EN signal on $memory\datamem.data_ram[38]$2897 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[38][2][24]$y$4310, Q = \datamem.data_ram[38] [31:24]).
Adding EN signal on $memory\datamem.data_ram[38]$2897 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[38][2][16]$y$4306, Q = \datamem.data_ram[38] [23:16]).
Adding EN signal on $memory\datamem.data_ram[38]$2897 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[38][2][8]$y$4302, Q = \datamem.data_ram[38] [15:8]).
Adding EN signal on $memory\datamem.data_ram[38]$2897 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[38][2][0]$y$4298, Q = \datamem.data_ram[38] [7:0]).
Adding EN signal on $memory\datamem.data_ram[37]$2895 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[37][2][24]$y$4284, Q = \datamem.data_ram[37] [31:24]).
Adding EN signal on $memory\datamem.data_ram[37]$2895 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[37][2][16]$y$4280, Q = \datamem.data_ram[37] [23:16]).
Adding EN signal on $memory\datamem.data_ram[37]$2895 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[37][2][8]$y$4276, Q = \datamem.data_ram[37] [15:8]).
Adding EN signal on $memory\datamem.data_ram[37]$2895 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[37][2][0]$y$4272, Q = \datamem.data_ram[37] [7:0]).
Adding EN signal on $memory\datamem.data_ram[36]$2893 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[36][2][24]$y$4258, Q = \datamem.data_ram[36] [31:24]).
Adding EN signal on $memory\datamem.data_ram[36]$2893 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[36][2][16]$y$4254, Q = \datamem.data_ram[36] [23:16]).
Adding EN signal on $memory\datamem.data_ram[36]$2893 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[36][2][8]$y$4250, Q = \datamem.data_ram[36] [15:8]).
Adding EN signal on $memory\datamem.data_ram[36]$2893 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[36][2][0]$y$4246, Q = \datamem.data_ram[36] [7:0]).
Adding EN signal on $memory\datamem.data_ram[35]$2891 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[35][2][24]$y$4232, Q = \datamem.data_ram[35] [31:24]).
Adding EN signal on $memory\datamem.data_ram[35]$2891 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[35][2][16]$y$4228, Q = \datamem.data_ram[35] [23:16]).
Adding EN signal on $memory\datamem.data_ram[35]$2891 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[35][2][8]$y$4224, Q = \datamem.data_ram[35] [15:8]).
Adding EN signal on $memory\datamem.data_ram[35]$2891 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[35][2][0]$y$4220, Q = \datamem.data_ram[35] [7:0]).
Adding EN signal on $memory\datamem.data_ram[34]$2889 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[34][2][24]$y$4206, Q = \datamem.data_ram[34] [31:24]).
Adding EN signal on $memory\datamem.data_ram[34]$2889 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[34][2][16]$y$4202, Q = \datamem.data_ram[34] [23:16]).
Adding EN signal on $memory\datamem.data_ram[34]$2889 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[34][2][8]$y$4198, Q = \datamem.data_ram[34] [15:8]).
Adding EN signal on $memory\datamem.data_ram[34]$2889 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[34][2][0]$y$4194, Q = \datamem.data_ram[34] [7:0]).
Adding EN signal on $memory\datamem.data_ram[33]$2887 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[33][2][24]$y$4180, Q = \datamem.data_ram[33] [31:24]).
Adding EN signal on $memory\datamem.data_ram[33]$2887 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[33][2][16]$y$4176, Q = \datamem.data_ram[33] [23:16]).
Adding EN signal on $memory\datamem.data_ram[33]$2887 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[33][2][8]$y$4172, Q = \datamem.data_ram[33] [15:8]).
Adding EN signal on $memory\datamem.data_ram[33]$2887 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[33][2][0]$y$4168, Q = \datamem.data_ram[33] [7:0]).
Adding EN signal on $memory\datamem.data_ram[32]$2885 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[32][2][24]$y$4154, Q = \datamem.data_ram[32] [31:24]).
Adding EN signal on $memory\datamem.data_ram[32]$2885 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[32][2][16]$y$4150, Q = \datamem.data_ram[32] [23:16]).
Adding EN signal on $memory\datamem.data_ram[32]$2885 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[32][2][8]$y$4146, Q = \datamem.data_ram[32] [15:8]).
Adding EN signal on $memory\datamem.data_ram[32]$2885 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[32][2][0]$y$4142, Q = \datamem.data_ram[32] [7:0]).
Adding EN signal on $memory\datamem.data_ram[31]$2883 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[31][2][24]$y$4122, Q = \datamem.data_ram[31] [31:24]).
Adding EN signal on $memory\datamem.data_ram[31]$2883 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[31][2][16]$y$4118, Q = \datamem.data_ram[31] [23:16]).
Adding EN signal on $memory\datamem.data_ram[31]$2883 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[31][2][8]$y$4114, Q = \datamem.data_ram[31] [15:8]).
Adding EN signal on $memory\datamem.data_ram[31]$2883 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[31][2][0]$y$4110, Q = \datamem.data_ram[31] [7:0]).
Adding EN signal on $memory\datamem.data_ram[30]$2881 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[30][2][24]$y$4096, Q = \datamem.data_ram[30] [31:24]).
Adding EN signal on $memory\datamem.data_ram[30]$2881 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[30][2][16]$y$4092, Q = \datamem.data_ram[30] [23:16]).
Adding EN signal on $memory\datamem.data_ram[30]$2881 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[30][2][8]$y$4088, Q = \datamem.data_ram[30] [15:8]).
Adding EN signal on $memory\datamem.data_ram[30]$2881 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[30][2][0]$y$4084, Q = \datamem.data_ram[30] [7:0]).
Adding EN signal on $memory\datamem.data_ram[2]$2825 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[2][2][0]$y$3328, Q = \datamem.data_ram[2] [7:0]).
Adding EN signal on $memory\datamem.data_ram[2]$2825 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[2][2][8]$y$3332, Q = \datamem.data_ram[2] [15:8]).
Adding EN signal on $memory\datamem.data_ram[2]$2825 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[2][2][16]$y$3336, Q = \datamem.data_ram[2] [23:16]).
Adding EN signal on $memory\datamem.data_ram[2]$2825 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[2][2][24]$y$3340, Q = \datamem.data_ram[2] [31:24]).
Adding EN signal on $memory\datamem.data_ram[29]$2879 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[29][2][24]$y$4070, Q = \datamem.data_ram[29] [31:24]).
Adding EN signal on $memory\datamem.data_ram[29]$2879 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[29][2][16]$y$4066, Q = \datamem.data_ram[29] [23:16]).
Adding EN signal on $memory\datamem.data_ram[29]$2879 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[29][2][8]$y$4062, Q = \datamem.data_ram[29] [15:8]).
Adding EN signal on $memory\datamem.data_ram[29]$2879 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[29][2][0]$y$4058, Q = \datamem.data_ram[29] [7:0]).
Adding EN signal on $memory\datamem.data_ram[28]$2877 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[28][2][24]$y$4044, Q = \datamem.data_ram[28] [31:24]).
Adding EN signal on $memory\datamem.data_ram[28]$2877 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[28][2][16]$y$4040, Q = \datamem.data_ram[28] [23:16]).
Adding EN signal on $memory\datamem.data_ram[28]$2877 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[28][2][8]$y$4036, Q = \datamem.data_ram[28] [15:8]).
Adding EN signal on $memory\datamem.data_ram[28]$2877 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[28][2][0]$y$4032, Q = \datamem.data_ram[28] [7:0]).
Adding EN signal on $memory\datamem.data_ram[27]$2875 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[27][2][24]$y$4018, Q = \datamem.data_ram[27] [31:24]).
Adding EN signal on $memory\datamem.data_ram[27]$2875 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[27][2][16]$y$4014, Q = \datamem.data_ram[27] [23:16]).
Adding EN signal on $memory\datamem.data_ram[27]$2875 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[27][2][8]$y$4010, Q = \datamem.data_ram[27] [15:8]).
Adding EN signal on $memory\datamem.data_ram[27]$2875 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[27][2][0]$y$4006, Q = \datamem.data_ram[27] [7:0]).
Adding EN signal on $memory\datamem.data_ram[26]$2873 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[26][2][24]$y$3992, Q = \datamem.data_ram[26] [31:24]).
Adding EN signal on $memory\datamem.data_ram[26]$2873 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[26][2][16]$y$3988, Q = \datamem.data_ram[26] [23:16]).
Adding EN signal on $memory\datamem.data_ram[26]$2873 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[26][2][8]$y$3984, Q = \datamem.data_ram[26] [15:8]).
Adding EN signal on $memory\datamem.data_ram[26]$2873 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[26][2][0]$y$3980, Q = \datamem.data_ram[26] [7:0]).
Adding EN signal on $memory\datamem.data_ram[25]$2871 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[25][2][24]$y$3966, Q = \datamem.data_ram[25] [31:24]).
Adding EN signal on $memory\datamem.data_ram[25]$2871 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[25][2][16]$y$3962, Q = \datamem.data_ram[25] [23:16]).
Adding EN signal on $memory\datamem.data_ram[25]$2871 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[25][2][8]$y$3958, Q = \datamem.data_ram[25] [15:8]).
Adding EN signal on $memory\datamem.data_ram[25]$2871 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[25][2][0]$y$3954, Q = \datamem.data_ram[25] [7:0]).
Adding EN signal on $memory\datamem.data_ram[24]$2869 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[24][2][24]$y$3940, Q = \datamem.data_ram[24] [31:24]).
Adding EN signal on $memory\datamem.data_ram[24]$2869 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[24][2][16]$y$3936, Q = \datamem.data_ram[24] [23:16]).
Adding EN signal on $memory\datamem.data_ram[24]$2869 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[24][2][8]$y$3932, Q = \datamem.data_ram[24] [15:8]).
Adding EN signal on $memory\datamem.data_ram[24]$2869 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[24][2][0]$y$3928, Q = \datamem.data_ram[24] [7:0]).
Adding EN signal on $memory\datamem.data_ram[23]$2867 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[23][2][24]$y$3912, Q = \datamem.data_ram[23] [31:24]).
Adding EN signal on $memory\datamem.data_ram[23]$2867 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[23][2][16]$y$3908, Q = \datamem.data_ram[23] [23:16]).
Adding EN signal on $memory\datamem.data_ram[23]$2867 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[23][2][8]$y$3904, Q = \datamem.data_ram[23] [15:8]).
Adding EN signal on $memory\datamem.data_ram[23]$2867 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[23][2][0]$y$3900, Q = \datamem.data_ram[23] [7:0]).
Adding EN signal on $memory\datamem.data_ram[22]$2865 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[22][2][24]$y$3886, Q = \datamem.data_ram[22] [31:24]).
Adding EN signal on $memory\datamem.data_ram[22]$2865 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[22][2][16]$y$3882, Q = \datamem.data_ram[22] [23:16]).
Adding EN signal on $memory\datamem.data_ram[22]$2865 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[22][2][8]$y$3878, Q = \datamem.data_ram[22] [15:8]).
Adding EN signal on $memory\datamem.data_ram[22]$2865 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[22][2][0]$y$3874, Q = \datamem.data_ram[22] [7:0]).
Adding EN signal on $memory\datamem.data_ram[21]$2863 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[21][2][24]$y$3860, Q = \datamem.data_ram[21] [31:24]).
Adding EN signal on $memory\datamem.data_ram[21]$2863 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[21][2][16]$y$3856, Q = \datamem.data_ram[21] [23:16]).
Adding EN signal on $memory\datamem.data_ram[21]$2863 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[21][2][8]$y$3852, Q = \datamem.data_ram[21] [15:8]).
Adding EN signal on $memory\datamem.data_ram[21]$2863 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[21][2][0]$y$3848, Q = \datamem.data_ram[21] [7:0]).
Adding EN signal on $memory\datamem.data_ram[20]$2861 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[20][2][24]$y$3834, Q = \datamem.data_ram[20] [31:24]).
Adding EN signal on $memory\datamem.data_ram[20]$2861 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[20][2][16]$y$3830, Q = \datamem.data_ram[20] [23:16]).
Adding EN signal on $memory\datamem.data_ram[20]$2861 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[20][2][8]$y$3826, Q = \datamem.data_ram[20] [15:8]).
Adding EN signal on $memory\datamem.data_ram[20]$2861 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[20][2][0]$y$3822, Q = \datamem.data_ram[20] [7:0]).
Adding EN signal on $memory\datamem.data_ram[1]$2823 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[1][2][0]$y$3296, Q = \datamem.data_ram[1] [7:0]).
Adding EN signal on $memory\datamem.data_ram[1]$2823 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[1][2][8]$y$3300, Q = \datamem.data_ram[1] [15:8]).
Adding EN signal on $memory\datamem.data_ram[1]$2823 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[1][2][16]$y$3304, Q = \datamem.data_ram[1] [23:16]).
Adding EN signal on $memory\datamem.data_ram[1]$2823 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[1][2][24]$y$3308, Q = \datamem.data_ram[1] [31:24]).
Adding EN signal on $memory\datamem.data_ram[19]$2859 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[19][2][24]$y$3808, Q = \datamem.data_ram[19] [31:24]).
Adding EN signal on $memory\datamem.data_ram[19]$2859 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[19][2][16]$y$3804, Q = \datamem.data_ram[19] [23:16]).
Adding EN signal on $memory\datamem.data_ram[19]$2859 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[19][2][8]$y$3800, Q = \datamem.data_ram[19] [15:8]).
Adding EN signal on $memory\datamem.data_ram[19]$2859 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[19][2][0]$y$3796, Q = \datamem.data_ram[19] [7:0]).
Adding EN signal on $memory\datamem.data_ram[18]$2857 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[18][2][24]$y$3782, Q = \datamem.data_ram[18] [31:24]).
Adding EN signal on $memory\datamem.data_ram[18]$2857 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[18][2][16]$y$3778, Q = \datamem.data_ram[18] [23:16]).
Adding EN signal on $memory\datamem.data_ram[18]$2857 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[18][2][8]$y$3774, Q = \datamem.data_ram[18] [15:8]).
Adding EN signal on $memory\datamem.data_ram[18]$2857 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[18][2][0]$y$3770, Q = \datamem.data_ram[18] [7:0]).
Adding EN signal on $memory\datamem.data_ram[17]$2855 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[17][2][24]$y$3756, Q = \datamem.data_ram[17] [31:24]).
Adding EN signal on $memory\datamem.data_ram[17]$2855 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[17][2][16]$y$3752, Q = \datamem.data_ram[17] [23:16]).
Adding EN signal on $memory\datamem.data_ram[17]$2855 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[17][2][8]$y$3748, Q = \datamem.data_ram[17] [15:8]).
Adding EN signal on $memory\datamem.data_ram[17]$2855 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[17][2][0]$y$3744, Q = \datamem.data_ram[17] [7:0]).
Adding EN signal on $memory\datamem.data_ram[16]$2853 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[16][2][24]$y$3730, Q = \datamem.data_ram[16] [31:24]).
Adding EN signal on $memory\datamem.data_ram[16]$2853 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[16][2][16]$y$3726, Q = \datamem.data_ram[16] [23:16]).
Adding EN signal on $memory\datamem.data_ram[16]$2853 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[16][2][8]$y$3722, Q = \datamem.data_ram[16] [15:8]).
Adding EN signal on $memory\datamem.data_ram[16]$2853 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[16][2][0]$y$3718, Q = \datamem.data_ram[16] [7:0]).
Adding EN signal on $memory\datamem.data_ram[15]$2851 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[15][2][24]$y$3698, Q = \datamem.data_ram[15] [31:24]).
Adding EN signal on $memory\datamem.data_ram[15]$2851 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[15][2][16]$y$3694, Q = \datamem.data_ram[15] [23:16]).
Adding EN signal on $memory\datamem.data_ram[15]$2851 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[15][2][8]$y$3690, Q = \datamem.data_ram[15] [15:8]).
Adding EN signal on $memory\datamem.data_ram[15]$2851 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[15][2][0]$y$3686, Q = \datamem.data_ram[15] [7:0]).
Adding EN signal on $memory\datamem.data_ram[14]$2849 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[14][2][24]$y$3672, Q = \datamem.data_ram[14] [31:24]).
Adding EN signal on $memory\datamem.data_ram[14]$2849 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[14][2][16]$y$3668, Q = \datamem.data_ram[14] [23:16]).
Adding EN signal on $memory\datamem.data_ram[14]$2849 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[14][2][8]$y$3664, Q = \datamem.data_ram[14] [15:8]).
Adding EN signal on $memory\datamem.data_ram[14]$2849 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[14][2][0]$y$3660, Q = \datamem.data_ram[14] [7:0]).
Adding EN signal on $memory\datamem.data_ram[13]$2847 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[13][2][24]$y$3646, Q = \datamem.data_ram[13] [31:24]).
Adding EN signal on $memory\datamem.data_ram[13]$2847 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[13][2][16]$y$3642, Q = \datamem.data_ram[13] [23:16]).
Adding EN signal on $memory\datamem.data_ram[13]$2847 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[13][2][8]$y$3638, Q = \datamem.data_ram[13] [15:8]).
Adding EN signal on $memory\datamem.data_ram[13]$2847 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[13][2][0]$y$3634, Q = \datamem.data_ram[13] [7:0]).
Adding EN signal on $memory\datamem.data_ram[12]$2845 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[12][2][24]$y$3620, Q = \datamem.data_ram[12] [31:24]).
Adding EN signal on $memory\datamem.data_ram[12]$2845 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[12][2][16]$y$3616, Q = \datamem.data_ram[12] [23:16]).
Adding EN signal on $memory\datamem.data_ram[12]$2845 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[12][2][8]$y$3612, Q = \datamem.data_ram[12] [15:8]).
Adding EN signal on $memory\datamem.data_ram[12]$2845 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[12][2][0]$y$3608, Q = \datamem.data_ram[12] [7:0]).
Adding EN signal on $memory\datamem.data_ram[11]$2843 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[11][2][24]$y$3594, Q = \datamem.data_ram[11] [31:24]).
Adding EN signal on $memory\datamem.data_ram[11]$2843 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[11][2][0]$y$3582, Q = \datamem.data_ram[11] [7:0]).
Adding EN signal on $memory\datamem.data_ram[11]$2843 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[11][2][8]$y$3586, Q = \datamem.data_ram[11] [15:8]).
Adding EN signal on $memory\datamem.data_ram[11]$2843 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[11][2][16]$y$3590, Q = \datamem.data_ram[11] [23:16]).
Adding EN signal on $memory\datamem.data_ram[10]$2841 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[10][2][0]$y$3556, Q = \datamem.data_ram[10] [7:0]).
Adding EN signal on $memory\datamem.data_ram[10]$2841 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[10][2][8]$y$3560, Q = \datamem.data_ram[10] [15:8]).
Adding EN signal on $memory\datamem.data_ram[10]$2841 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[10][2][16]$y$3564, Q = \datamem.data_ram[10] [23:16]).
Adding EN signal on $memory\datamem.data_ram[10]$2841 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[10][2][24]$y$3568, Q = \datamem.data_ram[10] [31:24]).
Adding EN signal on $memory\datamem.data_ram[0]$2821 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[0][2][24]$y$3278, Q = \datamem.data_ram[0] [31:24]).
Adding EN signal on $memory\datamem.data_ram[0]$2821 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[0][2][16]$y$3274, Q = \datamem.data_ram[0] [23:16]).
Adding EN signal on $memory\datamem.data_ram[0]$2821 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[0][2][8]$y$3270, Q = \datamem.data_ram[0] [15:8]).
Adding EN signal on $memory\datamem.data_ram[0]$2821 ($dff) from module pl_riscv_cpu (D = $memory\datamem.data_ram$wrmux[0][2][0]$y$3266, Q = \datamem.data_ram[0] [7:0]).

37.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 32 unused cells and 56 unused wires.
<suppressed ~33 debug messages>

37.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.
<suppressed ~320 debug messages>

37.18. Rerunning OPT passes. (Maybe there is more to do..)

37.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pl_riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~289 debug messages>

37.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pl_riscv_cpu.
Performed a total of 0 changes.

37.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
Removed a total of 0 cells.

37.22. Executing OPT_SHARE pass.

37.23. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$7793 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[0] [7:0], rval = 8'00011100).
Adding SRST signal on $auto$ff.cc:266:slice$7790 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[0] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7787 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[0] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7784 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[0] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7781 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[10] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7778 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[10] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7775 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[10] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7772 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[10] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7769 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[11] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7766 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[11] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7763 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[11] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7760 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[11] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7757 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[12] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7754 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[12] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7751 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[12] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7748 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[12] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7745 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[13] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7742 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[13] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7739 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[13] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7736 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[13] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7733 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[14] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7730 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[14] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7727 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[14] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7724 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[14] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7721 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[15] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7718 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[15] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7715 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[15] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7712 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[15] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7709 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[16] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7706 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[16] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7703 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[16] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7700 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[16] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7697 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[17] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7694 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[17] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7691 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[17] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7688 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[17] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7685 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[18] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7682 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[18] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7679 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[18] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7676 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[18] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7673 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[19] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7670 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[19] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7667 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[19] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7664 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[19] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7661 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[1] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7658 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[1] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7655 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[1] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7652 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[1] [7:0], rval = 8'00010000).
Adding SRST signal on $auto$ff.cc:266:slice$7649 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[20] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7646 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[20] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7643 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[20] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7640 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[20] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7637 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[21] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7634 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[21] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7631 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[21] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7628 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[21] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7625 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[22] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7622 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[22] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7619 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[22] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7616 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[22] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7613 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[23] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7610 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[23] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7607 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[23] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7604 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[23] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7601 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[24] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7598 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[24] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7595 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[24] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7592 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[24] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7589 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[25] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7586 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[25] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7583 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[25] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7580 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[25] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7577 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[26] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7574 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[26] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7571 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[26] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7568 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[26] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7565 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[27] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7562 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[27] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7559 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[27] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7556 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[27] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7553 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[28] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7550 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[28] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7547 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[28] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7544 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[28] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7541 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[29] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7538 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[29] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7535 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[29] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7532 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[29] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7529 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[2] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7526 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[2] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7523 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[2] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7520 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[2] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7517 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[30] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7514 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[30] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7511 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[30] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7508 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[30] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7505 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[31] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7502 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[31] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7499 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[31] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7496 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[31] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7493 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[32] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7490 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[32] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7487 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[32] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7484 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[32] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7481 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[33] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7478 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[33] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7475 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[33] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7472 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[33] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7469 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[34] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7466 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[34] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7463 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[34] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7460 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[34] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7457 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[35] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7454 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[35] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7451 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[35] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7448 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[35] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7445 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[36] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7442 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[36] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7439 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[36] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7436 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[36] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7433 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[37] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7430 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[37] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7427 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[37] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7424 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[37] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7421 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[38] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7418 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[38] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7415 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[38] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7412 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[38] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7409 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[39] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7406 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[39] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7403 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[39] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7400 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[39] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7397 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[3] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7394 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[3] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7391 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[3] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7388 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[3] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7385 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[40] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7382 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[40] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7379 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[40] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7376 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[40] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7373 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[41] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7370 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[41] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7367 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[41] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7364 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[41] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7361 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[42] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7358 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[42] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7355 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[42] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7352 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[42] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7349 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[43] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7346 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[43] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7343 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[43] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7340 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[43] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7337 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[44] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7334 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[44] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7331 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[44] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7328 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[44] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7325 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[45] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7322 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[45] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7319 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[45] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7316 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[45] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7313 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[46] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7310 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[46] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7307 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[46] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7304 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[46] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7301 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[47] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7298 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[47] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7295 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[47] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7292 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[47] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7289 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[48] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7286 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[48] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7283 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[48] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7280 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[48] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7277 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[49] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7274 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[49] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7271 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[49] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7268 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[49] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7265 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[4] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7262 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[4] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7259 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[4] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7256 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[4] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7253 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[50] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7250 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[50] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7247 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[50] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7244 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[50] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7241 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[51] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7238 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[51] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7235 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[51] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7232 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[51] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7229 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[52] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7226 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[52] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7223 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[52] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7220 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[52] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7217 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[53] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7214 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[53] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7211 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[53] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7208 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[53] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7205 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[54] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7202 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[54] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7199 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[54] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7196 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[54] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7193 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[55] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7190 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[55] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7187 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[55] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7184 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[55] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7181 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[56] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7178 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[56] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7175 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[56] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7172 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[56] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7169 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[57] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7166 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[57] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7163 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[57] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7160 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[57] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7157 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[58] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7154 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[58] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7151 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[58] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7148 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[58] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7145 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[59] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7142 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[59] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7139 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[59] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7136 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[59] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7133 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[5] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7130 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[5] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7127 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[5] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7124 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[5] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7121 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[60] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7118 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[60] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7115 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[60] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7112 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[60] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7109 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[61] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7106 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[61] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7103 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[61] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7100 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[61] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7097 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[62] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7094 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[62] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7091 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[62] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7088 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[62] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7085 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[63] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7082 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[63] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7079 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[63] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7076 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[63] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7073 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[6] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7070 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[6] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7067 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[6] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7064 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[6] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7061 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[7] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7058 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[7] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7055 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[7] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7052 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[7] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7049 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[8] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7046 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[8] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7043 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[8] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7040 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[8] [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7037 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2799, Q = \datamem.data_ram[9] [31:24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7034 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2795, Q = \datamem.data_ram[9] [23:16], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7031 ($dffe) from module pl_riscv_cpu (D = $auto$rtlil.cc:2573:Mux$2791, Q = \datamem.data_ram[9] [15:8], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$7028 ($dffe) from module pl_riscv_cpu (D = \rvcpu.dp.plem.WriteDataM [7:0], Q = \datamem.data_ram[9] [7:0], rval = 8'00000000).

37.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 256 unused cells and 320 unused wires.
<suppressed ~257 debug messages>

37.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.

37.26. Rerunning OPT passes. (Maybe there is more to do..)

37.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pl_riscv_cpu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

37.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pl_riscv_cpu.
Performed a total of 0 changes.

37.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
Removed a total of 0 cells.

37.30. Executing OPT_SHARE pass.

37.31. Executing OPT_DFF pass (perform DFF optimizations).

37.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..

37.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.

37.34. Finished OPT passes. (There is nothing left to do.)

38. Executing TECHMAP pass (map to technology primitives).

38.1. Executing Verilog-2005 frontend: /nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/sx2v0i73mn1ih2z1nk61pm9n5gjgpidy-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

38.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$789c344356a154d2afc7b832b41d1067dbc946ba\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$0ae36a7056fbae1b1191049d3533163e46c0843a\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dlatch.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$5180471e6f22625c8e3c4261cd538e11648586b5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$857150d3a9b7fb38b73bbaa31ff652415e553f98\_90_alu for cells of type $alu.
Using template $paramod$104d3d1e82b09b030a785dad8a5e608a6d4401f7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using template $paramod$constmap:73fcdf30601fafdd57446cee4c62da5a1239be3b$paramod$dce7c1188cb25d2520d170426d59301c3b73f9e7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using template $paramod$9a56f86c87f889f11390b2d625e2e7ec4d4d19d8\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
No more expansions possible.
<suppressed ~5185 debug messages>

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.
<suppressed ~1175 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
<suppressed ~5049 debug messages>
Removed a total of 1683 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 140 unused cells and 1652 unused wires.
<suppressed ~141 debug messages>

39.5. Finished fast OPT passes.

40. Executing ABC pass (technology mapping using ABC).

40.1. Extracting gate netlist of module `\pl_riscv_cpu' to `<abc-temp-dir>/input.blif'..
Replacing 2 occurrences of constant undef bits with constant zero bits
Extracted 8860 gates and 12365 wires to a netlist network with 3502 inputs and 942 outputs.

40.1.1. Executing ABC.
Running ABC command: "/nix/store/wq2q0njg3sx8wvj2akz7x1qxwyrv9xlr-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

40.1.2. Re-integrating ABC results.
ABC RESULTS:              XNOR cells:       54
ABC RESULTS:               XOR cells:      168
ABC RESULTS:               AND cells:       91
ABC RESULTS:               MUX cells:     5546
ABC RESULTS:               NOT cells:     1747
ABC RESULTS:               NOR cells:      244
ABC RESULTS:              NAND cells:       68
ABC RESULTS:             ORNOT cells:      111
ABC RESULTS:                OR cells:     1052
ABC RESULTS:            ANDNOT cells:     1341
ABC RESULTS:        internal signals:     7921
ABC RESULTS:           input signals:     3502
ABC RESULTS:          output signals:      942
Removing temp directory.

41. Executing OPT pass (performing simple optimizations).

41.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.
<suppressed ~2625 debug messages>

41.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

41.3. Executing OPT_DFF pass (perform DFF optimizations).

41.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 14 unused cells and 5684 unused wires.
<suppressed ~34 debug messages>

41.5. Finished fast OPT passes.

42. Executing HIERARCHY pass (managing design hierarchy).

42.1. Analyzing design hierarchy..
Top module:  \pl_riscv_cpu

42.2. Analyzing design hierarchy..
Top module:  \pl_riscv_cpu
Removed 0 unused modules.

43. Printing statistics.

=== pl_riscv_cpu ===

   Number of wires:              10505
   Number of wire bits:          18264
   Number of public wires:         468
   Number of public wire bits:    8131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              14097
     $_ANDNOT_                    1340
     $_AND_                         91
     $_DFFE_NP_                   1024
     $_DFF_P_                      276
     $_DLATCH_N_                    37
     $_MUX_                       5544
     $_NAND_                        66
     $_NOR_                        244
     $_NOT_                       1733
     $_ORNOT_                      108
     $_OR_                        1050
     $_SDFFCE_PN0P_               2044
     $_SDFFCE_PN1P_                  4
     $_SDFFE_PN0N_                  93
     $_SDFFE_PP0N_                  30
     $_SDFFE_PP0P_                   2
     $_SDFF_PP0_                   190
     $_XNOR_                        54
     $_XOR_                        167

44. Executing CHECK pass (checking for obvious problems).
Checking module pl_riscv_cpu...
Found and reported 0 problems.

45. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/pl_riscv_cpu/runs/RUN_2025.03.14_21.47.52/tmp/synthesis/post_techmap.dot'.
Dumping module pl_riscv_cpu to page 1.

46. Executing SHARE pass (SAT-based resource sharing).

47. Executing OPT pass (performing simple optimizations).

47.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.

47.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
Removed a total of 0 cells.

47.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pl_riscv_cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

47.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pl_riscv_cpu.
Performed a total of 0 changes.

47.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pl_riscv_cpu'.
Removed a total of 0 cells.

47.6. Executing OPT_DFF pass (perform DFF optimizations).

47.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..

47.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pl_riscv_cpu.

47.9. Finished OPT passes. (There is nothing left to do.)

48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 0 unused cells and 305 unused wires.
<suppressed ~305 debug messages>

49. Printing statistics.

=== pl_riscv_cpu ===

   Number of wires:              10200
   Number of wire bits:          14112
   Number of public wires:         163
   Number of public wire bits:    3979
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              14097
     $_ANDNOT_                    1340
     $_AND_                         91
     $_DFFE_NP_                   1024
     $_DFF_P_                      276
     $_DLATCH_N_                    37
     $_MUX_                       5544
     $_NAND_                        66
     $_NOR_                        244
     $_NOT_                       1733
     $_ORNOT_                      108
     $_OR_                        1050
     $_SDFFCE_PN0P_               2044
     $_SDFFCE_PN1P_                  4
     $_SDFFE_PN0N_                  93
     $_SDFFE_PP0N_                  30
     $_SDFFE_PP0P_                   2
     $_SDFF_PP0_                   190
     $_XNOR_                        54
     $_XOR_                        167

mapping tbuf

50. Executing TECHMAP pass (map to technology primitives).

50.1. Executing Verilog-2005 frontend: /home/ayush/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/ayush/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

50.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

51. Executing SIMPLEMAP pass (map simple cells to gate primitives).

52. Executing TECHMAP pass (map to technology primitives).

52.1. Executing Verilog-2005 frontend: /home/ayush/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/ayush/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

52.2. Continuing TECHMAP pass.
Using template \$_DLATCH_N_ for cells of type $_DLATCH_N_.
No more expansions possible.
<suppressed ~41 debug messages>

53. Executing SIMPLEMAP pass (map simple cells to gate primitives).

54. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

54.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\pl_riscv_cpu':
  mapped 3663 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

55. Printing statistics.

=== pl_riscv_cpu ===

   Number of wires:              16895
   Number of wire bits:          20807
   Number of public wires:         163
   Number of public wire bits:    3979
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              20681
     $_ANDNOT_                    1340
     $_AND_                         91
     $_MUX_                      11104
     $_NAND_                        66
     $_NOR_                        244
     $_NOT_                       2757
     $_ORNOT_                      108
     $_OR_                        1050
     $_XNOR_                        54
     $_XOR_                        167
     sky130_fd_sc_hd__dfxtp_2     3663
     sky130_fd_sc_hd__dlxtn_1       37

[INFO]: USING STRATEGY AREA 0

56. Executing ABC pass (technology mapping using ABC).

56.1. Extracting gate netlist of module `\pl_riscv_cpu' to `/tmp/yosys-abc-kjbIop/input.blif'..
Extracted 16981 gates and 20554 wires to a netlist network with 3571 inputs and 4579 outputs.

56.1.1. Executing ABC.
Running ABC command: "/nix/store/wq2q0njg3sx8wvj2akz7x1qxwyrv9xlr-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-kjbIop/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-kjbIop/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-kjbIop/input.blif 
ABC: + read_lib -w /openlane/designs/pl_riscv_cpu/runs/RUN_2025.03.14_21.47.52/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.05 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/pl_riscv_cpu/runs/RUN_2025.03.14_21.47.52/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.07 sec
ABC: Memory =    9.54 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/pl_riscv_cpu/runs/RUN_2025.03.14_21.47.52/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/pl_riscv_cpu/runs/RUN_2025.03.14_21.47.52/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 25000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 25000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 25000.0 
ABC: Current delay (10522.91 ps) does not exceed the target delay (25000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 25000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  14711 ( 36.0 %)   Cap = 13.4 ff ( 10.1 %)   Area =   118264.67 ( 59.9 %)   Delay = 11103.69 ps  (  3.7 %)               
ABC: Path  0 --    1200 : 0    3 pi                        A =   0.00  Df =  48.8  -27.0 ps  S =  73.5 ps  Cin =  0.0 ff  Cout =  14.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --   11327 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df = 682.1 -494.6 ps  S = 107.1 ps  Cin =  1.5 ff  Cout =   4.7 ff  Cmax = 310.4 ff  G =  295  
ABC: Path  2 --   11328 : 2    3 sky130_fd_sc_hd__nor2_2   A =   6.26  Df = 813.0 -589.6 ps  S = 113.6 ps  Cin =  4.4 ff  Cout =   7.8 ff  Cmax = 141.9 ff  G =  167  
ABC: Path  3 --   11331 : 4    7 sky130_fd_sc_hd__and4bb_2 A =  12.51  Df =1112.8 -241.6 ps  S = 150.1 ps  Cin =  1.5 ff  Cout =  21.4 ff  Cmax = 270.1 ff  G = 1353  
ABC: Path  4 --   11343 : 3    2 sky130_fd_sc_hd__a21bo_2  A =  10.01  Df =1337.0 -312.6 ps  S =  40.9 ps  Cin =  2.0 ff  Cout =   4.3 ff  Cmax = 288.4 ff  G =  201  
ABC: Path  5 --   11590 : 5    3 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =1695.0 -196.3 ps  S =  80.8 ps  Cin =  2.3 ff  Cout =  11.2 ff  Cmax = 299.4 ff  G =  460  
ABC: Path  6 --   11884 : 2    1 sky130_fd_sc_hd__and2_2   A =   7.51  Df =1887.6 -253.8 ps  S =  34.8 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 303.0 ff  G =  143  
ABC: Path  7 --   11885 : 1    7 sky130_fd_sc_hd__buf_1    A =   3.75  Df =2082.1 -140.7 ps  S = 379.3 ps  Cin =  2.1 ff  Cout =  32.0 ff  Cmax = 130.0 ff  G = 1443  
ABC: Path  8 --   11886 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df =2422.5  -35.2 ps  S = 549.2 ps  Cin =  2.1 ff  Cout =  47.0 ff  Cmax = 130.0 ff  G = 2119  
ABC: Path  9 --   11887 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df =2831.4 -152.2 ps  S = 428.6 ps  Cin =  2.1 ff  Cout =  36.4 ff  Cmax = 130.0 ff  G = 1645  
ABC: Path 10 --   12068 : 3    3 sky130_fd_sc_hd__and3_2   A =   7.51  Df =3101.1 -133.6 ps  S =  74.2 ps  Cin =  1.5 ff  Cout =   8.6 ff  Cmax = 309.5 ff  G =  553  
ABC: Path 11 --   12070 : 2    5 sky130_fd_sc_hd__or2_2    A =   6.26  Df =3297.1  -51.1 ps  S =  81.8 ps  Cin =  1.5 ff  Cout =  12.9 ff  Cmax = 299.4 ff  G =  843  
ABC: Path 12 --   12089 : 4    1 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =3626.8 -257.9 ps  S =  44.7 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 325.0 ff  G =   98  
ABC: Path 13 --   12090 : 4    1 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =3825.6 -260.8 ps  S =  33.9 ps  Cin =  2.4 ff  Cout =   1.5 ff  Cmax = 271.9 ff  G =   60  
ABC: Path 14 --   12116 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =4465.8 -786.4 ps  S =  94.5 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 310.4 ff  G =  140  
ABC: Path 15 --   12117 : 1    3 sky130_fd_sc_hd__buf_1    A =   3.75  Df =4721.5 -693.2 ps  S = 442.8 ps  Cin =  2.1 ff  Cout =  37.6 ff  Cmax = 130.0 ff  G = 1774  
ABC: Path 16 --   14907 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =5358.2 -855.8 ps  S =  90.0 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 310.4 ff  G =   89  
ABC: Path 17 --   14908 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =5885.0-1125.3 ps  S =  90.2 ps  Cin =  1.5 ff  Cout =   1.5 ff  Cmax = 310.4 ff  G =   91  
ABC: Path 18 --   14909 : 3    1 sky130_fd_sc_hd__or3_2    A =   7.51  Df =6286.7-1441.4 ps  S =  68.3 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 310.4 ff  G =   88  
ABC: Path 19 --   14910 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =6808.7-1577.2 ps  S =  91.1 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 310.4 ff  G =  100  
ABC: Path 20 --   14912 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =7406.8-1887.6 ps  S =  91.0 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 310.4 ff  G =  100  
ABC: Path 21 --   14915 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =8005.0-2244.5 ps  S =  91.0 ps  Cin =  1.5 ff  Cout =   1.6 ff  Cmax = 310.4 ff  G =  100  
ABC: Path 22 --   14917 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =8601.2-2656.8 ps  S =  89.9 ps  Cin =  1.5 ff  Cout =   1.4 ff  Cmax = 310.4 ff  G =   89  
ABC: Path 23 --   14918 : 4    2 sky130_fd_sc_hd__or4_2    A =   8.76  Df =9152.2-2770.4 ps  S = 104.6 ps  Cin =  1.5 ff  Cout =   4.1 ff  Cmax = 310.4 ff  G =  261  
ABC: Path 24 --   14926 : 4    1 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =9423.6-2852.6 ps  S =  40.6 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 268.3 ff  G =  100  
ABC: Path 25 --   14927 : 3    9 sky130_fd_sc_hd__a21bo_2  A =  10.01  Df =9681.3 -142.3 ps  S = 134.4 ps  Cin =  2.0 ff  Cout =  23.2 ff  Cmax = 288.4 ff  G = 1103  
ABC: Path 26 --   19942 : 3    2 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =9813.0 -204.9 ps  S =  97.6 ps  Cin =  4.6 ff  Cout =   4.4 ff  Cmax = 128.2 ff  G =   92  
ABC: Path 27 --   19964 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df =10081.6 -296.7 ps  S = 295.6 ps  Cin =  2.1 ff  Cout =  24.6 ff  Cmax = 130.0 ff  G = 1103  
ABC: Path 28 --   19965 : 1   10 sky130_fd_sc_hd__buf_1    A =   3.75  Df =10416.2 -407.6 ps  S = 345.9 ps  Cin =  2.1 ff  Cout =  29.1 ff  Cmax = 130.0 ff  G = 1305  
ABC: Path 29 --   19966 : 4    1 sky130_fd_sc_hd__a22oi_2  A =  12.51  Df =10512.9 -311.5 ps  S = 148.7 ps  Cin =  4.3 ff  Cout =   5.1 ff  Cmax = 170.3 ff  G =  111  
ABC: Path 30 --   19967 : 5    1 sky130_fd_sc_hd__a221oi_2 A =  15.01  Df =11103.7 -744.5 ps  S = 679.7 ps  Cin =  4.5 ff  Cout =  33.4 ff  Cmax =  96.1 ff  G =  746  
ABC: Start-point = pi1199 (\rvcpu.dp.plde.Rs2E [1]).  End-point = po3310 ($auto$rtlil.cc:2684:MuxGate$45433).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 3571/ 4579  lat =    0  nd = 14711  edge =  36793  area =118252.05  delay =33.00  lev = 33
ABC: + write_blif /tmp/yosys-abc-kjbIop/output.blif 

56.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        7
ABC RESULTS:          _const0_ cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       74
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:      590
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      146
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       55
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:      268
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      193
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:     1115
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      211
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      194
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:      480
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:      308
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:      373
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      225
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      113
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      127
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      149
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      409
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      422
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      694
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      588
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      309
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     2936
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     4179
ABC RESULTS:        internal signals:    12404
ABC RESULTS:           input signals:     3571
ABC RESULTS:          output signals:     4579
Removing temp directory.

57. Executing SETUNDEF pass (replace undef values with defined constants).

58. Executing HILOMAP pass (mapping to constant drivers).

59. Executing SPLITNETS pass (splitting up multi-bit signals).

60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pl_riscv_cpu..
Removed 0 unused cells and 20676 unused wires.
<suppressed ~149 debug messages>

61. Executing INSBUF pass (insert buffer cells for connected wires).
Add pl_riscv_cpu/$auto$insbuf.cc:97:execute$65218: \Instr [1] -> \Instr [0]

62. Executing CHECK pass (checking for obvious problems).
Checking module pl_riscv_cpu...
Found and reported 0 problems.

63. Printing statistics.

=== pl_riscv_cpu ===

   Number of wires:              18383
   Number of wire bits:          18414
   Number of public wires:        3800
   Number of public wire bits:    3831
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              18412
     sky130_fd_sc_hd__a2111o_2       6
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2      211
     sky130_fd_sc_hd__a211oi_2      11
     sky130_fd_sc_hd__a21bo_2       13
     sky130_fd_sc_hd__a21boi_2       9
     sky130_fd_sc_hd__a21o_2       194
     sky130_fd_sc_hd__a21oi_2      309
     sky130_fd_sc_hd__a221o_2      193
     sky130_fd_sc_hd__a221oi_2      12
     sky130_fd_sc_hd__a22o_2       225
     sky130_fd_sc_hd__a22oi_2        4
     sky130_fd_sc_hd__a2bb2o_2      37
     sky130_fd_sc_hd__a311o_2       35
     sky130_fd_sc_hd__a311oi_2       2
     sky130_fd_sc_hd__a31o_2       588
     sky130_fd_sc_hd__a31oi_2       13
     sky130_fd_sc_hd__a32o_2        18
     sky130_fd_sc_hd__a32oi_2        1
     sky130_fd_sc_hd__a41o_2         9
     sky130_fd_sc_hd__and2_2       694
     sky130_fd_sc_hd__and2b_2       10
     sky130_fd_sc_hd__and3_2       149
     sky130_fd_sc_hd__and3b_2       13
     sky130_fd_sc_hd__and4_2        44
     sky130_fd_sc_hd__and4b_2        6
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__buf_1       4179
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__conb_1         1
     sky130_fd_sc_hd__dfxtp_2     3663
     sky130_fd_sc_hd__dlxtn_1       37
     sky130_fd_sc_hd__inv_2       1115
     sky130_fd_sc_hd__mux2_2      2936
     sky130_fd_sc_hd__mux4_2       590
     sky130_fd_sc_hd__nand2_2      308
     sky130_fd_sc_hd__nand2b_2       3
     sky130_fd_sc_hd__nand3_2        9
     sky130_fd_sc_hd__nand3b_2       4
     sky130_fd_sc_hd__nand4_2        2
     sky130_fd_sc_hd__nor2_2       422
     sky130_fd_sc_hd__nor2b_2        4
     sky130_fd_sc_hd__nor3_2         7
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__nor4b_2        3
     sky130_fd_sc_hd__o2111a_2       5
     sky130_fd_sc_hd__o211a_2      480
     sky130_fd_sc_hd__o211ai_2      16
     sky130_fd_sc_hd__o21a_2       113
     sky130_fd_sc_hd__o21ai_2      146
     sky130_fd_sc_hd__o21ba_2        7
     sky130_fd_sc_hd__o21bai_2       5
     sky130_fd_sc_hd__o221a_2      268
     sky130_fd_sc_hd__o221ai_2       2
     sky130_fd_sc_hd__o22a_2       373
     sky130_fd_sc_hd__o22ai_2        6
     sky130_fd_sc_hd__o2bb2a_2      37
     sky130_fd_sc_hd__o311a_2       28
     sky130_fd_sc_hd__o311ai_2       1
     sky130_fd_sc_hd__o31a_2        74
     sky130_fd_sc_hd__o31ai_2        9
     sky130_fd_sc_hd__o32a_2        26
     sky130_fd_sc_hd__o41a_2         6
     sky130_fd_sc_hd__or2_2        409
     sky130_fd_sc_hd__or2b_2        21
     sky130_fd_sc_hd__or3_2        127
     sky130_fd_sc_hd__or3b_2        30
     sky130_fd_sc_hd__or4_2         41
     sky130_fd_sc_hd__or4b_2        14
     sky130_fd_sc_hd__or4bb_2        2
     sky130_fd_sc_hd__xnor2_2       55
     sky130_fd_sc_hd__xor2_2        17

   Chip area for module '\pl_riscv_cpu': 196742.441600

64. Executing Verilog backend.
Dumping module `\pl_riscv_cpu'.

65. Executing JSON backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 68610c36f5, CPU: user 5.98s system 0.15s, MEM: 102.27 MB peak
Yosys 0.38 (git sha1 543faed9c8c, clang++ 17.0.6 -fPIC -Os)
Time spent: 81% 2x abc (25 sec), 4% 39x opt_expr (1 sec), ...
