0.6
2018.3
Dec  7 2018
00:33:28
D:/vivado projects/lab_2/lab_2.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/vivado projects/lab_2/lab_2.srcs/sim_1/new/full_adder_4bit_tb.v,1675665707,verilog,,,,full_adder_4bit_tb,,,,,,,,
D:/vivado projects/lab_2/lab_2.srcs/sim_1/new/full_adder_tb.v,1673854668,verilog,,,,full_adder_tb,,,,,,,,
D:/vivado projects/lab_2/lab_2.srcs/sources_1/new/full_adder.v,1673854410,verilog,,D:/vivado projects/lab_2/lab_2.srcs/sources_1/new/full_adder_4bit.v,,full_adder,,,,,,,,
D:/vivado projects/lab_2/lab_2.srcs/sources_1/new/full_adder_4bit.v,1675666236,verilog,,D:/vivado projects/lab_2/lab_2.srcs/sim_1/new/full_adder_4bit_tb.v,,full_adder_4bit,,,,,,,,
