#ifndef _ASM_SCORE_IRQ_H
#define _ASM_SCORE_IRQ_H

#define EXCEPTION_VECTOR_BASE_ADDR	0xa0000000
#define VECTOR_ADDRESS_OFFSET_MODE4	0
#define VECTOR_ADDRESS_OFFSET_MODE16	1

#define DEBUG_VECTOR_SIZE		(0x4)
#define DEBUG_VECTOR_BASE_ADDR		((EXCEPTION_VECTOR_BASE_ADDR) + 0x1fc)

#define GENERAL_VECTOR_SIZE		(0x10)
#define GENERAL_VECTOR_BASE_ADDR	((EXCEPTION_VECTOR_BASE_ADDR) + 0x200)

#define NR_IRQS				64
#define IRQ_VECTOR_SIZE			(0x10)
#define IRQ_VECTOR_BASE_ADDR		((EXCEPTION_VECTOR_BASE_ADDR) + 0x210)
#define IRQ_VECTOR_END_ADDR		((EXCEPTION_VECTOR_BASE_ADDR) + 0x5f0)

#define irq_canonicalize(irq)	(irq)

#define IRQ_TIMER (7)		/* Timer IRQ number of SPCT6600 */

extern void interrupt_exception_vector(void);

#endif /* _ASM_SCORE_IRQ_H */
Tue Jul 19 12:33:24 PDT 2016
Fri Jul 22 15:37:52 PDT 2016
Sun, Jul 24, 2016  1:14:27 PM
Mon, Jul 25, 2016  6:21:33 PM
Mon, Jul 25, 2016  7:34:47 PM
Tue, Jul 26, 2016  2:10:50 PM
