// Seed: 3373750401
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_15 = id_6;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_9 = id_7;
  module_0(
      id_7, id_6, id_8, id_9, id_9, id_6, id_7, id_10, id_2, id_9, id_8, id_3, id_3, id_3
  );
  wire id_11, id_12, id_13;
  xor (id_3, id_9, id_2, id_5, id_8, id_6, id_7);
  wire id_14;
  logic [7:0] id_15, id_16;
  assign id_1[1] = 1, id_15['b0] = 1;
endmodule
