

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Mon Sep 02 10:03:00 2024

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og9 
     1                           	processor	18F45K20
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Generated 25/07/2024 GMT
    16                           ; 
    17                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F45K20 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000FE0                     bsr             equ	4064
    50   000FE9                     fsr0            equ	4073
    51   000FEA                     fsr0h           equ	4074
    52   000FE9                     fsr0l           equ	4073
    53   000FE1                     fsr1            equ	4065
    54   000FE2                     fsr1h           equ	4066
    55   000FE1                     fsr1l           equ	4065
    56   000FD9                     fsr2            equ	4057
    57   000FDA                     fsr2h           equ	4058
    58   000FD9                     fsr2l           equ	4057
    59   000FEF                     indf0           equ	4079
    60   000FE7                     indf1           equ	4071
    61   000FDF                     indf2           equ	4063
    62   000FF2                     intcon          equ	4082
    63   000000                     nvmcon          equ	0
    64   000FF9                     pcl             equ	4089
    65   000FFA                     pclath          equ	4090
    66   000FFB                     pclatu          equ	4091
    67   000FEB                     plusw0          equ	4075
    68   000FE3                     plusw1          equ	4067
    69   000FDB                     plusw2          equ	4059
    70   000FED                     postdec0        equ	4077
    71   000FE5                     postdec1        equ	4069
    72   000FDD                     postdec2        equ	4061
    73   000FEE                     postinc0        equ	4078
    74   000FE6                     postinc1        equ	4070
    75   000FDE                     postinc2        equ	4062
    76   000FEC                     preinc0         equ	4076
    77   000FE4                     preinc1         equ	4068
    78   000FDC                     preinc2         equ	4060
    79   000FF3                     prod            equ	4083
    80   000FF4                     prodh           equ	4084
    81   000FF3                     prodl           equ	4083
    82   000FD8                     status          equ	4056
    83   000FF5                     tablat          equ	4085
    84   000FF6                     tblptr          equ	4086
    85   000FF7                     tblptrh         equ	4087
    86   000FF6                     tblptrl         equ	4086
    87   000FF8                     tblptru         equ	4088
    88   000FFD                     tosl            equ	4093
    89   000FE8                     wreg            equ	4072
    90   000F77                     SSPMSK          equ	3959	;# 
    91   000F78                     SLRCON          equ	3960	;# 
    92   000F79                     CM2CON1         equ	3961	;# 
    93   000F7A                     CM2CON0         equ	3962	;# 
    94   000F7B                     CM1CON0         equ	3963	;# 
    95   000F7C                     WPUB            equ	3964	;# 
    96   000F7D                     IOCB            equ	3965	;# 
    97   000F7E                     ANSEL           equ	3966	;# 
    98   000F7F                     ANSELH          equ	3967	;# 
    99   000F80                     PORTA           equ	3968	;# 
   100   000F81                     PORTB           equ	3969	;# 
   101   000F82                     PORTC           equ	3970	;# 
   102   000F83                     PORTD           equ	3971	;# 
   103   000F84                     PORTE           equ	3972	;# 
   104   000F89                     LATA            equ	3977	;# 
   105   000F8A                     LATB            equ	3978	;# 
   106   000F8B                     LATC            equ	3979	;# 
   107   000F8C                     LATD            equ	3980	;# 
   108   000F8D                     LATE            equ	3981	;# 
   109   000F92                     TRISA           equ	3986	;# 
   110   000F92                     DDRA            equ	3986	;# 
   111   000F93                     TRISB           equ	3987	;# 
   112   000F93                     DDRB            equ	3987	;# 
   113   000F94                     TRISC           equ	3988	;# 
   114   000F94                     DDRC            equ	3988	;# 
   115   000F95                     TRISD           equ	3989	;# 
   116   000F95                     DDRD            equ	3989	;# 
   117   000F96                     TRISE           equ	3990	;# 
   118   000F96                     DDRE            equ	3990	;# 
   119   000F9B                     OSCTUNE         equ	3995	;# 
   120   000F9D                     PIE1            equ	3997	;# 
   121   000F9E                     PIR1            equ	3998	;# 
   122   000F9F                     IPR1            equ	3999	;# 
   123   000FA0                     PIE2            equ	4000	;# 
   124   000FA1                     PIR2            equ	4001	;# 
   125   000FA2                     IPR2            equ	4002	;# 
   126   000FA6                     EECON1          equ	4006	;# 
   127   000FA7                     EECON2          equ	4007	;# 
   128   000FA8                     EEDATA          equ	4008	;# 
   129   000FA9                     EEADR           equ	4009	;# 
   130   000FAB                     RCSTA           equ	4011	;# 
   131   000FAB                     RCSTA1          equ	4011	;# 
   132   000FAC                     TXSTA           equ	4012	;# 
   133   000FAC                     TXSTA1          equ	4012	;# 
   134   000FAD                     TXREG           equ	4013	;# 
   135   000FAD                     TXREG1          equ	4013	;# 
   136   000FAE                     RCREG           equ	4014	;# 
   137   000FAE                     RCREG1          equ	4014	;# 
   138   000FAF                     SPBRG           equ	4015	;# 
   139   000FAF                     SPBRG1          equ	4015	;# 
   140   000FB0                     SPBRGH          equ	4016	;# 
   141   000FB1                     T3CON           equ	4017	;# 
   142   000FB2                     TMR3            equ	4018	;# 
   143   000FB2                     TMR3L           equ	4018	;# 
   144   000FB3                     TMR3H           equ	4019	;# 
   145   000FB4                     CVRCON2         equ	4020	;# 
   146   000FB5                     CVRCON          equ	4021	;# 
   147   000FB6                     ECCP1AS         equ	4022	;# 
   148   000FB7                     PWM1CON         equ	4023	;# 
   149   000FB8                     BAUDCON         equ	4024	;# 
   150   000FB8                     BAUDCTL         equ	4024	;# 
   151   000FB9                     PSTRCON         equ	4025	;# 
   152   000FBA                     CCP2CON         equ	4026	;# 
   153   000FBB                     CCPR2           equ	4027	;# 
   154   000FBB                     CCPR2L          equ	4027	;# 
   155   000FBC                     CCPR2H          equ	4028	;# 
   156   000FBD                     CCP1CON         equ	4029	;# 
   157   000FBE                     CCPR1           equ	4030	;# 
   158   000FBE                     CCPR1L          equ	4030	;# 
   159   000FBF                     CCPR1H          equ	4031	;# 
   160   000FC0                     ADCON2          equ	4032	;# 
   161   000FC1                     ADCON1          equ	4033	;# 
   162   000FC2                     ADCON0          equ	4034	;# 
   163   000FC3                     ADRES           equ	4035	;# 
   164   000FC3                     ADRESL          equ	4035	;# 
   165   000FC4                     ADRESH          equ	4036	;# 
   166   000FC5                     SSPCON2         equ	4037	;# 
   167   000FC6                     SSPCON1         equ	4038	;# 
   168   000FC7                     SSPSTAT         equ	4039	;# 
   169   000FC8                     SSPADD          equ	4040	;# 
   170   000FC9                     SSPBUF          equ	4041	;# 
   171   000FCA                     T2CON           equ	4042	;# 
   172   000FCB                     PR2             equ	4043	;# 
   173   000FCB                     MEMCON          equ	4043	;# 
   174   000FCC                     TMR2            equ	4044	;# 
   175   000FCD                     T1CON           equ	4045	;# 
   176   000FCE                     TMR1            equ	4046	;# 
   177   000FCE                     TMR1L           equ	4046	;# 
   178   000FCF                     TMR1H           equ	4047	;# 
   179   000FD0                     RCON            equ	4048	;# 
   180   000FD1                     WDTCON          equ	4049	;# 
   181   000FD2                     HLVDCON         equ	4050	;# 
   182   000FD2                     LVDCON          equ	4050	;# 
   183   000FD3                     OSCCON          equ	4051	;# 
   184   000FD5                     T0CON           equ	4053	;# 
   185   000FD6                     TMR0            equ	4054	;# 
   186   000FD6                     TMR0L           equ	4054	;# 
   187   000FD7                     TMR0H           equ	4055	;# 
   188   000FD8                     STATUS          equ	4056	;# 
   189   000FD9                     FSR2            equ	4057	;# 
   190   000FD9                     FSR2L           equ	4057	;# 
   191   000FDA                     FSR2H           equ	4058	;# 
   192   000FDB                     PLUSW2          equ	4059	;# 
   193   000FDC                     PREINC2         equ	4060	;# 
   194   000FDD                     POSTDEC2        equ	4061	;# 
   195   000FDE                     POSTINC2        equ	4062	;# 
   196   000FDF                     INDF2           equ	4063	;# 
   197   000FE0                     BSR             equ	4064	;# 
   198   000FE1                     FSR1            equ	4065	;# 
   199   000FE1                     FSR1L           equ	4065	;# 
   200   000FE2                     FSR1H           equ	4066	;# 
   201   000FE3                     PLUSW1          equ	4067	;# 
   202   000FE4                     PREINC1         equ	4068	;# 
   203   000FE5                     POSTDEC1        equ	4069	;# 
   204   000FE6                     POSTINC1        equ	4070	;# 
   205   000FE7                     INDF1           equ	4071	;# 
   206   000FE8                     WREG            equ	4072	;# 
   207   000FE9                     FSR0            equ	4073	;# 
   208   000FE9                     FSR0L           equ	4073	;# 
   209   000FEA                     FSR0H           equ	4074	;# 
   210   000FEB                     PLUSW0          equ	4075	;# 
   211   000FEC                     PREINC0         equ	4076	;# 
   212   000FED                     POSTDEC0        equ	4077	;# 
   213   000FEE                     POSTINC0        equ	4078	;# 
   214   000FEF                     INDF0           equ	4079	;# 
   215   000FF0                     INTCON3         equ	4080	;# 
   216   000FF1                     INTCON2         equ	4081	;# 
   217   000FF2                     INTCON          equ	4082	;# 
   218   000FF3                     PROD            equ	4083	;# 
   219   000FF3                     PRODL           equ	4083	;# 
   220   000FF4                     PRODH           equ	4084	;# 
   221   000FF5                     TABLAT          equ	4085	;# 
   222   000FF6                     TBLPTR          equ	4086	;# 
   223   000FF6                     TBLPTRL         equ	4086	;# 
   224   000FF7                     TBLPTRH         equ	4087	;# 
   225   000FF8                     TBLPTRU         equ	4088	;# 
   226   000FF9                     PCLAT           equ	4089	;# 
   227   000FF9                     PC              equ	4089	;# 
   228   000FF9                     PCL             equ	4089	;# 
   229   000FFA                     PCLATH          equ	4090	;# 
   230   000FFB                     PCLATU          equ	4091	;# 
   231   000FFC                     STKPTR          equ	4092	;# 
   232   000FFD                     TOS             equ	4093	;# 
   233   000FFD                     TOSL            equ	4093	;# 
   234   000FFE                     TOSH            equ	4094	;# 
   235   000FFF                     TOSU            equ	4095	;# 
   236   000FAF                     _SPBRG          set	4015
   237   000FB8                     _BAUDCONbits    set	4024
   238   000FB8                     _BAUDCON        set	4024
   239   000FAB                     _RCSTAbits      set	4011
   240   000FAC                     _TXSTAbits      set	4012
   241   000F94                     _TRISCbits      set	3988
   242                           
   243                           ; #config settings
   244                           
   245                           	psect	cinit
   246   00062A                     __pcinit:
   247                           	callstack 0
   248   00062A                     start_initialization:
   249                           	callstack 0
   250   00062A                     __initialization:
   251                           	callstack 0
   252   00062A                     end_of_initialization:
   253                           	callstack 0
   254   00062A                     __end_of__initialization:
   255                           	callstack 0
   256   00062A  0100               	movlb	0
   257   00062C  EF10  F003         	goto	_main	;jump to C main() function
   258                           
   259                           	psect	cstackCOMRAM
   260   000000                     __pcstackCOMRAM:
   261                           	callstack 0
   262   000000                     
   263                           ; 1 bytes @ 0x0
   264 ;;
   265 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   266 ;;
   267 ;; *************** function _main *****************
   268 ;; Defined at:
   269 ;;		line 48 in file "main.c"
   270 ;; Parameters:    Size  Location     Type
   271 ;;		None
   272 ;; Auto vars:     Size  Location     Type
   273 ;;		None
   274 ;; Return value:  Size  Location     Type
   275 ;;                  1    wreg      void 
   276 ;; Registers used:
   277 ;;		wreg, status,2, cstack
   278 ;; Tracked objects:
   279 ;;		On entry : 0/0
   280 ;;		On exit  : 0/0
   281 ;;		Unchanged: 0/0
   282 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   283 ;;      Params:         0       0       0       0       0       0       0
   284 ;;      Locals:         0       0       0       0       0       0       0
   285 ;;      Temps:          0       0       0       0       0       0       0
   286 ;;      Totals:         0       0       0       0       0       0       0
   287 ;;Total ram usage:        0 bytes
   288 ;; Hardware stack levels required when called: 1
   289 ;; This function calls:
   290 ;;		_initialize_USART
   291 ;; This function is called by:
   292 ;;		Startup code after reset
   293 ;; This function uses a non-reentrant model
   294 ;;
   295                           
   296                           	psect	text0
   297   000620                     __ptext0:
   298                           	callstack 0
   299   000620                     _main:
   300                           	callstack 30
   301                           
   302                           ;main.c: 49: initialize_USART();
   303                           
   304                           ;incstack = 0
   305   000620  EC01  F003         	call	_initialize_USART	;wreg free
   306                           
   307                           ;main.c: 50: __nop();
   308   000624  0000               	nop	
   309   000626  EF00  F000         	goto	start
   310   00062A                     __end_of_main:
   311                           	callstack 0
   312                           
   313 ;; *************** function _initialize_USART *****************
   314 ;; Defined at:
   315 ;;		line 57 in file "main.c"
   316 ;; Parameters:    Size  Location     Type
   317 ;;		None
   318 ;; Auto vars:     Size  Location     Type
   319 ;;  baudrate_reg    2    0        unsigned int 
   320 ;; Return value:  Size  Location     Type
   321 ;;                  1    wreg      void 
   322 ;; Registers used:
   323 ;;		wreg, status,2
   324 ;; Tracked objects:
   325 ;;		On entry : 0/0
   326 ;;		On exit  : 0/0
   327 ;;		Unchanged: 0/0
   328 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   329 ;;      Params:         0       0       0       0       0       0       0
   330 ;;      Locals:         0       0       0       0       0       0       0
   331 ;;      Temps:          0       0       0       0       0       0       0
   332 ;;      Totals:         0       0       0       0       0       0       0
   333 ;;Total ram usage:        0 bytes
   334 ;; Hardware stack levels used: 1
   335 ;; This function calls:
   336 ;;		Nothing
   337 ;; This function is called by:
   338 ;;		_main
   339 ;; This function uses a non-reentrant model
   340 ;;
   341                           
   342                           	psect	text1
   343   000602                     __ptext1:
   344                           	callstack 0
   345   000602                     _initialize_USART:
   346                           	callstack 30
   347                           
   348                           ;main.c: 59: TRISCbits.RC6 = 0;
   349                           
   350                           ;incstack = 0
   351   000602  9C94               	bcf	148,6,c	;volatile
   352                           
   353                           ;main.c: 60: TRISCbits.RC7 = 1;
   354   000604  8E94               	bsf	148,7,c	;volatile
   355                           
   356                           ;main.c: 62: TXSTAbits.SYNC = 0;
   357   000606  98AC               	bcf	172,4,c	;volatile
   358                           
   359                           ;main.c: 63: TXSTAbits.TX9 = 0;
   360   000608  9CAC               	bcf	172,6,c	;volatile
   361                           
   362                           ;main.c: 64: TXSTAbits.BRGH = 1;
   363   00060A  84AC               	bsf	172,2,c	;volatile
   364                           
   365                           ;main.c: 65: TXSTAbits.TXEN = 1;
   366   00060C  8AAC               	bsf	172,5,c	;volatile
   367                           
   368                           ;main.c: 66: TXSTAbits.SENDB = 0;
   369   00060E  96AC               	bcf	172,3,c	;volatile
   370                           
   371                           ;main.c: 68: RCSTAbits.SPEN = 1;
   372   000610  8EAB               	bsf	171,7,c	;volatile
   373                           
   374                           ;main.c: 69: RCSTAbits.RX9 = 0;
   375   000612  9CAB               	bcf	171,6,c	;volatile
   376                           
   377                           ;main.c: 70: RCSTAbits.CREN = 1;
   378   000614  88AB               	bsf	171,4,c	;volatile
   379                           
   380                           ;main.c: 72: BAUDCON = 0x0;
   381   000616  6AB8               	clrf	184,c	;volatile
   382                           
   383                           ;main.c: 73: BAUDCONbits.BRG16 = 1;
   384   000618  86B8               	bsf	184,3,c	;volatile
   385                           
   386                           ;main.c: 76: SPBRG = 0x8A;
   387   00061A  0E8A               	movlw	138
   388   00061C  6EAF               	movwf	175,c	;volatile
   389   00061E  0012               	return		;funcret
   390   000620                     __end_of_initialize_USART:
   391                           	callstack 0
   392                           
   393                           	psect	smallconst
   394   000600                     __psmallconst:
   395                           	callstack 0
   396   000600  00                 	db	0
   397   000601  00                 	db	0	; dummy byte at the end
   398   000000                     __activetblptr  equ	0
   399                           
   400                           	psect	rparam
   401   000001                     ___rparam_used  equ	1
   402   000000                     ___param_bank   equ	0
   403   000000                     __Lparam        equ	__Lrparam
   404   000000                     __Hparam        equ	__Hrparam
   405                           
   406                           	psect	idloc
   407                           
   408                           ;Config register IDLOC0 @ 0x200000
   409                           ;	unspecified, using default values
   410   200000                     	org	2097152
   411   200000  FF                 	db	255
   412                           
   413                           ;Config register IDLOC1 @ 0x200001
   414                           ;	unspecified, using default values
   415   200001                     	org	2097153
   416   200001  FF                 	db	255
   417                           
   418                           ;Config register IDLOC2 @ 0x200002
   419                           ;	unspecified, using default values
   420   200002                     	org	2097154
   421   200002  FF                 	db	255
   422                           
   423                           ;Config register IDLOC3 @ 0x200003
   424                           ;	unspecified, using default values
   425   200003                     	org	2097155
   426   200003  FF                 	db	255
   427                           
   428                           ;Config register IDLOC4 @ 0x200004
   429                           ;	unspecified, using default values
   430   200004                     	org	2097156
   431   200004  FF                 	db	255
   432                           
   433                           ;Config register IDLOC5 @ 0x200005
   434                           ;	unspecified, using default values
   435   200005                     	org	2097157
   436   200005  FF                 	db	255
   437                           
   438                           ;Config register IDLOC6 @ 0x200006
   439                           ;	unspecified, using default values
   440   200006                     	org	2097158
   441   200006  FF                 	db	255
   442                           
   443                           ;Config register IDLOC7 @ 0x200007
   444                           ;	unspecified, using default values
   445   200007                     	org	2097159
   446   200007  FF                 	db	255
   447                           
   448                           	psect	config
   449                           
   450                           ; Padding undefined space
   451   300000                     	org	3145728
   452   300000  FF                 	db	255
   453                           
   454                           ;Config register CONFIG1H @ 0x300001
   455                           ;	Oscillator Selection bits
   456                           ;	FOSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   457                           ;	Fail-Safe Clock Monitor Enable bit
   458                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   459                           ;	Internal/External Oscillator Switchover bit
   460                           ;	IESO = OFF, Oscillator Switchover mode disabled
   461   300001                     	org	3145729
   462   300001  08                 	db	8
   463                           
   464                           ;Config register CONFIG2L @ 0x300002
   465                           ;	Power-up Timer Enable bit
   466                           ;	PWRTEN = OFF, PWRT disabled
   467                           ;	Brown-out Reset Enable bits
   468                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   469                           ;	Brown Out Reset Voltage bits
   470                           ;	BORV = 18, VBOR set to 1.8 V nominal
   471   300002                     	org	3145730
   472   300002  1F                 	db	31
   473                           
   474                           ;Config register CONFIG2H @ 0x300003
   475                           ;	Watchdog Timer Enable bit
   476                           ;	WDTEN = OFF, WDT is controlled by SWDTEN bit of the WDTCON register
   477                           ;	Watchdog Timer Postscale Select bits
   478                           ;	WDTPS = 32768, 1:32768
   479   300003                     	org	3145731
   480   300003  1E                 	db	30
   481                           
   482                           ; Padding undefined space
   483   300004                     	org	3145732
   484   300004  FF                 	db	255
   485                           
   486                           ;Config register CONFIG3H @ 0x300005
   487                           ;	CCP2 MUX bit
   488                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   489                           ;	PORTB A/D Enable bit
   490                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   491                           ;	Low-Power Timer1 Oscillator Enable bit
   492                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   493                           ;	HFINTOSC Fast Start-up
   494                           ;	HFOFST = ON, HFINTOSC starts clocking the CPU without waiting for the oscillator to st
      +                          ablize.
   495                           ;	MCLR Pin Enable bit
   496                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   497   300005                     	org	3145733
   498   300005  89                 	db	137
   499                           
   500                           ;Config register CONFIG4L @ 0x300006
   501                           ;	Stack Full/Underflow Reset Enable bit
   502                           ;	STVREN = ON, Stack full/underflow will cause Reset
   503                           ;	Single-Supply ICSP Enable bit
   504                           ;	LVP = OFF, Single-Supply ICSP disabled
   505                           ;	Extended Instruction Set Enable bit
   506                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   507                           ;	Background Debugger Enable bit
   508                           ;	DEBUG = 0x1, unprogrammed default
   509   300006                     	org	3145734
   510   300006  81                 	db	129
   511                           
   512                           ; Padding undefined space
   513   300007                     	org	3145735
   514   300007  FF                 	db	255
   515                           
   516                           ;Config register CONFIG5L @ 0x300008
   517                           ;	unspecified, using default values
   518                           ;	Code Protection Block 0
   519                           ;	CP0 = 0x1, unprogrammed default
   520                           ;	Code Protection Block 1
   521                           ;	CP1 = 0x1, unprogrammed default
   522                           ;	Code Protection Block 2
   523                           ;	CP2 = 0x1, unprogrammed default
   524                           ;	Code Protection Block 3
   525                           ;	CP3 = 0x1, unprogrammed default
   526   300008                     	org	3145736
   527   300008  0F                 	db	15
   528                           
   529                           ;Config register CONFIG5H @ 0x300009
   530                           ;	unspecified, using default values
   531                           ;	Boot Block Code Protection bit
   532                           ;	CPB = 0x1, unprogrammed default
   533                           ;	Data EEPROM Code Protection bit
   534                           ;	CPD = 0x1, unprogrammed default
   535   300009                     	org	3145737
   536   300009  C0                 	db	192
   537                           
   538                           ;Config register CONFIG6L @ 0x30000A
   539                           ;	unspecified, using default values
   540                           ;	Write Protection Block 0
   541                           ;	WRT0 = 0x1, unprogrammed default
   542                           ;	Write Protection Block 1
   543                           ;	WRT1 = 0x1, unprogrammed default
   544                           ;	Write Protection Block 2
   545                           ;	WRT2 = 0x1, unprogrammed default
   546                           ;	Write Protection Block 3
   547                           ;	WRT3 = 0x1, unprogrammed default
   548   30000A                     	org	3145738
   549   30000A  0F                 	db	15
   550                           
   551                           ;Config register CONFIG6H @ 0x30000B
   552                           ;	unspecified, using default values
   553                           ;	Configuration Register Write Protection bit
   554                           ;	WRTC = 0x1, unprogrammed default
   555                           ;	Boot Block Write Protection bit
   556                           ;	WRTB = 0x1, unprogrammed default
   557                           ;	Data EEPROM Write Protection bit
   558                           ;	WRTD = 0x1, unprogrammed default
   559   30000B                     	org	3145739
   560   30000B  E0                 	db	224
   561                           
   562                           ;Config register CONFIG7L @ 0x30000C
   563                           ;	unspecified, using default values
   564                           ;	Table Read Protection Block 0
   565                           ;	EBTR0 = 0x1, unprogrammed default
   566                           ;	Table Read Protection Block 1
   567                           ;	EBTR1 = 0x1, unprogrammed default
   568                           ;	Table Read Protection Block 2
   569                           ;	EBTR2 = 0x1, unprogrammed default
   570                           ;	Table Read Protection Block 3
   571                           ;	EBTR3 = 0x1, unprogrammed default
   572   30000C                     	org	3145740
   573   30000C  0F                 	db	15
   574                           
   575                           ;Config register CONFIG7H @ 0x30000D
   576                           ;	unspecified, using default values
   577                           ;	Boot Block Table Read Protection bit
   578                           ;	EBTRB = 0x1, unprogrammed default
   579   30000D                     	org	3145741
   580   30000D  40                 	db	64
   581                           tosu	equ	0xFFF
   582                           tosh	equ	0xFFE
   583                           tosl	equ	0xFFD
   584                           stkptr	equ	0xFFC
   585                           pclatu	equ	0xFFB
   586                           pclath	equ	0xFFA
   587                           pcl	equ	0xFF9
   588                           tblptru	equ	0xFF8
   589                           tblptrh	equ	0xFF7
   590                           tblptrl	equ	0xFF6
   591                           tablat	equ	0xFF5
   592                           prodh	equ	0xFF4
   593                           prodl	equ	0xFF3
   594                           indf0	equ	0xFEF
   595                           postinc0	equ	0xFEE
   596                           postdec0	equ	0xFED
   597                           preinc0	equ	0xFEC
   598                           plusw0	equ	0xFEB
   599                           fsr0h	equ	0xFEA
   600                           fsr0l	equ	0xFE9
   601                           wreg	equ	0xFE8
   602                           indf1	equ	0xFE7
   603                           postinc1	equ	0xFE6
   604                           postdec1	equ	0xFE5
   605                           preinc1	equ	0xFE4
   606                           plusw1	equ	0xFE3
   607                           fsr1h	equ	0xFE2
   608                           fsr1l	equ	0xFE1
   609                           bsr	equ	0xFE0
   610                           indf2	equ	0xFDF
   611                           postinc2	equ	0xFDE
   612                           postdec2	equ	0xFDD
   613                           preinc2	equ	0xFDC
   614                           plusw2	equ	0xFDB
   615                           fsr2h	equ	0xFDA
   616                           fsr2l	equ	0xFD9
   617                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                   _initialize_USART
 ---------------------------------------------------------------------------------
 (1) _initialize_USART                                     2     2      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _initialize_USART

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBIGSFRh          84      0       0      0.0%
BITBIGSFRll         52      0       0      0.0%
BITBIGSFRlh         22      0       0      0.0%
COMRAM              95      0       0      0.0%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BIGRAM            1535      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       0      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Mon Sep 02 10:03:00 2024

                    _main 0620                      start 0000              ___param_bank 0000  
                   ?_main 0000                     _SPBRG 0FAF           __initialization 062A  
            __end_of_main 062A                    ??_main 0000             __activetblptr 0000  
       ?_initialize_USART 0000        ??_initialize_USART 0000                    isa$std 0001  
            __mediumconst 0000                __accesstop 0060   __end_of__initialization 062A  
           ___rparam_used 0001            __pcstackCOMRAM 0000                   _BAUDCON 0FB8  
                 __Hparam 0000                   __Lparam 0000              __psmallconst 0600  
                 __pcinit 062A                   __ramtop 0600                   __ptext0 0620  
                 __ptext1 0602      end_of_initialization 062A                 _RCSTAbits 0FAB  
               _TRISCbits 0F94                 _TXSTAbits 0FAC               _BAUDCONbits 0FB8  
     start_initialization 062A          _initialize_USART 0602               __smallconst 0600  
                __Hrparam 0000                  __Lrparam 0000                  isa$xinst 0000  
__end_of_initialize_USART 0620  
