Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id 8CBFD1A7093
	for <lists+linux-kernel@lfdr.de>; Tue, 14 Apr 2020 03:36:22 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2403803AbgDNBgU (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Mon, 13 Apr 2020 21:36:20 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58046 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-FAIL-OK-FAIL)
        by vger.kernel.org with ESMTP id S1727867AbgDNBgT (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 13 Apr 2020 21:36:19 -0400
Received: from mail-qt1-x844.google.com (mail-qt1-x844.google.com [IPv6:2607:f8b0:4864:20::844])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A41BCC0A3BDC
        for <linux-kernel@vger.kernel.org>; Mon, 13 Apr 2020 18:36:17 -0700 (PDT)
Received: by mail-qt1-x844.google.com with SMTP id o10so8893692qtr.6
        for <linux-kernel@vger.kernel.org>; Mon, 13 Apr 2020 18:36:17 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=lca.pw; s=google;
        h=mime-version:subject:from:in-reply-to:date:cc
         :content-transfer-encoding:message-id:references:to;
        bh=dXQotSOk2qSJpkL8ODPR0cF2dsns6oh9latebcWKpWw=;
        b=ZXn2T+dCyGt/hJPrquqf8BBD0V7faB5epnVMunbr/xeiiyrpiJFHFIpsWYz8CWZm99
         jBBs9g5N8E5XQOlADuRZm9K+vRk83NUGg2CXhND7EImHFJNRCNnH75RgVTGQH9O86pSs
         nZdJG/DmIgruWxstH0ajl4yDdKwcp3XIZseCjfkeT3PzxfpZNKRAfnc8tTj59rDhd7Ig
         sWQUavfV4dsyjswYEiLX2WsQrUNECVVO1jfldri2u6l8RlmgcIYicYOLIsBeCQdnczFV
         NRT5lWonJoPE4AOmCacgtl4zwMqGoGQ9hZXmSY5Ff4AukWxEU5ZN/vXkrj/+fOWbvgAp
         fNkQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:mime-version:subject:from:in-reply-to:date:cc
         :content-transfer-encoding:message-id:references:to;
        bh=dXQotSOk2qSJpkL8ODPR0cF2dsns6oh9latebcWKpWw=;
        b=IEvVj4+c43uao2qmiOcvdg96hsM5s54yArjqUjCXrnzjlA1f5GI7whjsJxtrEbbDT+
         oo4SmSIlkigpsb+fRTOBGz3czlsg3LtF04f5mCC4rS1ko/97GBQRNRTcCMVXX/1EE0gv
         ZCoGWpbb3Vwp2FVXGx4Vc29QToVrqwKTFFspvb2clTcX5ZPSBJIP9P9kF3cc1S3BBHsJ
         OcOHVAqiTy1waoeSVoasFvpI58igokCXbT8Qg4Jtn1abgxrIzJ1Hkn6H7X9SDFzKJNG1
         OX63Vzn7YuYHCG0U5IuuKHI555C4g6Lq0Jnuy0mt1r8urhh6WWjeIo9L5VSYWer6ulyt
         bGEg==
X-Gm-Message-State: AGi0PuZsT89Lk//tbEadEKfGjPcRSjg4mlBNmhmUYrnMg7eEwpurmQUJ
        rcs10q/bRIhELHX+lmoUM1LQhr0XCpSZqw==
X-Google-Smtp-Source: APiQypLisfcHpWJFsLswpdXcbJ/nAChf+Oxr+sSDafAEgmbCiRYEIgG4skSlBnxIsyyK00qjymNGTw==
X-Received: by 2002:ac8:4e45:: with SMTP id e5mr14283372qtw.101.1586828176628;
        Mon, 13 Apr 2020 18:36:16 -0700 (PDT)
Received: from [192.168.1.153] (pool-71-184-117-43.bstnma.fios.verizon.net. [71.184.117.43])
        by smtp.gmail.com with ESMTPSA id x14sm6160100qtr.33.2020.04.13.18.36.15
        (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128);
        Mon, 13 Apr 2020 18:36:16 -0700 (PDT)
Content-Type: text/plain;
        charset=utf-8
Mime-Version: 1.0 (Mac OS X Mail 13.4 \(3608.80.23.2.2\))
Subject: Re: [RFC PATCH] iommu/amd: fix a race in fetch_pte()
From:   Qian Cai <cai@lca.pw>
In-Reply-To: <20200408141915.GJ3103@8bytes.org>
Date:   Mon, 13 Apr 2020 21:36:15 -0400
Cc:     iommu@lists.linux-foundation.org, linux-kernel@vger.kernel.org
Content-Transfer-Encoding: quoted-printable
Message-Id: <527B0883-F59D-4C7A-8102-743872801EFC@lca.pw>
References: <20200407021246.10941-1-cai@lca.pw>
 <7664E2E7-04D4-44C3-AB7E-A4334CDEC373@lca.pw>
 <20200408141915.GJ3103@8bytes.org>
To:     Joerg Roedel <joro@8bytes.org>
X-Mailer: Apple Mail (2.3608.80.23.2.2)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org



> On Apr 8, 2020, at 10:19 AM, Joerg Roedel <joro@8bytes.org> wrote:
>=20
> Hi Qian,
>=20
> On Tue, Apr 07, 2020 at 11:36:05AM -0400, Qian Cai wrote:
>> After further testing, the change along is insufficient. What I am =
chasing right
>> now is the swap device will go offline after heavy memory pressure =
below. The
>> symptom is similar to what we have in the commit,
>>=20
>> 754265bcab78 (=E2=80=9Ciommu/amd: Fix race in =
increase_address_space()=E2=80=9D)
>>=20
>> Apparently, it is no possible to take the domain->lock in fetch_pte() =
because it
>> could sleep.
>=20
> Thanks a lot for finding and tracking down another race in the AMD =
IOMMU
> page-table code.  The domain->lock is a spin-lock and taking it can't
> sleep. But fetch_pte() is a fast-path and must not take any locks.
>=20
> I think the best fix is to update the pt_root and mode of the domain
> atomically by storing the mode in the lower 12 bits of pt_root. This =
way
> they are stored together and can be read/write atomically.

Like this?

diff --git a/drivers/iommu/amd_iommu.c b/drivers/iommu/amd_iommu.c
index 20cce366e951..b36c6b07cbfd 100644
--- a/drivers/iommu/amd_iommu.c
+++ b/drivers/iommu/amd_iommu.c
@@ -1397,13 +1397,13 @@ static struct page *free_sub_pt(unsigned long =
root, int mode,
=20
 static void free_pagetable(struct protection_domain *domain)
 {
-	unsigned long root =3D (unsigned long)domain->pt_root;
+	int level =3D iommu_get_mode(domain->pt_root);
+	unsigned long root =3D iommu_get_root(domain->pt_root);
 	struct page *freelist =3D NULL;
=20
-	BUG_ON(domain->mode < PAGE_MODE_NONE ||
-	       domain->mode > PAGE_MODE_6_LEVEL);
+	BUG_ON(level < PAGE_MODE_NONE || level > PAGE_MODE_6_LEVEL);
=20
-	freelist =3D free_sub_pt(root, domain->mode, freelist);
+	freelist =3D free_sub_pt(root, level, freelist);
=20
 	free_page_list(freelist);
 }
@@ -1417,24 +1417,27 @@ static bool increase_address_space(struct =
protection_domain *domain,
 				   unsigned long address,
 				   gfp_t gfp)
 {
+	int level;
 	unsigned long flags;
 	bool ret =3D false;
 	u64 *pte;
=20
 	spin_lock_irqsave(&domain->lock, flags);
=20
-	if (address <=3D PM_LEVEL_SIZE(domain->mode) ||
-	    WARN_ON_ONCE(domain->mode =3D=3D PAGE_MODE_6_LEVEL))
+	level =3D iommu_get_mode(domain->pt_root);
+
+	if (address <=3D PM_LEVEL_SIZE(level) ||
+	    WARN_ON_ONCE(level =3D=3D PAGE_MODE_6_LEVEL))
 		goto out;
=20
 	pte =3D (void *)get_zeroed_page(gfp);
 	if (!pte)
 		goto out;
=20
-	*pte             =3D PM_LEVEL_PDE(domain->mode,
-					=
iommu_virt_to_phys(domain->pt_root));
-	domain->pt_root  =3D pte;
-	domain->mode    +=3D 1;
+	*pte =3D PM_LEVEL_PDE(level,
+		iommu_virt_to_phys((void =
*)iommu_get_root(domain->pt_root)));
+
+	WRITE_ONCE(domain->pt_root, (unsigned long)pte + level + 1);
=20
 	ret =3D true;
=20
@@ -1452,15 +1455,17 @@ static u64 *alloc_pte(struct protection_domain =
*domain,
 		      bool *updated)
 {
 	int level, end_lvl;
-	u64 *pte, *page;
+	u64 *pte, *page, *pt_root, *root;
=20
 	BUG_ON(!is_power_of_2(page_size));
=20
-	while (address > PM_LEVEL_SIZE(domain->mode))
+	while (address > PM_LEVEL_SIZE(iommu_get_mode(domain->pt_root)))
 		*updated =3D increase_address_space(domain, address, =
gfp) || *updated;
=20
-	level   =3D domain->mode - 1;
-	pte     =3D &domain->pt_root[PM_LEVEL_INDEX(level, address)];
+	pt_root =3D READ_ONCE(domain->pt_root);
+	root    =3D (void *)iommu_get_root(pt_root);
+	level   =3D iommu_get_mode(pt_root) - 1;
+	pte     =3D &root[PM_LEVEL_INDEX(level, address)];
 	address =3D PAGE_SIZE_ALIGN(address, page_size);
 	end_lvl =3D PAGE_SIZE_LEVEL(page_size);
=20
@@ -1536,16 +1541,18 @@ static u64 *fetch_pte(struct protection_domain =
*domain,
 		      unsigned long address,
 		      unsigned long *page_size)
 {
-	int level;
 	u64 *pte;
+	u64 *pt_root =3D READ_ONCE(domain->pt_root);
+	u64 *root    =3D (void *)iommu_get_root(pt_root);
+	int level    =3D iommu_get_mode(pt_root);
=20
 	*page_size =3D 0;
=20
-	if (address > PM_LEVEL_SIZE(domain->mode))
+	if (address > PM_LEVEL_SIZE(level))
 		return NULL;
=20
-	level	   =3D  domain->mode - 1;
-	pte	   =3D &domain->pt_root[PM_LEVEL_INDEX(level, address)];
+	level--;
+	pte	   =3D &root[PM_LEVEL_INDEX(level, address)];
 	*page_size =3D  PTE_LEVEL_PAGE_SIZE(level);
=20
 	while (level > 0) {
@@ -1814,12 +1821,13 @@ static struct protection_domain =
*dma_ops_domain_alloc(void)
 	if (protection_domain_init(domain))
 		goto free_domain;
=20
-	domain->mode =3D PAGE_MODE_3_LEVEL;
 	domain->pt_root =3D (void *)get_zeroed_page(GFP_KERNEL);
 	domain->flags =3D PD_DMA_OPS_MASK;
 	if (!domain->pt_root)
 		goto free_domain;
=20
+	domain->pt_root =3D iommu_set_mode(domain->pt_root, =
PAGE_MODE_3_LEVEL);
+
 	if (iommu_get_dma_cookie(&domain->domain) =3D=3D -ENOMEM)
 		goto free_domain;
=20
@@ -1847,10 +1855,10 @@ static void set_dte_entry(u16 devid, struct =
protection_domain *domain,
 	u64 flags =3D 0;
 	u32 old_domid;
=20
-	if (domain->mode !=3D PAGE_MODE_NONE)
-		pte_root =3D iommu_virt_to_phys(domain->pt_root);
+	if (iommu_get_mode(domain->pt_root) !=3D PAGE_MODE_NONE)
+		pte_root =3D iommu_virt_to_phys((void =
*)iommu_get_root(domain->pt_root));
=20
-	pte_root |=3D (domain->mode & DEV_ENTRY_MODE_MASK)
+	pte_root |=3D ((unsigned long)domain->pt_root & =
DEV_ENTRY_MODE_MASK)
 		    << DEV_ENTRY_MODE_SHIFT;
 	pte_root |=3D DTE_FLAG_IR | DTE_FLAG_IW | DTE_FLAG_V | =
DTE_FLAG_TV;
=20
@@ -2382,13 +2390,14 @@ static struct iommu_domain =
*amd_iommu_domain_alloc(unsigned type)
 		if (!pdomain)
 			return NULL;
=20
-		pdomain->mode    =3D PAGE_MODE_3_LEVEL;
 		pdomain->pt_root =3D (void =
*)get_zeroed_page(GFP_KERNEL);
 		if (!pdomain->pt_root) {
 			protection_domain_free(pdomain);
 			return NULL;
 		}
=20
+		pdomain->pt_root =3D iommu_set_mode(pdomain->pt_root,
+						  PAGE_MODE_3_LEVEL);
 		pdomain->domain.geometry.aperture_start =3D 0;
 		pdomain->domain.geometry.aperture_end   =3D ~0ULL;
 		pdomain->domain.geometry.force_aperture =3D true;
@@ -2406,7 +2415,8 @@ static struct iommu_domain =
*amd_iommu_domain_alloc(unsigned type)
 		if (!pdomain)
 			return NULL;
=20
-		pdomain->mode =3D PAGE_MODE_NONE;
+		pdomain->pt_root =3D iommu_set_mode(pdomain->pt_root,
+						  PAGE_MODE_NONE);
 		break;
 	default:
 		return NULL;
@@ -2435,7 +2445,7 @@ static void amd_iommu_domain_free(struct =
iommu_domain *dom)
 		dma_ops_domain_free(domain);
 		break;
 	default:
-		if (domain->mode !=3D PAGE_MODE_NONE)
+		if (iommu_get_mode(domain->pt_root) !=3D PAGE_MODE_NONE)
 			free_pagetable(domain);
=20
 		if (domain->flags & PD_IOMMUV2_MASK)
@@ -2521,7 +2531,7 @@ static int amd_iommu_map(struct iommu_domain *dom, =
unsigned long iova,
 	int prot =3D 0;
 	int ret;
=20
-	if (domain->mode =3D=3D PAGE_MODE_NONE)
+	if (iommu_get_mode(domain->pt_root) =3D=3D PAGE_MODE_NONE)
 		return -EINVAL;
=20
 	if (iommu_prot & IOMMU_READ)
@@ -2542,7 +2552,7 @@ static size_t amd_iommu_unmap(struct iommu_domain =
*dom, unsigned long iova,
 {
 	struct protection_domain *domain =3D to_pdomain(dom);
=20
-	if (domain->mode =3D=3D PAGE_MODE_NONE)
+	if (iommu_get_mode(domain->pt_root) =3D=3D PAGE_MODE_NONE)
 		return 0;
=20
 	return iommu_unmap_page(domain, iova, page_size);
@@ -2555,7 +2565,7 @@ static phys_addr_t amd_iommu_iova_to_phys(struct =
iommu_domain *dom,
 	unsigned long offset_mask, pte_pgsize;
 	u64 *pte, __pte;
=20
-	if (domain->mode =3D=3D PAGE_MODE_NONE)
+	if (iommu_get_mode(domain->pt_root) =3D=3D PAGE_MODE_NONE)
 		return iova;
=20
 	pte =3D fetch_pte(domain, iova, &pte_pgsize);
@@ -2713,7 +2723,7 @@ void amd_iommu_domain_direct_map(struct =
iommu_domain *dom)
 	spin_lock_irqsave(&domain->lock, flags);
=20
 	/* Update data structure */
-	domain->mode    =3D PAGE_MODE_NONE;
+	domain->pt_root =3D iommu_set_mode(domain->pt_root, =
PAGE_MODE_NONE);
=20
 	/* Make changes visible to IOMMUs */
 	update_domain(domain);
@@ -2910,7 +2920,7 @@ static int __set_gcr3(struct protection_domain =
*domain, int pasid,
 {
 	u64 *pte;
=20
-	if (domain->mode !=3D PAGE_MODE_NONE)
+	if (iommu_get_mode(domain->pt_root) !=3D PAGE_MODE_NONE)
 		return -EINVAL;
=20
 	pte =3D __get_gcr3_pte(domain->gcr3_tbl, domain->glx, pasid, =
true);
@@ -2926,7 +2936,7 @@ static int __clear_gcr3(struct protection_domain =
*domain, int pasid)
 {
 	u64 *pte;
=20
-	if (domain->mode !=3D PAGE_MODE_NONE)
+	if (iommu_get_mode(domain->pt_root) !=3D PAGE_MODE_NONE)
 		return -EINVAL;
=20
 	pte =3D __get_gcr3_pte(domain->gcr3_tbl, domain->glx, pasid, =
false);
diff --git a/drivers/iommu/amd_iommu_proto.h =
b/drivers/iommu/amd_iommu_proto.h
index 92c2ba6468a0..34d4dd66cf9b 100644
--- a/drivers/iommu/amd_iommu_proto.h
+++ b/drivers/iommu/amd_iommu_proto.h
@@ -67,6 +67,21 @@ static inline int amd_iommu_create_irq_domain(struct =
amd_iommu *iommu)
 extern int amd_iommu_complete_ppr(struct pci_dev *pdev, int pasid,
 				  int status, int tag);
=20
+static inline int iommu_get_mode(void *pt_root)
+{
+	return (unsigned long)pt_root & ~PAGE_MASK;
+}
+
+static inline unsigned long iommu_get_root(void *pt_root)
+{
+	return (unsigned long)pt_root & PAGE_MASK;
+}
+
+static inline void *iommu_set_mode(void *pt_root, int mode)
+{
+	return (void *)(iommu_get_root(pt_root) + mode);
+}
+
 static inline bool is_rd890_iommu(struct pci_dev *pdev)
 {
 	return (pdev->vendor =3D=3D PCI_VENDOR_ID_ATI) &&
diff --git a/drivers/iommu/amd_iommu_types.h =
b/drivers/iommu/amd_iommu_types.h
index ca8c4522045b..221adefa56a0 100644
--- a/drivers/iommu/amd_iommu_types.h
+++ b/drivers/iommu/amd_iommu_types.h
@@ -468,8 +468,8 @@ struct protection_domain {
 				       iommu core code */
 	spinlock_t lock;	/* mostly used to lock the page table*/
 	u16 id;			/* the domain id written to the device =
table */
-	int mode;		/* paging mode (0-6 levels) */
-	u64 *pt_root;		/* page table root pointer */
+	u64 *pt_root;		/* page table root pointer and paging =
mode (0-6
+				   levels) */
 	int glx;		/* Number of levels for GCR3 table */
 	u64 *gcr3_tbl;		/* Guest CR3 table */
 	unsigned long flags;	/* flags to find out type of domain */
--=20
2.21.0 (Apple Git-122.2)
