set_global_assignment -name IP_TOOL_NAME "SignalTap II Logic Analyzer"
set_global_assignment -name IP_TOOL_VERSION "13.1"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "fpga_training.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "fpga_training_bb.v"]
