// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/05/2021 16:17:35"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	KEY,
	HEX7,
	HEX6,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	SW,
	CLOCK_50,
	LEDG,
	LEDR);
input 	[2:1] KEY;
output 	[0:6] HEX7;
output 	[0:6] HEX6;
output 	[0:6] HEX5;
output 	[0:6] HEX4;
output 	[0:6] HEX3;
output 	[0:6] HEX2;
output 	[0:6] HEX1;
output 	[0:6] HEX0;
input 	[17:15] SW;
input 	CLOCK_50;
output 	[2:1] LEDG;
output 	[17:15] LEDR;

// Design Ports Information
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \HEX7[6]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR[16]~output_o ;
wire \LEDR[17]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \Filter|Countdown[0]~33_combout ;
wire \KEY[2]~input_o ;
wire \BS|Bin_~feeder_combout ;
wire \BS|Bin_~q ;
wire \BS|Bin__~feeder_combout ;
wire \BS|Bin__~q ;
wire \BS|State.S_A~feeder_combout ;
wire \BS|State.S_A~q ;
wire \BS|Selector1~0_combout ;
wire \BS|State.S_B~q ;
wire \Filter|Countdown[2]~38 ;
wire \Filter|Countdown[3]~39_combout ;
wire \Filter|Countdown[3]~40 ;
wire \Filter|Countdown[4]~41_combout ;
wire \Filter|Countdown[4]~42 ;
wire \Filter|Countdown[5]~43_combout ;
wire \Filter|Countdown[5]~44 ;
wire \Filter|Countdown[6]~45_combout ;
wire \~GND~combout ;
wire \Filter|Countdown[6]~46 ;
wire \Filter|Countdown[7]~47_combout ;
wire \Filter|Countdown[7]~48 ;
wire \Filter|Countdown[8]~49_combout ;
wire \Filter|Countdown[8]~50 ;
wire \Filter|Countdown[9]~51_combout ;
wire \Filter|Countdown[9]~52 ;
wire \Filter|Countdown[10]~53_combout ;
wire \Filter|Countdown[10]~54 ;
wire \Filter|Countdown[11]~55_combout ;
wire \Filter|Countdown[11]~56 ;
wire \Filter|Countdown[12]~57_combout ;
wire \Filter|Countdown[12]~58 ;
wire \Filter|Countdown[13]~59_combout ;
wire \Filter|Countdown[13]~60 ;
wire \Filter|Countdown[14]~61_combout ;
wire \Filter|Countdown[14]~62 ;
wire \Filter|Countdown[15]~63_combout ;
wire \Filter|Countdown[15]~64 ;
wire \Filter|Countdown[16]~65_combout ;
wire \Filter|Countdown[16]~66 ;
wire \Filter|Countdown[17]~67_combout ;
wire \Filter|Countdown[17]~68 ;
wire \Filter|Countdown[18]~69_combout ;
wire \Filter|Countdown[18]~70 ;
wire \Filter|Countdown[19]~71_combout ;
wire \Filter|Countdown[19]~72 ;
wire \Filter|Countdown[20]~73_combout ;
wire \Filter|Countdown[20]~74 ;
wire \Filter|Countdown[21]~75_combout ;
wire \Filter|Countdown[21]~76 ;
wire \Filter|Countdown[22]~77_combout ;
wire \Filter|Countdown[22]~78 ;
wire \Filter|Countdown[23]~79_combout ;
wire \Filter|Countdown[23]~80 ;
wire \Filter|Countdown[24]~81_combout ;
wire \Filter|Countdown[24]~82 ;
wire \Filter|Countdown[25]~83_combout ;
wire \Filter|Countdown[25]~84 ;
wire \Filter|Countdown[26]~85_combout ;
wire \Filter|Countdown[26]~86 ;
wire \Filter|Countdown[27]~87_combout ;
wire \Filter|Equal0~7_combout ;
wire \Filter|Countdown[27]~88 ;
wire \Filter|Countdown[28]~89_combout ;
wire \Filter|Countdown[28]~90 ;
wire \Filter|Countdown[29]~91_combout ;
wire \Filter|Countdown[29]~92 ;
wire \Filter|Countdown[30]~93_combout ;
wire \Filter|Countdown[30]~94 ;
wire \Filter|Countdown[31]~95_combout ;
wire \Filter|Equal0~8_combout ;
wire \Filter|Equal0~5_combout ;
wire \Filter|Equal0~6_combout ;
wire \Filter|Equal0~9_combout ;
wire \Filter|Countdown[31]~96 ;
wire \Filter|Countdown[32]~97_combout ;
wire \Filter|Equal0~10_combout ;
wire \Filter|Countdown[0]~34 ;
wire \Filter|Countdown[1]~35_combout ;
wire \Filter|Countdown[1]~36 ;
wire \Filter|Countdown[2]~37_combout ;
wire \Filter|Equal0~0_combout ;
wire \Filter|Equal0~1_combout ;
wire \Filter|Equal0~3_combout ;
wire \Filter|Equal0~2_combout ;
wire \Filter|Equal0~4_combout ;
wire \Filter|Out~0_combout ;
wire \Filter|Out~q ;
wire \Filter|Out~clkctrl_outclk ;
wire \processor|Controller|pc|Q[0]~7_combout ;
wire \processor|Controller|pc|Q[0]~8 ;
wire \processor|Controller|pc|Q[1]~9_combout ;
wire \processor|Controller|pc|Q~17_combout ;
wire \processor|Controller|pc|Q[1]~10 ;
wire \processor|Controller|pc|Q[2]~11_combout ;
wire \processor|Controller|pc|Q[2]~12 ;
wire \processor|Controller|pc|Q[3]~13_combout ;
wire \processor|Controller|pc|Q[3]~14 ;
wire \processor|Controller|pc|Q[4]~15_combout ;
wire \processor|Controller|pc|Q[4]~16 ;
wire \processor|Controller|pc|Q[5]~18_combout ;
wire \processor|Controller|pc|Q[5]~19 ;
wire \processor|Controller|pc|Q[6]~20_combout ;
wire \processor|Controller|controller|Mux1~1_combout ;
wire \processor|Controller|controller|Mux1~2_combout ;
wire \processor|Controller|controller|Mux1~3_combout ;
wire \KEY[1]~input_o ;
wire \processor|Controller|controller|CurrentState~4_combout ;
wire \processor|Controller|controller|CurrentState~0_combout ;
wire \processor|Controller|controller|Equal0~0_combout ;
wire \processor|Controller|controller|CurrentState~2_combout ;
wire \processor|Controller|controller|CurrentState~5_combout ;
wire \processor|Controller|controller|Decoder0~2_combout ;
wire \processor|Controller|controller|Mux1~0_combout ;
wire \processor|Controller|controller|Mux2~0_combout ;
wire \processor|Controller|controller|Mux2~1_combout ;
wire \processor|Controller|controller|Mux2~2_combout ;
wire \processor|Controller|controller|CurrentState~1_combout ;
wire \processor|Controller|controller|CurrentState~3_combout ;
wire \processor|Controller|controller|Decoder0~1_combout ;
wire \processor|Controller|controller|Equal0~1_combout ;
wire \processor|Controller|controller|Mux0~0_combout ;
wire \processor|Controller|controller|Mux0~1_combout ;
wire \processor|Controller|controller|CurrentState~6_combout ;
wire \processor|Data_Path|Alu|Mux14~0_combout ;
wire \processor|Controller|controller|RF_s~0_combout ;
wire \processor|Controller|controller|Decoder0~3_combout ;
wire \processor|Controller|controller|WideOr3~0_combout ;
wire \processor|Controller|controller|RF_Ra_addr[3]~2_combout ;
wire \processor|Controller|controller|RF_Rb_addr[2]~3_combout ;
wire \processor|Data_Path|Reg|regfile~262_combout ;
wire \processor|Data_Path|Reg|regfile~311_combout ;
wire \processor|Data_Path|Reg|regfile~790_combout ;
wire \processor|Data_Path|Reg|regfile~64_q ;
wire \processor|Data_Path|Reg|regfile~415_combout ;
wire \processor|Data_Path|Reg|regfile~798_combout ;
wire \processor|Data_Path|Reg|regfile~192_q ;
wire \processor|Controller|controller|RF_Rb_addr[3]~2_combout ;
wire \processor|Data_Path|Reg|regfile~363_combout ;
wire \processor|Data_Path|Reg|regfile~794_combout ;
wire \processor|Data_Path|Reg|regfile~0_q ;
wire \processor|Data_Path|Reg|regfile~259_combout ;
wire \processor|Data_Path|Reg|regfile~786_combout ;
wire \processor|Data_Path|Reg|regfile~128_q ;
wire \processor|Data_Path|Reg|regfile~718_combout ;
wire \processor|Data_Path|Reg|regfile~719_combout ;
wire \processor|Data_Path|Reg|regfile~793_combout ;
wire \processor|Data_Path|Reg|regfile~16_q ;
wire \processor|Data_Path|Reg|regfile~788_combout ;
wire \processor|Data_Path|Reg|regfile~80_q ;
wire \processor|Data_Path|Reg|regfile~716_combout ;
wire \processor|Data_Path|Reg|regfile~796_combout ;
wire \processor|Data_Path|Reg|regfile~208_q ;
wire \processor|Data_Path|Reg|regfile~785_combout ;
wire \processor|Data_Path|Reg|regfile~144_q ;
wire \processor|Data_Path|Reg|regfile~717_combout ;
wire \processor|Controller|controller|RF_Rb_addr[1]~0_combout ;
wire \processor|Controller|controller|RF_Rb_addr[0]~1_combout ;
wire \processor|Data_Path|Reg|regfile~720_combout ;
wire \processor|Data_Path|Reg|regfile~784_combout ;
wire \processor|Data_Path|Reg|regfile~160_q ;
wire \processor|Data_Path|Reg|regfile~792_combout ;
wire \processor|Data_Path|Reg|regfile~32_q ;
wire \processor|Data_Path|Reg|regfile~714_combout ;
wire \processor|Data_Path|Reg|regfile~789_combout ;
wire \processor|Data_Path|Reg|regfile~96_q ;
wire \processor|Data_Path|Reg|regfile~797_combout ;
wire \processor|Data_Path|Reg|regfile~224_q ;
wire \processor|Data_Path|Reg|regfile~715_combout ;
wire \processor|Data_Path|Reg|regfile~799_combout ;
wire \processor|Data_Path|Reg|regfile~240_q ;
wire \processor|Data_Path|Reg|regfile~791_combout ;
wire \processor|Data_Path|Reg|regfile~112_q ;
wire \processor|Data_Path|Reg|regfile~795_combout ;
wire \processor|Data_Path|Reg|regfile~48_q ;
wire \processor|Data_Path|Reg|regfile~721_combout ;
wire \processor|Data_Path|Reg|regfile~722_combout ;
wire \processor|Data_Path|Reg|regfile~723_combout ;
wire \processor|Data_Path|Alu|Add0~20_combout ;
wire \processor|Controller|controller|Decoder0~0_combout ;
wire \processor|Data_Path|Alu|Add0~22_cout ;
wire \processor|Data_Path|Alu|Add0~23_combout ;
wire \processor|Controller|controller|Selector7~0_combout ;
wire \processor|Controller|controller|Selector7~1_combout ;
wire \processor|Controller|controller|Selector6~0_combout ;
wire \processor|Controller|controller|Selector5~0_combout ;
wire \processor|Controller|controller|Selector4~0_combout ;
wire \processor|Controller|controller|Selector3~0_combout ;
wire \processor|Controller|controller|Selector2~0_combout ;
wire \processor|Controller|controller|Selector1~0_combout ;
wire \processor|Controller|controller|Selector0~0_combout ;
wire \processor|Controller|controller|RF_Ra_addr[0]~1_combout ;
wire \processor|Data_Path|Reg|regfile~17_q ;
wire \processor|Data_Path|Reg|regfile~49_q ;
wire \processor|Data_Path|Reg|regfile~33_q ;
wire \processor|Data_Path|Reg|regfile~1_q ;
wire \processor|Data_Path|Reg|regfile~698_combout ;
wire \processor|Data_Path|Reg|regfile~699_combout ;
wire \processor|Data_Path|Reg|regfile~145_q ;
wire \processor|Data_Path|Reg|regfile~787_combout ;
wire \processor|Data_Path|Reg|regfile~177_q ;
wire \processor|Data_Path|Reg|regfile~161_q ;
wire \processor|Data_Path|Reg|regfile~696_combout ;
wire \processor|Data_Path|Reg|regfile~697_combout ;
wire \processor|Data_Path|Reg|regfile~700_combout ;
wire \processor|Data_Path|Reg|regfile~97_q ;
wire \processor|Data_Path|Reg|regfile~113_q ;
wire \processor|Data_Path|Reg|regfile~65_q ;
wire \processor|Data_Path|Reg|regfile~81_q ;
wire \processor|Data_Path|Reg|regfile~694_combout ;
wire \processor|Data_Path|Reg|regfile~695_combout ;
wire \processor|Data_Path|Reg|regfile~209_q ;
wire \processor|Data_Path|Reg|regfile~193_q ;
wire \processor|Data_Path|Reg|regfile~701_combout ;
wire \processor|Data_Path|Reg|regfile~225_q ;
wire \processor|Data_Path|Reg|regfile~241_q ;
wire \processor|Data_Path|Reg|regfile~702_combout ;
wire \processor|Data_Path|Reg|regfile~703_combout ;
wire \processor|Data_Path|Alu|Add0~19_combout ;
wire \processor|Data_Path|Alu|Add0~24 ;
wire \processor|Data_Path|Alu|Add0~25_combout ;
wire \processor|Data_Path|Reg|regfile~146_q ;
wire \processor|Data_Path|Reg|regfile~18_q ;
wire \processor|Data_Path|Reg|regfile~674_combout ;
wire \processor|Data_Path|Reg|regfile~210_q ;
wire \processor|Data_Path|Reg|regfile~82_q ;
wire \processor|Data_Path|Reg|regfile~675_combout ;
wire \processor|Data_Path|Reg|regfile~130_q ;
wire \processor|Data_Path|Reg|regfile~66_q ;
wire \processor|Data_Path|Reg|regfile~2_q ;
wire \processor|Data_Path|Reg|regfile~678_combout ;
wire \processor|Data_Path|Reg|regfile~194_q ;
wire \processor|Data_Path|Reg|regfile~679_combout ;
wire \processor|Data_Path|Reg|regfile~162_q ;
wire \processor|Data_Path|Reg|regfile~226_q ;
wire \processor|Data_Path|Reg|regfile~98_q ;
wire \processor|Data_Path|Reg|regfile~34_q ;
wire \processor|Data_Path|Reg|regfile~676_combout ;
wire \processor|Data_Path|Reg|regfile~677_combout ;
wire \processor|Data_Path|Reg|regfile~680_combout ;
wire \processor|Data_Path|Reg|regfile~178_q ;
wire \processor|Data_Path|Reg|regfile~50_q ;
wire \processor|Data_Path|Reg|regfile~681_combout ;
wire \processor|Data_Path|Reg|regfile~114_q ;
wire \processor|Data_Path|Reg|regfile~682_combout ;
wire \processor|Data_Path|Reg|regfile~683_combout ;
wire \processor|Data_Path|Alu|Add0~18_combout ;
wire \processor|Data_Path|Alu|Add0~26 ;
wire \processor|Data_Path|Alu|Add0~27_combout ;
wire \processor|Data_Path|Reg|regfile~35_q ;
wire \processor|Data_Path|Reg|regfile~19_q ;
wire \processor|Data_Path|Reg|regfile~3_q ;
wire \processor|Data_Path|Reg|regfile~658_combout ;
wire \processor|Data_Path|Reg|regfile~51_q ;
wire \processor|Data_Path|Reg|regfile~659_combout ;
wire \processor|Data_Path|Reg|regfile~83_q ;
wire \processor|Data_Path|Reg|regfile~115_q ;
wire \processor|Data_Path|Reg|regfile~99_q ;
wire \processor|Data_Path|Reg|regfile~656_combout ;
wire \processor|Data_Path|Reg|regfile~657_combout ;
wire \processor|Data_Path|Reg|regfile~660_combout ;
wire \processor|Data_Path|Reg|regfile~243_q ;
wire \processor|Data_Path|Reg|regfile~227_q ;
wire \processor|Data_Path|Reg|regfile~195_q ;
wire \processor|Data_Path|Reg|regfile~661_combout ;
wire \processor|Data_Path|Reg|regfile~211_q ;
wire \processor|Data_Path|Reg|regfile~662_combout ;
wire \processor|Data_Path|Reg|regfile~147_q ;
wire \processor|Data_Path|Reg|regfile~131_q ;
wire \processor|Data_Path|Reg|regfile~654_combout ;
wire \processor|Data_Path|Reg|regfile~179_q ;
wire \processor|Data_Path|Reg|regfile~163_q ;
wire \processor|Data_Path|Reg|regfile~655_combout ;
wire \processor|Data_Path|Reg|regfile~663_combout ;
wire \processor|Data_Path|Alu|Add0~17_combout ;
wire \processor|Data_Path|Alu|Add0~28 ;
wire \processor|Data_Path|Alu|Add0~29_combout ;
wire \processor|Data_Path|Reg|regfile~132_q ;
wire \processor|Data_Path|Reg|regfile~4_q ;
wire \processor|Data_Path|Reg|regfile~638_combout ;
wire \processor|Data_Path|Reg|regfile~68_q ;
wire \processor|Data_Path|Reg|regfile~639_combout ;
wire \processor|Data_Path|Reg|regfile~148_q ;
wire \processor|Data_Path|Reg|regfile~84_q ;
wire \processor|Data_Path|Reg|regfile~20_q ;
wire \processor|Data_Path|Reg|regfile~636_combout ;
wire \processor|Data_Path|Reg|regfile~212_q ;
wire \processor|Data_Path|Reg|regfile~637_combout ;
wire \processor|Data_Path|Reg|regfile~640_combout ;
wire \processor|Data_Path|Reg|regfile~52_q ;
wire \processor|Data_Path|Reg|regfile~116_q ;
wire \processor|Data_Path|Reg|regfile~641_combout ;
wire \processor|Data_Path|Reg|regfile~244_q ;
wire \processor|Data_Path|Reg|regfile~180_q ;
wire \processor|Data_Path|Reg|regfile~642_combout ;
wire \processor|Data_Path|Reg|regfile~36_q ;
wire \processor|Data_Path|Reg|regfile~164_q ;
wire \processor|Data_Path|Reg|regfile~634_combout ;
wire \processor|Data_Path|Reg|regfile~100_q ;
wire \processor|Data_Path|Reg|regfile~228_q ;
wire \processor|Data_Path|Reg|regfile~635_combout ;
wire \processor|Data_Path|Reg|regfile~643_combout ;
wire \processor|Data_Path|Alu|Add0~16_combout ;
wire \processor|Data_Path|Alu|Add0~30 ;
wire \processor|Data_Path|Alu|Add0~31_combout ;
wire \processor|Data_Path|Reg|regfile~149_q ;
wire \processor|Data_Path|Reg|regfile~181_q ;
wire \processor|Data_Path|Reg|regfile~165_q ;
wire \processor|Data_Path|Reg|regfile~616_combout ;
wire \processor|Data_Path|Reg|regfile~617_combout ;
wire \processor|Data_Path|Reg|regfile~37_q ;
wire \processor|Data_Path|Reg|regfile~5_q ;
wire \processor|Data_Path|Reg|regfile~618_combout ;
wire \processor|Data_Path|Reg|regfile~53_q ;
wire \processor|Data_Path|Reg|regfile~21_q ;
wire \processor|Data_Path|Reg|regfile~619_combout ;
wire \processor|Data_Path|Reg|regfile~620_combout ;
wire \processor|Data_Path|Reg|regfile~213_q ;
wire \processor|Data_Path|Reg|regfile~197_q ;
wire \processor|Data_Path|Reg|regfile~621_combout ;
wire \processor|Data_Path|Reg|regfile~229_q ;
wire \processor|Data_Path|Reg|regfile~245_q ;
wire \processor|Data_Path|Reg|regfile~622_combout ;
wire \processor|Data_Path|Reg|regfile~101_q ;
wire \processor|Data_Path|Reg|regfile~117_q ;
wire \processor|Data_Path|Reg|regfile~85_q ;
wire \processor|Data_Path|Reg|regfile~69_q ;
wire \processor|Data_Path|Reg|regfile~614_combout ;
wire \processor|Data_Path|Reg|regfile~615_combout ;
wire \processor|Data_Path|Reg|regfile~623_combout ;
wire \processor|Data_Path|Alu|Add0~15_combout ;
wire \processor|Data_Path|Alu|Add0~32 ;
wire \processor|Data_Path|Alu|Add0~33_combout ;
wire \processor|Data_Path|Reg|regfile~214_q ;
wire \processor|Data_Path|Reg|regfile~86_q ;
wire \processor|Data_Path|Reg|regfile~150_q ;
wire \processor|Data_Path|Reg|regfile~22_q ;
wire \processor|Data_Path|Reg|regfile~594_combout ;
wire \processor|Data_Path|Reg|regfile~595_combout ;
wire \processor|Data_Path|Reg|regfile~166_q ;
wire \processor|Data_Path|Reg|regfile~102_q ;
wire \processor|Data_Path|Reg|regfile~38_q ;
wire \processor|Data_Path|Reg|regfile~596_combout ;
wire \processor|Data_Path|Reg|regfile~230_q ;
wire \processor|Data_Path|Reg|regfile~597_combout ;
wire \processor|Data_Path|Reg|regfile~70_q ;
wire \processor|Data_Path|Reg|regfile~6_q ;
wire \processor|Data_Path|Reg|regfile~598_combout ;
wire \processor|Data_Path|Reg|regfile~134_q ;
wire \processor|Data_Path|Reg|regfile~599_combout ;
wire \processor|Data_Path|Reg|regfile~600_combout ;
wire \processor|Data_Path|Reg|regfile~246_q ;
wire \processor|Data_Path|Reg|regfile~118_q ;
wire \processor|Data_Path|Reg|regfile~182_q ;
wire \processor|Data_Path|Reg|regfile~54_q ;
wire \processor|Data_Path|Reg|regfile~601_combout ;
wire \processor|Data_Path|Reg|regfile~602_combout ;
wire \processor|Data_Path|Reg|regfile~603_combout ;
wire \processor|Data_Path|Alu|Add0~14_combout ;
wire \processor|Data_Path|Alu|Add0~34 ;
wire \processor|Data_Path|Alu|Add0~35_combout ;
wire \processor|Data_Path|Reg|regfile~151_q ;
wire \processor|Data_Path|Reg|regfile~135_q ;
wire \processor|Data_Path|Reg|regfile~574_combout ;
wire \processor|Data_Path|Reg|regfile~183_q ;
wire \processor|Data_Path|Reg|regfile~167_q ;
wire \processor|Data_Path|Reg|regfile~575_combout ;
wire \processor|Data_Path|Reg|regfile~199_q ;
wire \processor|Data_Path|Reg|regfile~231_q ;
wire \processor|Data_Path|Reg|regfile~581_combout ;
wire \processor|Data_Path|Reg|regfile~215_q ;
wire \processor|Data_Path|Reg|regfile~247_q ;
wire \processor|Data_Path|Reg|regfile~582_combout ;
wire \processor|Data_Path|Reg|regfile~103_q ;
wire \processor|Data_Path|Reg|regfile~71_q ;
wire \processor|Data_Path|Reg|regfile~576_combout ;
wire \processor|Data_Path|Reg|regfile~87_q ;
wire \processor|Data_Path|Reg|regfile~577_combout ;
wire \processor|Data_Path|Reg|regfile~23_q ;
wire \processor|Data_Path|Reg|regfile~7_q ;
wire \processor|Data_Path|Reg|regfile~578_combout ;
wire \processor|Data_Path|Reg|regfile~39_q ;
wire \processor|Data_Path|Reg|regfile~55_q ;
wire \processor|Data_Path|Reg|regfile~579_combout ;
wire \processor|Data_Path|Reg|regfile~580_combout ;
wire \processor|Data_Path|Reg|regfile~583_combout ;
wire \processor|Data_Path|Alu|Add0~13_combout ;
wire \processor|Data_Path|Alu|Add0~36 ;
wire \processor|Data_Path|Alu|Add0~37_combout ;
wire \processor|Data_Path|Reg|regfile~8_q ;
wire \processor|Data_Path|Reg|regfile~136_q ;
wire \processor|Data_Path|Reg|regfile~558_combout ;
wire \processor|Data_Path|Reg|regfile~72_q ;
wire \processor|Data_Path|Reg|regfile~200_q ;
wire \processor|Data_Path|Reg|regfile~559_combout ;
wire \processor|Data_Path|Reg|regfile~152_q ;
wire \processor|Data_Path|Reg|regfile~24_q ;
wire \processor|Data_Path|Reg|regfile~88_q ;
wire \processor|Data_Path|Reg|regfile~556_combout ;
wire \processor|Data_Path|Reg|regfile~216_q ;
wire \processor|Data_Path|Reg|regfile~557_combout ;
wire \processor|Data_Path|Reg|regfile~560_combout ;
wire \processor|Data_Path|Reg|regfile~168_q ;
wire \processor|Data_Path|Reg|regfile~40_q ;
wire \processor|Data_Path|Reg|regfile~554_combout ;
wire \processor|Data_Path|Reg|regfile~232_q ;
wire \processor|Data_Path|Reg|regfile~555_combout ;
wire \processor|Data_Path|Reg|regfile~120_q ;
wire \processor|Data_Path|Reg|regfile~56_q ;
wire \processor|Data_Path|Reg|regfile~561_combout ;
wire \processor|Data_Path|Reg|regfile~248_q ;
wire \processor|Data_Path|Reg|regfile~184_q ;
wire \processor|Data_Path|Reg|regfile~562_combout ;
wire \processor|Data_Path|Reg|regfile~563_combout ;
wire \processor|Data_Path|Alu|Add0~12_combout ;
wire \processor|Data_Path|Alu|Add0~38 ;
wire \processor|Data_Path|Alu|Add0~39_combout ;
wire \processor|Data_Path|Reg|regfile~105_q ;
wire \processor|Data_Path|Reg|regfile~89_q ;
wire \processor|Data_Path|Reg|regfile~73_q ;
wire \processor|Data_Path|Reg|regfile~534_combout ;
wire \processor|Data_Path|Reg|regfile~535_combout ;
wire \processor|Data_Path|Reg|regfile~217_q ;
wire \processor|Data_Path|Reg|regfile~201_q ;
wire \processor|Data_Path|Reg|regfile~541_combout ;
wire \processor|Data_Path|Reg|regfile~233_q ;
wire \processor|Data_Path|Reg|regfile~249_q ;
wire \processor|Data_Path|Reg|regfile~542_combout ;
wire \processor|Data_Path|Reg|regfile~169_q ;
wire \processor|Data_Path|Reg|regfile~137_q ;
wire \processor|Data_Path|Reg|regfile~536_combout ;
wire \processor|Data_Path|Reg|regfile~185_q ;
wire \processor|Data_Path|Reg|regfile~153_q ;
wire \processor|Data_Path|Reg|regfile~537_combout ;
wire \processor|Data_Path|Reg|regfile~25_q ;
wire \processor|Data_Path|Reg|regfile~57_q ;
wire \processor|Data_Path|Reg|regfile~9_q ;
wire \processor|Data_Path|Reg|regfile~41_q ;
wire \processor|Data_Path|Reg|regfile~538_combout ;
wire \processor|Data_Path|Reg|regfile~539_combout ;
wire \processor|Data_Path|Reg|regfile~540_combout ;
wire \processor|Data_Path|Reg|regfile~543_combout ;
wire \processor|Data_Path|Alu|Add0~11_combout ;
wire \processor|Data_Path|Alu|Add0~40 ;
wire \processor|Data_Path|Alu|Add0~41_combout ;
wire \processor|Data_Path|Reg|regfile~138_q ;
wire \processor|Data_Path|Reg|regfile~202_q ;
wire \processor|Data_Path|Reg|regfile~74_q ;
wire \processor|Data_Path|Reg|regfile~10_q ;
wire \processor|Data_Path|Reg|regfile~518_combout ;
wire \processor|Data_Path|Reg|regfile~519_combout ;
wire \processor|Data_Path|Reg|regfile~170_q ;
wire \processor|Data_Path|Reg|regfile~106_q ;
wire \processor|Data_Path|Reg|regfile~42_q ;
wire \processor|Data_Path|Reg|regfile~516_combout ;
wire \processor|Data_Path|Reg|regfile~234_q ;
wire \processor|Data_Path|Reg|regfile~517_combout ;
wire \processor|Data_Path|Reg|regfile~520_combout ;
wire \processor|Data_Path|Reg|regfile~186_q ;
wire \processor|Data_Path|Reg|regfile~521_combout ;
wire \processor|Data_Path|Reg|regfile~122_q ;
wire \processor|Data_Path|Reg|regfile~250_q ;
wire \processor|Data_Path|Reg|regfile~522_combout ;
wire \processor|Data_Path|Reg|regfile~26_q ;
wire \processor|Data_Path|Reg|regfile~154_q ;
wire \processor|Data_Path|Reg|regfile~514_combout ;
wire \processor|Data_Path|Reg|regfile~90_q ;
wire \processor|Data_Path|Reg|regfile~218_q ;
wire \processor|Data_Path|Reg|regfile~515_combout ;
wire \processor|Data_Path|Reg|regfile~523_combout ;
wire \processor|Data_Path|Alu|Add0~10_combout ;
wire \processor|Data_Path|Alu|Add0~42 ;
wire \processor|Data_Path|Alu|Add0~43_combout ;
wire \processor|Controller|controller|RF_Ra_addr[1]~0_combout ;
wire \processor|Data_Path|Reg|regfile~43_q ;
wire \processor|Data_Path|Reg|regfile~27_q ;
wire \processor|Data_Path|Reg|regfile~11_q ;
wire \processor|Data_Path|Reg|regfile~498_combout ;
wire \processor|Data_Path|Reg|regfile~59_q ;
wire \processor|Data_Path|Reg|regfile~499_combout ;
wire \processor|Data_Path|Reg|regfile~91_q ;
wire \processor|Data_Path|Reg|regfile~123_q ;
wire \processor|Data_Path|Reg|regfile~107_q ;
wire \processor|Data_Path|Reg|regfile~75_q ;
wire \processor|Data_Path|Reg|regfile~496_combout ;
wire \processor|Data_Path|Reg|regfile~497_combout ;
wire \processor|Data_Path|Reg|regfile~500_combout ;
wire \processor|Data_Path|Reg|regfile~171_q ;
wire \processor|Data_Path|Reg|regfile~187_q ;
wire \processor|Data_Path|Reg|regfile~155_q ;
wire \processor|Data_Path|Reg|regfile~494_combout ;
wire \processor|Data_Path|Reg|regfile~495_combout ;
wire \processor|Data_Path|Reg|regfile~251feeder_combout ;
wire \processor|Data_Path|Reg|regfile~251_q ;
wire \processor|Data_Path|Reg|regfile~219_q ;
wire \processor|Data_Path|Reg|regfile~235_q ;
wire \processor|Data_Path|Reg|regfile~203_q ;
wire \processor|Data_Path|Reg|regfile~501_combout ;
wire \processor|Data_Path|Reg|regfile~502_combout ;
wire \processor|Data_Path|Reg|regfile~503_combout ;
wire \processor|Data_Path|Alu|Add0~9_combout ;
wire \processor|Data_Path|Alu|Add0~44 ;
wire \processor|Data_Path|Alu|Add0~45_combout ;
wire \processor|Data_Path|Reg|regfile~173_q ;
wire \processor|Data_Path|Reg|regfile~45_q ;
wire \processor|Data_Path|Reg|regfile~724_combout ;
wire \processor|Data_Path|Reg|regfile~237_q ;
wire \processor|Data_Path|Reg|regfile~109_q ;
wire \processor|Data_Path|Reg|regfile~725_combout ;
wire \processor|Data_Path|Reg|regfile~125_q ;
wire \processor|Data_Path|Reg|regfile~61_q ;
wire \processor|Data_Path|Reg|regfile~731_combout ;
wire \processor|Data_Path|Reg|regfile~253_q ;
wire \processor|Data_Path|Reg|regfile~732_combout ;
wire \processor|Data_Path|Reg|regfile~141_q ;
wire \processor|Data_Path|Reg|regfile~13_q ;
wire \processor|Data_Path|Reg|regfile~728_combout ;
wire \processor|Data_Path|Reg|regfile~205_q ;
wire \processor|Data_Path|Reg|regfile~77_q ;
wire \processor|Data_Path|Reg|regfile~729_combout ;
wire \processor|Data_Path|Reg|regfile~93_q ;
wire \processor|Data_Path|Reg|regfile~29_q ;
wire \processor|Data_Path|Reg|regfile~726_combout ;
wire \processor|Data_Path|Reg|regfile~157_q ;
wire \processor|Data_Path|Reg|regfile~221_q ;
wire \processor|Data_Path|Reg|regfile~727_combout ;
wire \processor|Data_Path|Reg|regfile~730_combout ;
wire \processor|Data_Path|Reg|regfile~733_combout ;
wire \processor|Data_Path|Alu|Add0~49_combout ;
wire \processor|Data_Path|Reg|regfile~188_q ;
wire \processor|Data_Path|Reg|regfile~172_q ;
wire \processor|Data_Path|Reg|regfile~156_q ;
wire \processor|Data_Path|Reg|regfile~140_q ;
wire \processor|Data_Path|Reg|regfile~474_combout ;
wire \processor|Data_Path|Reg|regfile~475_combout ;
wire \processor|Data_Path|Reg|regfile~236_q ;
wire \processor|Data_Path|Reg|regfile~481_combout ;
wire \processor|Data_Path|Reg|regfile~220_q ;
wire \processor|Data_Path|Reg|regfile~252_q ;
wire \processor|Data_Path|Reg|regfile~482_combout ;
wire \processor|Data_Path|Reg|regfile~28_q ;
wire \processor|Data_Path|Reg|regfile~12_q ;
wire \processor|Data_Path|Reg|regfile~478_combout ;
wire \processor|Data_Path|Reg|regfile~60_q ;
wire \processor|Data_Path|Reg|regfile~44_q ;
wire \processor|Data_Path|Reg|regfile~479_combout ;
wire \processor|Data_Path|Reg|regfile~108_q ;
wire \processor|Data_Path|Reg|regfile~76_q ;
wire \processor|Data_Path|Reg|regfile~476_combout ;
wire \processor|Data_Path|Reg|regfile~92_q ;
wire \processor|Data_Path|Reg|regfile~124_q ;
wire \processor|Data_Path|Reg|regfile~477_combout ;
wire \processor|Data_Path|Reg|regfile~480_combout ;
wire \processor|Data_Path|Reg|regfile~483_combout ;
wire \processor|Data_Path|Alu|Add0~8_combout ;
wire \processor|Data_Path|Alu|Add0~46 ;
wire \processor|Data_Path|Alu|Add0~48 ;
wire \processor|Data_Path|Alu|Add0~50_combout ;
wire \processor|Controller|controller|RF_Ra_addr[2]~3_combout ;
wire \processor|Data_Path|Reg|regfile~255_q ;
wire \processor|Data_Path|Reg|regfile~127_q ;
wire \processor|Data_Path|Reg|regfile~191_q ;
wire \processor|Data_Path|Reg|regfile~63_q ;
wire \processor|Data_Path|Reg|regfile~781_combout ;
wire \processor|Data_Path|Reg|regfile~782_combout ;
wire \processor|Data_Path|Reg|regfile~175_q ;
wire \processor|Data_Path|Reg|regfile~239_q ;
wire \processor|Data_Path|Reg|regfile~111_q ;
wire \processor|Data_Path|Reg|regfile~47_q ;
wire \processor|Data_Path|Reg|regfile~776_combout ;
wire \processor|Data_Path|Reg|regfile~777_combout ;
wire \processor|Data_Path|Reg|regfile~79_q ;
wire \processor|Data_Path|Reg|regfile~15_q ;
wire \processor|Data_Path|Reg|regfile~778_combout ;
wire \processor|Data_Path|Reg|regfile~143_q ;
wire \processor|Data_Path|Reg|regfile~207_q ;
wire \processor|Data_Path|Reg|regfile~779_combout ;
wire \processor|Data_Path|Reg|regfile~780_combout ;
wire \processor|Data_Path|Reg|regfile~159_q ;
wire \processor|Data_Path|Reg|regfile~774_combout ;
wire \processor|Data_Path|Reg|regfile~95_q ;
wire \processor|Data_Path|Reg|regfile~223_q ;
wire \processor|Data_Path|Reg|regfile~775_combout ;
wire \processor|Data_Path|Reg|regfile~783_combout ;
wire \processor|Data_Path|Alu|Add0~55_combout ;
wire \processor|Data_Path|Reg|regfile~254_q ;
wire \processor|Data_Path|Reg|regfile~238_q ;
wire \processor|Data_Path|Reg|regfile~222_q ;
wire \processor|Data_Path|Reg|regfile~206_q ;
wire \processor|Data_Path|Reg|regfile~761_combout ;
wire \processor|Data_Path|Reg|regfile~762_combout ;
wire \processor|Data_Path|Reg|regfile~94_q ;
wire \processor|Data_Path|Reg|regfile~78_q ;
wire \processor|Data_Path|Reg|regfile~754_combout ;
wire \processor|Data_Path|Reg|regfile~110_q ;
wire \processor|Data_Path|Reg|regfile~126_q ;
wire \processor|Data_Path|Reg|regfile~755_combout ;
wire \processor|Data_Path|Reg|regfile~158_q ;
wire \processor|Data_Path|Reg|regfile~190_q ;
wire \processor|Data_Path|Reg|regfile~174_q ;
wire \processor|Data_Path|Reg|regfile~142_q ;
wire \processor|Data_Path|Reg|regfile~756_combout ;
wire \processor|Data_Path|Reg|regfile~757_combout ;
wire \processor|Data_Path|Reg|regfile~30_q ;
wire \processor|Data_Path|Reg|regfile~62_q ;
wire \processor|Data_Path|Reg|regfile~46_q ;
wire \processor|Data_Path|Reg|regfile~758_combout ;
wire \processor|Data_Path|Reg|regfile~759_combout ;
wire \processor|Data_Path|Reg|regfile~760_combout ;
wire \processor|Data_Path|Reg|regfile~763_combout ;
wire \processor|Data_Path|Alu|Add0~52_combout ;
wire \processor|Data_Path|Alu|Add0~51 ;
wire \processor|Data_Path|Alu|Add0~54 ;
wire \processor|Data_Path|Alu|Add0~56_combout ;
wire \processor|Data_Path|MUX|W_data[15]~15_combout ;
wire \processor|Data_Path|Reg|regfile~31_q ;
wire \processor|Data_Path|Reg|regfile~764_combout ;
wire \processor|Data_Path|Reg|regfile~765_combout ;
wire \processor|Data_Path|Reg|regfile~771_combout ;
wire \processor|Data_Path|Reg|regfile~772_combout ;
wire \processor|Data_Path|Reg|regfile~768_combout ;
wire \processor|Data_Path|Reg|regfile~769_combout ;
wire \processor|Data_Path|Reg|regfile~766_combout ;
wire \processor|Data_Path|Reg|regfile~767_combout ;
wire \processor|Data_Path|Reg|regfile~770_combout ;
wire \processor|Data_Path|Reg|regfile~773_combout ;
wire \processor|Data_Path|Alu|Add0~53_combout ;
wire \processor|Data_Path|MUX|W_data[14]~14_combout ;
wire \processor|Data_Path|Reg|regfile~14_q ;
wire \processor|Data_Path|Reg|regfile~748_combout ;
wire \processor|Data_Path|Reg|regfile~749_combout ;
wire \processor|Data_Path|Reg|regfile~746_combout ;
wire \processor|Data_Path|Reg|regfile~747_combout ;
wire \processor|Data_Path|Reg|regfile~750_combout ;
wire \processor|Data_Path|Reg|regfile~751_combout ;
wire \processor|Data_Path|Reg|regfile~752_combout ;
wire \processor|Data_Path|Reg|regfile~744_combout ;
wire \processor|Data_Path|Reg|regfile~745_combout ;
wire \processor|Data_Path|Reg|regfile~753_combout ;
wire \processor|Data_Path|MUX|W_data[13]~13_combout ;
wire \processor|Data_Path|Reg|regfile~189_q ;
wire \processor|Data_Path|Reg|regfile~741_combout ;
wire \processor|Data_Path|Reg|regfile~742_combout ;
wire \processor|Data_Path|Reg|regfile~734_combout ;
wire \processor|Data_Path|Reg|regfile~735_combout ;
wire \processor|Data_Path|Reg|regfile~736_combout ;
wire \processor|Data_Path|Reg|regfile~737_combout ;
wire \processor|Data_Path|Reg|regfile~738_combout ;
wire \processor|Data_Path|Reg|regfile~739_combout ;
wire \processor|Data_Path|Reg|regfile~740_combout ;
wire \processor|Data_Path|Reg|regfile~743_combout ;
wire \processor|Data_Path|MUX|W_data[11]~1_combout ;
wire \processor|Data_Path|Reg|regfile~139_q ;
wire \processor|Data_Path|Reg|regfile~484_combout ;
wire \processor|Data_Path|Reg|regfile~485_combout ;
wire \processor|Data_Path|Reg|regfile~486_combout ;
wire \processor|Data_Path|Reg|regfile~487_combout ;
wire \processor|Data_Path|Reg|regfile~488_combout ;
wire \processor|Data_Path|Reg|regfile~489_combout ;
wire \processor|Data_Path|Reg|regfile~490_combout ;
wire \processor|Data_Path|Reg|regfile~491_combout ;
wire \processor|Data_Path|Reg|regfile~492_combout ;
wire \processor|Data_Path|Reg|regfile~493_combout ;
wire \processor|Data_Path|MUX|W_data[10]~2_combout ;
wire \processor|Data_Path|Reg|regfile~58_q ;
wire \processor|Data_Path|Reg|regfile~511_combout ;
wire \processor|Data_Path|Reg|regfile~512_combout ;
wire \processor|Data_Path|Reg|regfile~508_combout ;
wire \processor|Data_Path|Reg|regfile~509_combout ;
wire \processor|Data_Path|Reg|regfile~506_combout ;
wire \processor|Data_Path|Reg|regfile~507_combout ;
wire \processor|Data_Path|Reg|regfile~510_combout ;
wire \processor|Data_Path|Reg|regfile~504_combout ;
wire \processor|Data_Path|Reg|regfile~505_combout ;
wire \processor|Data_Path|Reg|regfile~513_combout ;
wire \processor|Data_Path|MUX|W_data[9]~3_combout ;
wire \processor|Data_Path|Reg|regfile~121_q ;
wire \processor|Data_Path|Reg|regfile~524_combout ;
wire \processor|Data_Path|Reg|regfile~525_combout ;
wire \processor|Data_Path|Reg|regfile~531_combout ;
wire \processor|Data_Path|Reg|regfile~532_combout ;
wire \processor|Data_Path|Reg|regfile~528_combout ;
wire \processor|Data_Path|Reg|regfile~529_combout ;
wire \processor|Data_Path|Reg|regfile~526_combout ;
wire \processor|Data_Path|Reg|regfile~527_combout ;
wire \processor|Data_Path|Reg|regfile~530_combout ;
wire \processor|Data_Path|Reg|regfile~533_combout ;
wire \processor|Data_Path|MUX|W_data[8]~4_combout ;
wire \processor|Data_Path|Reg|regfile~104_q ;
wire \processor|Data_Path|Reg|regfile~544_combout ;
wire \processor|Data_Path|Reg|regfile~545_combout ;
wire \processor|Data_Path|Reg|regfile~546_combout ;
wire \processor|Data_Path|Reg|regfile~547_combout ;
wire \processor|Data_Path|Reg|regfile~548_combout ;
wire \processor|Data_Path|Reg|regfile~549_combout ;
wire \processor|Data_Path|Reg|regfile~550_combout ;
wire \processor|Data_Path|Reg|regfile~551_combout ;
wire \processor|Data_Path|Reg|regfile~552_combout ;
wire \processor|Data_Path|Reg|regfile~553_combout ;
wire \processor|Data_Path|MUX|W_data[7]~5_combout ;
wire \processor|Data_Path|Reg|regfile~119_q ;
wire \processor|Data_Path|Reg|regfile~566_combout ;
wire \processor|Data_Path|Reg|regfile~567_combout ;
wire \processor|Data_Path|Reg|regfile~568_combout ;
wire \processor|Data_Path|Reg|regfile~569_combout ;
wire \processor|Data_Path|Reg|regfile~570_combout ;
wire \processor|Data_Path|Reg|regfile~564_combout ;
wire \processor|Data_Path|Reg|regfile~565_combout ;
wire \processor|Data_Path|Reg|regfile~571_combout ;
wire \processor|Data_Path|Reg|regfile~572_combout ;
wire \processor|Data_Path|Reg|regfile~573_combout ;
wire \processor|Data_Path|MUX|W_data[6]~6_combout ;
wire \processor|Data_Path|Reg|regfile~198_q ;
wire \processor|Data_Path|Reg|regfile~588_combout ;
wire \processor|Data_Path|Reg|regfile~589_combout ;
wire \processor|Data_Path|Reg|regfile~586_combout ;
wire \processor|Data_Path|Reg|regfile~587_combout ;
wire \processor|Data_Path|Reg|regfile~590_combout ;
wire \processor|Data_Path|Reg|regfile~591_combout ;
wire \processor|Data_Path|Reg|regfile~592_combout ;
wire \processor|Data_Path|Reg|regfile~584_combout ;
wire \processor|Data_Path|Reg|regfile~585_combout ;
wire \processor|Data_Path|Reg|regfile~593_combout ;
wire \processor|Data_Path|MUX|W_data[5]~7_combout ;
wire \processor|Data_Path|Reg|regfile~133_q ;
wire \processor|Data_Path|Reg|regfile~606_combout ;
wire \processor|Data_Path|Reg|regfile~607_combout ;
wire \processor|Data_Path|Reg|regfile~608_combout ;
wire \processor|Data_Path|Reg|regfile~609_combout ;
wire \processor|Data_Path|Reg|regfile~610_combout ;
wire \processor|Data_Path|Reg|regfile~611_combout ;
wire \processor|Data_Path|Reg|regfile~612_combout ;
wire \processor|Data_Path|Reg|regfile~604_combout ;
wire \processor|Data_Path|Reg|regfile~605_combout ;
wire \processor|Data_Path|Reg|regfile~613_combout ;
wire \processor|Data_Path|MUX|W_data[4]~8_combout ;
wire \processor|Data_Path|Reg|regfile~196_q ;
wire \processor|Data_Path|Reg|regfile~628_combout ;
wire \processor|Data_Path|Reg|regfile~629_combout ;
wire \processor|Data_Path|Reg|regfile~626_combout ;
wire \processor|Data_Path|Reg|regfile~627_combout ;
wire \processor|Data_Path|Reg|regfile~630_combout ;
wire \processor|Data_Path|Reg|regfile~624_combout ;
wire \processor|Data_Path|Reg|regfile~625_combout ;
wire \processor|Data_Path|Reg|regfile~631_combout ;
wire \processor|Data_Path|Reg|regfile~632_combout ;
wire \processor|Data_Path|Reg|regfile~633_combout ;
wire \processor|Data_Path|MUX|W_data[3]~9_combout ;
wire \processor|Data_Path|Reg|regfile~67_q ;
wire \processor|Data_Path|Reg|regfile~646_combout ;
wire \processor|Data_Path|Reg|regfile~647_combout ;
wire \processor|Data_Path|Reg|regfile~648_combout ;
wire \processor|Data_Path|Reg|regfile~649_combout ;
wire \processor|Data_Path|Reg|regfile~650_combout ;
wire \processor|Data_Path|Reg|regfile~644_combout ;
wire \processor|Data_Path|Reg|regfile~645_combout ;
wire \processor|Data_Path|Reg|regfile~651_combout ;
wire \processor|Data_Path|Reg|regfile~652_combout ;
wire \processor|Data_Path|Reg|regfile~653_combout ;
wire \processor|Data_Path|MUX|W_data[2]~10_combout ;
wire \processor|Data_Path|Reg|regfile~242feeder_combout ;
wire \processor|Data_Path|Reg|regfile~242_q ;
wire \processor|Data_Path|Reg|regfile~671_combout ;
wire \processor|Data_Path|Reg|regfile~672_combout ;
wire \processor|Data_Path|Reg|regfile~666_combout ;
wire \processor|Data_Path|Reg|regfile~667_combout ;
wire \processor|Data_Path|Reg|regfile~668_combout ;
wire \processor|Data_Path|Reg|regfile~669_combout ;
wire \processor|Data_Path|Reg|regfile~670_combout ;
wire \processor|Data_Path|Reg|regfile~664_combout ;
wire \processor|Data_Path|Reg|regfile~665_combout ;
wire \processor|Data_Path|Reg|regfile~673_combout ;
wire \processor|Data_Path|MUX|W_data[1]~11_combout ;
wire \processor|Data_Path|Reg|regfile~129_q ;
wire \processor|Data_Path|Reg|regfile~686_combout ;
wire \processor|Data_Path|Reg|regfile~687_combout ;
wire \processor|Data_Path|Reg|regfile~688_combout ;
wire \processor|Data_Path|Reg|regfile~689_combout ;
wire \processor|Data_Path|Reg|regfile~690_combout ;
wire \processor|Data_Path|Reg|regfile~691_combout ;
wire \processor|Data_Path|Reg|regfile~692_combout ;
wire \processor|Data_Path|Reg|regfile~684_combout ;
wire \processor|Data_Path|Reg|regfile~685_combout ;
wire \processor|Data_Path|Reg|regfile~693_combout ;
wire \processor|Data_Path|MUX|W_data[0]~12_combout ;
wire \processor|Data_Path|Reg|regfile~176_q ;
wire \processor|Data_Path|Reg|regfile~711_combout ;
wire \processor|Data_Path|Reg|regfile~712_combout ;
wire \processor|Data_Path|Reg|regfile~706_combout ;
wire \processor|Data_Path|Reg|regfile~707_combout ;
wire \processor|Data_Path|Reg|regfile~708_combout ;
wire \processor|Data_Path|Reg|regfile~709_combout ;
wire \processor|Data_Path|Reg|regfile~710_combout ;
wire \processor|Data_Path|Reg|regfile~704_combout ;
wire \processor|Data_Path|Reg|regfile~705_combout ;
wire \processor|Data_Path|Reg|regfile~713_combout ;
wire \processor|Data_Path|MUX|W_data[12]~0_combout ;
wire \processor|Data_Path|Reg|regfile~204_q ;
wire \processor|Data_Path|Reg|regfile~471_combout ;
wire \processor|Data_Path|Reg|regfile~472_combout ;
wire \processor|Data_Path|Reg|regfile~464_combout ;
wire \processor|Data_Path|Reg|regfile~465_combout ;
wire \processor|Data_Path|Reg|regfile~466_combout ;
wire \processor|Data_Path|Reg|regfile~467_combout ;
wire \processor|Data_Path|Reg|regfile~468_combout ;
wire \processor|Data_Path|Reg|regfile~469_combout ;
wire \processor|Data_Path|Reg|regfile~470_combout ;
wire \processor|Data_Path|Reg|regfile~473_combout ;
wire \processor|Data_Path|Alu|Add0~47_combout ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \Selector|Mux3~0_combout ;
wire \Selector|Mux3~1_combout ;
wire \SW[17]~input_o ;
wire \Selector|Mux3~2_combout ;
wire \Selector|Mux1~0_combout ;
wire \Selector|Mux1~1_combout ;
wire \Selector|Mux1~2_combout ;
wire \Selector|Mux2~0_combout ;
wire \Selector|Mux2~1_combout ;
wire \Selector|Mux2~2_combout ;
wire \Selector|Mux0~3_combout ;
wire \Selector|Mux0~1_combout ;
wire \Selector|Mux0~0_combout ;
wire \Selector|Mux0~2_combout ;
wire \Selector|Mux0~4_combout ;
wire \unit7|WideOr6~0_combout ;
wire \unit7|WideOr5~0_combout ;
wire \unit7|WideOr4~0_combout ;
wire \unit7|WideOr3~0_combout ;
wire \unit7|WideOr2~0_combout ;
wire \unit7|WideOr1~0_combout ;
wire \unit7|WideOr0~0_combout ;
wire \Selector|Mux5~0_combout ;
wire \Selector|Mux5~1_combout ;
wire \Selector|Mux5~2_combout ;
wire \Selector|Mux4~0_combout ;
wire \Selector|Mux4~1_combout ;
wire \Selector|Mux4~2_combout ;
wire \Selector|Mux7~0_combout ;
wire \Selector|Mux7~1_combout ;
wire \Selector|Mux7~2_combout ;
wire \Selector|Mux6~0_combout ;
wire \Selector|Mux6~1_combout ;
wire \Selector|Mux6~2_combout ;
wire \unit6|WideOr6~0_combout ;
wire \unit6|WideOr5~0_combout ;
wire \unit6|WideOr4~0_combout ;
wire \unit6|WideOr3~0_combout ;
wire \unit6|WideOr2~0_combout ;
wire \unit6|WideOr1~0_combout ;
wire \unit6|WideOr0~0_combout ;
wire \Selector|Mux11~0_combout ;
wire \Selector|Mux11~1_combout ;
wire \Selector|Mux10~0_combout ;
wire \Selector|Mux10~1_combout ;
wire \Selector|Mux8~0_combout ;
wire \Selector|Mux8~1_combout ;
wire \Selector|Mux9~0_combout ;
wire \Selector|Mux9~1_combout ;
wire \unit5|WideOr6~0_combout ;
wire \unit5|WideOr5~0_combout ;
wire \unit5|WideOr4~0_combout ;
wire \unit5|WideOr3~0_combout ;
wire \unit5|WideOr2~0_combout ;
wire \unit5|WideOr1~0_combout ;
wire \unit5|WideOr0~0_combout ;
wire \Selector|Mux15~0_combout ;
wire \processor|Data_Path|Alu|Add0~58_combout ;
wire \Selector|Mux15~1_combout ;
wire \Selector|Mux12~0_combout ;
wire \Selector|Mux15~2_combout ;
wire \processor|Data_Path|Alu|Add0~61_combout ;
wire \Selector|Mux12~1_combout ;
wire \Selector|Mux12~2_combout ;
wire \Selector|Mux12~3_combout ;
wire \Selector|Mux14~0_combout ;
wire \processor|Data_Path|Alu|Add0~59_combout ;
wire \Selector|Mux14~1_combout ;
wire \Selector|Mux14~2_combout ;
wire \processor|Data_Path|Alu|Add0~60_combout ;
wire \Selector|Mux13~0_combout ;
wire \Selector|Mux13~1_combout ;
wire \Selector|Mux13~2_combout ;
wire \unit4|WideOr6~0_combout ;
wire \unit4|WideOr5~0_combout ;
wire \unit4|WideOr4~0_combout ;
wire \unit4|WideOr3~0_combout ;
wire \unit4|WideOr2~0_combout ;
wire \unit4|WideOr1~0_combout ;
wire \unit4|WideOr0~0_combout ;
wire \unit3|WideOr6~0_combout ;
wire \unit3|WideOr5~0_combout ;
wire \unit3|WideOr4~0_combout ;
wire \unit3|WideOr3~0_combout ;
wire \unit3|WideOr2~0_combout ;
wire \unit3|WideOr1~0_combout ;
wire \unit3|WideOr0~0_combout ;
wire \unit2|WideOr6~0_combout ;
wire \unit2|WideOr5~0_combout ;
wire \unit2|WideOr4~0_combout ;
wire \unit2|WideOr3~0_combout ;
wire \unit2|WideOr2~0_combout ;
wire \unit2|WideOr1~0_combout ;
wire \unit2|WideOr0~0_combout ;
wire \unit1|WideOr6~0_combout ;
wire \unit1|WideOr5~0_combout ;
wire \unit1|WideOr4~0_combout ;
wire \unit1|WideOr3~0_combout ;
wire \unit1|WideOr2~0_combout ;
wire \unit1|WideOr1~0_combout ;
wire \unit1|WideOr0~0_combout ;
wire \unit0|WideOr6~0_combout ;
wire \unit0|WideOr5~0_combout ;
wire \unit0|WideOr4~0_combout ;
wire \unit0|WideOr3~0_combout ;
wire \unit0|WideOr2~0_combout ;
wire \unit0|WideOr1~0_combout ;
wire \unit0|WideOr0~0_combout ;
wire [6:0] \processor|Controller|pc|Q ;
wire [15:0] \processor|Controller|Instruction_Reg|Instr_FSM ;
wire [15:0] \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a ;
wire [32:0] \Filter|Countdown ;
wire [3:0] \processor|Controller|controller|CurrentState ;

wire [17:0] \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [0] = \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [1] = \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [2] = \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [3] = \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [4] = \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [5] = \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [6] = \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [7] = \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [8] = \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [9] = \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [10] = \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [11] = \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [12] = \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [13] = \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [14] = \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [15] = \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \processor|Controller|Instruction_Reg|Instr_FSM [0] = \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \processor|Controller|Instruction_Reg|Instr_FSM [1] = \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \processor|Controller|Instruction_Reg|Instr_FSM [2] = \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \processor|Controller|Instruction_Reg|Instr_FSM [3] = \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \processor|Controller|Instruction_Reg|Instr_FSM [4] = \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \processor|Controller|Instruction_Reg|Instr_FSM [5] = \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \processor|Controller|Instruction_Reg|Instr_FSM [6] = \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \processor|Controller|Instruction_Reg|Instr_FSM [7] = \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \processor|Controller|Instruction_Reg|Instr_FSM [8] = \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \processor|Controller|Instruction_Reg|Instr_FSM [9] = \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \processor|Controller|Instruction_Reg|Instr_FSM [10] = \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \processor|Controller|Instruction_Reg|Instr_FSM [11] = \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \processor|Controller|Instruction_Reg|Instr_FSM [12] = \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \processor|Controller|Instruction_Reg|Instr_FSM [13] = \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \processor|Controller|Instruction_Reg|Instr_FSM [14] = \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \processor|Controller|Instruction_Reg|Instr_FSM [15] = \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\unit7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\unit7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\unit7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\unit7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\unit7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\unit7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\unit7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\unit6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\unit6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\unit6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\unit6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\unit6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\unit6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\unit6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\unit5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\unit5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\unit5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\unit5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\unit5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\unit5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\unit5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\unit4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\unit4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\unit4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\unit4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\unit4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\unit4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\unit4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\unit3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\unit3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\unit3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\unit3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\unit3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\unit3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\unit3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\unit2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\unit2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\unit2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\unit2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\unit2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\unit2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\unit2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\unit1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(\unit1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(\unit1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(\unit1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(\unit1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(\unit1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(\unit1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\unit0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\unit0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\unit0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\unit0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\unit0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\unit0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\unit0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(!\KEY[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(!\KEY[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\SW[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(\SW[16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(\SW[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N16
cycloneive_lcell_comb \Filter|Countdown[0]~33 (
// Equation(s):
// \Filter|Countdown[0]~33_combout  = \Filter|Countdown [0] $ (VCC)
// \Filter|Countdown[0]~34  = CARRY(\Filter|Countdown [0])

	.dataa(gnd),
	.datab(\Filter|Countdown [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Filter|Countdown[0]~33_combout ),
	.cout(\Filter|Countdown[0]~34 ));
// synopsys translate_off
defparam \Filter|Countdown[0]~33 .lut_mask = 16'h33CC;
defparam \Filter|Countdown[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N6
cycloneive_lcell_comb \BS|Bin_~feeder (
// Equation(s):
// \BS|Bin_~feeder_combout  = \KEY[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[2]~input_o ),
	.cin(gnd),
	.combout(\BS|Bin_~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BS|Bin_~feeder .lut_mask = 16'hFF00;
defparam \BS|Bin_~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y8_N7
dffeas \BS|Bin_ (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BS|Bin_~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BS|Bin_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BS|Bin_ .is_wysiwyg = "true";
defparam \BS|Bin_ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N10
cycloneive_lcell_comb \BS|Bin__~feeder (
// Equation(s):
// \BS|Bin__~feeder_combout  = \BS|Bin_~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BS|Bin_~q ),
	.cin(gnd),
	.combout(\BS|Bin__~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BS|Bin__~feeder .lut_mask = 16'hFF00;
defparam \BS|Bin__~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y8_N11
dffeas \BS|Bin__ (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BS|Bin__~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BS|Bin__~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BS|Bin__ .is_wysiwyg = "true";
defparam \BS|Bin__ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N12
cycloneive_lcell_comb \BS|State.S_A~feeder (
// Equation(s):
// \BS|State.S_A~feeder_combout  = \BS|Bin__~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BS|Bin__~q ),
	.cin(gnd),
	.combout(\BS|State.S_A~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BS|State.S_A~feeder .lut_mask = 16'hFF00;
defparam \BS|State.S_A~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y8_N13
dffeas \BS|State.S_A (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BS|State.S_A~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BS|State.S_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BS|State.S_A .is_wysiwyg = "true";
defparam \BS|State.S_A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y8_N0
cycloneive_lcell_comb \BS|Selector1~0 (
// Equation(s):
// \BS|Selector1~0_combout  = (\BS|Bin__~q  & !\BS|State.S_A~q )

	.dataa(\BS|Bin__~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BS|State.S_A~q ),
	.cin(gnd),
	.combout(\BS|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BS|Selector1~0 .lut_mask = 16'h00AA;
defparam \BS|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y8_N1
dffeas \BS|State.S_B (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BS|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BS|State.S_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BS|State.S_B .is_wysiwyg = "true";
defparam \BS|State.S_B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N20
cycloneive_lcell_comb \Filter|Countdown[2]~37 (
// Equation(s):
// \Filter|Countdown[2]~37_combout  = (\Filter|Countdown [2] & ((GND) # (!\Filter|Countdown[1]~36 ))) # (!\Filter|Countdown [2] & (\Filter|Countdown[1]~36  $ (GND)))
// \Filter|Countdown[2]~38  = CARRY((\Filter|Countdown [2]) # (!\Filter|Countdown[1]~36 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[1]~36 ),
	.combout(\Filter|Countdown[2]~37_combout ),
	.cout(\Filter|Countdown[2]~38 ));
// synopsys translate_off
defparam \Filter|Countdown[2]~37 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N22
cycloneive_lcell_comb \Filter|Countdown[3]~39 (
// Equation(s):
// \Filter|Countdown[3]~39_combout  = (\Filter|Countdown [3] & (\Filter|Countdown[2]~38  & VCC)) # (!\Filter|Countdown [3] & (!\Filter|Countdown[2]~38 ))
// \Filter|Countdown[3]~40  = CARRY((!\Filter|Countdown [3] & !\Filter|Countdown[2]~38 ))

	.dataa(\Filter|Countdown [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[2]~38 ),
	.combout(\Filter|Countdown[3]~39_combout ),
	.cout(\Filter|Countdown[3]~40 ));
// synopsys translate_off
defparam \Filter|Countdown[3]~39 .lut_mask = 16'hA505;
defparam \Filter|Countdown[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y3_N23
dffeas \Filter|Countdown[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[3]~39_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[3] .is_wysiwyg = "true";
defparam \Filter|Countdown[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N24
cycloneive_lcell_comb \Filter|Countdown[4]~41 (
// Equation(s):
// \Filter|Countdown[4]~41_combout  = (\Filter|Countdown [4] & ((GND) # (!\Filter|Countdown[3]~40 ))) # (!\Filter|Countdown [4] & (\Filter|Countdown[3]~40  $ (GND)))
// \Filter|Countdown[4]~42  = CARRY((\Filter|Countdown [4]) # (!\Filter|Countdown[3]~40 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[3]~40 ),
	.combout(\Filter|Countdown[4]~41_combout ),
	.cout(\Filter|Countdown[4]~42 ));
// synopsys translate_off
defparam \Filter|Countdown[4]~41 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y3_N25
dffeas \Filter|Countdown[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[4]~41_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[4] .is_wysiwyg = "true";
defparam \Filter|Countdown[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N26
cycloneive_lcell_comb \Filter|Countdown[5]~43 (
// Equation(s):
// \Filter|Countdown[5]~43_combout  = (\Filter|Countdown [5] & (\Filter|Countdown[4]~42  & VCC)) # (!\Filter|Countdown [5] & (!\Filter|Countdown[4]~42 ))
// \Filter|Countdown[5]~44  = CARRY((!\Filter|Countdown [5] & !\Filter|Countdown[4]~42 ))

	.dataa(\Filter|Countdown [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[4]~42 ),
	.combout(\Filter|Countdown[5]~43_combout ),
	.cout(\Filter|Countdown[5]~44 ));
// synopsys translate_off
defparam \Filter|Countdown[5]~43 .lut_mask = 16'hA505;
defparam \Filter|Countdown[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y3_N27
dffeas \Filter|Countdown[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[5]~43_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[5] .is_wysiwyg = "true";
defparam \Filter|Countdown[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N28
cycloneive_lcell_comb \Filter|Countdown[6]~45 (
// Equation(s):
// \Filter|Countdown[6]~45_combout  = (\Filter|Countdown [6] & ((GND) # (!\Filter|Countdown[5]~44 ))) # (!\Filter|Countdown [6] & (\Filter|Countdown[5]~44  $ (GND)))
// \Filter|Countdown[6]~46  = CARRY((\Filter|Countdown [6]) # (!\Filter|Countdown[5]~44 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[5]~44 ),
	.combout(\Filter|Countdown[6]~45_combout ),
	.cout(\Filter|Countdown[6]~46 ));
// synopsys translate_off
defparam \Filter|Countdown[6]~45 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N20
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y3_N29
dffeas \Filter|Countdown[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[6]~45_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[6] .is_wysiwyg = "true";
defparam \Filter|Countdown[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N30
cycloneive_lcell_comb \Filter|Countdown[7]~47 (
// Equation(s):
// \Filter|Countdown[7]~47_combout  = (\Filter|Countdown [7] & (\Filter|Countdown[6]~46  & VCC)) # (!\Filter|Countdown [7] & (!\Filter|Countdown[6]~46 ))
// \Filter|Countdown[7]~48  = CARRY((!\Filter|Countdown [7] & !\Filter|Countdown[6]~46 ))

	.dataa(\Filter|Countdown [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[6]~46 ),
	.combout(\Filter|Countdown[7]~47_combout ),
	.cout(\Filter|Countdown[7]~48 ));
// synopsys translate_off
defparam \Filter|Countdown[7]~47 .lut_mask = 16'hA505;
defparam \Filter|Countdown[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y3_N31
dffeas \Filter|Countdown[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[7]~47_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[7] .is_wysiwyg = "true";
defparam \Filter|Countdown[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N0
cycloneive_lcell_comb \Filter|Countdown[8]~49 (
// Equation(s):
// \Filter|Countdown[8]~49_combout  = (\Filter|Countdown [8] & ((GND) # (!\Filter|Countdown[7]~48 ))) # (!\Filter|Countdown [8] & (\Filter|Countdown[7]~48  $ (GND)))
// \Filter|Countdown[8]~50  = CARRY((\Filter|Countdown [8]) # (!\Filter|Countdown[7]~48 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[7]~48 ),
	.combout(\Filter|Countdown[8]~49_combout ),
	.cout(\Filter|Countdown[8]~50 ));
// synopsys translate_off
defparam \Filter|Countdown[8]~49 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y2_N1
dffeas \Filter|Countdown[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[8]~49_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[8] .is_wysiwyg = "true";
defparam \Filter|Countdown[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N2
cycloneive_lcell_comb \Filter|Countdown[9]~51 (
// Equation(s):
// \Filter|Countdown[9]~51_combout  = (\Filter|Countdown [9] & (\Filter|Countdown[8]~50  & VCC)) # (!\Filter|Countdown [9] & (!\Filter|Countdown[8]~50 ))
// \Filter|Countdown[9]~52  = CARRY((!\Filter|Countdown [9] & !\Filter|Countdown[8]~50 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[8]~50 ),
	.combout(\Filter|Countdown[9]~51_combout ),
	.cout(\Filter|Countdown[9]~52 ));
// synopsys translate_off
defparam \Filter|Countdown[9]~51 .lut_mask = 16'hC303;
defparam \Filter|Countdown[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y2_N3
dffeas \Filter|Countdown[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[9]~51_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[9] .is_wysiwyg = "true";
defparam \Filter|Countdown[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N4
cycloneive_lcell_comb \Filter|Countdown[10]~53 (
// Equation(s):
// \Filter|Countdown[10]~53_combout  = (\Filter|Countdown [10] & ((GND) # (!\Filter|Countdown[9]~52 ))) # (!\Filter|Countdown [10] & (\Filter|Countdown[9]~52  $ (GND)))
// \Filter|Countdown[10]~54  = CARRY((\Filter|Countdown [10]) # (!\Filter|Countdown[9]~52 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[9]~52 ),
	.combout(\Filter|Countdown[10]~53_combout ),
	.cout(\Filter|Countdown[10]~54 ));
// synopsys translate_off
defparam \Filter|Countdown[10]~53 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y2_N5
dffeas \Filter|Countdown[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[10]~53_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[10] .is_wysiwyg = "true";
defparam \Filter|Countdown[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N6
cycloneive_lcell_comb \Filter|Countdown[11]~55 (
// Equation(s):
// \Filter|Countdown[11]~55_combout  = (\Filter|Countdown [11] & (\Filter|Countdown[10]~54  & VCC)) # (!\Filter|Countdown [11] & (!\Filter|Countdown[10]~54 ))
// \Filter|Countdown[11]~56  = CARRY((!\Filter|Countdown [11] & !\Filter|Countdown[10]~54 ))

	.dataa(\Filter|Countdown [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[10]~54 ),
	.combout(\Filter|Countdown[11]~55_combout ),
	.cout(\Filter|Countdown[11]~56 ));
// synopsys translate_off
defparam \Filter|Countdown[11]~55 .lut_mask = 16'hA505;
defparam \Filter|Countdown[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y2_N7
dffeas \Filter|Countdown[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[11]~55_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[11] .is_wysiwyg = "true";
defparam \Filter|Countdown[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N8
cycloneive_lcell_comb \Filter|Countdown[12]~57 (
// Equation(s):
// \Filter|Countdown[12]~57_combout  = (\Filter|Countdown [12] & ((GND) # (!\Filter|Countdown[11]~56 ))) # (!\Filter|Countdown [12] & (\Filter|Countdown[11]~56  $ (GND)))
// \Filter|Countdown[12]~58  = CARRY((\Filter|Countdown [12]) # (!\Filter|Countdown[11]~56 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[11]~56 ),
	.combout(\Filter|Countdown[12]~57_combout ),
	.cout(\Filter|Countdown[12]~58 ));
// synopsys translate_off
defparam \Filter|Countdown[12]~57 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y2_N9
dffeas \Filter|Countdown[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[12]~57_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[12] .is_wysiwyg = "true";
defparam \Filter|Countdown[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N10
cycloneive_lcell_comb \Filter|Countdown[13]~59 (
// Equation(s):
// \Filter|Countdown[13]~59_combout  = (\Filter|Countdown [13] & (\Filter|Countdown[12]~58  & VCC)) # (!\Filter|Countdown [13] & (!\Filter|Countdown[12]~58 ))
// \Filter|Countdown[13]~60  = CARRY((!\Filter|Countdown [13] & !\Filter|Countdown[12]~58 ))

	.dataa(\Filter|Countdown [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[12]~58 ),
	.combout(\Filter|Countdown[13]~59_combout ),
	.cout(\Filter|Countdown[13]~60 ));
// synopsys translate_off
defparam \Filter|Countdown[13]~59 .lut_mask = 16'hA505;
defparam \Filter|Countdown[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y2_N11
dffeas \Filter|Countdown[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[13]~59_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[13] .is_wysiwyg = "true";
defparam \Filter|Countdown[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N12
cycloneive_lcell_comb \Filter|Countdown[14]~61 (
// Equation(s):
// \Filter|Countdown[14]~61_combout  = (\Filter|Countdown [14] & ((GND) # (!\Filter|Countdown[13]~60 ))) # (!\Filter|Countdown [14] & (\Filter|Countdown[13]~60  $ (GND)))
// \Filter|Countdown[14]~62  = CARRY((\Filter|Countdown [14]) # (!\Filter|Countdown[13]~60 ))

	.dataa(\Filter|Countdown [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[13]~60 ),
	.combout(\Filter|Countdown[14]~61_combout ),
	.cout(\Filter|Countdown[14]~62 ));
// synopsys translate_off
defparam \Filter|Countdown[14]~61 .lut_mask = 16'h5AAF;
defparam \Filter|Countdown[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y2_N13
dffeas \Filter|Countdown[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[14]~61_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[14] .is_wysiwyg = "true";
defparam \Filter|Countdown[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N14
cycloneive_lcell_comb \Filter|Countdown[15]~63 (
// Equation(s):
// \Filter|Countdown[15]~63_combout  = (\Filter|Countdown [15] & (\Filter|Countdown[14]~62  & VCC)) # (!\Filter|Countdown [15] & (!\Filter|Countdown[14]~62 ))
// \Filter|Countdown[15]~64  = CARRY((!\Filter|Countdown [15] & !\Filter|Countdown[14]~62 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[14]~62 ),
	.combout(\Filter|Countdown[15]~63_combout ),
	.cout(\Filter|Countdown[15]~64 ));
// synopsys translate_off
defparam \Filter|Countdown[15]~63 .lut_mask = 16'hC303;
defparam \Filter|Countdown[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y2_N15
dffeas \Filter|Countdown[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[15]~63_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[15] .is_wysiwyg = "true";
defparam \Filter|Countdown[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N16
cycloneive_lcell_comb \Filter|Countdown[16]~65 (
// Equation(s):
// \Filter|Countdown[16]~65_combout  = (\Filter|Countdown [16] & ((GND) # (!\Filter|Countdown[15]~64 ))) # (!\Filter|Countdown [16] & (\Filter|Countdown[15]~64  $ (GND)))
// \Filter|Countdown[16]~66  = CARRY((\Filter|Countdown [16]) # (!\Filter|Countdown[15]~64 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[15]~64 ),
	.combout(\Filter|Countdown[16]~65_combout ),
	.cout(\Filter|Countdown[16]~66 ));
// synopsys translate_off
defparam \Filter|Countdown[16]~65 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y2_N17
dffeas \Filter|Countdown[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[16]~65_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[16] .is_wysiwyg = "true";
defparam \Filter|Countdown[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N18
cycloneive_lcell_comb \Filter|Countdown[17]~67 (
// Equation(s):
// \Filter|Countdown[17]~67_combout  = (\Filter|Countdown [17] & (\Filter|Countdown[16]~66  & VCC)) # (!\Filter|Countdown [17] & (!\Filter|Countdown[16]~66 ))
// \Filter|Countdown[17]~68  = CARRY((!\Filter|Countdown [17] & !\Filter|Countdown[16]~66 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[16]~66 ),
	.combout(\Filter|Countdown[17]~67_combout ),
	.cout(\Filter|Countdown[17]~68 ));
// synopsys translate_off
defparam \Filter|Countdown[17]~67 .lut_mask = 16'hC303;
defparam \Filter|Countdown[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y2_N19
dffeas \Filter|Countdown[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[17]~67_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[17] .is_wysiwyg = "true";
defparam \Filter|Countdown[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N20
cycloneive_lcell_comb \Filter|Countdown[18]~69 (
// Equation(s):
// \Filter|Countdown[18]~69_combout  = (\Filter|Countdown [18] & ((GND) # (!\Filter|Countdown[17]~68 ))) # (!\Filter|Countdown [18] & (\Filter|Countdown[17]~68  $ (GND)))
// \Filter|Countdown[18]~70  = CARRY((\Filter|Countdown [18]) # (!\Filter|Countdown[17]~68 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[17]~68 ),
	.combout(\Filter|Countdown[18]~69_combout ),
	.cout(\Filter|Countdown[18]~70 ));
// synopsys translate_off
defparam \Filter|Countdown[18]~69 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y2_N21
dffeas \Filter|Countdown[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[18]~69_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[18] .is_wysiwyg = "true";
defparam \Filter|Countdown[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N22
cycloneive_lcell_comb \Filter|Countdown[19]~71 (
// Equation(s):
// \Filter|Countdown[19]~71_combout  = (\Filter|Countdown [19] & (\Filter|Countdown[18]~70  & VCC)) # (!\Filter|Countdown [19] & (!\Filter|Countdown[18]~70 ))
// \Filter|Countdown[19]~72  = CARRY((!\Filter|Countdown [19] & !\Filter|Countdown[18]~70 ))

	.dataa(\Filter|Countdown [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[18]~70 ),
	.combout(\Filter|Countdown[19]~71_combout ),
	.cout(\Filter|Countdown[19]~72 ));
// synopsys translate_off
defparam \Filter|Countdown[19]~71 .lut_mask = 16'hA505;
defparam \Filter|Countdown[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y2_N23
dffeas \Filter|Countdown[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[19]~71_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[19] .is_wysiwyg = "true";
defparam \Filter|Countdown[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N24
cycloneive_lcell_comb \Filter|Countdown[20]~73 (
// Equation(s):
// \Filter|Countdown[20]~73_combout  = (\Filter|Countdown [20] & ((GND) # (!\Filter|Countdown[19]~72 ))) # (!\Filter|Countdown [20] & (\Filter|Countdown[19]~72  $ (GND)))
// \Filter|Countdown[20]~74  = CARRY((\Filter|Countdown [20]) # (!\Filter|Countdown[19]~72 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[19]~72 ),
	.combout(\Filter|Countdown[20]~73_combout ),
	.cout(\Filter|Countdown[20]~74 ));
// synopsys translate_off
defparam \Filter|Countdown[20]~73 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y2_N25
dffeas \Filter|Countdown[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[20]~73_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[20] .is_wysiwyg = "true";
defparam \Filter|Countdown[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N26
cycloneive_lcell_comb \Filter|Countdown[21]~75 (
// Equation(s):
// \Filter|Countdown[21]~75_combout  = (\Filter|Countdown [21] & (\Filter|Countdown[20]~74  & VCC)) # (!\Filter|Countdown [21] & (!\Filter|Countdown[20]~74 ))
// \Filter|Countdown[21]~76  = CARRY((!\Filter|Countdown [21] & !\Filter|Countdown[20]~74 ))

	.dataa(\Filter|Countdown [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[20]~74 ),
	.combout(\Filter|Countdown[21]~75_combout ),
	.cout(\Filter|Countdown[21]~76 ));
// synopsys translate_off
defparam \Filter|Countdown[21]~75 .lut_mask = 16'hA505;
defparam \Filter|Countdown[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y2_N27
dffeas \Filter|Countdown[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[21]~75_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[21] .is_wysiwyg = "true";
defparam \Filter|Countdown[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N28
cycloneive_lcell_comb \Filter|Countdown[22]~77 (
// Equation(s):
// \Filter|Countdown[22]~77_combout  = (\Filter|Countdown [22] & ((GND) # (!\Filter|Countdown[21]~76 ))) # (!\Filter|Countdown [22] & (\Filter|Countdown[21]~76  $ (GND)))
// \Filter|Countdown[22]~78  = CARRY((\Filter|Countdown [22]) # (!\Filter|Countdown[21]~76 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[21]~76 ),
	.combout(\Filter|Countdown[22]~77_combout ),
	.cout(\Filter|Countdown[22]~78 ));
// synopsys translate_off
defparam \Filter|Countdown[22]~77 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y2_N29
dffeas \Filter|Countdown[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[22]~77_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[22] .is_wysiwyg = "true";
defparam \Filter|Countdown[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N30
cycloneive_lcell_comb \Filter|Countdown[23]~79 (
// Equation(s):
// \Filter|Countdown[23]~79_combout  = (\Filter|Countdown [23] & (\Filter|Countdown[22]~78  & VCC)) # (!\Filter|Countdown [23] & (!\Filter|Countdown[22]~78 ))
// \Filter|Countdown[23]~80  = CARRY((!\Filter|Countdown [23] & !\Filter|Countdown[22]~78 ))

	.dataa(\Filter|Countdown [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[22]~78 ),
	.combout(\Filter|Countdown[23]~79_combout ),
	.cout(\Filter|Countdown[23]~80 ));
// synopsys translate_off
defparam \Filter|Countdown[23]~79 .lut_mask = 16'hA505;
defparam \Filter|Countdown[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y2_N31
dffeas \Filter|Countdown[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[23]~79_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[23] .is_wysiwyg = "true";
defparam \Filter|Countdown[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N0
cycloneive_lcell_comb \Filter|Countdown[24]~81 (
// Equation(s):
// \Filter|Countdown[24]~81_combout  = (\Filter|Countdown [24] & ((GND) # (!\Filter|Countdown[23]~80 ))) # (!\Filter|Countdown [24] & (\Filter|Countdown[23]~80  $ (GND)))
// \Filter|Countdown[24]~82  = CARRY((\Filter|Countdown [24]) # (!\Filter|Countdown[23]~80 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[23]~80 ),
	.combout(\Filter|Countdown[24]~81_combout ),
	.cout(\Filter|Countdown[24]~82 ));
// synopsys translate_off
defparam \Filter|Countdown[24]~81 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y1_N1
dffeas \Filter|Countdown[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[24]~81_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[24] .is_wysiwyg = "true";
defparam \Filter|Countdown[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N2
cycloneive_lcell_comb \Filter|Countdown[25]~83 (
// Equation(s):
// \Filter|Countdown[25]~83_combout  = (\Filter|Countdown [25] & (\Filter|Countdown[24]~82  & VCC)) # (!\Filter|Countdown [25] & (!\Filter|Countdown[24]~82 ))
// \Filter|Countdown[25]~84  = CARRY((!\Filter|Countdown [25] & !\Filter|Countdown[24]~82 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[24]~82 ),
	.combout(\Filter|Countdown[25]~83_combout ),
	.cout(\Filter|Countdown[25]~84 ));
// synopsys translate_off
defparam \Filter|Countdown[25]~83 .lut_mask = 16'hC303;
defparam \Filter|Countdown[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y1_N3
dffeas \Filter|Countdown[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[25]~83_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[25] .is_wysiwyg = "true";
defparam \Filter|Countdown[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N4
cycloneive_lcell_comb \Filter|Countdown[26]~85 (
// Equation(s):
// \Filter|Countdown[26]~85_combout  = (\Filter|Countdown [26] & ((GND) # (!\Filter|Countdown[25]~84 ))) # (!\Filter|Countdown [26] & (\Filter|Countdown[25]~84  $ (GND)))
// \Filter|Countdown[26]~86  = CARRY((\Filter|Countdown [26]) # (!\Filter|Countdown[25]~84 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[25]~84 ),
	.combout(\Filter|Countdown[26]~85_combout ),
	.cout(\Filter|Countdown[26]~86 ));
// synopsys translate_off
defparam \Filter|Countdown[26]~85 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y1_N5
dffeas \Filter|Countdown[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[26]~85_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[26] .is_wysiwyg = "true";
defparam \Filter|Countdown[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N6
cycloneive_lcell_comb \Filter|Countdown[27]~87 (
// Equation(s):
// \Filter|Countdown[27]~87_combout  = (\Filter|Countdown [27] & (\Filter|Countdown[26]~86  & VCC)) # (!\Filter|Countdown [27] & (!\Filter|Countdown[26]~86 ))
// \Filter|Countdown[27]~88  = CARRY((!\Filter|Countdown [27] & !\Filter|Countdown[26]~86 ))

	.dataa(\Filter|Countdown [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[26]~86 ),
	.combout(\Filter|Countdown[27]~87_combout ),
	.cout(\Filter|Countdown[27]~88 ));
// synopsys translate_off
defparam \Filter|Countdown[27]~87 .lut_mask = 16'hA505;
defparam \Filter|Countdown[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y1_N7
dffeas \Filter|Countdown[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[27]~87_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[27] .is_wysiwyg = "true";
defparam \Filter|Countdown[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N30
cycloneive_lcell_comb \Filter|Equal0~7 (
// Equation(s):
// \Filter|Equal0~7_combout  = (!\Filter|Countdown [27] & (!\Filter|Countdown [25] & (!\Filter|Countdown [26] & !\Filter|Countdown [24])))

	.dataa(\Filter|Countdown [27]),
	.datab(\Filter|Countdown [25]),
	.datac(\Filter|Countdown [26]),
	.datad(\Filter|Countdown [24]),
	.cin(gnd),
	.combout(\Filter|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~7 .lut_mask = 16'h0001;
defparam \Filter|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N8
cycloneive_lcell_comb \Filter|Countdown[28]~89 (
// Equation(s):
// \Filter|Countdown[28]~89_combout  = (\Filter|Countdown [28] & ((GND) # (!\Filter|Countdown[27]~88 ))) # (!\Filter|Countdown [28] & (\Filter|Countdown[27]~88  $ (GND)))
// \Filter|Countdown[28]~90  = CARRY((\Filter|Countdown [28]) # (!\Filter|Countdown[27]~88 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[27]~88 ),
	.combout(\Filter|Countdown[28]~89_combout ),
	.cout(\Filter|Countdown[28]~90 ));
// synopsys translate_off
defparam \Filter|Countdown[28]~89 .lut_mask = 16'h3CCF;
defparam \Filter|Countdown[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y1_N9
dffeas \Filter|Countdown[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[28]~89_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[28] .is_wysiwyg = "true";
defparam \Filter|Countdown[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N10
cycloneive_lcell_comb \Filter|Countdown[29]~91 (
// Equation(s):
// \Filter|Countdown[29]~91_combout  = (\Filter|Countdown [29] & (\Filter|Countdown[28]~90  & VCC)) # (!\Filter|Countdown [29] & (!\Filter|Countdown[28]~90 ))
// \Filter|Countdown[29]~92  = CARRY((!\Filter|Countdown [29] & !\Filter|Countdown[28]~90 ))

	.dataa(\Filter|Countdown [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[28]~90 ),
	.combout(\Filter|Countdown[29]~91_combout ),
	.cout(\Filter|Countdown[29]~92 ));
// synopsys translate_off
defparam \Filter|Countdown[29]~91 .lut_mask = 16'hA505;
defparam \Filter|Countdown[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y1_N11
dffeas \Filter|Countdown[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[29]~91_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[29] .is_wysiwyg = "true";
defparam \Filter|Countdown[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N12
cycloneive_lcell_comb \Filter|Countdown[30]~93 (
// Equation(s):
// \Filter|Countdown[30]~93_combout  = (\Filter|Countdown [30] & ((GND) # (!\Filter|Countdown[29]~92 ))) # (!\Filter|Countdown [30] & (\Filter|Countdown[29]~92  $ (GND)))
// \Filter|Countdown[30]~94  = CARRY((\Filter|Countdown [30]) # (!\Filter|Countdown[29]~92 ))

	.dataa(\Filter|Countdown [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[29]~92 ),
	.combout(\Filter|Countdown[30]~93_combout ),
	.cout(\Filter|Countdown[30]~94 ));
// synopsys translate_off
defparam \Filter|Countdown[30]~93 .lut_mask = 16'h5AAF;
defparam \Filter|Countdown[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y1_N13
dffeas \Filter|Countdown[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[30]~93_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[30] .is_wysiwyg = "true";
defparam \Filter|Countdown[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N14
cycloneive_lcell_comb \Filter|Countdown[31]~95 (
// Equation(s):
// \Filter|Countdown[31]~95_combout  = (\Filter|Countdown [31] & (\Filter|Countdown[30]~94  & VCC)) # (!\Filter|Countdown [31] & (!\Filter|Countdown[30]~94 ))
// \Filter|Countdown[31]~96  = CARRY((!\Filter|Countdown [31] & !\Filter|Countdown[30]~94 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[30]~94 ),
	.combout(\Filter|Countdown[31]~95_combout ),
	.cout(\Filter|Countdown[31]~96 ));
// synopsys translate_off
defparam \Filter|Countdown[31]~95 .lut_mask = 16'hC303;
defparam \Filter|Countdown[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y1_N15
dffeas \Filter|Countdown[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[31]~95_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[31] .is_wysiwyg = "true";
defparam \Filter|Countdown[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N24
cycloneive_lcell_comb \Filter|Equal0~8 (
// Equation(s):
// \Filter|Equal0~8_combout  = (!\Filter|Countdown [29] & (!\Filter|Countdown [28] & (!\Filter|Countdown [31] & !\Filter|Countdown [30])))

	.dataa(\Filter|Countdown [29]),
	.datab(\Filter|Countdown [28]),
	.datac(\Filter|Countdown [31]),
	.datad(\Filter|Countdown [30]),
	.cin(gnd),
	.combout(\Filter|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~8 .lut_mask = 16'h0001;
defparam \Filter|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N18
cycloneive_lcell_comb \Filter|Equal0~5 (
// Equation(s):
// \Filter|Equal0~5_combout  = (!\Filter|Countdown [17] & (!\Filter|Countdown [19] & (!\Filter|Countdown [18] & !\Filter|Countdown [16])))

	.dataa(\Filter|Countdown [17]),
	.datab(\Filter|Countdown [19]),
	.datac(\Filter|Countdown [18]),
	.datad(\Filter|Countdown [16]),
	.cin(gnd),
	.combout(\Filter|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~5 .lut_mask = 16'h0001;
defparam \Filter|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N28
cycloneive_lcell_comb \Filter|Equal0~6 (
// Equation(s):
// \Filter|Equal0~6_combout  = (!\Filter|Countdown [22] & (!\Filter|Countdown [20] & (!\Filter|Countdown [23] & !\Filter|Countdown [21])))

	.dataa(\Filter|Countdown [22]),
	.datab(\Filter|Countdown [20]),
	.datac(\Filter|Countdown [23]),
	.datad(\Filter|Countdown [21]),
	.cin(gnd),
	.combout(\Filter|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~6 .lut_mask = 16'h0001;
defparam \Filter|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N26
cycloneive_lcell_comb \Filter|Equal0~9 (
// Equation(s):
// \Filter|Equal0~9_combout  = (\Filter|Equal0~7_combout  & (\Filter|Equal0~8_combout  & (\Filter|Equal0~5_combout  & \Filter|Equal0~6_combout )))

	.dataa(\Filter|Equal0~7_combout ),
	.datab(\Filter|Equal0~8_combout ),
	.datac(\Filter|Equal0~5_combout ),
	.datad(\Filter|Equal0~6_combout ),
	.cin(gnd),
	.combout(\Filter|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~9 .lut_mask = 16'h8000;
defparam \Filter|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N16
cycloneive_lcell_comb \Filter|Countdown[32]~97 (
// Equation(s):
// \Filter|Countdown[32]~97_combout  = \Filter|Countdown[31]~96  $ (\Filter|Countdown [32])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Filter|Countdown [32]),
	.cin(\Filter|Countdown[31]~96 ),
	.combout(\Filter|Countdown[32]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Countdown[32]~97 .lut_mask = 16'h0FF0;
defparam \Filter|Countdown[32]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y1_N17
dffeas \Filter|Countdown[32] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[32]~97_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [32]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[32] .is_wysiwyg = "true";
defparam \Filter|Countdown[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N4
cycloneive_lcell_comb \Filter|Equal0~10 (
// Equation(s):
// \Filter|Equal0~10_combout  = (\Filter|Equal0~9_combout  & (!\Filter|Countdown [32] & \Filter|Equal0~4_combout ))

	.dataa(\Filter|Equal0~9_combout ),
	.datab(gnd),
	.datac(\Filter|Countdown [32]),
	.datad(\Filter|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Filter|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~10 .lut_mask = 16'h0A00;
defparam \Filter|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y3_N17
dffeas \Filter|Countdown[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[0]~33_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[0] .is_wysiwyg = "true";
defparam \Filter|Countdown[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N18
cycloneive_lcell_comb \Filter|Countdown[1]~35 (
// Equation(s):
// \Filter|Countdown[1]~35_combout  = (\Filter|Countdown [1] & (\Filter|Countdown[0]~34  & VCC)) # (!\Filter|Countdown [1] & (!\Filter|Countdown[0]~34 ))
// \Filter|Countdown[1]~36  = CARRY((!\Filter|Countdown [1] & !\Filter|Countdown[0]~34 ))

	.dataa(gnd),
	.datab(\Filter|Countdown [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Filter|Countdown[0]~34 ),
	.combout(\Filter|Countdown[1]~35_combout ),
	.cout(\Filter|Countdown[1]~36 ));
// synopsys translate_off
defparam \Filter|Countdown[1]~35 .lut_mask = 16'hC303;
defparam \Filter|Countdown[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X59_Y3_N19
dffeas \Filter|Countdown[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[1]~35_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[1] .is_wysiwyg = "true";
defparam \Filter|Countdown[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N21
dffeas \Filter|Countdown[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Countdown[2]~37_combout ),
	.asdata(\BS|State.S_B~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Filter|Equal0~10_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Countdown [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Countdown[2] .is_wysiwyg = "true";
defparam \Filter|Countdown[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N6
cycloneive_lcell_comb \Filter|Equal0~0 (
// Equation(s):
// \Filter|Equal0~0_combout  = (!\Filter|Countdown [2] & (!\Filter|Countdown [0] & (!\Filter|Countdown [3] & !\Filter|Countdown [1])))

	.dataa(\Filter|Countdown [2]),
	.datab(\Filter|Countdown [0]),
	.datac(\Filter|Countdown [3]),
	.datad(\Filter|Countdown [1]),
	.cin(gnd),
	.combout(\Filter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~0 .lut_mask = 16'h0001;
defparam \Filter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N2
cycloneive_lcell_comb \Filter|Equal0~1 (
// Equation(s):
// \Filter|Equal0~1_combout  = (!\Filter|Countdown [7] & (!\Filter|Countdown [4] & (!\Filter|Countdown [5] & !\Filter|Countdown [6])))

	.dataa(\Filter|Countdown [7]),
	.datab(\Filter|Countdown [4]),
	.datac(\Filter|Countdown [5]),
	.datad(\Filter|Countdown [6]),
	.cin(gnd),
	.combout(\Filter|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~1 .lut_mask = 16'h0001;
defparam \Filter|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N8
cycloneive_lcell_comb \Filter|Equal0~3 (
// Equation(s):
// \Filter|Equal0~3_combout  = (!\Filter|Countdown [15] & (!\Filter|Countdown [14] & (!\Filter|Countdown [13] & !\Filter|Countdown [12])))

	.dataa(\Filter|Countdown [15]),
	.datab(\Filter|Countdown [14]),
	.datac(\Filter|Countdown [13]),
	.datad(\Filter|Countdown [12]),
	.cin(gnd),
	.combout(\Filter|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~3 .lut_mask = 16'h0001;
defparam \Filter|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N10
cycloneive_lcell_comb \Filter|Equal0~2 (
// Equation(s):
// \Filter|Equal0~2_combout  = (!\Filter|Countdown [10] & (!\Filter|Countdown [9] & (!\Filter|Countdown [11] & !\Filter|Countdown [8])))

	.dataa(\Filter|Countdown [10]),
	.datab(\Filter|Countdown [9]),
	.datac(\Filter|Countdown [11]),
	.datad(\Filter|Countdown [8]),
	.cin(gnd),
	.combout(\Filter|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~2 .lut_mask = 16'h0001;
defparam \Filter|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N12
cycloneive_lcell_comb \Filter|Equal0~4 (
// Equation(s):
// \Filter|Equal0~4_combout  = (\Filter|Equal0~0_combout  & (\Filter|Equal0~1_combout  & (\Filter|Equal0~3_combout  & \Filter|Equal0~2_combout )))

	.dataa(\Filter|Equal0~0_combout ),
	.datab(\Filter|Equal0~1_combout ),
	.datac(\Filter|Equal0~3_combout ),
	.datad(\Filter|Equal0~2_combout ),
	.cin(gnd),
	.combout(\Filter|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Equal0~4 .lut_mask = 16'h8000;
defparam \Filter|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N14
cycloneive_lcell_comb \Filter|Out~0 (
// Equation(s):
// \Filter|Out~0_combout  = (\Filter|Equal0~4_combout  & (!\Filter|Countdown [32] & (\BS|State.S_B~q  & \Filter|Equal0~9_combout )))

	.dataa(\Filter|Equal0~4_combout ),
	.datab(\Filter|Countdown [32]),
	.datac(\BS|State.S_B~q ),
	.datad(\Filter|Equal0~9_combout ),
	.cin(gnd),
	.combout(\Filter|Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \Filter|Out~0 .lut_mask = 16'h2000;
defparam \Filter|Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y3_N15
dffeas \Filter|Out (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Filter|Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Filter|Out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Filter|Out .is_wysiwyg = "true";
defparam \Filter|Out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \Filter|Out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Filter|Out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Filter|Out~clkctrl_outclk ));
// synopsys translate_off
defparam \Filter|Out~clkctrl .clock_type = "global clock";
defparam \Filter|Out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N14
cycloneive_lcell_comb \processor|Controller|pc|Q[0]~7 (
// Equation(s):
// \processor|Controller|pc|Q[0]~7_combout  = \processor|Controller|pc|Q [0] $ (VCC)
// \processor|Controller|pc|Q[0]~8  = CARRY(\processor|Controller|pc|Q [0])

	.dataa(gnd),
	.datab(\processor|Controller|pc|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\processor|Controller|pc|Q[0]~7_combout ),
	.cout(\processor|Controller|pc|Q[0]~8 ));
// synopsys translate_off
defparam \processor|Controller|pc|Q[0]~7 .lut_mask = 16'h33CC;
defparam \processor|Controller|pc|Q[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N16
cycloneive_lcell_comb \processor|Controller|pc|Q[1]~9 (
// Equation(s):
// \processor|Controller|pc|Q[1]~9_combout  = (\processor|Controller|pc|Q [1] & (!\processor|Controller|pc|Q[0]~8 )) # (!\processor|Controller|pc|Q [1] & ((\processor|Controller|pc|Q[0]~8 ) # (GND)))
// \processor|Controller|pc|Q[1]~10  = CARRY((!\processor|Controller|pc|Q[0]~8 ) # (!\processor|Controller|pc|Q [1]))

	.dataa(gnd),
	.datab(\processor|Controller|pc|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Controller|pc|Q[0]~8 ),
	.combout(\processor|Controller|pc|Q[1]~9_combout ),
	.cout(\processor|Controller|pc|Q[1]~10 ));
// synopsys translate_off
defparam \processor|Controller|pc|Q[1]~9 .lut_mask = 16'h3C3F;
defparam \processor|Controller|pc|Q[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N12
cycloneive_lcell_comb \processor|Controller|pc|Q~17 (
// Equation(s):
// \processor|Controller|pc|Q~17_combout  = (!\processor|Controller|controller|CurrentState [3] & (!\processor|Controller|controller|CurrentState [2] & !\processor|Controller|controller|CurrentState [1]))

	.dataa(\processor|Controller|controller|CurrentState [3]),
	.datab(gnd),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Controller|controller|CurrentState [1]),
	.cin(gnd),
	.combout(\processor|Controller|pc|Q~17_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|pc|Q~17 .lut_mask = 16'h0005;
defparam \processor|Controller|pc|Q~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N17
dffeas \processor|Controller|pc|Q[1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Controller|pc|Q[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|Controller|controller|Decoder0~2_combout ),
	.sload(gnd),
	.ena(\processor|Controller|pc|Q~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Controller|pc|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Controller|pc|Q[1] .is_wysiwyg = "true";
defparam \processor|Controller|pc|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N18
cycloneive_lcell_comb \processor|Controller|pc|Q[2]~11 (
// Equation(s):
// \processor|Controller|pc|Q[2]~11_combout  = (\processor|Controller|pc|Q [2] & (\processor|Controller|pc|Q[1]~10  $ (GND))) # (!\processor|Controller|pc|Q [2] & (!\processor|Controller|pc|Q[1]~10  & VCC))
// \processor|Controller|pc|Q[2]~12  = CARRY((\processor|Controller|pc|Q [2] & !\processor|Controller|pc|Q[1]~10 ))

	.dataa(gnd),
	.datab(\processor|Controller|pc|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Controller|pc|Q[1]~10 ),
	.combout(\processor|Controller|pc|Q[2]~11_combout ),
	.cout(\processor|Controller|pc|Q[2]~12 ));
// synopsys translate_off
defparam \processor|Controller|pc|Q[2]~11 .lut_mask = 16'hC30C;
defparam \processor|Controller|pc|Q[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y34_N19
dffeas \processor|Controller|pc|Q[2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Controller|pc|Q[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|Controller|controller|Decoder0~2_combout ),
	.sload(gnd),
	.ena(\processor|Controller|pc|Q~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Controller|pc|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Controller|pc|Q[2] .is_wysiwyg = "true";
defparam \processor|Controller|pc|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N20
cycloneive_lcell_comb \processor|Controller|pc|Q[3]~13 (
// Equation(s):
// \processor|Controller|pc|Q[3]~13_combout  = (\processor|Controller|pc|Q [3] & (!\processor|Controller|pc|Q[2]~12 )) # (!\processor|Controller|pc|Q [3] & ((\processor|Controller|pc|Q[2]~12 ) # (GND)))
// \processor|Controller|pc|Q[3]~14  = CARRY((!\processor|Controller|pc|Q[2]~12 ) # (!\processor|Controller|pc|Q [3]))

	.dataa(gnd),
	.datab(\processor|Controller|pc|Q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Controller|pc|Q[2]~12 ),
	.combout(\processor|Controller|pc|Q[3]~13_combout ),
	.cout(\processor|Controller|pc|Q[3]~14 ));
// synopsys translate_off
defparam \processor|Controller|pc|Q[3]~13 .lut_mask = 16'h3C3F;
defparam \processor|Controller|pc|Q[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y34_N21
dffeas \processor|Controller|pc|Q[3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Controller|pc|Q[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|Controller|controller|Decoder0~2_combout ),
	.sload(gnd),
	.ena(\processor|Controller|pc|Q~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Controller|pc|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Controller|pc|Q[3] .is_wysiwyg = "true";
defparam \processor|Controller|pc|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N22
cycloneive_lcell_comb \processor|Controller|pc|Q[4]~15 (
// Equation(s):
// \processor|Controller|pc|Q[4]~15_combout  = (\processor|Controller|pc|Q [4] & (\processor|Controller|pc|Q[3]~14  $ (GND))) # (!\processor|Controller|pc|Q [4] & (!\processor|Controller|pc|Q[3]~14  & VCC))
// \processor|Controller|pc|Q[4]~16  = CARRY((\processor|Controller|pc|Q [4] & !\processor|Controller|pc|Q[3]~14 ))

	.dataa(\processor|Controller|pc|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Controller|pc|Q[3]~14 ),
	.combout(\processor|Controller|pc|Q[4]~15_combout ),
	.cout(\processor|Controller|pc|Q[4]~16 ));
// synopsys translate_off
defparam \processor|Controller|pc|Q[4]~15 .lut_mask = 16'hA50A;
defparam \processor|Controller|pc|Q[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y34_N23
dffeas \processor|Controller|pc|Q[4] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Controller|pc|Q[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|Controller|controller|Decoder0~2_combout ),
	.sload(gnd),
	.ena(\processor|Controller|pc|Q~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Controller|pc|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Controller|pc|Q[4] .is_wysiwyg = "true";
defparam \processor|Controller|pc|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N24
cycloneive_lcell_comb \processor|Controller|pc|Q[5]~18 (
// Equation(s):
// \processor|Controller|pc|Q[5]~18_combout  = (\processor|Controller|pc|Q [5] & (!\processor|Controller|pc|Q[4]~16 )) # (!\processor|Controller|pc|Q [5] & ((\processor|Controller|pc|Q[4]~16 ) # (GND)))
// \processor|Controller|pc|Q[5]~19  = CARRY((!\processor|Controller|pc|Q[4]~16 ) # (!\processor|Controller|pc|Q [5]))

	.dataa(gnd),
	.datab(\processor|Controller|pc|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Controller|pc|Q[4]~16 ),
	.combout(\processor|Controller|pc|Q[5]~18_combout ),
	.cout(\processor|Controller|pc|Q[5]~19 ));
// synopsys translate_off
defparam \processor|Controller|pc|Q[5]~18 .lut_mask = 16'h3C3F;
defparam \processor|Controller|pc|Q[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y34_N25
dffeas \processor|Controller|pc|Q[5] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Controller|pc|Q[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|Controller|controller|Decoder0~2_combout ),
	.sload(gnd),
	.ena(\processor|Controller|pc|Q~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Controller|pc|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Controller|pc|Q[5] .is_wysiwyg = "true";
defparam \processor|Controller|pc|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N26
cycloneive_lcell_comb \processor|Controller|pc|Q[6]~20 (
// Equation(s):
// \processor|Controller|pc|Q[6]~20_combout  = \processor|Controller|pc|Q [6] $ (!\processor|Controller|pc|Q[5]~19 )

	.dataa(\processor|Controller|pc|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\processor|Controller|pc|Q[5]~19 ),
	.combout(\processor|Controller|pc|Q[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|pc|Q[6]~20 .lut_mask = 16'hA5A5;
defparam \processor|Controller|pc|Q[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X77_Y34_N27
dffeas \processor|Controller|pc|Q[6] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Controller|pc|Q[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|Controller|controller|Decoder0~2_combout ),
	.sload(gnd),
	.ena(\processor|Controller|pc|Q~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Controller|pc|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Controller|pc|Q[6] .is_wysiwyg = "true";
defparam \processor|Controller|pc|Q[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Filter|Out~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\processor|Controller|controller|Decoder0~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\processor|Controller|pc|Q [6],\processor|Controller|pc|Q [5],\processor|Controller|pc|Q [4],\processor|Controller|pc|Q [3],\processor|Controller|pc|Q [2],\processor|Controller|pc|Q [1],\processor|Controller|pc|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "IM.mif";
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Processor:processor|Control_Unit:Controller|InstructionMemory:Imem|AlteraROM:unit1|altsyncram:altsyncram_component|altsyncram_ni91:auto_generated|ALTSYNCRAM";
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|Controller|Imem|unit1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140001CD00D58043461049428A40818C21B2082C40000;
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N26
cycloneive_lcell_comb \processor|Controller|controller|Mux1~1 (
// Equation(s):
// \processor|Controller|controller|Mux1~1_combout  = (\processor|Controller|controller|CurrentState [1] & (\processor|Controller|controller|Equal0~1_combout  & (\processor|Controller|Instruction_Reg|Instr_FSM [13] $ 
// (\processor|Controller|Instruction_Reg|Instr_FSM [12]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [13]),
	.datab(\processor|Controller|controller|CurrentState [1]),
	.datac(\processor|Controller|controller|Equal0~1_combout ),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [12]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Mux1~1 .lut_mask = 16'h4080;
defparam \processor|Controller|controller|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N20
cycloneive_lcell_comb \processor|Controller|controller|Mux1~2 (
// Equation(s):
// \processor|Controller|controller|Mux1~2_combout  = (!\processor|Controller|controller|CurrentState [3] & (!\processor|Controller|controller|CurrentState [2] & ((\processor|Controller|controller|Mux1~1_combout ) # 
// (\processor|Controller|controller|CurrentState [0]))))

	.dataa(\processor|Controller|controller|CurrentState [3]),
	.datab(\processor|Controller|controller|CurrentState [2]),
	.datac(\processor|Controller|controller|Mux1~1_combout ),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Mux1~2 .lut_mask = 16'h1110;
defparam \processor|Controller|controller|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N22
cycloneive_lcell_comb \processor|Controller|controller|Mux1~3 (
// Equation(s):
// \processor|Controller|controller|Mux1~3_combout  = (\processor|Controller|controller|Mux1~0_combout ) # ((\processor|Controller|controller|Mux1~2_combout  & ((\processor|Controller|controller|Equal0~1_combout ) # 
// (!\processor|Controller|controller|CurrentState~0_combout ))))

	.dataa(\processor|Controller|controller|Equal0~1_combout ),
	.datab(\processor|Controller|controller|Mux1~2_combout ),
	.datac(\processor|Controller|controller|Mux1~0_combout ),
	.datad(\processor|Controller|controller|CurrentState~0_combout ),
	.cin(gnd),
	.combout(\processor|Controller|controller|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Mux1~3 .lut_mask = 16'hF8FC;
defparam \processor|Controller|controller|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N2
cycloneive_lcell_comb \processor|Controller|controller|CurrentState~4 (
// Equation(s):
// \processor|Controller|controller|CurrentState~4_combout  = (\processor|Controller|controller|Mux1~3_combout  & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|Controller|controller|Mux1~3_combout ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\processor|Controller|controller|CurrentState~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|CurrentState~4 .lut_mask = 16'hF000;
defparam \processor|Controller|controller|CurrentState~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N3
dffeas \processor|Controller|controller|CurrentState[1] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Controller|controller|CurrentState~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Controller|controller|CurrentState [1]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Controller|controller|CurrentState[1] .is_wysiwyg = "true";
defparam \processor|Controller|controller|CurrentState[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N0
cycloneive_lcell_comb \processor|Controller|controller|CurrentState~0 (
// Equation(s):
// \processor|Controller|controller|CurrentState~0_combout  = (!\processor|Controller|controller|CurrentState [3] & (\processor|Controller|controller|CurrentState [1] & (!\processor|Controller|controller|CurrentState [2] & 
// !\processor|Controller|controller|CurrentState [0])))

	.dataa(\processor|Controller|controller|CurrentState [3]),
	.datab(\processor|Controller|controller|CurrentState [1]),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Controller|controller|CurrentState~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|CurrentState~0 .lut_mask = 16'h0004;
defparam \processor|Controller|controller|CurrentState~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N18
cycloneive_lcell_comb \processor|Controller|controller|Equal0~0 (
// Equation(s):
// \processor|Controller|controller|Equal0~0_combout  = (!\processor|Controller|Instruction_Reg|Instr_FSM [13] & !\processor|Controller|Instruction_Reg|Instr_FSM [12])

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [12]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Equal0~0 .lut_mask = 16'h0055;
defparam \processor|Controller|controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N24
cycloneive_lcell_comb \processor|Controller|controller|CurrentState~2 (
// Equation(s):
// \processor|Controller|controller|CurrentState~2_combout  = (!\processor|Controller|Instruction_Reg|Instr_FSM [15] & (\processor|Controller|controller|CurrentState~0_combout  & (\processor|Controller|controller|Equal0~0_combout  $ 
// (!\processor|Controller|Instruction_Reg|Instr_FSM [14]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [15]),
	.datab(\processor|Controller|controller|CurrentState~0_combout ),
	.datac(\processor|Controller|controller|Equal0~0_combout ),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [14]),
	.cin(gnd),
	.combout(\processor|Controller|controller|CurrentState~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|CurrentState~2 .lut_mask = 16'h4004;
defparam \processor|Controller|controller|CurrentState~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N12
cycloneive_lcell_comb \processor|Controller|controller|CurrentState~5 (
// Equation(s):
// \processor|Controller|controller|CurrentState~5_combout  = (\processor|Controller|controller|CurrentState~2_combout  & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|Controller|controller|CurrentState~2_combout ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\processor|Controller|controller|CurrentState~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|CurrentState~5 .lut_mask = 16'hF000;
defparam \processor|Controller|controller|CurrentState~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N13
dffeas \processor|Controller|controller|CurrentState[2] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Controller|controller|CurrentState~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Controller|controller|CurrentState [2]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Controller|controller|CurrentState[2] .is_wysiwyg = "true";
defparam \processor|Controller|controller|CurrentState[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N4
cycloneive_lcell_comb \processor|Controller|controller|Decoder0~2 (
// Equation(s):
// \processor|Controller|controller|Decoder0~2_combout  = (!\processor|Controller|controller|CurrentState [3] & (!\processor|Controller|controller|CurrentState [0] & (!\processor|Controller|controller|CurrentState [2] & 
// !\processor|Controller|controller|CurrentState [1])))

	.dataa(\processor|Controller|controller|CurrentState [3]),
	.datab(\processor|Controller|controller|CurrentState [0]),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Controller|controller|CurrentState [1]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Decoder0~2 .lut_mask = 16'h0001;
defparam \processor|Controller|controller|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N15
dffeas \processor|Controller|pc|Q[0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Controller|pc|Q[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\processor|Controller|controller|Decoder0~2_combout ),
	.sload(gnd),
	.ena(\processor|Controller|pc|Q~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Controller|pc|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Controller|pc|Q[0] .is_wysiwyg = "true";
defparam \processor|Controller|pc|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N4
cycloneive_lcell_comb \processor|Controller|controller|Mux1~0 (
// Equation(s):
// \processor|Controller|controller|Mux1~0_combout  = (\processor|Controller|controller|CurrentState~0_combout  & ((\processor|Controller|Instruction_Reg|Instr_FSM [15]) # ((!\processor|Controller|controller|Equal0~0_combout  & 
// \processor|Controller|Instruction_Reg|Instr_FSM [14]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [15]),
	.datab(\processor|Controller|controller|CurrentState~0_combout ),
	.datac(\processor|Controller|controller|Equal0~0_combout ),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [14]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Mux1~0 .lut_mask = 16'h8C88;
defparam \processor|Controller|controller|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y27_N0
cycloneive_lcell_comb \processor|Controller|controller|Mux2~0 (
// Equation(s):
// \processor|Controller|controller|Mux2~0_combout  = (!\processor|Controller|Instruction_Reg|Instr_FSM [14] & (\processor|Controller|Instruction_Reg|Instr_FSM [12] & (!\processor|Controller|Instruction_Reg|Instr_FSM [13] & 
// !\processor|Controller|Instruction_Reg|Instr_FSM [15])))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [14]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [12]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [13]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [15]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Mux2~0 .lut_mask = 16'h0004;
defparam \processor|Controller|controller|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N28
cycloneive_lcell_comb \processor|Controller|controller|Mux2~1 (
// Equation(s):
// \processor|Controller|controller|Mux2~1_combout  = (\processor|Controller|controller|CurrentState [0] & (\processor|Controller|controller|CurrentState [1] $ ((\processor|Controller|controller|CurrentState [2])))) # 
// (!\processor|Controller|controller|CurrentState [0] & (((\processor|Controller|controller|CurrentState [2]) # (!\processor|Controller|controller|Mux2~0_combout )) # (!\processor|Controller|controller|CurrentState [1])))

	.dataa(\processor|Controller|controller|CurrentState [1]),
	.datab(\processor|Controller|controller|CurrentState [2]),
	.datac(\processor|Controller|controller|Mux2~0_combout ),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Mux2~1 .lut_mask = 16'h66DF;
defparam \processor|Controller|controller|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N30
cycloneive_lcell_comb \processor|Controller|controller|Mux2~2 (
// Equation(s):
// \processor|Controller|controller|Mux2~2_combout  = (\processor|Controller|controller|CurrentState [3] & (((!\processor|Controller|controller|CurrentState [2] & !\processor|Controller|controller|CurrentState [1])))) # 
// (!\processor|Controller|controller|CurrentState [3] & (\processor|Controller|controller|Mux2~1_combout ))

	.dataa(\processor|Controller|controller|CurrentState [3]),
	.datab(\processor|Controller|controller|Mux2~1_combout ),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Controller|controller|CurrentState [1]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Mux2~2 .lut_mask = 16'h444E;
defparam \processor|Controller|controller|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N8
cycloneive_lcell_comb \processor|Controller|controller|CurrentState~1 (
// Equation(s):
// \processor|Controller|controller|CurrentState~1_combout  = (\processor|Controller|controller|Mux1~0_combout ) # ((\processor|Controller|controller|Mux2~2_combout  & ((\processor|Controller|controller|Equal0~1_combout ) # 
// (!\processor|Controller|controller|CurrentState~0_combout ))))

	.dataa(\processor|Controller|controller|Equal0~1_combout ),
	.datab(\processor|Controller|controller|Mux1~0_combout ),
	.datac(\processor|Controller|controller|Mux2~2_combout ),
	.datad(\processor|Controller|controller|CurrentState~0_combout ),
	.cin(gnd),
	.combout(\processor|Controller|controller|CurrentState~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|CurrentState~1 .lut_mask = 16'hECFC;
defparam \processor|Controller|controller|CurrentState~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N16
cycloneive_lcell_comb \processor|Controller|controller|CurrentState~3 (
// Equation(s):
// \processor|Controller|controller|CurrentState~3_combout  = (\processor|Controller|controller|CurrentState~1_combout  & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|Controller|controller|CurrentState~1_combout ),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\processor|Controller|controller|CurrentState~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|CurrentState~3 .lut_mask = 16'hF000;
defparam \processor|Controller|controller|CurrentState~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N17
dffeas \processor|Controller|controller|CurrentState[0] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Controller|controller|CurrentState~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Controller|controller|CurrentState [0]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Controller|controller|CurrentState[0] .is_wysiwyg = "true";
defparam \processor|Controller|controller|CurrentState[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N10
cycloneive_lcell_comb \processor|Controller|controller|Decoder0~1 (
// Equation(s):
// \processor|Controller|controller|Decoder0~1_combout  = (!\processor|Controller|controller|CurrentState [3] & (\processor|Controller|controller|CurrentState [0] & (!\processor|Controller|controller|CurrentState [2] & 
// !\processor|Controller|controller|CurrentState [1])))

	.dataa(\processor|Controller|controller|CurrentState [3]),
	.datab(\processor|Controller|controller|CurrentState [0]),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Controller|controller|CurrentState [1]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Decoder0~1 .lut_mask = 16'h0004;
defparam \processor|Controller|controller|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N30
cycloneive_lcell_comb \processor|Controller|controller|Equal0~1 (
// Equation(s):
// \processor|Controller|controller|Equal0~1_combout  = (!\processor|Controller|Instruction_Reg|Instr_FSM [14] & !\processor|Controller|Instruction_Reg|Instr_FSM [15])

	.dataa(gnd),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [14]),
	.datac(gnd),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [15]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Equal0~1 .lut_mask = 16'h0033;
defparam \processor|Controller|controller|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N10
cycloneive_lcell_comb \processor|Controller|controller|Mux0~0 (
// Equation(s):
// \processor|Controller|controller|Mux0~0_combout  = (!\processor|Controller|controller|CurrentState [3] & (\processor|Controller|controller|CurrentState [1] & (\processor|Controller|controller|CurrentState [2] $ 
// (!\processor|Controller|controller|CurrentState [0]))))

	.dataa(\processor|Controller|controller|CurrentState [3]),
	.datab(\processor|Controller|controller|CurrentState [1]),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Mux0~0 .lut_mask = 16'h4004;
defparam \processor|Controller|controller|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N28
cycloneive_lcell_comb \processor|Controller|controller|Mux0~1 (
// Equation(s):
// \processor|Controller|controller|Mux0~1_combout  = (\processor|Controller|controller|Mux0~0_combout  & ((\processor|Controller|controller|CurrentState [2]) # ((\processor|Controller|controller|Equal0~1_combout  & 
// \processor|Controller|controller|Equal0~0_combout ))))

	.dataa(\processor|Controller|controller|Equal0~1_combout ),
	.datab(\processor|Controller|controller|Equal0~0_combout ),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Controller|controller|Mux0~0_combout ),
	.cin(gnd),
	.combout(\processor|Controller|controller|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Mux0~1 .lut_mask = 16'hF800;
defparam \processor|Controller|controller|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N6
cycloneive_lcell_comb \processor|Controller|controller|CurrentState~6 (
// Equation(s):
// \processor|Controller|controller|CurrentState~6_combout  = (\processor|Controller|controller|Mux0~1_combout  & \KEY[1]~input_o )

	.dataa(gnd),
	.datab(\processor|Controller|controller|Mux0~1_combout ),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\processor|Controller|controller|CurrentState~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|CurrentState~6 .lut_mask = 16'hCC00;
defparam \processor|Controller|controller|CurrentState~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N7
dffeas \processor|Controller|controller|CurrentState[3] (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Controller|controller|CurrentState~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Controller|controller|CurrentState [3]),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Controller|controller|CurrentState[3] .is_wysiwyg = "true";
defparam \processor|Controller|controller|CurrentState[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N8
cycloneive_lcell_comb \processor|Data_Path|Alu|Mux14~0 (
// Equation(s):
// \processor|Data_Path|Alu|Mux14~0_combout  = (!\processor|Controller|controller|CurrentState [3] & (\processor|Controller|controller|CurrentState [2] & !\processor|Controller|controller|CurrentState [1]))

	.dataa(gnd),
	.datab(\processor|Controller|controller|CurrentState [3]),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Controller|controller|CurrentState [1]),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Mux14~0 .lut_mask = 16'h0030;
defparam \processor|Data_Path|Alu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N8
cycloneive_lcell_comb \processor|Controller|controller|RF_s~0 (
// Equation(s):
// \processor|Controller|controller|RF_s~0_combout  = (\processor|Controller|controller|CurrentState [3] & (!\processor|Controller|controller|CurrentState [0] & (!\processor|Controller|controller|CurrentState [2] & 
// !\processor|Controller|controller|CurrentState [1]))) # (!\processor|Controller|controller|CurrentState [3] & (\processor|Controller|controller|CurrentState [0] & (\processor|Controller|controller|CurrentState [2] & 
// \processor|Controller|controller|CurrentState [1])))

	.dataa(\processor|Controller|controller|CurrentState [3]),
	.datab(\processor|Controller|controller|CurrentState [0]),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Controller|controller|CurrentState [1]),
	.cin(gnd),
	.combout(\processor|Controller|controller|RF_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|RF_s~0 .lut_mask = 16'h4002;
defparam \processor|Controller|controller|RF_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N6
cycloneive_lcell_comb \processor|Controller|controller|Decoder0~3 (
// Equation(s):
// \processor|Controller|controller|Decoder0~3_combout  = (!\processor|Controller|controller|CurrentState [3] & (!\processor|Controller|controller|CurrentState [0] & (\processor|Controller|controller|CurrentState [2] & 
// \processor|Controller|controller|CurrentState [1])))

	.dataa(\processor|Controller|controller|CurrentState [3]),
	.datab(\processor|Controller|controller|CurrentState [0]),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Controller|controller|CurrentState [1]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Decoder0~3 .lut_mask = 16'h1000;
defparam \processor|Controller|controller|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N24
cycloneive_lcell_comb \processor|Controller|controller|WideOr3~0 (
// Equation(s):
// \processor|Controller|controller|WideOr3~0_combout  = (!\processor|Controller|controller|CurrentState [3] & (\processor|Controller|controller|CurrentState [2] & ((!\processor|Controller|controller|CurrentState [0]) # 
// (!\processor|Controller|controller|CurrentState [1]))))

	.dataa(\processor|Controller|controller|CurrentState [3]),
	.datab(\processor|Controller|controller|CurrentState [2]),
	.datac(\processor|Controller|controller|CurrentState [1]),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Controller|controller|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|WideOr3~0 .lut_mask = 16'h0444;
defparam \processor|Controller|controller|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N22
cycloneive_lcell_comb \processor|Controller|controller|RF_Ra_addr[3]~2 (
// Equation(s):
// \processor|Controller|controller|RF_Ra_addr[3]~2_combout  = (\processor|Controller|controller|WideOr3~0_combout  & \processor|Controller|Instruction_Reg|Instr_FSM [11])

	.dataa(gnd),
	.datab(\processor|Controller|controller|WideOr3~0_combout ),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|RF_Ra_addr[3]~2 .lut_mask = 16'hC0C0;
defparam \processor|Controller|controller|RF_Ra_addr[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N18
cycloneive_lcell_comb \processor|Controller|controller|RF_Rb_addr[2]~3 (
// Equation(s):
// \processor|Controller|controller|RF_Rb_addr[2]~3_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [6] & (\processor|Controller|controller|CurrentState [2] & (!\processor|Controller|controller|CurrentState [3] & 
// !\processor|Controller|controller|CurrentState [1])))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [6]),
	.datab(\processor|Controller|controller|CurrentState [2]),
	.datac(\processor|Controller|controller|CurrentState [3]),
	.datad(\processor|Controller|controller|CurrentState [1]),
	.cin(gnd),
	.combout(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|RF_Rb_addr[2]~3 .lut_mask = 16'h0008;
defparam \processor|Controller|controller|RF_Rb_addr[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~262 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~262_combout  = (\processor|Controller|controller|CurrentState [3] & (!\processor|Controller|controller|CurrentState [2] & !\processor|Controller|controller|CurrentState [0])) # 
// (!\processor|Controller|controller|CurrentState [3] & (\processor|Controller|controller|CurrentState [2]))

	.dataa(\processor|Controller|controller|CurrentState [3]),
	.datab(gnd),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~262_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~262 .lut_mask = 16'h505A;
defparam \processor|Data_Path|Reg|regfile~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~311 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~311_combout  = (\processor|Data_Path|Reg|regfile~262_combout  & (\processor|Controller|Instruction_Reg|Instr_FSM [2] & !\processor|Controller|Instruction_Reg|Instr_FSM [3]))

	.dataa(gnd),
	.datab(\processor|Data_Path|Reg|regfile~262_combout ),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [2]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [3]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~311_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~311 .lut_mask = 16'h00C0;
defparam \processor|Data_Path|Reg|regfile~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~790 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~790_combout  = (!\processor|Controller|controller|CurrentState [1] & (\processor|Data_Path|Reg|regfile~311_combout  & (!\processor|Controller|Instruction_Reg|Instr_FSM [1] & !\processor|Controller|Instruction_Reg|Instr_FSM 
// [0])))

	.dataa(\processor|Controller|controller|CurrentState [1]),
	.datab(\processor|Data_Path|Reg|regfile~311_combout ),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~790_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~790 .lut_mask = 16'h0004;
defparam \processor|Data_Path|Reg|regfile~790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N29
dffeas \processor|Data_Path|Reg|regfile~64 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~64 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~415 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~415_combout  = (\processor|Data_Path|Reg|regfile~262_combout  & (\processor|Controller|Instruction_Reg|Instr_FSM [2] & \processor|Controller|Instruction_Reg|Instr_FSM [3]))

	.dataa(gnd),
	.datab(\processor|Data_Path|Reg|regfile~262_combout ),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [2]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [3]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~415_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~415 .lut_mask = 16'hC000;
defparam \processor|Data_Path|Reg|regfile~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~798 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~798_combout  = (\processor|Data_Path|Reg|regfile~415_combout  & (!\processor|Controller|controller|CurrentState [1] & (!\processor|Controller|Instruction_Reg|Instr_FSM [0] & !\processor|Controller|Instruction_Reg|Instr_FSM 
// [1])))

	.dataa(\processor|Data_Path|Reg|regfile~415_combout ),
	.datab(\processor|Controller|controller|CurrentState [1]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~798_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~798 .lut_mask = 16'h0002;
defparam \processor|Data_Path|Reg|regfile~798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N31
dffeas \processor|Data_Path|Reg|regfile~192 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~192 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N2
cycloneive_lcell_comb \processor|Controller|controller|RF_Rb_addr[3]~2 (
// Equation(s):
// \processor|Controller|controller|RF_Rb_addr[3]~2_combout  = (!\processor|Controller|controller|CurrentState [3] & (\processor|Controller|controller|CurrentState [2] & (\processor|Controller|Instruction_Reg|Instr_FSM [7] & 
// !\processor|Controller|controller|CurrentState [1])))

	.dataa(\processor|Controller|controller|CurrentState [3]),
	.datab(\processor|Controller|controller|CurrentState [2]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [7]),
	.datad(\processor|Controller|controller|CurrentState [1]),
	.cin(gnd),
	.combout(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|RF_Rb_addr[3]~2 .lut_mask = 16'h0040;
defparam \processor|Controller|controller|RF_Rb_addr[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~363 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~363_combout  = (\processor|Data_Path|Reg|regfile~262_combout  & (!\processor|Controller|Instruction_Reg|Instr_FSM [2] & !\processor|Controller|Instruction_Reg|Instr_FSM [3]))

	.dataa(gnd),
	.datab(\processor|Data_Path|Reg|regfile~262_combout ),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [2]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [3]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~363_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~363 .lut_mask = 16'h000C;
defparam \processor|Data_Path|Reg|regfile~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~794 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~794_combout  = (\processor|Data_Path|Reg|regfile~363_combout  & (!\processor|Controller|controller|CurrentState [1] & (!\processor|Controller|Instruction_Reg|Instr_FSM [0] & !\processor|Controller|Instruction_Reg|Instr_FSM 
// [1])))

	.dataa(\processor|Data_Path|Reg|regfile~363_combout ),
	.datab(\processor|Controller|controller|CurrentState [1]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~794_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~794 .lut_mask = 16'h0002;
defparam \processor|Data_Path|Reg|regfile~794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N17
dffeas \processor|Data_Path|Reg|regfile~0 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~0 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~259 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~259_combout  = (\processor|Data_Path|Reg|regfile~262_combout  & (!\processor|Controller|Instruction_Reg|Instr_FSM [2] & \processor|Controller|Instruction_Reg|Instr_FSM [3]))

	.dataa(gnd),
	.datab(\processor|Data_Path|Reg|regfile~262_combout ),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [2]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [3]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~259_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~259 .lut_mask = 16'h0C00;
defparam \processor|Data_Path|Reg|regfile~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~786 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~786_combout  = (\processor|Data_Path|Reg|regfile~259_combout  & (!\processor|Controller|Instruction_Reg|Instr_FSM [1] & (!\processor|Controller|controller|CurrentState [1] & !\processor|Controller|Instruction_Reg|Instr_FSM 
// [0])))

	.dataa(\processor|Data_Path|Reg|regfile~259_combout ),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.datac(\processor|Controller|controller|CurrentState [1]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~786_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~786 .lut_mask = 16'h0002;
defparam \processor|Data_Path|Reg|regfile~786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N7
dffeas \processor|Data_Path|Reg|regfile~128 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~128 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~718 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~718_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Controller|controller|RF_Rb_addr[3]~2_combout )) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~128_q ))) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~0_q ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~0_q ),
	.datad(\processor|Data_Path|Reg|regfile~128_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~718_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~718 .lut_mask = 16'hDC98;
defparam \processor|Data_Path|Reg|regfile~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~719 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~719_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~718_combout  & ((\processor|Data_Path|Reg|regfile~192_q ))) # (!\processor|Data_Path|Reg|regfile~718_combout  & 
// (\processor|Data_Path|Reg|regfile~64_q )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~718_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~64_q ),
	.datac(\processor|Data_Path|Reg|regfile~192_q ),
	.datad(\processor|Data_Path|Reg|regfile~718_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~719_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~719 .lut_mask = 16'hF588;
defparam \processor|Data_Path|Reg|regfile~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N6
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~793 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~793_combout  = (\processor|Data_Path|Reg|regfile~363_combout  & (!\processor|Controller|controller|CurrentState [1] & (\processor|Controller|Instruction_Reg|Instr_FSM [0] & !\processor|Controller|Instruction_Reg|Instr_FSM 
// [1])))

	.dataa(\processor|Data_Path|Reg|regfile~363_combout ),
	.datab(\processor|Controller|controller|CurrentState [1]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~793_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~793 .lut_mask = 16'h0020;
defparam \processor|Data_Path|Reg|regfile~793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N29
dffeas \processor|Data_Path|Reg|regfile~16 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~16 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~788 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~788_combout  = (!\processor|Controller|controller|CurrentState [1] & (\processor|Data_Path|Reg|regfile~311_combout  & (!\processor|Controller|Instruction_Reg|Instr_FSM [1] & \processor|Controller|Instruction_Reg|Instr_FSM 
// [0])))

	.dataa(\processor|Controller|controller|CurrentState [1]),
	.datab(\processor|Data_Path|Reg|regfile~311_combout ),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~788_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~788 .lut_mask = 16'h0400;
defparam \processor|Data_Path|Reg|regfile~788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N3
dffeas \processor|Data_Path|Reg|regfile~80 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~80 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~716 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~716_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Controller|controller|RF_Rb_addr[2]~3_combout )) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~80_q ))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~16_q ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~16_q ),
	.datad(\processor|Data_Path|Reg|regfile~80_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~716_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~716 .lut_mask = 16'hDC98;
defparam \processor|Data_Path|Reg|regfile~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~796 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~796_combout  = (!\processor|Controller|controller|CurrentState [1] & (\processor|Data_Path|Reg|regfile~415_combout  & (!\processor|Controller|Instruction_Reg|Instr_FSM [1] & \processor|Controller|Instruction_Reg|Instr_FSM 
// [0])))

	.dataa(\processor|Controller|controller|CurrentState [1]),
	.datab(\processor|Data_Path|Reg|regfile~415_combout ),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~796_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~796 .lut_mask = 16'h0400;
defparam \processor|Data_Path|Reg|regfile~796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N13
dffeas \processor|Data_Path|Reg|regfile~208 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~208 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~785 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~785_combout  = (!\processor|Controller|controller|CurrentState [1] & (\processor|Controller|Instruction_Reg|Instr_FSM [0] & (\processor|Data_Path|Reg|regfile~259_combout  & !\processor|Controller|Instruction_Reg|Instr_FSM 
// [1])))

	.dataa(\processor|Controller|controller|CurrentState [1]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datac(\processor|Data_Path|Reg|regfile~259_combout ),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~785_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~785 .lut_mask = 16'h0040;
defparam \processor|Data_Path|Reg|regfile~785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N3
dffeas \processor|Data_Path|Reg|regfile~144 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~144 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~717 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~717_combout  = (\processor|Data_Path|Reg|regfile~716_combout  & (((\processor|Data_Path|Reg|regfile~208_q )) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))) # (!\processor|Data_Path|Reg|regfile~716_combout 
//  & (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~144_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~716_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~208_q ),
	.datad(\processor|Data_Path|Reg|regfile~144_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~717_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~717 .lut_mask = 16'hE6A2;
defparam \processor|Data_Path|Reg|regfile~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N0
cycloneive_lcell_comb \processor|Controller|controller|RF_Rb_addr[1]~0 (
// Equation(s):
// \processor|Controller|controller|RF_Rb_addr[1]~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [5] & (\processor|Controller|controller|CurrentState [2] & (!\processor|Controller|controller|CurrentState [3] & 
// !\processor|Controller|controller|CurrentState [1])))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [5]),
	.datab(\processor|Controller|controller|CurrentState [2]),
	.datac(\processor|Controller|controller|CurrentState [3]),
	.datad(\processor|Controller|controller|CurrentState [1]),
	.cin(gnd),
	.combout(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|RF_Rb_addr[1]~0 .lut_mask = 16'h0008;
defparam \processor|Controller|controller|RF_Rb_addr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N0
cycloneive_lcell_comb \processor|Controller|controller|RF_Rb_addr[0]~1 (
// Equation(s):
// \processor|Controller|controller|RF_Rb_addr[0]~1_combout  = (!\processor|Controller|controller|CurrentState [1] & (\processor|Controller|Instruction_Reg|Instr_FSM [4] & (\processor|Controller|controller|CurrentState [2] & 
// !\processor|Controller|controller|CurrentState [3])))

	.dataa(\processor|Controller|controller|CurrentState [1]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [4]),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Controller|controller|CurrentState [3]),
	.cin(gnd),
	.combout(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|RF_Rb_addr[0]~1 .lut_mask = 16'h0040;
defparam \processor|Controller|controller|RF_Rb_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N6
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~720 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~720_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~717_combout ))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~719_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~719_combout ),
	.datab(\processor|Data_Path|Reg|regfile~717_combout ),
	.datac(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~720_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~720 .lut_mask = 16'hFC0A;
defparam \processor|Data_Path|Reg|regfile~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~784 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~784_combout  = (!\processor|Controller|Instruction_Reg|Instr_FSM [0] & (!\processor|Controller|controller|CurrentState [1] & (\processor|Data_Path|Reg|regfile~259_combout  & \processor|Controller|Instruction_Reg|Instr_FSM 
// [1])))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datab(\processor|Controller|controller|CurrentState [1]),
	.datac(\processor|Data_Path|Reg|regfile~259_combout ),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~784_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~784 .lut_mask = 16'h1000;
defparam \processor|Data_Path|Reg|regfile~784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N15
dffeas \processor|Data_Path|Reg|regfile~160 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~160 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~792 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~792_combout  = (\processor|Data_Path|Reg|regfile~363_combout  & (!\processor|Controller|controller|CurrentState [1] & (!\processor|Controller|Instruction_Reg|Instr_FSM [0] & \processor|Controller|Instruction_Reg|Instr_FSM 
// [1])))

	.dataa(\processor|Data_Path|Reg|regfile~363_combout ),
	.datab(\processor|Controller|controller|CurrentState [1]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~792_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~792 .lut_mask = 16'h0200;
defparam \processor|Data_Path|Reg|regfile~792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N25
dffeas \processor|Data_Path|Reg|regfile~32 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~32 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~714 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~714_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~160_q )) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~32_q )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~160_q ),
	.datac(\processor|Data_Path|Reg|regfile~32_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~714_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~714 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~789 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~789_combout  = (!\processor|Controller|Instruction_Reg|Instr_FSM [0] & (!\processor|Controller|controller|CurrentState [1] & (\processor|Data_Path|Reg|regfile~311_combout  & \processor|Controller|Instruction_Reg|Instr_FSM 
// [1])))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datab(\processor|Controller|controller|CurrentState [1]),
	.datac(\processor|Data_Path|Reg|regfile~311_combout ),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~789_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~789 .lut_mask = 16'h1000;
defparam \processor|Data_Path|Reg|regfile~789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N3
dffeas \processor|Data_Path|Reg|regfile~96 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~96 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~797 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~797_combout  = (\processor|Data_Path|Reg|regfile~415_combout  & (!\processor|Controller|controller|CurrentState [1] & (!\processor|Controller|Instruction_Reg|Instr_FSM [0] & \processor|Controller|Instruction_Reg|Instr_FSM 
// [1])))

	.dataa(\processor|Data_Path|Reg|regfile~415_combout ),
	.datab(\processor|Controller|controller|CurrentState [1]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~797_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~797 .lut_mask = 16'h0200;
defparam \processor|Data_Path|Reg|regfile~797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N29
dffeas \processor|Data_Path|Reg|regfile~224 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~224 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N2
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~715 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~715_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~714_combout  & ((\processor|Data_Path|Reg|regfile~224_q ))) # (!\processor|Data_Path|Reg|regfile~714_combout  & 
// (\processor|Data_Path|Reg|regfile~96_q )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~714_combout ))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~714_combout ),
	.datac(\processor|Data_Path|Reg|regfile~96_q ),
	.datad(\processor|Data_Path|Reg|regfile~224_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~715_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~715 .lut_mask = 16'hEC64;
defparam \processor|Data_Path|Reg|regfile~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~799 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~799_combout  = (!\processor|Controller|controller|CurrentState [1] & (\processor|Controller|Instruction_Reg|Instr_FSM [0] & (\processor|Data_Path|Reg|regfile~415_combout  & \processor|Controller|Instruction_Reg|Instr_FSM 
// [1])))

	.dataa(\processor|Controller|controller|CurrentState [1]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datac(\processor|Data_Path|Reg|regfile~415_combout ),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~799_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~799 .lut_mask = 16'h4000;
defparam \processor|Data_Path|Reg|regfile~799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N23
dffeas \processor|Data_Path|Reg|regfile~240 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Data_Path|Reg|regfile~799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~240 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N2
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~791 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~791_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [0] & (!\processor|Controller|controller|CurrentState [1] & (\processor|Data_Path|Reg|regfile~311_combout  & \processor|Controller|Instruction_Reg|Instr_FSM 
// [1])))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datab(\processor|Controller|controller|CurrentState [1]),
	.datac(\processor|Data_Path|Reg|regfile~311_combout ),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~791_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~791 .lut_mask = 16'h2000;
defparam \processor|Data_Path|Reg|regfile~791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N11
dffeas \processor|Data_Path|Reg|regfile~112 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~112 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~795 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~795_combout  = (\processor|Data_Path|Reg|regfile~363_combout  & (!\processor|Controller|controller|CurrentState [1] & (\processor|Controller|Instruction_Reg|Instr_FSM [0] & \processor|Controller|Instruction_Reg|Instr_FSM 
// [1])))

	.dataa(\processor|Data_Path|Reg|regfile~363_combout ),
	.datab(\processor|Controller|controller|CurrentState [1]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~795_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~795 .lut_mask = 16'h2000;
defparam \processor|Data_Path|Reg|regfile~795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N1
dffeas \processor|Data_Path|Reg|regfile~48 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~48 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~721 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~721_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~112_q ) # ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~48_q  & !\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~112_q ),
	.datac(\processor|Data_Path|Reg|regfile~48_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~721_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~721 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~722 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~722_combout  = (\processor|Data_Path|Reg|regfile~721_combout  & ((\processor|Data_Path|Reg|regfile~240_q ) # ((!\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~721_combout 
//  & (((\processor|Data_Path|Reg|regfile~176_q  & \processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~240_q ),
	.datab(\processor|Data_Path|Reg|regfile~721_combout ),
	.datac(\processor|Data_Path|Reg|regfile~176_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~722_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~722 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~723 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~723_combout  = (\processor|Data_Path|Reg|regfile~720_combout  & (((\processor|Data_Path|Reg|regfile~722_combout ) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout )))) # 
// (!\processor|Data_Path|Reg|regfile~720_combout  & (\processor|Data_Path|Reg|regfile~715_combout  & (\processor|Controller|controller|RF_Rb_addr[1]~0_combout )))

	.dataa(\processor|Data_Path|Reg|regfile~720_combout ),
	.datab(\processor|Data_Path|Reg|regfile~715_combout ),
	.datac(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datad(\processor|Data_Path|Reg|regfile~722_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~723_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~723 .lut_mask = 16'hEA4A;
defparam \processor|Data_Path|Reg|regfile~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N4
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~20 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~20_combout  = \processor|Data_Path|Reg|regfile~723_combout  $ (((!\processor|Controller|controller|CurrentState [0] & \processor|Data_Path|Alu|Mux14~0_combout )))

	.dataa(\processor|Data_Path|Reg|regfile~723_combout ),
	.datab(\processor|Controller|controller|CurrentState [0]),
	.datac(gnd),
	.datad(\processor|Data_Path|Alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~20 .lut_mask = 16'h99AA;
defparam \processor|Data_Path|Alu|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N16
cycloneive_lcell_comb \processor|Controller|controller|Decoder0~0 (
// Equation(s):
// \processor|Controller|controller|Decoder0~0_combout  = (!\processor|Controller|controller|CurrentState [1] & (!\processor|Controller|controller|CurrentState [3] & (\processor|Controller|controller|CurrentState [0] & 
// \processor|Controller|controller|CurrentState [2])))

	.dataa(\processor|Controller|controller|CurrentState [1]),
	.datab(\processor|Controller|controller|CurrentState [3]),
	.datac(\processor|Controller|controller|CurrentState [0]),
	.datad(\processor|Controller|controller|CurrentState [2]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Decoder0~0 .lut_mask = 16'h1000;
defparam \processor|Controller|controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N16
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~22 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~22_cout  = CARRY(!\processor|Controller|controller|Decoder0~0_combout )

	.dataa(\processor|Controller|controller|Decoder0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\processor|Data_Path|Alu|Add0~22_cout ));
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~22 .lut_mask = 16'h0055;
defparam \processor|Data_Path|Alu|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N18
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~23 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~23_combout  = (\processor|Data_Path|Alu|Add0~20_combout  & ((\processor|Data_Path|Reg|regfile~713_combout  & (\processor|Data_Path|Alu|Add0~22_cout  & VCC)) # (!\processor|Data_Path|Reg|regfile~713_combout  & 
// (!\processor|Data_Path|Alu|Add0~22_cout )))) # (!\processor|Data_Path|Alu|Add0~20_combout  & ((\processor|Data_Path|Reg|regfile~713_combout  & (!\processor|Data_Path|Alu|Add0~22_cout )) # (!\processor|Data_Path|Reg|regfile~713_combout  & 
// ((\processor|Data_Path|Alu|Add0~22_cout ) # (GND)))))
// \processor|Data_Path|Alu|Add0~24  = CARRY((\processor|Data_Path|Alu|Add0~20_combout  & (!\processor|Data_Path|Reg|regfile~713_combout  & !\processor|Data_Path|Alu|Add0~22_cout )) # (!\processor|Data_Path|Alu|Add0~20_combout  & 
// ((!\processor|Data_Path|Alu|Add0~22_cout ) # (!\processor|Data_Path|Reg|regfile~713_combout ))))

	.dataa(\processor|Data_Path|Alu|Add0~20_combout ),
	.datab(\processor|Data_Path|Reg|regfile~713_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Data_Path|Alu|Add0~22_cout ),
	.combout(\processor|Data_Path|Alu|Add0~23_combout ),
	.cout(\processor|Data_Path|Alu|Add0~24 ));
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~23 .lut_mask = 16'h9617;
defparam \processor|Data_Path|Alu|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N0
cycloneive_lcell_comb \processor|Controller|controller|Selector7~0 (
// Equation(s):
// \processor|Controller|controller|Selector7~0_combout  = (\processor|Controller|controller|CurrentState [3] & ((\processor|Controller|controller|CurrentState [1]) # ((\processor|Controller|controller|CurrentState [2]) # 
// (\processor|Controller|controller|CurrentState [0])))) # (!\processor|Controller|controller|CurrentState [3] & (((!\processor|Controller|controller|CurrentState [0]) # (!\processor|Controller|controller|CurrentState [2])) # 
// (!\processor|Controller|controller|CurrentState [1])))

	.dataa(\processor|Controller|controller|CurrentState [3]),
	.datab(\processor|Controller|controller|CurrentState [1]),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Selector7~0 .lut_mask = 16'hBFFD;
defparam \processor|Controller|controller|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N0
cycloneive_lcell_comb \processor|Controller|controller|Selector7~1 (
// Equation(s):
// \processor|Controller|controller|Selector7~1_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [0] & ((\processor|Controller|controller|Decoder0~3_combout ) # ((!\processor|Controller|controller|Selector7~0_combout  & 
// \processor|Controller|Instruction_Reg|Instr_FSM [4])))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [0] & (((!\processor|Controller|controller|Selector7~0_combout  & \processor|Controller|Instruction_Reg|Instr_FSM [4]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datab(\processor|Controller|controller|Decoder0~3_combout ),
	.datac(\processor|Controller|controller|Selector7~0_combout ),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [4]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Selector7~1 .lut_mask = 16'h8F88;
defparam \processor|Controller|controller|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N10
cycloneive_lcell_comb \processor|Controller|controller|Selector6~0 (
// Equation(s):
// \processor|Controller|controller|Selector6~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [1] & ((\processor|Controller|controller|Decoder0~3_combout ) # ((!\processor|Controller|controller|Selector7~0_combout  & 
// \processor|Controller|Instruction_Reg|Instr_FSM [5])))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [1] & (((!\processor|Controller|controller|Selector7~0_combout  & \processor|Controller|Instruction_Reg|Instr_FSM [5]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.datab(\processor|Controller|controller|Decoder0~3_combout ),
	.datac(\processor|Controller|controller|Selector7~0_combout ),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [5]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Selector6~0 .lut_mask = 16'h8F88;
defparam \processor|Controller|controller|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N28
cycloneive_lcell_comb \processor|Controller|controller|Selector5~0 (
// Equation(s):
// \processor|Controller|controller|Selector5~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [2] & ((\processor|Controller|controller|Decoder0~3_combout ) # ((!\processor|Controller|controller|Selector7~0_combout  & 
// \processor|Controller|Instruction_Reg|Instr_FSM [6])))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [2] & (((!\processor|Controller|controller|Selector7~0_combout  & \processor|Controller|Instruction_Reg|Instr_FSM [6]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [2]),
	.datab(\processor|Controller|controller|Decoder0~3_combout ),
	.datac(\processor|Controller|controller|Selector7~0_combout ),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [6]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Selector5~0 .lut_mask = 16'h8F88;
defparam \processor|Controller|controller|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N22
cycloneive_lcell_comb \processor|Controller|controller|Selector4~0 (
// Equation(s):
// \processor|Controller|controller|Selector4~0_combout  = (\processor|Controller|controller|Selector7~0_combout  & (\processor|Controller|controller|Decoder0~3_combout  & ((\processor|Controller|Instruction_Reg|Instr_FSM [3])))) # 
// (!\processor|Controller|controller|Selector7~0_combout  & ((\processor|Controller|Instruction_Reg|Instr_FSM [7]) # ((\processor|Controller|controller|Decoder0~3_combout  & \processor|Controller|Instruction_Reg|Instr_FSM [3]))))

	.dataa(\processor|Controller|controller|Selector7~0_combout ),
	.datab(\processor|Controller|controller|Decoder0~3_combout ),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [7]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [3]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Selector4~0 .lut_mask = 16'hDC50;
defparam \processor|Controller|controller|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N24
cycloneive_lcell_comb \processor|Controller|controller|Selector3~0 (
// Equation(s):
// \processor|Controller|controller|Selector3~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [8] & (((\processor|Controller|controller|Decoder0~3_combout  & \processor|Controller|Instruction_Reg|Instr_FSM [4])) # 
// (!\processor|Controller|controller|Selector7~0_combout ))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [8] & (\processor|Controller|controller|Decoder0~3_combout  & ((\processor|Controller|Instruction_Reg|Instr_FSM [4]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [8]),
	.datab(\processor|Controller|controller|Decoder0~3_combout ),
	.datac(\processor|Controller|controller|Selector7~0_combout ),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [4]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Selector3~0 .lut_mask = 16'hCE0A;
defparam \processor|Controller|controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N2
cycloneive_lcell_comb \processor|Controller|controller|Selector2~0 (
// Equation(s):
// \processor|Controller|controller|Selector2~0_combout  = (\processor|Controller|controller|Selector7~0_combout  & (\processor|Controller|controller|Decoder0~3_combout  & (\processor|Controller|Instruction_Reg|Instr_FSM [5]))) # 
// (!\processor|Controller|controller|Selector7~0_combout  & ((\processor|Controller|Instruction_Reg|Instr_FSM [9]) # ((\processor|Controller|controller|Decoder0~3_combout  & \processor|Controller|Instruction_Reg|Instr_FSM [5]))))

	.dataa(\processor|Controller|controller|Selector7~0_combout ),
	.datab(\processor|Controller|controller|Decoder0~3_combout ),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [5]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [9]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Selector2~0 .lut_mask = 16'hD5C0;
defparam \processor|Controller|controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N20
cycloneive_lcell_comb \processor|Controller|controller|Selector1~0 (
// Equation(s):
// \processor|Controller|controller|Selector1~0_combout  = (\processor|Controller|controller|Selector7~0_combout  & (\processor|Controller|controller|Decoder0~3_combout  & ((\processor|Controller|Instruction_Reg|Instr_FSM [6])))) # 
// (!\processor|Controller|controller|Selector7~0_combout  & ((\processor|Controller|Instruction_Reg|Instr_FSM [10]) # ((\processor|Controller|controller|Decoder0~3_combout  & \processor|Controller|Instruction_Reg|Instr_FSM [6]))))

	.dataa(\processor|Controller|controller|Selector7~0_combout ),
	.datab(\processor|Controller|controller|Decoder0~3_combout ),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [10]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [6]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Selector1~0 .lut_mask = 16'hDC50;
defparam \processor|Controller|controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N14
cycloneive_lcell_comb \processor|Controller|controller|Selector0~0 (
// Equation(s):
// \processor|Controller|controller|Selector0~0_combout  = (\processor|Controller|controller|Selector7~0_combout  & (\processor|Controller|controller|Decoder0~3_combout  & (\processor|Controller|Instruction_Reg|Instr_FSM [7]))) # 
// (!\processor|Controller|controller|Selector7~0_combout  & ((\processor|Controller|Instruction_Reg|Instr_FSM [11]) # ((\processor|Controller|controller|Decoder0~3_combout  & \processor|Controller|Instruction_Reg|Instr_FSM [7]))))

	.dataa(\processor|Controller|controller|Selector7~0_combout ),
	.datab(\processor|Controller|controller|Decoder0~3_combout ),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [7]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [11]),
	.cin(gnd),
	.combout(\processor|Controller|controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|Selector0~0 .lut_mask = 16'hD5C0;
defparam \processor|Controller|controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N4
cycloneive_lcell_comb \processor|Controller|controller|RF_Ra_addr[0]~1 (
// Equation(s):
// \processor|Controller|controller|RF_Ra_addr[0]~1_combout  = (\processor|Controller|controller|WideOr3~0_combout  & \processor|Controller|Instruction_Reg|Instr_FSM [8])

	.dataa(gnd),
	.datab(\processor|Controller|controller|WideOr3~0_combout ),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|RF_Ra_addr[0]~1 .lut_mask = 16'hC0C0;
defparam \processor|Controller|controller|RF_Ra_addr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N23
dffeas \processor|Data_Path|Reg|regfile~17 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~17 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N17
dffeas \processor|Data_Path|Reg|regfile~49 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~49 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N21
dffeas \processor|Data_Path|Reg|regfile~33 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~33 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N7
dffeas \processor|Data_Path|Reg|regfile~1 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~1 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N6
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~698 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~698_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~33_q )) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~1_q )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~33_q ),
	.datac(\processor|Data_Path|Reg|regfile~1_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~698_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~698 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~699 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~699_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~698_combout  & ((\processor|Data_Path|Reg|regfile~49_q ))) # (!\processor|Data_Path|Reg|regfile~698_combout  & 
// (\processor|Data_Path|Reg|regfile~17_q )))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~698_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~17_q ),
	.datac(\processor|Data_Path|Reg|regfile~49_q ),
	.datad(\processor|Data_Path|Reg|regfile~698_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~699_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~699 .lut_mask = 16'hF588;
defparam \processor|Data_Path|Reg|regfile~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N19
dffeas \processor|Data_Path|Reg|regfile~145 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~145 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~787 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~787_combout  = (!\processor|Controller|controller|CurrentState [1] & (\processor|Controller|Instruction_Reg|Instr_FSM [0] & (\processor|Data_Path|Reg|regfile~259_combout  & \processor|Controller|Instruction_Reg|Instr_FSM 
// [1])))

	.dataa(\processor|Controller|controller|CurrentState [1]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datac(\processor|Data_Path|Reg|regfile~259_combout ),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~787_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~787 .lut_mask = 16'h4000;
defparam \processor|Data_Path|Reg|regfile~787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N17
dffeas \processor|Data_Path|Reg|regfile~177 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~177 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N3
dffeas \processor|Data_Path|Reg|regfile~161 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~161 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~696 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~696_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout ) # ((\processor|Data_Path|Reg|regfile~161_q )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~129_q )))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~129_q ),
	.datad(\processor|Data_Path|Reg|regfile~161_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~696_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~696 .lut_mask = 16'hBA98;
defparam \processor|Data_Path|Reg|regfile~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~697 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~697_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~696_combout  & ((\processor|Data_Path|Reg|regfile~177_q ))) # (!\processor|Data_Path|Reg|regfile~696_combout  & 
// (\processor|Data_Path|Reg|regfile~145_q )))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~696_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~145_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~177_q ),
	.datad(\processor|Data_Path|Reg|regfile~696_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~697_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~697 .lut_mask = 16'hF388;
defparam \processor|Data_Path|Reg|regfile~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~700 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~700_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~697_combout ))) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~699_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~699_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~697_combout ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~700_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~700 .lut_mask = 16'hFC22;
defparam \processor|Data_Path|Reg|regfile~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N13
dffeas \processor|Data_Path|Reg|regfile~97 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~97 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N23
dffeas \processor|Data_Path|Reg|regfile~113 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~113 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N21
dffeas \processor|Data_Path|Reg|regfile~65 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~65 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N15
dffeas \processor|Data_Path|Reg|regfile~81 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~81 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~694 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~694_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (\processor|Controller|controller|RF_Rb_addr[0]~1_combout )) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~81_q ))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~65_q ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~65_q ),
	.datad(\processor|Data_Path|Reg|regfile~81_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~694_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~694 .lut_mask = 16'hDC98;
defparam \processor|Data_Path|Reg|regfile~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~695 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~695_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~694_combout  & ((\processor|Data_Path|Reg|regfile~113_q ))) # (!\processor|Data_Path|Reg|regfile~694_combout  & 
// (\processor|Data_Path|Reg|regfile~97_q )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~694_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~97_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~113_q ),
	.datad(\processor|Data_Path|Reg|regfile~694_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~695_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~695 .lut_mask = 16'hF388;
defparam \processor|Data_Path|Reg|regfile~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N9
dffeas \processor|Data_Path|Reg|regfile~209 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~209 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N11
dffeas \processor|Data_Path|Reg|regfile~193 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~193 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~701 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~701_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~209_q )) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~193_q )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~209_q ),
	.datac(\processor|Data_Path|Reg|regfile~193_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~701_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~701 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N27
dffeas \processor|Data_Path|Reg|regfile~225 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~225 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N3
dffeas \processor|Data_Path|Reg|regfile~241 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Data_Path|Reg|regfile~799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~241 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~702 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~702_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~701_combout  & ((\processor|Data_Path|Reg|regfile~241_q ))) # (!\processor|Data_Path|Reg|regfile~701_combout  & 
// (\processor|Data_Path|Reg|regfile~225_q )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~701_combout ))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~701_combout ),
	.datac(\processor|Data_Path|Reg|regfile~225_q ),
	.datad(\processor|Data_Path|Reg|regfile~241_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~702_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~702 .lut_mask = 16'hEC64;
defparam \processor|Data_Path|Reg|regfile~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~703 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~703_combout  = (\processor|Data_Path|Reg|regfile~700_combout  & (((\processor|Data_Path|Reg|regfile~702_combout ) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout )))) # 
// (!\processor|Data_Path|Reg|regfile~700_combout  & (\processor|Data_Path|Reg|regfile~695_combout  & ((\processor|Controller|controller|RF_Rb_addr[2]~3_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~700_combout ),
	.datab(\processor|Data_Path|Reg|regfile~695_combout ),
	.datac(\processor|Data_Path|Reg|regfile~702_combout ),
	.datad(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~703_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~703 .lut_mask = 16'hE4AA;
defparam \processor|Data_Path|Reg|regfile~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N6
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~19 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~19_combout  = \processor|Data_Path|Reg|regfile~703_combout  $ (((\processor|Data_Path|Alu|Mux14~0_combout  & !\processor|Controller|controller|CurrentState [0])))

	.dataa(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datab(gnd),
	.datac(\processor|Data_Path|Reg|regfile~703_combout ),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~19 .lut_mask = 16'hF05A;
defparam \processor|Data_Path|Alu|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N20
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~25 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~25_combout  = ((\processor|Data_Path|Alu|Add0~19_combout  $ (\processor|Data_Path|Reg|regfile~693_combout  $ (!\processor|Data_Path|Alu|Add0~24 )))) # (GND)
// \processor|Data_Path|Alu|Add0~26  = CARRY((\processor|Data_Path|Alu|Add0~19_combout  & ((\processor|Data_Path|Reg|regfile~693_combout ) # (!\processor|Data_Path|Alu|Add0~24 ))) # (!\processor|Data_Path|Alu|Add0~19_combout  & 
// (\processor|Data_Path|Reg|regfile~693_combout  & !\processor|Data_Path|Alu|Add0~24 )))

	.dataa(\processor|Data_Path|Alu|Add0~19_combout ),
	.datab(\processor|Data_Path|Reg|regfile~693_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Data_Path|Alu|Add0~24 ),
	.combout(\processor|Data_Path|Alu|Add0~25_combout ),
	.cout(\processor|Data_Path|Alu|Add0~26 ));
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~25 .lut_mask = 16'h698E;
defparam \processor|Data_Path|Alu|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y37_N11
dffeas \processor|Data_Path|Reg|regfile~146 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~146 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N5
dffeas \processor|Data_Path|Reg|regfile~18 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~18 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~674 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~674_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~146_q )) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~18_q )))))

	.dataa(\processor|Data_Path|Reg|regfile~146_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~18_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~674_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~674 .lut_mask = 16'hEE30;
defparam \processor|Data_Path|Reg|regfile~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N7
dffeas \processor|Data_Path|Reg|regfile~210 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~210 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N15
dffeas \processor|Data_Path|Reg|regfile~82 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~82 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~675 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~675_combout  = (\processor|Data_Path|Reg|regfile~674_combout  & ((\processor|Data_Path|Reg|regfile~210_q ) # ((!\processor|Controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\processor|Data_Path|Reg|regfile~674_combout 
//  & (((\processor|Data_Path|Reg|regfile~82_q  & \processor|Controller|controller|RF_Rb_addr[2]~3_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~674_combout ),
	.datab(\processor|Data_Path|Reg|regfile~210_q ),
	.datac(\processor|Data_Path|Reg|regfile~82_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~675_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~675 .lut_mask = 16'hD8AA;
defparam \processor|Data_Path|Reg|regfile~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N31
dffeas \processor|Data_Path|Reg|regfile~130 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~130 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N13
dffeas \processor|Data_Path|Reg|regfile~66 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~66 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N15
dffeas \processor|Data_Path|Reg|regfile~2 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~2 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~678 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~678_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~66_q ) # ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~2_q  & !\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~66_q ),
	.datac(\processor|Data_Path|Reg|regfile~2_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~678_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~678 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N9
dffeas \processor|Data_Path|Reg|regfile~194 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~194 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~679 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~679_combout  = (\processor|Data_Path|Reg|regfile~678_combout  & (((\processor|Data_Path|Reg|regfile~194_q ) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~678_combout 
//  & (\processor|Data_Path|Reg|regfile~130_q  & ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~130_q ),
	.datab(\processor|Data_Path|Reg|regfile~678_combout ),
	.datac(\processor|Data_Path|Reg|regfile~194_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~679_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~679 .lut_mask = 16'hE2CC;
defparam \processor|Data_Path|Reg|regfile~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N1
dffeas \processor|Data_Path|Reg|regfile~162 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~162 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N17
dffeas \processor|Data_Path|Reg|regfile~226 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~226 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y38_N27
dffeas \processor|Data_Path|Reg|regfile~98 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~98 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y38_N29
dffeas \processor|Data_Path|Reg|regfile~34 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~34 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~676 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~676_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~98_q ) # ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~34_q  & !\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~98_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~34_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~676_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~676 .lut_mask = 16'hCCB8;
defparam \processor|Data_Path|Reg|regfile~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~677 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~677_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~676_combout  & ((\processor|Data_Path|Reg|regfile~226_q ))) # (!\processor|Data_Path|Reg|regfile~676_combout  & 
// (\processor|Data_Path|Reg|regfile~162_q )))) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~676_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~162_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~226_q ),
	.datad(\processor|Data_Path|Reg|regfile~676_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~677_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~677 .lut_mask = 16'hF388;
defparam \processor|Data_Path|Reg|regfile~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~680 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~680_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~677_combout ))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~679_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~679_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~677_combout ),
	.datad(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~680_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~680 .lut_mask = 16'hFC22;
defparam \processor|Data_Path|Reg|regfile~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N29
dffeas \processor|Data_Path|Reg|regfile~178 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~178 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N23
dffeas \processor|Data_Path|Reg|regfile~50 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~50 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~681 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~681_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~178_q )) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~50_q )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~178_q ),
	.datac(\processor|Data_Path|Reg|regfile~50_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~681_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~681 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N19
dffeas \processor|Data_Path|Reg|regfile~114 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~114 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~682 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~682_combout  = (\processor|Data_Path|Reg|regfile~681_combout  & ((\processor|Data_Path|Reg|regfile~242_q ) # ((!\processor|Controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\processor|Data_Path|Reg|regfile~681_combout 
//  & (((\processor|Data_Path|Reg|regfile~114_q  & \processor|Controller|controller|RF_Rb_addr[2]~3_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~242_q ),
	.datab(\processor|Data_Path|Reg|regfile~681_combout ),
	.datac(\processor|Data_Path|Reg|regfile~114_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~682_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~682 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~683 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~683_combout  = (\processor|Data_Path|Reg|regfile~680_combout  & (((\processor|Data_Path|Reg|regfile~682_combout ) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\processor|Data_Path|Reg|regfile~680_combout  & (\processor|Data_Path|Reg|regfile~675_combout  & (\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))

	.dataa(\processor|Data_Path|Reg|regfile~675_combout ),
	.datab(\processor|Data_Path|Reg|regfile~680_combout ),
	.datac(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datad(\processor|Data_Path|Reg|regfile~682_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~683_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~683 .lut_mask = 16'hEC2C;
defparam \processor|Data_Path|Reg|regfile~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N24
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~18 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~18_combout  = \processor|Data_Path|Reg|regfile~683_combout  $ (((\processor|Data_Path|Alu|Mux14~0_combout  & !\processor|Controller|controller|CurrentState [0])))

	.dataa(gnd),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~683_combout ),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~18 .lut_mask = 16'hF03C;
defparam \processor|Data_Path|Alu|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N22
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~27 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~27_combout  = (\processor|Data_Path|Reg|regfile~673_combout  & ((\processor|Data_Path|Alu|Add0~18_combout  & (\processor|Data_Path|Alu|Add0~26  & VCC)) # (!\processor|Data_Path|Alu|Add0~18_combout  & 
// (!\processor|Data_Path|Alu|Add0~26 )))) # (!\processor|Data_Path|Reg|regfile~673_combout  & ((\processor|Data_Path|Alu|Add0~18_combout  & (!\processor|Data_Path|Alu|Add0~26 )) # (!\processor|Data_Path|Alu|Add0~18_combout  & 
// ((\processor|Data_Path|Alu|Add0~26 ) # (GND)))))
// \processor|Data_Path|Alu|Add0~28  = CARRY((\processor|Data_Path|Reg|regfile~673_combout  & (!\processor|Data_Path|Alu|Add0~18_combout  & !\processor|Data_Path|Alu|Add0~26 )) # (!\processor|Data_Path|Reg|regfile~673_combout  & 
// ((!\processor|Data_Path|Alu|Add0~26 ) # (!\processor|Data_Path|Alu|Add0~18_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~673_combout ),
	.datab(\processor|Data_Path|Alu|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Data_Path|Alu|Add0~26 ),
	.combout(\processor|Data_Path|Alu|Add0~27_combout ),
	.cout(\processor|Data_Path|Alu|Add0~28 ));
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~27 .lut_mask = 16'h9617;
defparam \processor|Data_Path|Alu|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y37_N11
dffeas \processor|Data_Path|Reg|regfile~35 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~35 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y37_N21
dffeas \processor|Data_Path|Reg|regfile~19 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~19 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N19
dffeas \processor|Data_Path|Reg|regfile~3 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~3 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~658 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~658_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~19_q ) # ((\processor|Controller|controller|RF_Rb_addr[1]~0_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~3_q  & !\processor|Controller|controller|RF_Rb_addr[1]~0_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~19_q ),
	.datac(\processor|Data_Path|Reg|regfile~3_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~658_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~658 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N5
dffeas \processor|Data_Path|Reg|regfile~51 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~51 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~659 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~659_combout  = (\processor|Data_Path|Reg|regfile~658_combout  & (((\processor|Data_Path|Reg|regfile~51_q ) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\processor|Data_Path|Reg|regfile~658_combout  
// & (\processor|Data_Path|Reg|regfile~35_q  & ((\processor|Controller|controller|RF_Rb_addr[1]~0_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~35_q ),
	.datab(\processor|Data_Path|Reg|regfile~658_combout ),
	.datac(\processor|Data_Path|Reg|regfile~51_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~659_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~659 .lut_mask = 16'hE2CC;
defparam \processor|Data_Path|Reg|regfile~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N31
dffeas \processor|Data_Path|Reg|regfile~83 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~83 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N1
dffeas \processor|Data_Path|Reg|regfile~115 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~115 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N27
dffeas \processor|Data_Path|Reg|regfile~99 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~99 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N2
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~656 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~656_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~99_q ) # ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~67_q  & !\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~99_q ),
	.datac(\processor|Data_Path|Reg|regfile~67_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~656_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~656 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~657 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~657_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~656_combout  & ((\processor|Data_Path|Reg|regfile~115_q ))) # (!\processor|Data_Path|Reg|regfile~656_combout  & 
// (\processor|Data_Path|Reg|regfile~83_q )))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~656_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~83_q ),
	.datac(\processor|Data_Path|Reg|regfile~115_q ),
	.datad(\processor|Data_Path|Reg|regfile~656_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~657_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~657 .lut_mask = 16'hF588;
defparam \processor|Data_Path|Reg|regfile~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~660 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~660_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (((\processor|Controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~657_combout ))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~659_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~659_combout ),
	.datab(\processor|Data_Path|Reg|regfile~657_combout ),
	.datac(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~660_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~660 .lut_mask = 16'hFC0A;
defparam \processor|Data_Path|Reg|regfile~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N7
dffeas \processor|Data_Path|Reg|regfile~243 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Data_Path|Reg|regfile~799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~243 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N15
dffeas \processor|Data_Path|Reg|regfile~227 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~227 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N19
dffeas \processor|Data_Path|Reg|regfile~195 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~195 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~661 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~661_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~227_q ) # ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~195_q  & !\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~227_q ),
	.datac(\processor|Data_Path|Reg|regfile~195_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~661_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~661 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N1
dffeas \processor|Data_Path|Reg|regfile~211 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~211 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~211 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~662 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~662_combout  = (\processor|Data_Path|Reg|regfile~661_combout  & ((\processor|Data_Path|Reg|regfile~243_q ) # ((!\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Data_Path|Reg|regfile~661_combout 
//  & (((\processor|Data_Path|Reg|regfile~211_q  & \processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~243_q ),
	.datab(\processor|Data_Path|Reg|regfile~661_combout ),
	.datac(\processor|Data_Path|Reg|regfile~211_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~662_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~662 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N1
dffeas \processor|Data_Path|Reg|regfile~147 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~147 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N3
dffeas \processor|Data_Path|Reg|regfile~131 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~131 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N2
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~654 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~654_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~147_q )) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~131_q )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~147_q ),
	.datac(\processor|Data_Path|Reg|regfile~131_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~654_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~654 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N19
dffeas \processor|Data_Path|Reg|regfile~179 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~179 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N1
dffeas \processor|Data_Path|Reg|regfile~163 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~163 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~655 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~655_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~654_combout  & (\processor|Data_Path|Reg|regfile~179_q )) # (!\processor|Data_Path|Reg|regfile~654_combout  & 
// ((\processor|Data_Path|Reg|regfile~163_q ))))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~654_combout ))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~654_combout ),
	.datac(\processor|Data_Path|Reg|regfile~179_q ),
	.datad(\processor|Data_Path|Reg|regfile~163_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~655_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~655 .lut_mask = 16'hE6C4;
defparam \processor|Data_Path|Reg|regfile~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~663 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~663_combout  = (\processor|Data_Path|Reg|regfile~660_combout  & ((\processor|Data_Path|Reg|regfile~662_combout ) # ((!\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\processor|Data_Path|Reg|regfile~660_combout  & (((\processor|Data_Path|Reg|regfile~655_combout  & \processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~660_combout ),
	.datab(\processor|Data_Path|Reg|regfile~662_combout ),
	.datac(\processor|Data_Path|Reg|regfile~655_combout ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~663_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~663 .lut_mask = 16'hD8AA;
defparam \processor|Data_Path|Reg|regfile~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N24
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~17 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~17_combout  = \processor|Data_Path|Reg|regfile~663_combout  $ (((!\processor|Controller|controller|CurrentState [0] & \processor|Data_Path|Alu|Mux14~0_combout )))

	.dataa(\processor|Data_Path|Reg|regfile~663_combout ),
	.datab(\processor|Controller|controller|CurrentState [0]),
	.datac(gnd),
	.datad(\processor|Data_Path|Alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~17 .lut_mask = 16'h99AA;
defparam \processor|Data_Path|Alu|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N24
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~29 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~29_combout  = ((\processor|Data_Path|Alu|Add0~17_combout  $ (\processor|Data_Path|Reg|regfile~653_combout  $ (!\processor|Data_Path|Alu|Add0~28 )))) # (GND)
// \processor|Data_Path|Alu|Add0~30  = CARRY((\processor|Data_Path|Alu|Add0~17_combout  & ((\processor|Data_Path|Reg|regfile~653_combout ) # (!\processor|Data_Path|Alu|Add0~28 ))) # (!\processor|Data_Path|Alu|Add0~17_combout  & 
// (\processor|Data_Path|Reg|regfile~653_combout  & !\processor|Data_Path|Alu|Add0~28 )))

	.dataa(\processor|Data_Path|Alu|Add0~17_combout ),
	.datab(\processor|Data_Path|Reg|regfile~653_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Data_Path|Alu|Add0~28 ),
	.combout(\processor|Data_Path|Alu|Add0~29_combout ),
	.cout(\processor|Data_Path|Alu|Add0~30 ));
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~29 .lut_mask = 16'h698E;
defparam \processor|Data_Path|Alu|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N7
dffeas \processor|Data_Path|Reg|regfile~132 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~132 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N11
dffeas \processor|Data_Path|Reg|regfile~4 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~4 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~638 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~638_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~132_q )) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~4_q )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~132_q ),
	.datac(\processor|Data_Path|Reg|regfile~4_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~638_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~638 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N13
dffeas \processor|Data_Path|Reg|regfile~68 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~68 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~639 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~639_combout  = (\processor|Data_Path|Reg|regfile~638_combout  & (((\processor|Data_Path|Reg|regfile~196_q )) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout ))) # (!\processor|Data_Path|Reg|regfile~638_combout 
//  & (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~68_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~638_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~196_q ),
	.datad(\processor|Data_Path|Reg|regfile~68_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~639_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~639 .lut_mask = 16'hE6A2;
defparam \processor|Data_Path|Reg|regfile~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N31
dffeas \processor|Data_Path|Reg|regfile~148 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~148 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N27
dffeas \processor|Data_Path|Reg|regfile~84 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~84 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N5
dffeas \processor|Data_Path|Reg|regfile~20 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~20 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~636 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~636_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~84_q ) # ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~20_q  & !\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~84_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~20_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~636_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~636 .lut_mask = 16'hCCB8;
defparam \processor|Data_Path|Reg|regfile~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N27
dffeas \processor|Data_Path|Reg|regfile~212 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~212 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~637 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~637_combout  = (\processor|Data_Path|Reg|regfile~636_combout  & (((\processor|Data_Path|Reg|regfile~212_q ) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~636_combout 
//  & (\processor|Data_Path|Reg|regfile~148_q  & ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~148_q ),
	.datab(\processor|Data_Path|Reg|regfile~636_combout ),
	.datac(\processor|Data_Path|Reg|regfile~212_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~637_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~637 .lut_mask = 16'hE2CC;
defparam \processor|Data_Path|Reg|regfile~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~640 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~640_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~637_combout ))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~639_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~639_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~637_combout ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~640_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~640 .lut_mask = 16'hFC22;
defparam \processor|Data_Path|Reg|regfile~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N13
dffeas \processor|Data_Path|Reg|regfile~52 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~52 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N13
dffeas \processor|Data_Path|Reg|regfile~116 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~116 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~641 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~641_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout ) # ((\processor|Data_Path|Reg|regfile~116_q )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~52_q )))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~52_q ),
	.datad(\processor|Data_Path|Reg|regfile~116_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~641_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~641 .lut_mask = 16'hBA98;
defparam \processor|Data_Path|Reg|regfile~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N9
dffeas \processor|Data_Path|Reg|regfile~244 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~244 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N27
dffeas \processor|Data_Path|Reg|regfile~180 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~180 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~642 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~642_combout  = (\processor|Data_Path|Reg|regfile~641_combout  & ((\processor|Data_Path|Reg|regfile~244_q ) # ((!\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~641_combout 
//  & (((\processor|Data_Path|Reg|regfile~180_q  & \processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~641_combout ),
	.datab(\processor|Data_Path|Reg|regfile~244_q ),
	.datac(\processor|Data_Path|Reg|regfile~180_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~642_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~642 .lut_mask = 16'hD8AA;
defparam \processor|Data_Path|Reg|regfile~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N19
dffeas \processor|Data_Path|Reg|regfile~36 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~36 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N9
dffeas \processor|Data_Path|Reg|regfile~164 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~164 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~634 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~634_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Controller|controller|RF_Rb_addr[2]~3_combout ) # ((\processor|Data_Path|Reg|regfile~164_q )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~36_q )))

	.dataa(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~36_q ),
	.datad(\processor|Data_Path|Reg|regfile~164_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~634_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~634 .lut_mask = 16'hBA98;
defparam \processor|Data_Path|Reg|regfile~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N19
dffeas \processor|Data_Path|Reg|regfile~100 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~100 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y36_N21
dffeas \processor|Data_Path|Reg|regfile~228 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~228 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~635 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~635_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~634_combout  & ((\processor|Data_Path|Reg|regfile~228_q ))) # (!\processor|Data_Path|Reg|regfile~634_combout  & 
// (\processor|Data_Path|Reg|regfile~100_q )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~634_combout ))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~634_combout ),
	.datac(\processor|Data_Path|Reg|regfile~100_q ),
	.datad(\processor|Data_Path|Reg|regfile~228_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~635_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~635 .lut_mask = 16'hEC64;
defparam \processor|Data_Path|Reg|regfile~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~643 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~643_combout  = (\processor|Data_Path|Reg|regfile~640_combout  & ((\processor|Data_Path|Reg|regfile~642_combout ) # ((!\processor|Controller|controller|RF_Rb_addr[1]~0_combout )))) # 
// (!\processor|Data_Path|Reg|regfile~640_combout  & (((\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & \processor|Data_Path|Reg|regfile~635_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~640_combout ),
	.datab(\processor|Data_Path|Reg|regfile~642_combout ),
	.datac(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datad(\processor|Data_Path|Reg|regfile~635_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~643_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~643 .lut_mask = 16'hDA8A;
defparam \processor|Data_Path|Reg|regfile~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N12
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~16 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~16_combout  = \processor|Data_Path|Reg|regfile~643_combout  $ (((\processor|Data_Path|Alu|Mux14~0_combout  & !\processor|Controller|controller|CurrentState [0])))

	.dataa(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datab(gnd),
	.datac(\processor|Data_Path|Reg|regfile~643_combout ),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~16 .lut_mask = 16'hF05A;
defparam \processor|Data_Path|Alu|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N26
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~31 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~31_combout  = (\processor|Data_Path|Reg|regfile~633_combout  & ((\processor|Data_Path|Alu|Add0~16_combout  & (\processor|Data_Path|Alu|Add0~30  & VCC)) # (!\processor|Data_Path|Alu|Add0~16_combout  & 
// (!\processor|Data_Path|Alu|Add0~30 )))) # (!\processor|Data_Path|Reg|regfile~633_combout  & ((\processor|Data_Path|Alu|Add0~16_combout  & (!\processor|Data_Path|Alu|Add0~30 )) # (!\processor|Data_Path|Alu|Add0~16_combout  & 
// ((\processor|Data_Path|Alu|Add0~30 ) # (GND)))))
// \processor|Data_Path|Alu|Add0~32  = CARRY((\processor|Data_Path|Reg|regfile~633_combout  & (!\processor|Data_Path|Alu|Add0~16_combout  & !\processor|Data_Path|Alu|Add0~30 )) # (!\processor|Data_Path|Reg|regfile~633_combout  & 
// ((!\processor|Data_Path|Alu|Add0~30 ) # (!\processor|Data_Path|Alu|Add0~16_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~633_combout ),
	.datab(\processor|Data_Path|Alu|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Data_Path|Alu|Add0~30 ),
	.combout(\processor|Data_Path|Alu|Add0~31_combout ),
	.cout(\processor|Data_Path|Alu|Add0~32 ));
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~31 .lut_mask = 16'h9617;
defparam \processor|Data_Path|Alu|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N11
dffeas \processor|Data_Path|Reg|regfile~149 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~149 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N23
dffeas \processor|Data_Path|Reg|regfile~181 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~181 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N13
dffeas \processor|Data_Path|Reg|regfile~165 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~165 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~616 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~616_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout ) # ((\processor|Data_Path|Reg|regfile~165_q )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~133_q )))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~133_q ),
	.datad(\processor|Data_Path|Reg|regfile~165_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~616_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~616 .lut_mask = 16'hBA98;
defparam \processor|Data_Path|Reg|regfile~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~617 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~617_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~616_combout  & ((\processor|Data_Path|Reg|regfile~181_q ))) # (!\processor|Data_Path|Reg|regfile~616_combout  & 
// (\processor|Data_Path|Reg|regfile~149_q )))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~616_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~149_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~181_q ),
	.datad(\processor|Data_Path|Reg|regfile~616_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~617_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~617 .lut_mask = 16'hF388;
defparam \processor|Data_Path|Reg|regfile~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N7
dffeas \processor|Data_Path|Reg|regfile~37 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~37 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N17
dffeas \processor|Data_Path|Reg|regfile~5 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~5 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~618 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~618_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~37_q ) # ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~5_q  & !\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~37_q ),
	.datac(\processor|Data_Path|Reg|regfile~5_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~618_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~618 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N25
dffeas \processor|Data_Path|Reg|regfile~53 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~53 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y37_N9
dffeas \processor|Data_Path|Reg|regfile~21 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~21 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~619 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~619_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~618_combout  & (\processor|Data_Path|Reg|regfile~53_q )) # (!\processor|Data_Path|Reg|regfile~618_combout  & 
// ((\processor|Data_Path|Reg|regfile~21_q ))))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~618_combout ))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~618_combout ),
	.datac(\processor|Data_Path|Reg|regfile~53_q ),
	.datad(\processor|Data_Path|Reg|regfile~21_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~619_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~619 .lut_mask = 16'hE6C4;
defparam \processor|Data_Path|Reg|regfile~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~620 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~620_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~617_combout )) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~619_combout )))))

	.dataa(\processor|Data_Path|Reg|regfile~617_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~619_combout ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~620_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~620 .lut_mask = 16'hEE30;
defparam \processor|Data_Path|Reg|regfile~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N5
dffeas \processor|Data_Path|Reg|regfile~213 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~213 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N23
dffeas \processor|Data_Path|Reg|regfile~197 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~197 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~197 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~621 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~621_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~213_q )) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~197_q )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~213_q ),
	.datac(\processor|Data_Path|Reg|regfile~197_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~621_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~621 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N1
dffeas \processor|Data_Path|Reg|regfile~229 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~229 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y35_N5
dffeas \processor|Data_Path|Reg|regfile~245 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Data_Path|Reg|regfile~799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~245 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~622 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~622_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~621_combout  & ((\processor|Data_Path|Reg|regfile~245_q ))) # (!\processor|Data_Path|Reg|regfile~621_combout  & 
// (\processor|Data_Path|Reg|regfile~229_q )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~621_combout ))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~621_combout ),
	.datac(\processor|Data_Path|Reg|regfile~229_q ),
	.datad(\processor|Data_Path|Reg|regfile~245_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~622_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~622 .lut_mask = 16'hEC64;
defparam \processor|Data_Path|Reg|regfile~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N31
dffeas \processor|Data_Path|Reg|regfile~101 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~101 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N25
dffeas \processor|Data_Path|Reg|regfile~117 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~117 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N21
dffeas \processor|Data_Path|Reg|regfile~85 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~85 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N1
dffeas \processor|Data_Path|Reg|regfile~69 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~69 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~614 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~614_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~85_q )) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~69_q )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~85_q ),
	.datac(\processor|Data_Path|Reg|regfile~69_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~614_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~614 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~615 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~615_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~614_combout  & ((\processor|Data_Path|Reg|regfile~117_q ))) # (!\processor|Data_Path|Reg|regfile~614_combout  & 
// (\processor|Data_Path|Reg|regfile~101_q )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~614_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~101_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~117_q ),
	.datad(\processor|Data_Path|Reg|regfile~614_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~615_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~615 .lut_mask = 16'hF388;
defparam \processor|Data_Path|Reg|regfile~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~623 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~623_combout  = (\processor|Data_Path|Reg|regfile~620_combout  & (((\processor|Data_Path|Reg|regfile~622_combout )) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout ))) # 
// (!\processor|Data_Path|Reg|regfile~620_combout  & (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~615_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~620_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~622_combout ),
	.datad(\processor|Data_Path|Reg|regfile~615_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~623_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~623 .lut_mask = 16'hE6A2;
defparam \processor|Data_Path|Reg|regfile~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N10
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~15 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~15_combout  = \processor|Data_Path|Reg|regfile~623_combout  $ (((\processor|Data_Path|Alu|Mux14~0_combout  & !\processor|Controller|controller|CurrentState [0])))

	.dataa(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~623_combout ),
	.datac(gnd),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~15 .lut_mask = 16'hCC66;
defparam \processor|Data_Path|Alu|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N28
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~33 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~33_combout  = ((\processor|Data_Path|Reg|regfile~613_combout  $ (\processor|Data_Path|Alu|Add0~15_combout  $ (!\processor|Data_Path|Alu|Add0~32 )))) # (GND)
// \processor|Data_Path|Alu|Add0~34  = CARRY((\processor|Data_Path|Reg|regfile~613_combout  & ((\processor|Data_Path|Alu|Add0~15_combout ) # (!\processor|Data_Path|Alu|Add0~32 ))) # (!\processor|Data_Path|Reg|regfile~613_combout  & 
// (\processor|Data_Path|Alu|Add0~15_combout  & !\processor|Data_Path|Alu|Add0~32 )))

	.dataa(\processor|Data_Path|Reg|regfile~613_combout ),
	.datab(\processor|Data_Path|Alu|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Data_Path|Alu|Add0~32 ),
	.combout(\processor|Data_Path|Alu|Add0~33_combout ),
	.cout(\processor|Data_Path|Alu|Add0~34 ));
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~33 .lut_mask = 16'h698E;
defparam \processor|Data_Path|Alu|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y34_N13
dffeas \processor|Data_Path|Reg|regfile~214 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~214 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y34_N3
dffeas \processor|Data_Path|Reg|regfile~86 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~86 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N31
dffeas \processor|Data_Path|Reg|regfile~150 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~150 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N17
dffeas \processor|Data_Path|Reg|regfile~22 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~22 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~594 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~594_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~150_q )) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~22_q )))))

	.dataa(\processor|Data_Path|Reg|regfile~150_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~22_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~594_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~594 .lut_mask = 16'hEE30;
defparam \processor|Data_Path|Reg|regfile~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N2
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~595 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~595_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~594_combout  & (\processor|Data_Path|Reg|regfile~214_q )) # (!\processor|Data_Path|Reg|regfile~594_combout  & 
// ((\processor|Data_Path|Reg|regfile~86_q ))))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~594_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~214_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~86_q ),
	.datad(\processor|Data_Path|Reg|regfile~594_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~595_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~595 .lut_mask = 16'hBBC0;
defparam \processor|Data_Path|Reg|regfile~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N27
dffeas \processor|Data_Path|Reg|regfile~166 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~166 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y38_N13
dffeas \processor|Data_Path|Reg|regfile~102 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~102 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y38_N31
dffeas \processor|Data_Path|Reg|regfile~38 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~38 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~596 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~596_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~102_q ) # ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~38_q  & !\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~102_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~38_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~596_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~596 .lut_mask = 16'hCCB8;
defparam \processor|Data_Path|Reg|regfile~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N1
dffeas \processor|Data_Path|Reg|regfile~230 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~230 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~597 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~597_combout  = (\processor|Data_Path|Reg|regfile~596_combout  & (((\processor|Data_Path|Reg|regfile~230_q ) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~596_combout 
//  & (\processor|Data_Path|Reg|regfile~166_q  & ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~166_q ),
	.datab(\processor|Data_Path|Reg|regfile~596_combout ),
	.datac(\processor|Data_Path|Reg|regfile~230_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~597_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~597 .lut_mask = 16'hE2CC;
defparam \processor|Data_Path|Reg|regfile~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N21
dffeas \processor|Data_Path|Reg|regfile~70 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~70 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N23
dffeas \processor|Data_Path|Reg|regfile~6 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~6 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~598 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~598_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~70_q ) # ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~6_q  & !\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~70_q ),
	.datac(\processor|Data_Path|Reg|regfile~6_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~598_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~598 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N17
dffeas \processor|Data_Path|Reg|regfile~134 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~134 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N2
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~599 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~599_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~598_combout  & (\processor|Data_Path|Reg|regfile~198_q )) # (!\processor|Data_Path|Reg|regfile~598_combout  & 
// ((\processor|Data_Path|Reg|regfile~134_q ))))) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~598_combout ))

	.dataa(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~598_combout ),
	.datac(\processor|Data_Path|Reg|regfile~198_q ),
	.datad(\processor|Data_Path|Reg|regfile~134_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~599_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~599 .lut_mask = 16'hE6C4;
defparam \processor|Data_Path|Reg|regfile~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~600 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~600_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout ) # ((\processor|Data_Path|Reg|regfile~597_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~599_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~597_combout ),
	.datad(\processor|Data_Path|Reg|regfile~599_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~600_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~600 .lut_mask = 16'hB9A8;
defparam \processor|Data_Path|Reg|regfile~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N1
dffeas \processor|Data_Path|Reg|regfile~246 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Data_Path|Reg|regfile~799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~246 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N17
dffeas \processor|Data_Path|Reg|regfile~118 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~118 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N9
dffeas \processor|Data_Path|Reg|regfile~182 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~182 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N19
dffeas \processor|Data_Path|Reg|regfile~54 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~54 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~601 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~601_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~182_q ) # ((\processor|Controller|controller|RF_Rb_addr[2]~3_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~54_q  & !\processor|Controller|controller|RF_Rb_addr[2]~3_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~182_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~54_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~601_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~601 .lut_mask = 16'hCCB8;
defparam \processor|Data_Path|Reg|regfile~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~602 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~602_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~601_combout  & (\processor|Data_Path|Reg|regfile~246_q )) # (!\processor|Data_Path|Reg|regfile~601_combout  & 
// ((\processor|Data_Path|Reg|regfile~118_q ))))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~601_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~246_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~118_q ),
	.datad(\processor|Data_Path|Reg|regfile~601_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~602_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~602 .lut_mask = 16'hBBC0;
defparam \processor|Data_Path|Reg|regfile~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~603 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~603_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~600_combout  & ((\processor|Data_Path|Reg|regfile~602_combout ))) # 
// (!\processor|Data_Path|Reg|regfile~600_combout  & (\processor|Data_Path|Reg|regfile~595_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~600_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~595_combout ),
	.datac(\processor|Data_Path|Reg|regfile~600_combout ),
	.datad(\processor|Data_Path|Reg|regfile~602_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~603_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~603 .lut_mask = 16'hF858;
defparam \processor|Data_Path|Reg|regfile~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N10
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~14 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~14_combout  = \processor|Data_Path|Reg|regfile~603_combout  $ (((\processor|Data_Path|Alu|Mux14~0_combout  & !\processor|Controller|controller|CurrentState [0])))

	.dataa(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datab(gnd),
	.datac(\processor|Data_Path|Reg|regfile~603_combout ),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~14 .lut_mask = 16'hF05A;
defparam \processor|Data_Path|Alu|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N30
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~35 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~35_combout  = (\processor|Data_Path|Alu|Add0~14_combout  & ((\processor|Data_Path|Reg|regfile~593_combout  & (\processor|Data_Path|Alu|Add0~34  & VCC)) # (!\processor|Data_Path|Reg|regfile~593_combout  & 
// (!\processor|Data_Path|Alu|Add0~34 )))) # (!\processor|Data_Path|Alu|Add0~14_combout  & ((\processor|Data_Path|Reg|regfile~593_combout  & (!\processor|Data_Path|Alu|Add0~34 )) # (!\processor|Data_Path|Reg|regfile~593_combout  & 
// ((\processor|Data_Path|Alu|Add0~34 ) # (GND)))))
// \processor|Data_Path|Alu|Add0~36  = CARRY((\processor|Data_Path|Alu|Add0~14_combout  & (!\processor|Data_Path|Reg|regfile~593_combout  & !\processor|Data_Path|Alu|Add0~34 )) # (!\processor|Data_Path|Alu|Add0~14_combout  & 
// ((!\processor|Data_Path|Alu|Add0~34 ) # (!\processor|Data_Path|Reg|regfile~593_combout ))))

	.dataa(\processor|Data_Path|Alu|Add0~14_combout ),
	.datab(\processor|Data_Path|Reg|regfile~593_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Data_Path|Alu|Add0~34 ),
	.combout(\processor|Data_Path|Alu|Add0~35_combout ),
	.cout(\processor|Data_Path|Alu|Add0~36 ));
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~35 .lut_mask = 16'h9617;
defparam \processor|Data_Path|Alu|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y37_N21
dffeas \processor|Data_Path|Reg|regfile~151 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~151 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N13
dffeas \processor|Data_Path|Reg|regfile~135 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~135 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~574 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~574_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~151_q )) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~135_q )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~151_q ),
	.datac(\processor|Data_Path|Reg|regfile~135_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~574_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~574 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N11
dffeas \processor|Data_Path|Reg|regfile~183 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~183 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N17
dffeas \processor|Data_Path|Reg|regfile~167 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~167 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~575 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~575_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~574_combout  & (\processor|Data_Path|Reg|regfile~183_q )) # (!\processor|Data_Path|Reg|regfile~574_combout  & 
// ((\processor|Data_Path|Reg|regfile~167_q ))))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~574_combout ))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~574_combout ),
	.datac(\processor|Data_Path|Reg|regfile~183_q ),
	.datad(\processor|Data_Path|Reg|regfile~167_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~575_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~575 .lut_mask = 16'hE6C4;
defparam \processor|Data_Path|Reg|regfile~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N7
dffeas \processor|Data_Path|Reg|regfile~199 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~199 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N13
dffeas \processor|Data_Path|Reg|regfile~231 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~231 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N6
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~581 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~581_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout ) # ((\processor|Data_Path|Reg|regfile~231_q )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~199_q )))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~199_q ),
	.datad(\processor|Data_Path|Reg|regfile~231_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~581_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~581 .lut_mask = 16'hBA98;
defparam \processor|Data_Path|Reg|regfile~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N29
dffeas \processor|Data_Path|Reg|regfile~215 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~215 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N3
dffeas \processor|Data_Path|Reg|regfile~247 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Data_Path|Reg|regfile~799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~247 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~582 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~582_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~581_combout  & ((\processor|Data_Path|Reg|regfile~247_q ))) # (!\processor|Data_Path|Reg|regfile~581_combout  & 
// (\processor|Data_Path|Reg|regfile~215_q )))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~581_combout ))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~581_combout ),
	.datac(\processor|Data_Path|Reg|regfile~215_q ),
	.datad(\processor|Data_Path|Reg|regfile~247_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~582_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~582 .lut_mask = 16'hEC64;
defparam \processor|Data_Path|Reg|regfile~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N21
dffeas \processor|Data_Path|Reg|regfile~103 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~103 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N11
dffeas \processor|Data_Path|Reg|regfile~71 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~71 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~576 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~576_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~103_q ) # ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~71_q  & !\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~103_q ),
	.datac(\processor|Data_Path|Reg|regfile~71_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~576_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~576 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N7
dffeas \processor|Data_Path|Reg|regfile~87 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~87 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~577 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~577_combout  = (\processor|Data_Path|Reg|regfile~576_combout  & (((\processor|Data_Path|Reg|regfile~119_q ) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Data_Path|Reg|regfile~576_combout 
//  & (\processor|Data_Path|Reg|regfile~87_q  & ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~576_combout ),
	.datab(\processor|Data_Path|Reg|regfile~87_q ),
	.datac(\processor|Data_Path|Reg|regfile~119_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~577_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~577 .lut_mask = 16'hE4AA;
defparam \processor|Data_Path|Reg|regfile~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N31
dffeas \processor|Data_Path|Reg|regfile~23 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~23 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N13
dffeas \processor|Data_Path|Reg|regfile~7 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~7 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~578 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~578_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~23_q ) # ((\processor|Controller|controller|RF_Rb_addr[1]~0_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~7_q  & !\processor|Controller|controller|RF_Rb_addr[1]~0_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~23_q ),
	.datac(\processor|Data_Path|Reg|regfile~7_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~578_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~578 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N29
dffeas \processor|Data_Path|Reg|regfile~39 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~39 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N15
dffeas \processor|Data_Path|Reg|regfile~55 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~55 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~579 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~579_combout  = (\processor|Data_Path|Reg|regfile~578_combout  & (((\processor|Data_Path|Reg|regfile~55_q ) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\processor|Data_Path|Reg|regfile~578_combout  
// & (\processor|Data_Path|Reg|regfile~39_q  & ((\processor|Controller|controller|RF_Rb_addr[1]~0_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~578_combout ),
	.datab(\processor|Data_Path|Reg|regfile~39_q ),
	.datac(\processor|Data_Path|Reg|regfile~55_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~579_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~579 .lut_mask = 16'hE4AA;
defparam \processor|Data_Path|Reg|regfile~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~580 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~580_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (((\processor|Controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~577_combout )) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~579_combout )))))

	.dataa(\processor|Data_Path|Reg|regfile~577_combout ),
	.datab(\processor|Data_Path|Reg|regfile~579_combout ),
	.datac(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~580_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~580 .lut_mask = 16'hFA0C;
defparam \processor|Data_Path|Reg|regfile~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~583 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~583_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~580_combout  & ((\processor|Data_Path|Reg|regfile~582_combout ))) # 
// (!\processor|Data_Path|Reg|regfile~580_combout  & (\processor|Data_Path|Reg|regfile~575_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~580_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~575_combout ),
	.datab(\processor|Data_Path|Reg|regfile~582_combout ),
	.datac(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\processor|Data_Path|Reg|regfile~580_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~583_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~583 .lut_mask = 16'hCFA0;
defparam \processor|Data_Path|Reg|regfile~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N0
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~13 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~13_combout  = \processor|Data_Path|Reg|regfile~583_combout  $ (((\processor|Data_Path|Alu|Mux14~0_combout  & !\processor|Controller|controller|CurrentState [0])))

	.dataa(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datab(gnd),
	.datac(\processor|Data_Path|Reg|regfile~583_combout ),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~13 .lut_mask = 16'hF05A;
defparam \processor|Data_Path|Alu|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N0
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~37 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~37_combout  = ((\processor|Data_Path|Alu|Add0~13_combout  $ (\processor|Data_Path|Reg|regfile~573_combout  $ (!\processor|Data_Path|Alu|Add0~36 )))) # (GND)
// \processor|Data_Path|Alu|Add0~38  = CARRY((\processor|Data_Path|Alu|Add0~13_combout  & ((\processor|Data_Path|Reg|regfile~573_combout ) # (!\processor|Data_Path|Alu|Add0~36 ))) # (!\processor|Data_Path|Alu|Add0~13_combout  & 
// (\processor|Data_Path|Reg|regfile~573_combout  & !\processor|Data_Path|Alu|Add0~36 )))

	.dataa(\processor|Data_Path|Alu|Add0~13_combout ),
	.datab(\processor|Data_Path|Reg|regfile~573_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Data_Path|Alu|Add0~36 ),
	.combout(\processor|Data_Path|Alu|Add0~37_combout ),
	.cout(\processor|Data_Path|Alu|Add0~38 ));
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~37 .lut_mask = 16'h698E;
defparam \processor|Data_Path|Alu|Add0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y35_N29
dffeas \processor|Data_Path|Reg|regfile~8 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~8 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N19
dffeas \processor|Data_Path|Reg|regfile~136 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~136 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~558 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~558_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Controller|controller|RF_Rb_addr[3]~2_combout )) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~136_q ))) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~8_q ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~8_q ),
	.datad(\processor|Data_Path|Reg|regfile~136_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~558_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~558 .lut_mask = 16'hDC98;
defparam \processor|Data_Path|Reg|regfile~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N19
dffeas \processor|Data_Path|Reg|regfile~72 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~72 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N13
dffeas \processor|Data_Path|Reg|regfile~200 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~200 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~559 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~559_combout  = (\processor|Data_Path|Reg|regfile~558_combout  & (((\processor|Data_Path|Reg|regfile~200_q ) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\processor|Data_Path|Reg|regfile~558_combout 
//  & (\processor|Data_Path|Reg|regfile~72_q  & ((\processor|Controller|controller|RF_Rb_addr[2]~3_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~558_combout ),
	.datab(\processor|Data_Path|Reg|regfile~72_q ),
	.datac(\processor|Data_Path|Reg|regfile~200_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~559_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~559 .lut_mask = 16'hE4AA;
defparam \processor|Data_Path|Reg|regfile~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N17
dffeas \processor|Data_Path|Reg|regfile~152 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~152 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N11
dffeas \processor|Data_Path|Reg|regfile~24 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~24 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N25
dffeas \processor|Data_Path|Reg|regfile~88 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~88 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~556 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~556_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Controller|controller|RF_Rb_addr[2]~3_combout )) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~88_q ))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~24_q ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~24_q ),
	.datad(\processor|Data_Path|Reg|regfile~88_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~556_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~556 .lut_mask = 16'hDC98;
defparam \processor|Data_Path|Reg|regfile~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N5
dffeas \processor|Data_Path|Reg|regfile~216 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~216 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~216 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~557 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~557_combout  = (\processor|Data_Path|Reg|regfile~556_combout  & (((\processor|Data_Path|Reg|regfile~216_q ) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~556_combout 
//  & (\processor|Data_Path|Reg|regfile~152_q  & ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~152_q ),
	.datab(\processor|Data_Path|Reg|regfile~556_combout ),
	.datac(\processor|Data_Path|Reg|regfile~216_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~557_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~557 .lut_mask = 16'hE2CC;
defparam \processor|Data_Path|Reg|regfile~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N6
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~560 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~560_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~557_combout ))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~559_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~559_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~557_combout ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~560_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~560 .lut_mask = 16'hFC22;
defparam \processor|Data_Path|Reg|regfile~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N21
dffeas \processor|Data_Path|Reg|regfile~168 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~168 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N25
dffeas \processor|Data_Path|Reg|regfile~40 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~40 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~554 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~554_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~168_q )) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~40_q )))))

	.dataa(\processor|Data_Path|Reg|regfile~168_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~40_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~554_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~554 .lut_mask = 16'hEE30;
defparam \processor|Data_Path|Reg|regfile~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N15
dffeas \processor|Data_Path|Reg|regfile~232 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~232 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~232 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N2
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~555 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~555_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~554_combout  & ((\processor|Data_Path|Reg|regfile~232_q ))) # (!\processor|Data_Path|Reg|regfile~554_combout  & 
// (\processor|Data_Path|Reg|regfile~104_q )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~554_combout ))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~554_combout ),
	.datac(\processor|Data_Path|Reg|regfile~104_q ),
	.datad(\processor|Data_Path|Reg|regfile~232_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~555_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~555 .lut_mask = 16'hEC64;
defparam \processor|Data_Path|Reg|regfile~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N9
dffeas \processor|Data_Path|Reg|regfile~120 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~120 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N11
dffeas \processor|Data_Path|Reg|regfile~56 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~56 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~561 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~561_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (((\processor|Controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~120_q )) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~56_q )))))

	.dataa(\processor|Data_Path|Reg|regfile~120_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~56_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~561_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~561 .lut_mask = 16'hEE30;
defparam \processor|Data_Path|Reg|regfile~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N5
dffeas \processor|Data_Path|Reg|regfile~248 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~248 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N19
dffeas \processor|Data_Path|Reg|regfile~184 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~184 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~184 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~562 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~562_combout  = (\processor|Data_Path|Reg|regfile~561_combout  & ((\processor|Data_Path|Reg|regfile~248_q ) # ((!\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~561_combout 
//  & (((\processor|Data_Path|Reg|regfile~184_q  & \processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~561_combout ),
	.datab(\processor|Data_Path|Reg|regfile~248_q ),
	.datac(\processor|Data_Path|Reg|regfile~184_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~562_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~562 .lut_mask = 16'hD8AA;
defparam \processor|Data_Path|Reg|regfile~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~563 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~563_combout  = (\processor|Data_Path|Reg|regfile~560_combout  & (((\processor|Data_Path|Reg|regfile~562_combout )) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout ))) # 
// (!\processor|Data_Path|Reg|regfile~560_combout  & (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~555_combout )))

	.dataa(\processor|Data_Path|Reg|regfile~560_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~555_combout ),
	.datad(\processor|Data_Path|Reg|regfile~562_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~563_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~563 .lut_mask = 16'hEA62;
defparam \processor|Data_Path|Reg|regfile~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N30
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~12 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~12_combout  = \processor|Data_Path|Reg|regfile~563_combout  $ (((\processor|Data_Path|Alu|Mux14~0_combout  & !\processor|Controller|controller|CurrentState [0])))

	.dataa(\processor|Data_Path|Reg|regfile~563_combout ),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(gnd),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~12 .lut_mask = 16'hAA66;
defparam \processor|Data_Path|Alu|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N2
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~39 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~39_combout  = (\processor|Data_Path|Alu|Add0~12_combout  & ((\processor|Data_Path|Reg|regfile~553_combout  & (\processor|Data_Path|Alu|Add0~38  & VCC)) # (!\processor|Data_Path|Reg|regfile~553_combout  & 
// (!\processor|Data_Path|Alu|Add0~38 )))) # (!\processor|Data_Path|Alu|Add0~12_combout  & ((\processor|Data_Path|Reg|regfile~553_combout  & (!\processor|Data_Path|Alu|Add0~38 )) # (!\processor|Data_Path|Reg|regfile~553_combout  & 
// ((\processor|Data_Path|Alu|Add0~38 ) # (GND)))))
// \processor|Data_Path|Alu|Add0~40  = CARRY((\processor|Data_Path|Alu|Add0~12_combout  & (!\processor|Data_Path|Reg|regfile~553_combout  & !\processor|Data_Path|Alu|Add0~38 )) # (!\processor|Data_Path|Alu|Add0~12_combout  & 
// ((!\processor|Data_Path|Alu|Add0~38 ) # (!\processor|Data_Path|Reg|regfile~553_combout ))))

	.dataa(\processor|Data_Path|Alu|Add0~12_combout ),
	.datab(\processor|Data_Path|Reg|regfile~553_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Data_Path|Alu|Add0~38 ),
	.combout(\processor|Data_Path|Alu|Add0~39_combout ),
	.cout(\processor|Data_Path|Alu|Add0~40 ));
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~39 .lut_mask = 16'h9617;
defparam \processor|Data_Path|Alu|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y38_N15
dffeas \processor|Data_Path|Reg|regfile~105 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~105 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N27
dffeas \processor|Data_Path|Reg|regfile~89 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~89 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N25
dffeas \processor|Data_Path|Reg|regfile~73 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~73 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~534 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~534_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~89_q )) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~73_q )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~89_q ),
	.datac(\processor|Data_Path|Reg|regfile~73_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~534_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~534 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~535 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~535_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~534_combout  & ((\processor|Data_Path|Reg|regfile~121_q ))) # (!\processor|Data_Path|Reg|regfile~534_combout  & 
// (\processor|Data_Path|Reg|regfile~105_q )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~534_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~105_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~121_q ),
	.datad(\processor|Data_Path|Reg|regfile~534_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~535_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~535 .lut_mask = 16'hF388;
defparam \processor|Data_Path|Reg|regfile~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y39_N27
dffeas \processor|Data_Path|Reg|regfile~217 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~217 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N11
dffeas \processor|Data_Path|Reg|regfile~201 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~201 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~541 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~541_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~217_q )) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~201_q )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~217_q ),
	.datac(\processor|Data_Path|Reg|regfile~201_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~541_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~541 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N1
dffeas \processor|Data_Path|Reg|regfile~233 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~233 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N1
dffeas \processor|Data_Path|Reg|regfile~249 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~249 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~542 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~542_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~541_combout  & ((\processor|Data_Path|Reg|regfile~249_q ))) # (!\processor|Data_Path|Reg|regfile~541_combout  & 
// (\processor|Data_Path|Reg|regfile~233_q )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~541_combout ))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~541_combout ),
	.datac(\processor|Data_Path|Reg|regfile~233_q ),
	.datad(\processor|Data_Path|Reg|regfile~249_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~542_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~542 .lut_mask = 16'hEC64;
defparam \processor|Data_Path|Reg|regfile~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N31
dffeas \processor|Data_Path|Reg|regfile~169 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~169 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N25
dffeas \processor|Data_Path|Reg|regfile~137 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~137 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~536 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~536_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~169_q ) # ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~137_q  & !\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~169_q ),
	.datac(\processor|Data_Path|Reg|regfile~137_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~536_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~536 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N27
dffeas \processor|Data_Path|Reg|regfile~185 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~185 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y37_N25
dffeas \processor|Data_Path|Reg|regfile~153 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~153 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~537 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~537_combout  = (\processor|Data_Path|Reg|regfile~536_combout  & (((\processor|Data_Path|Reg|regfile~185_q )) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))) # (!\processor|Data_Path|Reg|regfile~536_combout 
//  & (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~153_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~536_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~185_q ),
	.datad(\processor|Data_Path|Reg|regfile~153_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~537_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~537 .lut_mask = 16'hE6A2;
defparam \processor|Data_Path|Reg|regfile~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N17
dffeas \processor|Data_Path|Reg|regfile~25 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~25 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N27
dffeas \processor|Data_Path|Reg|regfile~57 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~57 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N1
dffeas \processor|Data_Path|Reg|regfile~9 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~9 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y37_N3
dffeas \processor|Data_Path|Reg|regfile~41 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~41 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~538 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~538_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Controller|controller|RF_Rb_addr[1]~0_combout )) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~41_q ))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~9_q ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~9_q ),
	.datad(\processor|Data_Path|Reg|regfile~41_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~538_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~538 .lut_mask = 16'hDC98;
defparam \processor|Data_Path|Reg|regfile~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~539 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~539_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~538_combout  & ((\processor|Data_Path|Reg|regfile~57_q ))) # (!\processor|Data_Path|Reg|regfile~538_combout  & 
// (\processor|Data_Path|Reg|regfile~25_q )))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~538_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~25_q ),
	.datac(\processor|Data_Path|Reg|regfile~57_q ),
	.datad(\processor|Data_Path|Reg|regfile~538_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~539_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~539 .lut_mask = 16'hF588;
defparam \processor|Data_Path|Reg|regfile~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~540 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~540_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~537_combout )) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~539_combout )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~537_combout ),
	.datac(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\processor|Data_Path|Reg|regfile~539_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~540_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~540 .lut_mask = 16'hE5E0;
defparam \processor|Data_Path|Reg|regfile~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~543 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~543_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~540_combout  & ((\processor|Data_Path|Reg|regfile~542_combout ))) # 
// (!\processor|Data_Path|Reg|regfile~540_combout  & (\processor|Data_Path|Reg|regfile~535_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~540_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~535_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~542_combout ),
	.datad(\processor|Data_Path|Reg|regfile~540_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~543_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~543 .lut_mask = 16'hF388;
defparam \processor|Data_Path|Reg|regfile~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N6
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~11 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~11_combout  = \processor|Data_Path|Reg|regfile~543_combout  $ (((\processor|Data_Path|Alu|Mux14~0_combout  & !\processor|Controller|controller|CurrentState [0])))

	.dataa(\processor|Data_Path|Reg|regfile~543_combout ),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(gnd),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~11 .lut_mask = 16'hAA66;
defparam \processor|Data_Path|Alu|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N4
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~41 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~41_combout  = ((\processor|Data_Path|Alu|Add0~11_combout  $ (\processor|Data_Path|Reg|regfile~533_combout  $ (!\processor|Data_Path|Alu|Add0~40 )))) # (GND)
// \processor|Data_Path|Alu|Add0~42  = CARRY((\processor|Data_Path|Alu|Add0~11_combout  & ((\processor|Data_Path|Reg|regfile~533_combout ) # (!\processor|Data_Path|Alu|Add0~40 ))) # (!\processor|Data_Path|Alu|Add0~11_combout  & 
// (\processor|Data_Path|Reg|regfile~533_combout  & !\processor|Data_Path|Alu|Add0~40 )))

	.dataa(\processor|Data_Path|Alu|Add0~11_combout ),
	.datab(\processor|Data_Path|Reg|regfile~533_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Data_Path|Alu|Add0~40 ),
	.combout(\processor|Data_Path|Alu|Add0~41_combout ),
	.cout(\processor|Data_Path|Alu|Add0~42 ));
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~41 .lut_mask = 16'h698E;
defparam \processor|Data_Path|Alu|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y35_N5
dffeas \processor|Data_Path|Reg|regfile~138 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~138 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N17
dffeas \processor|Data_Path|Reg|regfile~202 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~202 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N29
dffeas \processor|Data_Path|Reg|regfile~74 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~74 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N31
dffeas \processor|Data_Path|Reg|regfile~10 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~10 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~518 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~518_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~74_q ) # ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~10_q  & !\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~74_q ),
	.datac(\processor|Data_Path|Reg|regfile~10_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~518_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~518 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~519 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~519_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~518_combout  & ((\processor|Data_Path|Reg|regfile~202_q ))) # (!\processor|Data_Path|Reg|regfile~518_combout  & 
// (\processor|Data_Path|Reg|regfile~138_q )))) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~518_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~138_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~202_q ),
	.datad(\processor|Data_Path|Reg|regfile~518_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~519_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~519 .lut_mask = 16'hF388;
defparam \processor|Data_Path|Reg|regfile~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N23
dffeas \processor|Data_Path|Reg|regfile~170 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~170 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y38_N25
dffeas \processor|Data_Path|Reg|regfile~106 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~106 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y38_N19
dffeas \processor|Data_Path|Reg|regfile~42 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~42 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~516 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~516_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (((\processor|Controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~106_q )) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~42_q )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~106_q ),
	.datac(\processor|Data_Path|Reg|regfile~42_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~516_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~516 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N9
dffeas \processor|Data_Path|Reg|regfile~234 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~234 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~517 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~517_combout  = (\processor|Data_Path|Reg|regfile~516_combout  & (((\processor|Data_Path|Reg|regfile~234_q ) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~516_combout 
//  & (\processor|Data_Path|Reg|regfile~170_q  & ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~170_q ),
	.datab(\processor|Data_Path|Reg|regfile~516_combout ),
	.datac(\processor|Data_Path|Reg|regfile~234_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~517_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~517 .lut_mask = 16'hE2CC;
defparam \processor|Data_Path|Reg|regfile~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~520 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~520_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~517_combout ) # (\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~519_combout  & ((!\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~519_combout ),
	.datac(\processor|Data_Path|Reg|regfile~517_combout ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~520_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~520 .lut_mask = 16'hAAE4;
defparam \processor|Data_Path|Reg|regfile~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N29
dffeas \processor|Data_Path|Reg|regfile~186 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~186 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~186 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~521 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~521_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~186_q ) # ((\processor|Controller|controller|RF_Rb_addr[2]~3_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~58_q  & !\processor|Controller|controller|RF_Rb_addr[2]~3_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~186_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~58_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~521_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~521 .lut_mask = 16'hCCB8;
defparam \processor|Data_Path|Reg|regfile~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N27
dffeas \processor|Data_Path|Reg|regfile~122 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~122 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N31
dffeas \processor|Data_Path|Reg|regfile~250 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~250 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~522 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~522_combout  = (\processor|Data_Path|Reg|regfile~521_combout  & (((\processor|Data_Path|Reg|regfile~250_q )) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout ))) # (!\processor|Data_Path|Reg|regfile~521_combout 
//  & (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~122_q )))

	.dataa(\processor|Data_Path|Reg|regfile~521_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~122_q ),
	.datad(\processor|Data_Path|Reg|regfile~250_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~522_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~522 .lut_mask = 16'hEA62;
defparam \processor|Data_Path|Reg|regfile~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N19
dffeas \processor|Data_Path|Reg|regfile~26 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~26 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N1
dffeas \processor|Data_Path|Reg|regfile~154 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~154 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~514 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~514_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Controller|controller|RF_Rb_addr[2]~3_combout ) # ((\processor|Data_Path|Reg|regfile~154_q )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~26_q )))

	.dataa(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~26_q ),
	.datad(\processor|Data_Path|Reg|regfile~154_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~514_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~514 .lut_mask = 16'hBA98;
defparam \processor|Data_Path|Reg|regfile~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N9
dffeas \processor|Data_Path|Reg|regfile~90 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~90 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N17
dffeas \processor|Data_Path|Reg|regfile~218 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~218 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~218 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~515 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~515_combout  = (\processor|Data_Path|Reg|regfile~514_combout  & (((\processor|Data_Path|Reg|regfile~218_q )) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout ))) # (!\processor|Data_Path|Reg|regfile~514_combout 
//  & (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~90_q )))

	.dataa(\processor|Data_Path|Reg|regfile~514_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~90_q ),
	.datad(\processor|Data_Path|Reg|regfile~218_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~515_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~515 .lut_mask = 16'hEA62;
defparam \processor|Data_Path|Reg|regfile~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~523 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~523_combout  = (\processor|Data_Path|Reg|regfile~520_combout  & (((\processor|Data_Path|Reg|regfile~522_combout )) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))) # 
// (!\processor|Data_Path|Reg|regfile~520_combout  & (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~515_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~520_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~522_combout ),
	.datad(\processor|Data_Path|Reg|regfile~515_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~523_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~523 .lut_mask = 16'hE6A2;
defparam \processor|Data_Path|Reg|regfile~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N28
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~10 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~10_combout  = \processor|Data_Path|Reg|regfile~523_combout  $ (((\processor|Data_Path|Alu|Mux14~0_combout  & !\processor|Controller|controller|CurrentState [0])))

	.dataa(gnd),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~523_combout ),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~10 .lut_mask = 16'hF03C;
defparam \processor|Data_Path|Alu|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N6
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~43 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~43_combout  = (\processor|Data_Path|Reg|regfile~513_combout  & ((\processor|Data_Path|Alu|Add0~10_combout  & (\processor|Data_Path|Alu|Add0~42  & VCC)) # (!\processor|Data_Path|Alu|Add0~10_combout  & 
// (!\processor|Data_Path|Alu|Add0~42 )))) # (!\processor|Data_Path|Reg|regfile~513_combout  & ((\processor|Data_Path|Alu|Add0~10_combout  & (!\processor|Data_Path|Alu|Add0~42 )) # (!\processor|Data_Path|Alu|Add0~10_combout  & 
// ((\processor|Data_Path|Alu|Add0~42 ) # (GND)))))
// \processor|Data_Path|Alu|Add0~44  = CARRY((\processor|Data_Path|Reg|regfile~513_combout  & (!\processor|Data_Path|Alu|Add0~10_combout  & !\processor|Data_Path|Alu|Add0~42 )) # (!\processor|Data_Path|Reg|regfile~513_combout  & 
// ((!\processor|Data_Path|Alu|Add0~42 ) # (!\processor|Data_Path|Alu|Add0~10_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~513_combout ),
	.datab(\processor|Data_Path|Alu|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Data_Path|Alu|Add0~42 ),
	.combout(\processor|Data_Path|Alu|Add0~43_combout ),
	.cout(\processor|Data_Path|Alu|Add0~44 ));
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~43 .lut_mask = 16'h9617;
defparam \processor|Data_Path|Alu|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N10
cycloneive_lcell_comb \processor|Controller|controller|RF_Ra_addr[1]~0 (
// Equation(s):
// \processor|Controller|controller|RF_Ra_addr[1]~0_combout  = (\processor|Controller|controller|WideOr3~0_combout  & \processor|Controller|Instruction_Reg|Instr_FSM [9])

	.dataa(gnd),
	.datab(\processor|Controller|controller|WideOr3~0_combout ),
	.datac(gnd),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [9]),
	.cin(gnd),
	.combout(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|RF_Ra_addr[1]~0 .lut_mask = 16'hCC00;
defparam \processor|Controller|controller|RF_Ra_addr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N13
dffeas \processor|Data_Path|Reg|regfile~43 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~43 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y37_N15
dffeas \processor|Data_Path|Reg|regfile~27 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~27 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N21
dffeas \processor|Data_Path|Reg|regfile~11 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~11 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~498 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~498_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~27_q ) # ((\processor|Controller|controller|RF_Rb_addr[1]~0_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~11_q  & !\processor|Controller|controller|RF_Rb_addr[1]~0_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~27_q ),
	.datac(\processor|Data_Path|Reg|regfile~11_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~498_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~498 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N23
dffeas \processor|Data_Path|Reg|regfile~59 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~59 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~499 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~499_combout  = (\processor|Data_Path|Reg|regfile~498_combout  & (((\processor|Data_Path|Reg|regfile~59_q ) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout )))) # (!\processor|Data_Path|Reg|regfile~498_combout  
// & (\processor|Data_Path|Reg|regfile~43_q  & ((\processor|Controller|controller|RF_Rb_addr[1]~0_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~43_q ),
	.datab(\processor|Data_Path|Reg|regfile~498_combout ),
	.datac(\processor|Data_Path|Reg|regfile~59_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~499_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~499 .lut_mask = 16'hE2CC;
defparam \processor|Data_Path|Reg|regfile~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N17
dffeas \processor|Data_Path|Reg|regfile~91 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~91 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y38_N11
dffeas \processor|Data_Path|Reg|regfile~123 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~123 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N19
dffeas \processor|Data_Path|Reg|regfile~107 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~107 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N19
dffeas \processor|Data_Path|Reg|regfile~75 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~75 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~496 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~496_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~107_q ) # ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~75_q  & !\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~107_q ),
	.datac(\processor|Data_Path|Reg|regfile~75_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~496_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~496 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~497 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~497_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~496_combout  & ((\processor|Data_Path|Reg|regfile~123_q ))) # (!\processor|Data_Path|Reg|regfile~496_combout  & 
// (\processor|Data_Path|Reg|regfile~91_q )))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~496_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~91_q ),
	.datac(\processor|Data_Path|Reg|regfile~123_q ),
	.datad(\processor|Data_Path|Reg|regfile~496_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~497_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~497 .lut_mask = 16'hF588;
defparam \processor|Data_Path|Reg|regfile~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~500 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~500_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (((\processor|Controller|controller|RF_Rb_addr[2]~3_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~497_combout ))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~499_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~499_combout ),
	.datab(\processor|Data_Path|Reg|regfile~497_combout ),
	.datac(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~500_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~500 .lut_mask = 16'hFC0A;
defparam \processor|Data_Path|Reg|regfile~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y39_N25
dffeas \processor|Data_Path|Reg|regfile~171 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~171 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y39_N11
dffeas \processor|Data_Path|Reg|regfile~187 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~187 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N19
dffeas \processor|Data_Path|Reg|regfile~155 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~155 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~494 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~494_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~155_q )) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~139_q )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~155_q ),
	.datac(\processor|Data_Path|Reg|regfile~139_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~494_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~494 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~495 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~495_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~494_combout  & ((\processor|Data_Path|Reg|regfile~187_q ))) # (!\processor|Data_Path|Reg|regfile~494_combout  & 
// (\processor|Data_Path|Reg|regfile~171_q )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~494_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~171_q ),
	.datac(\processor|Data_Path|Reg|regfile~187_q ),
	.datad(\processor|Data_Path|Reg|regfile~494_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~495_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~495 .lut_mask = 16'hF588;
defparam \processor|Data_Path|Reg|regfile~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~251feeder (
// Equation(s):
// \processor|Data_Path|Reg|regfile~251feeder_combout  = \processor|Data_Path|MUX|W_data[11]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~251feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~251feeder .lut_mask = 16'hFF00;
defparam \processor|Data_Path|Reg|regfile~251feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N11
dffeas \processor|Data_Path|Reg|regfile~251 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Data_Path|Reg|regfile~251feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Data_Path|Reg|regfile~799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~251 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N21
dffeas \processor|Data_Path|Reg|regfile~219 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~219 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N5
dffeas \processor|Data_Path|Reg|regfile~235 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~235 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N15
dffeas \processor|Data_Path|Reg|regfile~203 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~203 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~501 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~501_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~235_q ) # ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~203_q  & !\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~235_q ),
	.datac(\processor|Data_Path|Reg|regfile~203_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~501_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~501 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~502 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~502_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~501_combout  & (\processor|Data_Path|Reg|regfile~251_q )) # (!\processor|Data_Path|Reg|regfile~501_combout  & 
// ((\processor|Data_Path|Reg|regfile~219_q ))))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~501_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~251_q ),
	.datac(\processor|Data_Path|Reg|regfile~219_q ),
	.datad(\processor|Data_Path|Reg|regfile~501_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~502_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~502 .lut_mask = 16'hDDA0;
defparam \processor|Data_Path|Reg|regfile~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~503 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~503_combout  = (\processor|Data_Path|Reg|regfile~500_combout  & (((\processor|Data_Path|Reg|regfile~502_combout ) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\processor|Data_Path|Reg|regfile~500_combout  & (\processor|Data_Path|Reg|regfile~495_combout  & (\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))

	.dataa(\processor|Data_Path|Reg|regfile~500_combout ),
	.datab(\processor|Data_Path|Reg|regfile~495_combout ),
	.datac(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\processor|Data_Path|Reg|regfile~502_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~503_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~503 .lut_mask = 16'hEA4A;
defparam \processor|Data_Path|Reg|regfile~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N26
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~9 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~9_combout  = \processor|Data_Path|Reg|regfile~503_combout  $ (((\processor|Data_Path|Alu|Mux14~0_combout  & !\processor|Controller|controller|CurrentState [0])))

	.dataa(gnd),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~503_combout ),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~9 .lut_mask = 16'hF03C;
defparam \processor|Data_Path|Alu|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N8
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~45 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~45_combout  = ((\processor|Data_Path|Alu|Add0~9_combout  $ (\processor|Data_Path|Reg|regfile~493_combout  $ (!\processor|Data_Path|Alu|Add0~44 )))) # (GND)
// \processor|Data_Path|Alu|Add0~46  = CARRY((\processor|Data_Path|Alu|Add0~9_combout  & ((\processor|Data_Path|Reg|regfile~493_combout ) # (!\processor|Data_Path|Alu|Add0~44 ))) # (!\processor|Data_Path|Alu|Add0~9_combout  & 
// (\processor|Data_Path|Reg|regfile~493_combout  & !\processor|Data_Path|Alu|Add0~44 )))

	.dataa(\processor|Data_Path|Alu|Add0~9_combout ),
	.datab(\processor|Data_Path|Reg|regfile~493_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Data_Path|Alu|Add0~44 ),
	.combout(\processor|Data_Path|Alu|Add0~45_combout ),
	.cout(\processor|Data_Path|Alu|Add0~46 ));
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~45 .lut_mask = 16'h698E;
defparam \processor|Data_Path|Alu|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y36_N11
dffeas \processor|Data_Path|Reg|regfile~173 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~173 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N29
dffeas \processor|Data_Path|Reg|regfile~45 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~45 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~724 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~724_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~173_q )) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~45_q )))))

	.dataa(\processor|Data_Path|Reg|regfile~173_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~45_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~724_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~724 .lut_mask = 16'hEE30;
defparam \processor|Data_Path|Reg|regfile~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N19
dffeas \processor|Data_Path|Reg|regfile~237 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~237 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y34_N19
dffeas \processor|Data_Path|Reg|regfile~109 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~109 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~725 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~725_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~724_combout  & (\processor|Data_Path|Reg|regfile~237_q )) # (!\processor|Data_Path|Reg|regfile~724_combout  & 
// ((\processor|Data_Path|Reg|regfile~109_q ))))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~724_combout ))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~724_combout ),
	.datac(\processor|Data_Path|Reg|regfile~237_q ),
	.datad(\processor|Data_Path|Reg|regfile~109_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~725_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~725 .lut_mask = 16'hE6C4;
defparam \processor|Data_Path|Reg|regfile~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y36_N21
dffeas \processor|Data_Path|Reg|regfile~125 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~125 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N21
dffeas \processor|Data_Path|Reg|regfile~61 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~61 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~731 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~731_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~125_q ) # ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~61_q  & !\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~125_q ),
	.datac(\processor|Data_Path|Reg|regfile~61_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~731_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~731 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N25
dffeas \processor|Data_Path|Reg|regfile~253 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~253 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~732 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~732_combout  = (\processor|Data_Path|Reg|regfile~731_combout  & ((\processor|Data_Path|Reg|regfile~253_q ) # ((!\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~731_combout 
//  & (((\processor|Data_Path|Reg|regfile~189_q  & \processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~731_combout ),
	.datab(\processor|Data_Path|Reg|regfile~253_q ),
	.datac(\processor|Data_Path|Reg|regfile~189_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~732_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~732 .lut_mask = 16'hD8AA;
defparam \processor|Data_Path|Reg|regfile~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N19
dffeas \processor|Data_Path|Reg|regfile~141 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~141 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y36_N19
dffeas \processor|Data_Path|Reg|regfile~13 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~13 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~728 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~728_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~141_q )) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~13_q )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~141_q ),
	.datac(\processor|Data_Path|Reg|regfile~13_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~728_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~728 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N11
dffeas \processor|Data_Path|Reg|regfile~205 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~205 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N1
dffeas \processor|Data_Path|Reg|regfile~77 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~77 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~729 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~729_combout  = (\processor|Data_Path|Reg|regfile~728_combout  & (((\processor|Data_Path|Reg|regfile~205_q )) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout ))) # (!\processor|Data_Path|Reg|regfile~728_combout 
//  & (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~77_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~728_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~205_q ),
	.datad(\processor|Data_Path|Reg|regfile~77_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~729_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~729 .lut_mask = 16'hE6A2;
defparam \processor|Data_Path|Reg|regfile~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N23
dffeas \processor|Data_Path|Reg|regfile~93 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~93 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N27
dffeas \processor|Data_Path|Reg|regfile~29 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~29 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~726 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~726_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~93_q ) # ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~29_q  & !\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~93_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~29_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~726_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~726 .lut_mask = 16'hCCB8;
defparam \processor|Data_Path|Reg|regfile~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N29
dffeas \processor|Data_Path|Reg|regfile~157 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~157 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y34_N17
dffeas \processor|Data_Path|Reg|regfile~221 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~221 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~727 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~727_combout  = (\processor|Data_Path|Reg|regfile~726_combout  & (((\processor|Data_Path|Reg|regfile~221_q ) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~726_combout 
//  & (\processor|Data_Path|Reg|regfile~157_q  & ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~726_combout ),
	.datab(\processor|Data_Path|Reg|regfile~157_q ),
	.datac(\processor|Data_Path|Reg|regfile~221_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~727_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~727 .lut_mask = 16'hE4AA;
defparam \processor|Data_Path|Reg|regfile~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~730 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~730_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~727_combout ))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~729_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~729_combout ),
	.datab(\processor|Data_Path|Reg|regfile~727_combout ),
	.datac(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~730_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~730 .lut_mask = 16'hFC0A;
defparam \processor|Data_Path|Reg|regfile~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~733 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~733_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~730_combout  & ((\processor|Data_Path|Reg|regfile~732_combout ))) # 
// (!\processor|Data_Path|Reg|regfile~730_combout  & (\processor|Data_Path|Reg|regfile~725_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~730_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~725_combout ),
	.datac(\processor|Data_Path|Reg|regfile~732_combout ),
	.datad(\processor|Data_Path|Reg|regfile~730_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~733_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~733 .lut_mask = 16'hF588;
defparam \processor|Data_Path|Reg|regfile~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N10
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~49 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~49_combout  = \processor|Data_Path|Reg|regfile~733_combout  $ (((!\processor|Controller|controller|CurrentState [0] & \processor|Data_Path|Alu|Mux14~0_combout )))

	.dataa(\processor|Controller|controller|CurrentState [0]),
	.datab(\processor|Data_Path|Reg|regfile~733_combout ),
	.datac(gnd),
	.datad(\processor|Data_Path|Alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~49 .lut_mask = 16'h99CC;
defparam \processor|Data_Path|Alu|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N25
dffeas \processor|Data_Path|Reg|regfile~188 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~188 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N17
dffeas \processor|Data_Path|Reg|regfile~172 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~172 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y39_N9
dffeas \processor|Data_Path|Reg|regfile~156 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~156 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N1
dffeas \processor|Data_Path|Reg|regfile~140 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~140 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~474 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~474_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~156_q )) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~140_q )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~156_q ),
	.datac(\processor|Data_Path|Reg|regfile~140_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~474_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~474 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~475 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~475_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~474_combout  & (\processor|Data_Path|Reg|regfile~188_q )) # (!\processor|Data_Path|Reg|regfile~474_combout  & 
// ((\processor|Data_Path|Reg|regfile~172_q ))))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~474_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~188_q ),
	.datac(\processor|Data_Path|Reg|regfile~172_q ),
	.datad(\processor|Data_Path|Reg|regfile~474_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~475_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~475 .lut_mask = 16'hDDA0;
defparam \processor|Data_Path|Reg|regfile~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N27
dffeas \processor|Data_Path|Reg|regfile~236 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~236 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~236 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~481 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~481_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~236_q ) # ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~204_q  & !\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~236_q ),
	.datac(\processor|Data_Path|Reg|regfile~204_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~481_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~481 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N21
dffeas \processor|Data_Path|Reg|regfile~220 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~220 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N25
dffeas \processor|Data_Path|Reg|regfile~252 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~252 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~482 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~482_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~481_combout  & ((\processor|Data_Path|Reg|regfile~252_q ))) # (!\processor|Data_Path|Reg|regfile~481_combout  & 
// (\processor|Data_Path|Reg|regfile~220_q )))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~481_combout ))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~481_combout ),
	.datac(\processor|Data_Path|Reg|regfile~220_q ),
	.datad(\processor|Data_Path|Reg|regfile~252_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~482_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~482 .lut_mask = 16'hEC64;
defparam \processor|Data_Path|Reg|regfile~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N19
dffeas \processor|Data_Path|Reg|regfile~28 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~28 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N9
dffeas \processor|Data_Path|Reg|regfile~12 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~12 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~478 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~478_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~28_q ) # ((\processor|Controller|controller|RF_Rb_addr[1]~0_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~12_q  & !\processor|Controller|controller|RF_Rb_addr[1]~0_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~28_q ),
	.datac(\processor|Data_Path|Reg|regfile~12_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~478_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~478 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N11
dffeas \processor|Data_Path|Reg|regfile~60 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~60 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y37_N25
dffeas \processor|Data_Path|Reg|regfile~44 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~44 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~479 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~479_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~478_combout  & (\processor|Data_Path|Reg|regfile~60_q )) # (!\processor|Data_Path|Reg|regfile~478_combout  & 
// ((\processor|Data_Path|Reg|regfile~44_q ))))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~478_combout ))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~478_combout ),
	.datac(\processor|Data_Path|Reg|regfile~60_q ),
	.datad(\processor|Data_Path|Reg|regfile~44_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~479_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~479 .lut_mask = 16'hE6C4;
defparam \processor|Data_Path|Reg|regfile~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N9
dffeas \processor|Data_Path|Reg|regfile~108 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~108 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N17
dffeas \processor|Data_Path|Reg|regfile~76 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~76 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~476 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~476_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~108_q ) # ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~76_q  & !\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~108_q ),
	.datac(\processor|Data_Path|Reg|regfile~76_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~476_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~476 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N17
dffeas \processor|Data_Path|Reg|regfile~92 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~92 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N25
dffeas \processor|Data_Path|Reg|regfile~124 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~124 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~477 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~477_combout  = (\processor|Data_Path|Reg|regfile~476_combout  & (((\processor|Data_Path|Reg|regfile~124_q ) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Data_Path|Reg|regfile~476_combout 
//  & (\processor|Data_Path|Reg|regfile~92_q  & ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~476_combout ),
	.datab(\processor|Data_Path|Reg|regfile~92_q ),
	.datac(\processor|Data_Path|Reg|regfile~124_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~477_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~477 .lut_mask = 16'hE4AA;
defparam \processor|Data_Path|Reg|regfile~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~480 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~480_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Controller|controller|RF_Rb_addr[3]~2_combout ) # (\processor|Data_Path|Reg|regfile~477_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~479_combout  & (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~479_combout ),
	.datac(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\processor|Data_Path|Reg|regfile~477_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~480_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~480 .lut_mask = 16'hAEA4;
defparam \processor|Data_Path|Reg|regfile~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~483 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~483_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~480_combout  & ((\processor|Data_Path|Reg|regfile~482_combout ))) # 
// (!\processor|Data_Path|Reg|regfile~480_combout  & (\processor|Data_Path|Reg|regfile~475_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~480_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~475_combout ),
	.datab(\processor|Data_Path|Reg|regfile~482_combout ),
	.datac(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datad(\processor|Data_Path|Reg|regfile~480_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~483_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~483 .lut_mask = 16'hCFA0;
defparam \processor|Data_Path|Reg|regfile~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N26
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~8 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~8_combout  = \processor|Data_Path|Reg|regfile~483_combout  $ (((!\processor|Controller|controller|CurrentState [0] & \processor|Data_Path|Alu|Mux14~0_combout )))

	.dataa(\processor|Controller|controller|CurrentState [0]),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~483_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~8 .lut_mask = 16'hB4B4;
defparam \processor|Data_Path|Alu|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N10
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~47 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~47_combout  = (\processor|Data_Path|Reg|regfile~473_combout  & ((\processor|Data_Path|Alu|Add0~8_combout  & (\processor|Data_Path|Alu|Add0~46  & VCC)) # (!\processor|Data_Path|Alu|Add0~8_combout  & 
// (!\processor|Data_Path|Alu|Add0~46 )))) # (!\processor|Data_Path|Reg|regfile~473_combout  & ((\processor|Data_Path|Alu|Add0~8_combout  & (!\processor|Data_Path|Alu|Add0~46 )) # (!\processor|Data_Path|Alu|Add0~8_combout  & 
// ((\processor|Data_Path|Alu|Add0~46 ) # (GND)))))
// \processor|Data_Path|Alu|Add0~48  = CARRY((\processor|Data_Path|Reg|regfile~473_combout  & (!\processor|Data_Path|Alu|Add0~8_combout  & !\processor|Data_Path|Alu|Add0~46 )) # (!\processor|Data_Path|Reg|regfile~473_combout  & 
// ((!\processor|Data_Path|Alu|Add0~46 ) # (!\processor|Data_Path|Alu|Add0~8_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~473_combout ),
	.datab(\processor|Data_Path|Alu|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Data_Path|Alu|Add0~46 ),
	.combout(\processor|Data_Path|Alu|Add0~47_combout ),
	.cout(\processor|Data_Path|Alu|Add0~48 ));
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~47 .lut_mask = 16'h9617;
defparam \processor|Data_Path|Alu|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N12
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~50 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~50_combout  = ((\processor|Data_Path|Alu|Add0~49_combout  $ (\processor|Data_Path|Reg|regfile~743_combout  $ (!\processor|Data_Path|Alu|Add0~48 )))) # (GND)
// \processor|Data_Path|Alu|Add0~51  = CARRY((\processor|Data_Path|Alu|Add0~49_combout  & ((\processor|Data_Path|Reg|regfile~743_combout ) # (!\processor|Data_Path|Alu|Add0~48 ))) # (!\processor|Data_Path|Alu|Add0~49_combout  & 
// (\processor|Data_Path|Reg|regfile~743_combout  & !\processor|Data_Path|Alu|Add0~48 )))

	.dataa(\processor|Data_Path|Alu|Add0~49_combout ),
	.datab(\processor|Data_Path|Reg|regfile~743_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Data_Path|Alu|Add0~48 ),
	.combout(\processor|Data_Path|Alu|Add0~50_combout ),
	.cout(\processor|Data_Path|Alu|Add0~51 ));
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~50 .lut_mask = 16'h698E;
defparam \processor|Data_Path|Alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N0
cycloneive_lcell_comb \processor|Controller|controller|RF_Ra_addr[2]~3 (
// Equation(s):
// \processor|Controller|controller|RF_Ra_addr[2]~3_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [10] & \processor|Controller|controller|WideOr3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [10]),
	.datad(\processor|Controller|controller|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Controller|controller|RF_Ra_addr[2]~3 .lut_mask = 16'hF000;
defparam \processor|Controller|controller|RF_Ra_addr[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N15
dffeas \processor|Data_Path|Reg|regfile~255 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Data_Path|Reg|regfile~799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~255 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N23
dffeas \processor|Data_Path|Reg|regfile~127 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~127 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y35_N5
dffeas \processor|Data_Path|Reg|regfile~191 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~191 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N1
dffeas \processor|Data_Path|Reg|regfile~63 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~63 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~781 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~781_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~191_q ) # ((\processor|Controller|controller|RF_Rb_addr[2]~3_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~63_q  & !\processor|Controller|controller|RF_Rb_addr[2]~3_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~191_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~63_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~781_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~781 .lut_mask = 16'hCCB8;
defparam \processor|Data_Path|Reg|regfile~781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~782 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~782_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~781_combout  & (\processor|Data_Path|Reg|regfile~255_q )) # (!\processor|Data_Path|Reg|regfile~781_combout  & 
// ((\processor|Data_Path|Reg|regfile~127_q ))))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~781_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~255_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~127_q ),
	.datad(\processor|Data_Path|Reg|regfile~781_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~782_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~782 .lut_mask = 16'hBBC0;
defparam \processor|Data_Path|Reg|regfile~782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y38_N25
dffeas \processor|Data_Path|Reg|regfile~175 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~175 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y38_N19
dffeas \processor|Data_Path|Reg|regfile~239 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~239 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y38_N23
dffeas \processor|Data_Path|Reg|regfile~111 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~111 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y38_N17
dffeas \processor|Data_Path|Reg|regfile~47 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~47 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~776 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~776_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~111_q ) # ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~47_q  & !\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~111_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~47_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~776_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~776 .lut_mask = 16'hCCB8;
defparam \processor|Data_Path|Reg|regfile~776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~777 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~777_combout  = (\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~776_combout  & ((\processor|Data_Path|Reg|regfile~239_q ))) # (!\processor|Data_Path|Reg|regfile~776_combout  & 
// (\processor|Data_Path|Reg|regfile~175_q )))) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~776_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~175_q ),
	.datac(\processor|Data_Path|Reg|regfile~239_q ),
	.datad(\processor|Data_Path|Reg|regfile~776_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~777_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~777 .lut_mask = 16'hF588;
defparam \processor|Data_Path|Reg|regfile~777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N27
dffeas \processor|Data_Path|Reg|regfile~79 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~79 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N5
dffeas \processor|Data_Path|Reg|regfile~15 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~15 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~778 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~778_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~79_q ) # ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~15_q  & !\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~79_q ),
	.datac(\processor|Data_Path|Reg|regfile~15_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~778_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~778 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N19
dffeas \processor|Data_Path|Reg|regfile~143 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~143 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y39_N21
dffeas \processor|Data_Path|Reg|regfile~207 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~207 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~779 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~779_combout  = (\processor|Data_Path|Reg|regfile~778_combout  & (((\processor|Data_Path|Reg|regfile~207_q ) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~778_combout 
//  & (\processor|Data_Path|Reg|regfile~143_q  & ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~778_combout ),
	.datab(\processor|Data_Path|Reg|regfile~143_q ),
	.datac(\processor|Data_Path|Reg|regfile~207_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~779_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~779 .lut_mask = 16'hE4AA;
defparam \processor|Data_Path|Reg|regfile~779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~780 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~780_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~777_combout ) # ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~779_combout  & !\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~777_combout ),
	.datac(\processor|Data_Path|Reg|regfile~779_combout ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~780_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~780 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N27
dffeas \processor|Data_Path|Reg|regfile~159 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~159 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~774 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~774_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~159_q )) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~31_q )))))

	.dataa(\processor|Data_Path|Reg|regfile~159_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~31_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~774_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~774 .lut_mask = 16'hEE30;
defparam \processor|Data_Path|Reg|regfile~774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N9
dffeas \processor|Data_Path|Reg|regfile~95 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~95 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y35_N19
dffeas \processor|Data_Path|Reg|regfile~223 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~223 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~775 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~775_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~774_combout  & ((\processor|Data_Path|Reg|regfile~223_q ))) # (!\processor|Data_Path|Reg|regfile~774_combout  & 
// (\processor|Data_Path|Reg|regfile~95_q )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~774_combout ))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~774_combout ),
	.datac(\processor|Data_Path|Reg|regfile~95_q ),
	.datad(\processor|Data_Path|Reg|regfile~223_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~775_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~775 .lut_mask = 16'hEC64;
defparam \processor|Data_Path|Reg|regfile~775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~783 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~783_combout  = (\processor|Data_Path|Reg|regfile~780_combout  & ((\processor|Data_Path|Reg|regfile~782_combout ) # ((!\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\processor|Data_Path|Reg|regfile~780_combout  & (((\processor|Data_Path|Reg|regfile~775_combout  & \processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~782_combout ),
	.datab(\processor|Data_Path|Reg|regfile~780_combout ),
	.datac(\processor|Data_Path|Reg|regfile~775_combout ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~783_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~783 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N24
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~55 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~55_combout  = \processor|Data_Path|Reg|regfile~783_combout  $ (((\processor|Data_Path|Alu|Mux14~0_combout  & !\processor|Controller|controller|CurrentState [0])))

	.dataa(gnd),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~783_combout ),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~55 .lut_mask = 16'hF03C;
defparam \processor|Data_Path|Alu|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N15
dffeas \processor|Data_Path|Reg|regfile~254 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Data_Path|Reg|regfile~799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~254 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N9
dffeas \processor|Data_Path|Reg|regfile~238 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~238 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N21
dffeas \processor|Data_Path|Reg|regfile~222 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~222 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y38_N31
dffeas \processor|Data_Path|Reg|regfile~206 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~206 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~761 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~761_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~222_q ) # ((\processor|Controller|controller|RF_Rb_addr[1]~0_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~206_q  & !\processor|Controller|controller|RF_Rb_addr[1]~0_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~222_q ),
	.datac(\processor|Data_Path|Reg|regfile~206_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~761_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~761 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~762 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~762_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~761_combout  & (\processor|Data_Path|Reg|regfile~254_q )) # (!\processor|Data_Path|Reg|regfile~761_combout  & 
// ((\processor|Data_Path|Reg|regfile~238_q ))))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~761_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~254_q ),
	.datac(\processor|Data_Path|Reg|regfile~238_q ),
	.datad(\processor|Data_Path|Reg|regfile~761_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~762_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~762 .lut_mask = 16'hDDA0;
defparam \processor|Data_Path|Reg|regfile~762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y38_N7
dffeas \processor|Data_Path|Reg|regfile~94 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~94 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y38_N9
dffeas \processor|Data_Path|Reg|regfile~78 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~78 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~754 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~754_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~94_q )) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~78_q )))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~94_q ),
	.datac(\processor|Data_Path|Reg|regfile~78_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~754_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~754 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N1
dffeas \processor|Data_Path|Reg|regfile~110 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~110 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N11
dffeas \processor|Data_Path|Reg|regfile~126 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~126 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~755 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~755_combout  = (\processor|Data_Path|Reg|regfile~754_combout  & (((\processor|Data_Path|Reg|regfile~126_q )) # (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout ))) # (!\processor|Data_Path|Reg|regfile~754_combout 
//  & (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~110_q )))

	.dataa(\processor|Data_Path|Reg|regfile~754_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~110_q ),
	.datad(\processor|Data_Path|Reg|regfile~126_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~755_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~755 .lut_mask = 16'hEA62;
defparam \processor|Data_Path|Reg|regfile~755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N25
dffeas \processor|Data_Path|Reg|regfile~158 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~158 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N31
dffeas \processor|Data_Path|Reg|regfile~190 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~190 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y36_N23
dffeas \processor|Data_Path|Reg|regfile~174 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~174 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y36_N31
dffeas \processor|Data_Path|Reg|regfile~142 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~142 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~756 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~756_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~174_q ) # ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~142_q  & !\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~174_q ),
	.datac(\processor|Data_Path|Reg|regfile~142_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~756_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~756 .lut_mask = 16'hAAD8;
defparam \processor|Data_Path|Reg|regfile~756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~757 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~757_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~756_combout  & ((\processor|Data_Path|Reg|regfile~190_q ))) # (!\processor|Data_Path|Reg|regfile~756_combout  & 
// (\processor|Data_Path|Reg|regfile~158_q )))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~756_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~158_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~190_q ),
	.datad(\processor|Data_Path|Reg|regfile~756_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~757_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~757 .lut_mask = 16'hF388;
defparam \processor|Data_Path|Reg|regfile~757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N1
dffeas \processor|Data_Path|Reg|regfile~30 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~30 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y37_N29
dffeas \processor|Data_Path|Reg|regfile~62 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~62 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y37_N27
dffeas \processor|Data_Path|Reg|regfile~46 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~46 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N2
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~758 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~758_combout  = (\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~46_q ) # ((\processor|Controller|controller|RF_Rb_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Rb_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~14_q  & !\processor|Controller|controller|RF_Rb_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~46_q ),
	.datab(\processor|Controller|controller|RF_Rb_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~14_q ),
	.datad(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~758_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~758 .lut_mask = 16'hCCB8;
defparam \processor|Data_Path|Reg|regfile~758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~759 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~759_combout  = (\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~758_combout  & ((\processor|Data_Path|Reg|regfile~62_q ))) # (!\processor|Data_Path|Reg|regfile~758_combout  & 
// (\processor|Data_Path|Reg|regfile~30_q )))) # (!\processor|Controller|controller|RF_Rb_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~758_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~30_q ),
	.datac(\processor|Data_Path|Reg|regfile~62_q ),
	.datad(\processor|Data_Path|Reg|regfile~758_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~759_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~759 .lut_mask = 16'hF588;
defparam \processor|Data_Path|Reg|regfile~759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~760 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~760_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Controller|controller|RF_Rb_addr[3]~2_combout )))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~757_combout )) # (!\processor|Controller|controller|RF_Rb_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~759_combout )))))

	.dataa(\processor|Data_Path|Reg|regfile~757_combout ),
	.datab(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~759_combout ),
	.datad(\processor|Controller|controller|RF_Rb_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~760_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~760 .lut_mask = 16'hEE30;
defparam \processor|Data_Path|Reg|regfile~760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~763 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~763_combout  = (\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~760_combout  & (\processor|Data_Path|Reg|regfile~762_combout )) # 
// (!\processor|Data_Path|Reg|regfile~760_combout  & ((\processor|Data_Path|Reg|regfile~755_combout ))))) # (!\processor|Controller|controller|RF_Rb_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~760_combout ))))

	.dataa(\processor|Controller|controller|RF_Rb_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~762_combout ),
	.datac(\processor|Data_Path|Reg|regfile~755_combout ),
	.datad(\processor|Data_Path|Reg|regfile~760_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~763_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~763 .lut_mask = 16'hDDA0;
defparam \processor|Data_Path|Reg|regfile~763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N18
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~52 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~52_combout  = \processor|Data_Path|Reg|regfile~763_combout  $ (((\processor|Data_Path|Alu|Mux14~0_combout  & !\processor|Controller|controller|CurrentState [0])))

	.dataa(\processor|Data_Path|Reg|regfile~763_combout ),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(gnd),
	.datad(\processor|Controller|controller|CurrentState [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~52 .lut_mask = 16'hAA66;
defparam \processor|Data_Path|Alu|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N14
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~53 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~53_combout  = (\processor|Data_Path|Reg|regfile~753_combout  & ((\processor|Data_Path|Alu|Add0~52_combout  & (\processor|Data_Path|Alu|Add0~51  & VCC)) # (!\processor|Data_Path|Alu|Add0~52_combout  & 
// (!\processor|Data_Path|Alu|Add0~51 )))) # (!\processor|Data_Path|Reg|regfile~753_combout  & ((\processor|Data_Path|Alu|Add0~52_combout  & (!\processor|Data_Path|Alu|Add0~51 )) # (!\processor|Data_Path|Alu|Add0~52_combout  & 
// ((\processor|Data_Path|Alu|Add0~51 ) # (GND)))))
// \processor|Data_Path|Alu|Add0~54  = CARRY((\processor|Data_Path|Reg|regfile~753_combout  & (!\processor|Data_Path|Alu|Add0~52_combout  & !\processor|Data_Path|Alu|Add0~51 )) # (!\processor|Data_Path|Reg|regfile~753_combout  & 
// ((!\processor|Data_Path|Alu|Add0~51 ) # (!\processor|Data_Path|Alu|Add0~52_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~753_combout ),
	.datab(\processor|Data_Path|Alu|Add0~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\processor|Data_Path|Alu|Add0~51 ),
	.combout(\processor|Data_Path|Alu|Add0~53_combout ),
	.cout(\processor|Data_Path|Alu|Add0~54 ));
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~53 .lut_mask = 16'h9617;
defparam \processor|Data_Path|Alu|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N16
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~56 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~56_combout  = \processor|Data_Path|Reg|regfile~773_combout  $ (\processor|Data_Path|Alu|Add0~54  $ (!\processor|Data_Path|Alu|Add0~55_combout ))

	.dataa(gnd),
	.datab(\processor|Data_Path|Reg|regfile~773_combout ),
	.datac(gnd),
	.datad(\processor|Data_Path|Alu|Add0~55_combout ),
	.cin(\processor|Data_Path|Alu|Add0~54 ),
	.combout(\processor|Data_Path|Alu|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~56 .lut_mask = 16'h3CC3;
defparam \processor|Data_Path|Alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\processor|Controller|controller|Decoder0~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Filter|Out~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\processor|Data_Path|Reg|regfile~773_combout ,\processor|Data_Path|Reg|regfile~753_combout ,\processor|Data_Path|Reg|regfile~743_combout ,\processor|Data_Path|Reg|regfile~473_combout ,\processor|Data_Path|Reg|regfile~493_combout ,
\processor|Data_Path|Reg|regfile~513_combout ,\processor|Data_Path|Reg|regfile~533_combout ,\processor|Data_Path|Reg|regfile~553_combout ,\processor|Data_Path|Reg|regfile~573_combout ,\processor|Data_Path|Reg|regfile~593_combout ,
\processor|Data_Path|Reg|regfile~613_combout ,\processor|Data_Path|Reg|regfile~633_combout ,\processor|Data_Path|Reg|regfile~653_combout ,\processor|Data_Path|Reg|regfile~673_combout ,\processor|Data_Path|Reg|regfile~693_combout ,
\processor|Data_Path|Reg|regfile~713_combout }),
	.portaaddr({\processor|Controller|controller|Selector0~0_combout ,\processor|Controller|controller|Selector1~0_combout ,\processor|Controller|controller|Selector2~0_combout ,\processor|Controller|controller|Selector3~0_combout ,
\processor|Controller|controller|Selector4~0_combout ,\processor|Controller|controller|Selector5~0_combout ,\processor|Controller|controller|Selector6~0_combout ,\processor|Controller|controller|Selector7~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "myData.mif";
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "Processor:processor|Datapath:Data_Path|Data_Memory:Dmem|AlteraDmem:unit0|altsyncram:altsyncram_component|altsyncram_u1h1:auto_generated|ALTSYNCRAM";
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006D400000000000000000000000000000000000000080000000000000000000000000003301400000000000000000010AC000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N14
cycloneive_lcell_comb \processor|Data_Path|MUX|W_data[15]~15 (
// Equation(s):
// \processor|Data_Path|MUX|W_data[15]~15_combout  = (\processor|Controller|controller|RF_s~0_combout  & (((\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [15])))) # (!\processor|Controller|controller|RF_s~0_combout  & 
// (\processor|Data_Path|Alu|Add0~56_combout  & (\processor|Data_Path|Alu|Mux14~0_combout )))

	.dataa(\processor|Data_Path|Alu|Add0~56_combout ),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\processor|Controller|controller|RF_s~0_combout ),
	.datad(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|MUX|W_data[15]~15 .lut_mask = 16'hF808;
defparam \processor|Data_Path|MUX|W_data[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N13
dffeas \processor|Data_Path|Reg|regfile~31 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~31 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~764 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~764_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~159_q ) # (\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~31_q  & ((!\processor|Controller|controller|RF_Ra_addr[2]~3_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~31_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~159_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~764_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~764 .lut_mask = 16'hCCE2;
defparam \processor|Data_Path|Reg|regfile~764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~765 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~765_combout  = (\processor|Data_Path|Reg|regfile~764_combout  & (((\processor|Data_Path|Reg|regfile~223_q )) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout ))) # (!\processor|Data_Path|Reg|regfile~764_combout 
//  & (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~95_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~764_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~223_q ),
	.datad(\processor|Data_Path|Reg|regfile~95_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~765_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~765 .lut_mask = 16'hE6A2;
defparam \processor|Data_Path|Reg|regfile~765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~771 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~771_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~191_q ) # (\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~63_q  & ((!\processor|Controller|controller|RF_Ra_addr[2]~3_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~63_q ),
	.datac(\processor|Data_Path|Reg|regfile~191_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~771_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~771 .lut_mask = 16'hAAE4;
defparam \processor|Data_Path|Reg|regfile~771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~772 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~772_combout  = (\processor|Data_Path|Reg|regfile~771_combout  & (((\processor|Data_Path|Reg|regfile~255_q )) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout ))) # (!\processor|Data_Path|Reg|regfile~771_combout 
//  & (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~127_q )))

	.dataa(\processor|Data_Path|Reg|regfile~771_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~127_q ),
	.datad(\processor|Data_Path|Reg|regfile~255_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~772_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~772 .lut_mask = 16'hEA62;
defparam \processor|Data_Path|Reg|regfile~772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~768 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~768_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~79_q ))) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~15_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~15_q ),
	.datac(\processor|Data_Path|Reg|regfile~79_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~768_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~768 .lut_mask = 16'hFA44;
defparam \processor|Data_Path|Reg|regfile~768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~769 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~769_combout  = (\processor|Data_Path|Reg|regfile~768_combout  & ((\processor|Data_Path|Reg|regfile~207_q ) # ((!\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~768_combout 
//  & (((\processor|Data_Path|Reg|regfile~143_q  & \processor|Controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~768_combout ),
	.datab(\processor|Data_Path|Reg|regfile~207_q ),
	.datac(\processor|Data_Path|Reg|regfile~143_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~769_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~769 .lut_mask = 16'hD8AA;
defparam \processor|Data_Path|Reg|regfile~769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~766 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~766_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Controller|controller|RF_Ra_addr[2]~3_combout )) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~111_q )) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~47_q )))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~111_q ),
	.datad(\processor|Data_Path|Reg|regfile~47_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~766_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~766 .lut_mask = 16'hD9C8;
defparam \processor|Data_Path|Reg|regfile~766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~767 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~767_combout  = (\processor|Data_Path|Reg|regfile~766_combout  & (((\processor|Data_Path|Reg|regfile~239_q )) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout ))) # (!\processor|Data_Path|Reg|regfile~766_combout 
//  & (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~175_q )))

	.dataa(\processor|Data_Path|Reg|regfile~766_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~175_q ),
	.datad(\processor|Data_Path|Reg|regfile~239_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~767_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~767 .lut_mask = 16'hEA62;
defparam \processor|Data_Path|Reg|regfile~767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~770 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~770_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~767_combout ) # (\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~769_combout  & ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~769_combout ),
	.datab(\processor|Data_Path|Reg|regfile~767_combout ),
	.datac(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~770_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~770 .lut_mask = 16'hF0CA;
defparam \processor|Data_Path|Reg|regfile~770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~773 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~773_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~770_combout  & ((\processor|Data_Path|Reg|regfile~772_combout ))) # 
// (!\processor|Data_Path|Reg|regfile~770_combout  & (\processor|Data_Path|Reg|regfile~765_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~770_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~765_combout ),
	.datab(\processor|Data_Path|Reg|regfile~772_combout ),
	.datac(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\processor|Data_Path|Reg|regfile~770_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~773_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~773 .lut_mask = 16'hCFA0;
defparam \processor|Data_Path|Reg|regfile~773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N14
cycloneive_lcell_comb \processor|Data_Path|MUX|W_data[14]~14 (
// Equation(s):
// \processor|Data_Path|MUX|W_data[14]~14_combout  = (\processor|Controller|controller|RF_s~0_combout  & (((\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [14])))) # (!\processor|Controller|controller|RF_s~0_combout  & 
// (\processor|Data_Path|Alu|Mux14~0_combout  & ((\processor|Data_Path|Alu|Add0~53_combout ))))

	.dataa(\processor|Controller|controller|RF_s~0_combout ),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [14]),
	.datad(\processor|Data_Path|Alu|Add0~53_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|MUX|W_data[14]~14 .lut_mask = 16'hE4A0;
defparam \processor|Data_Path|MUX|W_data[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y37_N3
dffeas \processor|Data_Path|Reg|regfile~14 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~14 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~748 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~748_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~46_q ) # (\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~14_q  & ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~14_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~46_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~748_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~748 .lut_mask = 16'hCCE2;
defparam \processor|Data_Path|Reg|regfile~748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~749 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~749_combout  = (\processor|Data_Path|Reg|regfile~748_combout  & ((\processor|Data_Path|Reg|regfile~62_q ) # ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Data_Path|Reg|regfile~748_combout  
// & (((\processor|Data_Path|Reg|regfile~30_q  & \processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~748_combout ),
	.datab(\processor|Data_Path|Reg|regfile~62_q ),
	.datac(\processor|Data_Path|Reg|regfile~30_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~749_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~749 .lut_mask = 16'hD8AA;
defparam \processor|Data_Path|Reg|regfile~749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~746 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~746_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~174_q ))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~142_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~142_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~174_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~746_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~746 .lut_mask = 16'hFC22;
defparam \processor|Data_Path|Reg|regfile~746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~747 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~747_combout  = (\processor|Data_Path|Reg|regfile~746_combout  & ((\processor|Data_Path|Reg|regfile~190_q ) # ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Data_Path|Reg|regfile~746_combout 
//  & (((\processor|Data_Path|Reg|regfile~158_q  & \processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~746_combout ),
	.datab(\processor|Data_Path|Reg|regfile~190_q ),
	.datac(\processor|Data_Path|Reg|regfile~158_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~747_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~747 .lut_mask = 16'hD8AA;
defparam \processor|Data_Path|Reg|regfile~747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~750 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~750_combout  = (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (((\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~747_combout ))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~749_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~749_combout ),
	.datac(\processor|Data_Path|Reg|regfile~747_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~750_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~750 .lut_mask = 16'hFA44;
defparam \processor|Data_Path|Reg|regfile~750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~751 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~751_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~222_q ) # (\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~206_q  & ((!\processor|Controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~206_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~222_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~751_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~751 .lut_mask = 16'hCCE2;
defparam \processor|Data_Path|Reg|regfile~751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~752 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~752_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~751_combout  & (\processor|Data_Path|Reg|regfile~254_q )) # (!\processor|Data_Path|Reg|regfile~751_combout  & 
// ((\processor|Data_Path|Reg|regfile~238_q ))))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~751_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~254_q ),
	.datac(\processor|Data_Path|Reg|regfile~238_q ),
	.datad(\processor|Data_Path|Reg|regfile~751_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~752_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~752 .lut_mask = 16'hDDA0;
defparam \processor|Data_Path|Reg|regfile~752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N6
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~744 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~744_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~94_q ))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~78_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~78_q ),
	.datac(\processor|Data_Path|Reg|regfile~94_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~744_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~744 .lut_mask = 16'hFA44;
defparam \processor|Data_Path|Reg|regfile~744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~745 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~745_combout  = (\processor|Data_Path|Reg|regfile~744_combout  & (((\processor|Data_Path|Reg|regfile~126_q )) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout ))) # (!\processor|Data_Path|Reg|regfile~744_combout 
//  & (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~110_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~744_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~126_q ),
	.datad(\processor|Data_Path|Reg|regfile~110_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~745_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~745 .lut_mask = 16'hE6A2;
defparam \processor|Data_Path|Reg|regfile~745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~753 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~753_combout  = (\processor|Data_Path|Reg|regfile~750_combout  & (((\processor|Data_Path|Reg|regfile~752_combout )) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout ))) # 
// (!\processor|Data_Path|Reg|regfile~750_combout  & (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~745_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~750_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~752_combout ),
	.datad(\processor|Data_Path|Reg|regfile~745_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~753_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~753 .lut_mask = 16'hE6A2;
defparam \processor|Data_Path|Reg|regfile~753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N22
cycloneive_lcell_comb \processor|Data_Path|MUX|W_data[13]~13 (
// Equation(s):
// \processor|Data_Path|MUX|W_data[13]~13_combout  = (\processor|Controller|controller|RF_s~0_combout  & (((\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [13])))) # (!\processor|Controller|controller|RF_s~0_combout  & 
// (\processor|Data_Path|Alu|Mux14~0_combout  & (\processor|Data_Path|Alu|Add0~50_combout )))

	.dataa(\processor|Controller|controller|RF_s~0_combout ),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\processor|Data_Path|Alu|Add0~50_combout ),
	.datad(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|MUX|W_data[13]~13 .lut_mask = 16'hEA40;
defparam \processor|Data_Path|MUX|W_data[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N27
dffeas \processor|Data_Path|Reg|regfile~189 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~189 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~741 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~741_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~125_q ))) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~61_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~61_q ),
	.datac(\processor|Data_Path|Reg|regfile~125_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~741_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~741 .lut_mask = 16'hFA44;
defparam \processor|Data_Path|Reg|regfile~741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~742 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~742_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~741_combout  & ((\processor|Data_Path|Reg|regfile~253_q ))) # (!\processor|Data_Path|Reg|regfile~741_combout  & 
// (\processor|Data_Path|Reg|regfile~189_q )))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~741_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~189_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~741_combout ),
	.datad(\processor|Data_Path|Reg|regfile~253_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~742_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~742 .lut_mask = 16'hF838;
defparam \processor|Data_Path|Reg|regfile~742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~734 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~734_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout ) # ((\processor|Data_Path|Reg|regfile~173_q )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~45_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~173_q ),
	.datad(\processor|Data_Path|Reg|regfile~45_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~734_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~734 .lut_mask = 16'hB9A8;
defparam \processor|Data_Path|Reg|regfile~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~735 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~735_combout  = (\processor|Data_Path|Reg|regfile~734_combout  & ((\processor|Data_Path|Reg|regfile~237_q ) # ((!\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\processor|Data_Path|Reg|regfile~734_combout 
//  & (((\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & \processor|Data_Path|Reg|regfile~109_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~734_combout ),
	.datab(\processor|Data_Path|Reg|regfile~237_q ),
	.datac(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\processor|Data_Path|Reg|regfile~109_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~735_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~735 .lut_mask = 16'hDA8A;
defparam \processor|Data_Path|Reg|regfile~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~736 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~736_combout  = (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Controller|controller|RF_Ra_addr[3]~2_combout ) # ((\processor|Data_Path|Reg|regfile~93_q )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~29_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~93_q ),
	.datad(\processor|Data_Path|Reg|regfile~29_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~736_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~736 .lut_mask = 16'hB9A8;
defparam \processor|Data_Path|Reg|regfile~736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~737 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~737_combout  = (\processor|Data_Path|Reg|regfile~736_combout  & ((\processor|Data_Path|Reg|regfile~221_q ) # ((!\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~736_combout 
//  & (((\processor|Data_Path|Reg|regfile~157_q  & \processor|Controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~736_combout ),
	.datab(\processor|Data_Path|Reg|regfile~221_q ),
	.datac(\processor|Data_Path|Reg|regfile~157_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~737_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~737 .lut_mask = 16'hD8AA;
defparam \processor|Data_Path|Reg|regfile~737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~738 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~738_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout ) # ((\processor|Data_Path|Reg|regfile~141_q )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~13_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~141_q ),
	.datad(\processor|Data_Path|Reg|regfile~13_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~738_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~738 .lut_mask = 16'hB9A8;
defparam \processor|Data_Path|Reg|regfile~738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~739 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~739_combout  = (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~738_combout  & (\processor|Data_Path|Reg|regfile~205_q )) # (!\processor|Data_Path|Reg|regfile~738_combout  & 
// ((\processor|Data_Path|Reg|regfile~77_q ))))) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~738_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~205_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~77_q ),
	.datad(\processor|Data_Path|Reg|regfile~738_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~739_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~739 .lut_mask = 16'hBBC0;
defparam \processor|Data_Path|Reg|regfile~739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~740 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~740_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~737_combout ) # ((\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~739_combout  & !\processor|Controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~737_combout ),
	.datab(\processor|Data_Path|Reg|regfile~739_combout ),
	.datac(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~740_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~740 .lut_mask = 16'hF0AC;
defparam \processor|Data_Path|Reg|regfile~740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N6
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~743 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~743_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~740_combout  & (\processor|Data_Path|Reg|regfile~742_combout )) # 
// (!\processor|Data_Path|Reg|regfile~740_combout  & ((\processor|Data_Path|Reg|regfile~735_combout ))))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~740_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~742_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~735_combout ),
	.datad(\processor|Data_Path|Reg|regfile~740_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~743_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~743 .lut_mask = 16'hBBC0;
defparam \processor|Data_Path|Reg|regfile~743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N20
cycloneive_lcell_comb \processor|Data_Path|MUX|W_data[11]~1 (
// Equation(s):
// \processor|Data_Path|MUX|W_data[11]~1_combout  = (\processor|Controller|controller|RF_s~0_combout  & (((\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [11])))) # (!\processor|Controller|controller|RF_s~0_combout  & 
// (\processor|Data_Path|Alu|Add0~45_combout  & (\processor|Data_Path|Alu|Mux14~0_combout )))

	.dataa(\processor|Controller|controller|RF_s~0_combout ),
	.datab(\processor|Data_Path|Alu|Add0~45_combout ),
	.datac(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datad(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|MUX|W_data[11]~1 .lut_mask = 16'hEA40;
defparam \processor|Data_Path|MUX|W_data[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N5
dffeas \processor|Data_Path|Reg|regfile~139 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[11]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~139 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~484 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~484_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~155_q ))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~139_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~139_q ),
	.datac(\processor|Data_Path|Reg|regfile~155_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~484_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~484 .lut_mask = 16'hFA44;
defparam \processor|Data_Path|Reg|regfile~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y39_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~485 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~485_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~484_combout  & ((\processor|Data_Path|Reg|regfile~187_q ))) # (!\processor|Data_Path|Reg|regfile~484_combout  & 
// (\processor|Data_Path|Reg|regfile~171_q )))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~484_combout ))

	.dataa(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~484_combout ),
	.datac(\processor|Data_Path|Reg|regfile~171_q ),
	.datad(\processor|Data_Path|Reg|regfile~187_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~485_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~485 .lut_mask = 16'hEC64;
defparam \processor|Data_Path|Reg|regfile~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~486 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~486_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Controller|controller|RF_Ra_addr[1]~0_combout )) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~107_q )) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~75_q )))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~107_q ),
	.datad(\processor|Data_Path|Reg|regfile~75_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~486_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~486 .lut_mask = 16'hD9C8;
defparam \processor|Data_Path|Reg|regfile~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~487 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~487_combout  = (\processor|Data_Path|Reg|regfile~486_combout  & ((\processor|Data_Path|Reg|regfile~123_q ) # ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Data_Path|Reg|regfile~486_combout 
//  & (((\processor|Data_Path|Reg|regfile~91_q  & \processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~123_q ),
	.datab(\processor|Data_Path|Reg|regfile~486_combout ),
	.datac(\processor|Data_Path|Reg|regfile~91_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~487_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~487 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~488 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~488_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~27_q ) # (\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~11_q  & ((!\processor|Controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~11_q ),
	.datac(\processor|Data_Path|Reg|regfile~27_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~488_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~488 .lut_mask = 16'hAAE4;
defparam \processor|Data_Path|Reg|regfile~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~489 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~489_combout  = (\processor|Data_Path|Reg|regfile~488_combout  & ((\processor|Data_Path|Reg|regfile~59_q ) # ((!\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\processor|Data_Path|Reg|regfile~488_combout  
// & (((\processor|Data_Path|Reg|regfile~43_q  & \processor|Controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~59_q ),
	.datab(\processor|Data_Path|Reg|regfile~488_combout ),
	.datac(\processor|Data_Path|Reg|regfile~43_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~489_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~489 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~490 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~490_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~487_combout )) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~489_combout )))))

	.dataa(\processor|Data_Path|Reg|regfile~487_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~489_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~490_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~490 .lut_mask = 16'hEE30;
defparam \processor|Data_Path|Reg|regfile~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~491 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~491_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~235_q ) # (\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~203_q  & ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~203_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~235_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~491_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~491 .lut_mask = 16'hCCE2;
defparam \processor|Data_Path|Reg|regfile~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~492 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~492_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~491_combout  & ((\processor|Data_Path|Reg|regfile~251_q ))) # (!\processor|Data_Path|Reg|regfile~491_combout  & 
// (\processor|Data_Path|Reg|regfile~219_q )))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~491_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~219_q ),
	.datac(\processor|Data_Path|Reg|regfile~251_q ),
	.datad(\processor|Data_Path|Reg|regfile~491_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~492_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~492 .lut_mask = 16'hF588;
defparam \processor|Data_Path|Reg|regfile~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~493 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~493_combout  = (\processor|Data_Path|Reg|regfile~490_combout  & (((\processor|Data_Path|Reg|regfile~492_combout ) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))) # 
// (!\processor|Data_Path|Reg|regfile~490_combout  & (\processor|Data_Path|Reg|regfile~485_combout  & ((\processor|Controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~485_combout ),
	.datab(\processor|Data_Path|Reg|regfile~490_combout ),
	.datac(\processor|Data_Path|Reg|regfile~492_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~493_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~493 .lut_mask = 16'hE2CC;
defparam \processor|Data_Path|Reg|regfile~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N22
cycloneive_lcell_comb \processor|Data_Path|MUX|W_data[10]~2 (
// Equation(s):
// \processor|Data_Path|MUX|W_data[10]~2_combout  = (\processor|Controller|controller|RF_s~0_combout  & (((\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [10])))) # (!\processor|Controller|controller|RF_s~0_combout  & 
// (\processor|Data_Path|Alu|Mux14~0_combout  & (\processor|Data_Path|Alu|Add0~43_combout )))

	.dataa(\processor|Controller|controller|RF_s~0_combout ),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\processor|Data_Path|Alu|Add0~43_combout ),
	.datad(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|MUX|W_data[10]~2 .lut_mask = 16'hEA40;
defparam \processor|Data_Path|MUX|W_data[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N29
dffeas \processor|Data_Path|Reg|regfile~58 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[10]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~58 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~511 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~511_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~186_q ) # (\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~58_q  & ((!\processor|Controller|controller|RF_Ra_addr[2]~3_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~58_q ),
	.datac(\processor|Data_Path|Reg|regfile~186_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~511_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~511 .lut_mask = 16'hAAE4;
defparam \processor|Data_Path|Reg|regfile~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~512 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~512_combout  = (\processor|Data_Path|Reg|regfile~511_combout  & (((\processor|Data_Path|Reg|regfile~250_q ) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\processor|Data_Path|Reg|regfile~511_combout 
//  & (\processor|Data_Path|Reg|regfile~122_q  & (\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))

	.dataa(\processor|Data_Path|Reg|regfile~511_combout ),
	.datab(\processor|Data_Path|Reg|regfile~122_q ),
	.datac(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\processor|Data_Path|Reg|regfile~250_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~512_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~512 .lut_mask = 16'hEA4A;
defparam \processor|Data_Path|Reg|regfile~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~508 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~508_combout  = (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~74_q ) # (\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~10_q  & ((!\processor|Controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~10_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~74_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~508_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~508 .lut_mask = 16'hCCE2;
defparam \processor|Data_Path|Reg|regfile~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~509 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~509_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~508_combout  & (\processor|Data_Path|Reg|regfile~202_q )) # (!\processor|Data_Path|Reg|regfile~508_combout  & 
// ((\processor|Data_Path|Reg|regfile~138_q ))))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~508_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~202_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~138_q ),
	.datad(\processor|Data_Path|Reg|regfile~508_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~509_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~509 .lut_mask = 16'hBBC0;
defparam \processor|Data_Path|Reg|regfile~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~506 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~506_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Controller|controller|RF_Ra_addr[2]~3_combout )) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~106_q )) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~42_q )))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~106_q ),
	.datad(\processor|Data_Path|Reg|regfile~42_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~506_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~506 .lut_mask = 16'hD9C8;
defparam \processor|Data_Path|Reg|regfile~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~507 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~507_combout  = (\processor|Data_Path|Reg|regfile~506_combout  & (((\processor|Data_Path|Reg|regfile~234_q )) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout ))) # (!\processor|Data_Path|Reg|regfile~506_combout 
//  & (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~170_q )))

	.dataa(\processor|Data_Path|Reg|regfile~506_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~170_q ),
	.datad(\processor|Data_Path|Reg|regfile~234_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~507_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~507 .lut_mask = 16'hEA62;
defparam \processor|Data_Path|Reg|regfile~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~510 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~510_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Controller|controller|RF_Ra_addr[0]~1_combout ) # ((\processor|Data_Path|Reg|regfile~507_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~509_combout )))

	.dataa(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~509_combout ),
	.datad(\processor|Data_Path|Reg|regfile~507_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~510_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~510 .lut_mask = 16'hBA98;
defparam \processor|Data_Path|Reg|regfile~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~504 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~504_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout ) # ((\processor|Data_Path|Reg|regfile~154_q )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~26_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~154_q ),
	.datad(\processor|Data_Path|Reg|regfile~26_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~504_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~504 .lut_mask = 16'hB9A8;
defparam \processor|Data_Path|Reg|regfile~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~505 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~505_combout  = (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~504_combout  & ((\processor|Data_Path|Reg|regfile~218_q ))) # (!\processor|Data_Path|Reg|regfile~504_combout  & 
// (\processor|Data_Path|Reg|regfile~90_q )))) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~504_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~90_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~218_q ),
	.datad(\processor|Data_Path|Reg|regfile~504_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~505_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~505 .lut_mask = 16'hF388;
defparam \processor|Data_Path|Reg|regfile~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~513 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~513_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~510_combout  & (\processor|Data_Path|Reg|regfile~512_combout )) # 
// (!\processor|Data_Path|Reg|regfile~510_combout  & ((\processor|Data_Path|Reg|regfile~505_combout ))))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~510_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~512_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~510_combout ),
	.datad(\processor|Data_Path|Reg|regfile~505_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~513_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~513 .lut_mask = 16'hBCB0;
defparam \processor|Data_Path|Reg|regfile~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N0
cycloneive_lcell_comb \processor|Data_Path|MUX|W_data[9]~3 (
// Equation(s):
// \processor|Data_Path|MUX|W_data[9]~3_combout  = (\processor|Controller|controller|RF_s~0_combout  & (((\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [9])))) # (!\processor|Controller|controller|RF_s~0_combout  & 
// (\processor|Data_Path|Alu|Mux14~0_combout  & (\processor|Data_Path|Alu|Add0~41_combout )))

	.dataa(\processor|Controller|controller|RF_s~0_combout ),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\processor|Data_Path|Alu|Add0~41_combout ),
	.datad(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|MUX|W_data[9]~3 .lut_mask = 16'hEA40;
defparam \processor|Data_Path|MUX|W_data[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N17
dffeas \processor|Data_Path|Reg|regfile~121 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~121 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~524 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~524_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~89_q ))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~73_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~73_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~89_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~524_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~524 .lut_mask = 16'hFC22;
defparam \processor|Data_Path|Reg|regfile~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~525 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~525_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~524_combout  & (\processor|Data_Path|Reg|regfile~121_q )) # (!\processor|Data_Path|Reg|regfile~524_combout  & 
// ((\processor|Data_Path|Reg|regfile~105_q ))))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~524_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~121_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~105_q ),
	.datad(\processor|Data_Path|Reg|regfile~524_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~525_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~525 .lut_mask = 16'hBBC0;
defparam \processor|Data_Path|Reg|regfile~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~531 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~531_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~217_q ))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~201_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~201_q ),
	.datac(\processor|Data_Path|Reg|regfile~217_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~531_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~531 .lut_mask = 16'hFA44;
defparam \processor|Data_Path|Reg|regfile~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N2
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~532 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~532_combout  = (\processor|Data_Path|Reg|regfile~531_combout  & (((\processor|Data_Path|Reg|regfile~249_q ) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\processor|Data_Path|Reg|regfile~531_combout 
//  & (\processor|Data_Path|Reg|regfile~233_q  & (\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))

	.dataa(\processor|Data_Path|Reg|regfile~531_combout ),
	.datab(\processor|Data_Path|Reg|regfile~233_q ),
	.datac(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\processor|Data_Path|Reg|regfile~249_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~532_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~532 .lut_mask = 16'hEA4A;
defparam \processor|Data_Path|Reg|regfile~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N2
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~528 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~528_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~41_q ))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~9_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~9_q ),
	.datac(\processor|Data_Path|Reg|regfile~41_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~528_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~528 .lut_mask = 16'hFA44;
defparam \processor|Data_Path|Reg|regfile~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~529 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~529_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~528_combout  & ((\processor|Data_Path|Reg|regfile~57_q ))) # (!\processor|Data_Path|Reg|regfile~528_combout  & 
// (\processor|Data_Path|Reg|regfile~25_q )))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~528_combout ))

	.dataa(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~528_combout ),
	.datac(\processor|Data_Path|Reg|regfile~25_q ),
	.datad(\processor|Data_Path|Reg|regfile~57_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~529_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~529 .lut_mask = 16'hEC64;
defparam \processor|Data_Path|Reg|regfile~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~526 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~526_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~169_q ) # (\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~137_q  & ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~137_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~169_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~526_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~526 .lut_mask = 16'hCCE2;
defparam \processor|Data_Path|Reg|regfile~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~527 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~527_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~526_combout  & (\processor|Data_Path|Reg|regfile~185_q )) # (!\processor|Data_Path|Reg|regfile~526_combout  & 
// ((\processor|Data_Path|Reg|regfile~153_q ))))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~526_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~185_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~153_q ),
	.datad(\processor|Data_Path|Reg|regfile~526_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~527_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~527 .lut_mask = 16'hBBC0;
defparam \processor|Data_Path|Reg|regfile~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~530 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~530_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout ) # ((\processor|Data_Path|Reg|regfile~527_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~529_combout )))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~529_combout ),
	.datad(\processor|Data_Path|Reg|regfile~527_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~530_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~530 .lut_mask = 16'hBA98;
defparam \processor|Data_Path|Reg|regfile~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~533 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~533_combout  = (\processor|Data_Path|Reg|regfile~530_combout  & (((\processor|Data_Path|Reg|regfile~532_combout ) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # 
// (!\processor|Data_Path|Reg|regfile~530_combout  & (\processor|Data_Path|Reg|regfile~525_combout  & ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~525_combout ),
	.datab(\processor|Data_Path|Reg|regfile~532_combout ),
	.datac(\processor|Data_Path|Reg|regfile~530_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~533_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~533 .lut_mask = 16'hCAF0;
defparam \processor|Data_Path|Reg|regfile~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N22
cycloneive_lcell_comb \processor|Data_Path|MUX|W_data[8]~4 (
// Equation(s):
// \processor|Data_Path|MUX|W_data[8]~4_combout  = (\processor|Controller|controller|RF_s~0_combout  & (((\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [8])))) # (!\processor|Controller|controller|RF_s~0_combout  & 
// (\processor|Data_Path|Alu|Add0~39_combout  & (\processor|Data_Path|Alu|Mux14~0_combout )))

	.dataa(\processor|Data_Path|Alu|Add0~39_combout ),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [8]),
	.datad(\processor|Controller|controller|RF_s~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|MUX|W_data[8]~4 .lut_mask = 16'hF088;
defparam \processor|Data_Path|MUX|W_data[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N3
dffeas \processor|Data_Path|Reg|regfile~104 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~104 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~544 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~544_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~168_q ) # (\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~40_q  & ((!\processor|Controller|controller|RF_Ra_addr[2]~3_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~40_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~168_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~544_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~544 .lut_mask = 16'hCCE2;
defparam \processor|Data_Path|Reg|regfile~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~545 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~545_combout  = (\processor|Data_Path|Reg|regfile~544_combout  & (((\processor|Data_Path|Reg|regfile~232_q ) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\processor|Data_Path|Reg|regfile~544_combout 
//  & (\processor|Data_Path|Reg|regfile~104_q  & ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~104_q ),
	.datab(\processor|Data_Path|Reg|regfile~544_combout ),
	.datac(\processor|Data_Path|Reg|regfile~232_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~545_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~545 .lut_mask = 16'hE2CC;
defparam \processor|Data_Path|Reg|regfile~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~546 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~546_combout  = (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Controller|controller|RF_Ra_addr[3]~2_combout ) # ((\processor|Data_Path|Reg|regfile~88_q )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~24_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~88_q ),
	.datad(\processor|Data_Path|Reg|regfile~24_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~546_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~546 .lut_mask = 16'hB9A8;
defparam \processor|Data_Path|Reg|regfile~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~547 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~547_combout  = (\processor|Data_Path|Reg|regfile~546_combout  & ((\processor|Data_Path|Reg|regfile~216_q ) # ((!\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~546_combout 
//  & (((\processor|Data_Path|Reg|regfile~152_q  & \processor|Controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~216_q ),
	.datab(\processor|Data_Path|Reg|regfile~546_combout ),
	.datac(\processor|Data_Path|Reg|regfile~152_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~547_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~547 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~548 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~548_combout  = (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Controller|controller|RF_Ra_addr[3]~2_combout )) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~136_q )) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~8_q )))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~136_q ),
	.datad(\processor|Data_Path|Reg|regfile~8_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~548_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~548 .lut_mask = 16'hD9C8;
defparam \processor|Data_Path|Reg|regfile~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~549 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~549_combout  = (\processor|Data_Path|Reg|regfile~548_combout  & ((\processor|Data_Path|Reg|regfile~200_q ) # ((!\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\processor|Data_Path|Reg|regfile~548_combout 
//  & (((\processor|Data_Path|Reg|regfile~72_q  & \processor|Controller|controller|RF_Ra_addr[2]~3_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~200_q ),
	.datab(\processor|Data_Path|Reg|regfile~548_combout ),
	.datac(\processor|Data_Path|Reg|regfile~72_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~549_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~549 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~550 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~550_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~547_combout )) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~549_combout )))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~547_combout ),
	.datac(\processor|Data_Path|Reg|regfile~549_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~550_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~550 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~551 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~551_combout  = (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~120_q ) # (\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~56_q  & ((!\processor|Controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~56_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~120_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~551_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~551 .lut_mask = 16'hCCE2;
defparam \processor|Data_Path|Reg|regfile~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~552 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~552_combout  = (\processor|Data_Path|Reg|regfile~551_combout  & (((\processor|Data_Path|Reg|regfile~248_q ) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~551_combout 
//  & (\processor|Data_Path|Reg|regfile~184_q  & (\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))

	.dataa(\processor|Data_Path|Reg|regfile~551_combout ),
	.datab(\processor|Data_Path|Reg|regfile~184_q ),
	.datac(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datad(\processor|Data_Path|Reg|regfile~248_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~552_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~552 .lut_mask = 16'hEA4A;
defparam \processor|Data_Path|Reg|regfile~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~553 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~553_combout  = (\processor|Data_Path|Reg|regfile~550_combout  & (((\processor|Data_Path|Reg|regfile~552_combout ) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\processor|Data_Path|Reg|regfile~550_combout  & (\processor|Data_Path|Reg|regfile~545_combout  & (\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))

	.dataa(\processor|Data_Path|Reg|regfile~545_combout ),
	.datab(\processor|Data_Path|Reg|regfile~550_combout ),
	.datac(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\processor|Data_Path|Reg|regfile~552_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~553_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~553 .lut_mask = 16'hEC2C;
defparam \processor|Data_Path|Reg|regfile~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N2
cycloneive_lcell_comb \processor|Data_Path|MUX|W_data[7]~5 (
// Equation(s):
// \processor|Data_Path|MUX|W_data[7]~5_combout  = (\processor|Controller|controller|RF_s~0_combout  & (((\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [7])))) # (!\processor|Controller|controller|RF_s~0_combout  & 
// (\processor|Data_Path|Alu|Add0~37_combout  & (\processor|Data_Path|Alu|Mux14~0_combout )))

	.dataa(\processor|Controller|controller|RF_s~0_combout ),
	.datab(\processor|Data_Path|Alu|Add0~37_combout ),
	.datac(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datad(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|MUX|W_data[7]~5 .lut_mask = 16'hEA40;
defparam \processor|Data_Path|MUX|W_data[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N21
dffeas \processor|Data_Path|Reg|regfile~119 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[7]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~119 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~566 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~566_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~103_q ) # (\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~71_q  & ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~71_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~103_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~566_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~566 .lut_mask = 16'hCCE2;
defparam \processor|Data_Path|Reg|regfile~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N6
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~567 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~567_combout  = (\processor|Data_Path|Reg|regfile~566_combout  & ((\processor|Data_Path|Reg|regfile~119_q ) # ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Data_Path|Reg|regfile~566_combout 
//  & (((\processor|Data_Path|Reg|regfile~87_q  & \processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~119_q ),
	.datab(\processor|Data_Path|Reg|regfile~566_combout ),
	.datac(\processor|Data_Path|Reg|regfile~87_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~567_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~567 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~568 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~568_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~23_q ))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~7_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~7_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~23_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~568_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~568 .lut_mask = 16'hFC22;
defparam \processor|Data_Path|Reg|regfile~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~569 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~569_combout  = (\processor|Data_Path|Reg|regfile~568_combout  & (((\processor|Data_Path|Reg|regfile~55_q )) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout ))) # (!\processor|Data_Path|Reg|regfile~568_combout  
// & (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~39_q )))

	.dataa(\processor|Data_Path|Reg|regfile~568_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~39_q ),
	.datad(\processor|Data_Path|Reg|regfile~55_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~569_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~569 .lut_mask = 16'hEA62;
defparam \processor|Data_Path|Reg|regfile~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~570 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~570_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~567_combout )) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~569_combout )))))

	.dataa(\processor|Data_Path|Reg|regfile~567_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~569_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~570_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~570 .lut_mask = 16'hEE30;
defparam \processor|Data_Path|Reg|regfile~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~564 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~564_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~151_q ))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~135_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~135_q ),
	.datac(\processor|Data_Path|Reg|regfile~151_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~564_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~564 .lut_mask = 16'hFA44;
defparam \processor|Data_Path|Reg|regfile~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~565 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~565_combout  = (\processor|Data_Path|Reg|regfile~564_combout  & ((\processor|Data_Path|Reg|regfile~183_q ) # ((!\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\processor|Data_Path|Reg|regfile~564_combout 
//  & (((\processor|Data_Path|Reg|regfile~167_q  & \processor|Controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~183_q ),
	.datab(\processor|Data_Path|Reg|regfile~564_combout ),
	.datac(\processor|Data_Path|Reg|regfile~167_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~565_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~565 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~571 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~571_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~231_q ))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~199_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~199_q ),
	.datac(\processor|Data_Path|Reg|regfile~231_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~571_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~571 .lut_mask = 16'hFA44;
defparam \processor|Data_Path|Reg|regfile~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~572 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~572_combout  = (\processor|Data_Path|Reg|regfile~571_combout  & ((\processor|Data_Path|Reg|regfile~247_q ) # ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Data_Path|Reg|regfile~571_combout 
//  & (((\processor|Data_Path|Reg|regfile~215_q  & \processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~247_q ),
	.datab(\processor|Data_Path|Reg|regfile~215_q ),
	.datac(\processor|Data_Path|Reg|regfile~571_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~572_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~572 .lut_mask = 16'hACF0;
defparam \processor|Data_Path|Reg|regfile~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~573 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~573_combout  = (\processor|Data_Path|Reg|regfile~570_combout  & (((\processor|Data_Path|Reg|regfile~572_combout ) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))) # 
// (!\processor|Data_Path|Reg|regfile~570_combout  & (\processor|Data_Path|Reg|regfile~565_combout  & ((\processor|Controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~570_combout ),
	.datab(\processor|Data_Path|Reg|regfile~565_combout ),
	.datac(\processor|Data_Path|Reg|regfile~572_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~573_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~573 .lut_mask = 16'hE4AA;
defparam \processor|Data_Path|Reg|regfile~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N0
cycloneive_lcell_comb \processor|Data_Path|MUX|W_data[6]~6 (
// Equation(s):
// \processor|Data_Path|MUX|W_data[6]~6_combout  = (\processor|Controller|controller|RF_s~0_combout  & (((\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [6])))) # (!\processor|Controller|controller|RF_s~0_combout  & 
// (\processor|Data_Path|Alu|Add0~35_combout  & ((\processor|Data_Path|Alu|Mux14~0_combout ))))

	.dataa(\processor|Data_Path|Alu|Add0~35_combout ),
	.datab(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\processor|Controller|controller|RF_s~0_combout ),
	.datad(\processor|Data_Path|Alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|MUX|W_data[6]~6 .lut_mask = 16'hCAC0;
defparam \processor|Data_Path|MUX|W_data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N3
dffeas \processor|Data_Path|Reg|regfile~198 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~198 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~588 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~588_combout  = (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~70_q ) # (\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~6_q  & ((!\processor|Controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~6_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~70_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~588_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~588 .lut_mask = 16'hCCE2;
defparam \processor|Data_Path|Reg|regfile~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~589 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~589_combout  = (\processor|Data_Path|Reg|regfile~588_combout  & ((\processor|Data_Path|Reg|regfile~198_q ) # ((!\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~588_combout 
//  & (((\processor|Data_Path|Reg|regfile~134_q  & \processor|Controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~198_q ),
	.datab(\processor|Data_Path|Reg|regfile~588_combout ),
	.datac(\processor|Data_Path|Reg|regfile~134_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~589_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~589 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~586 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~586_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Controller|controller|RF_Ra_addr[2]~3_combout )) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~102_q )) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~38_q )))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~102_q ),
	.datad(\processor|Data_Path|Reg|regfile~38_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~586_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~586 .lut_mask = 16'hD9C8;
defparam \processor|Data_Path|Reg|regfile~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~587 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~587_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~586_combout  & (\processor|Data_Path|Reg|regfile~230_q )) # (!\processor|Data_Path|Reg|regfile~586_combout  & 
// ((\processor|Data_Path|Reg|regfile~166_q ))))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~586_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~230_q ),
	.datac(\processor|Data_Path|Reg|regfile~166_q ),
	.datad(\processor|Data_Path|Reg|regfile~586_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~587_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~587 .lut_mask = 16'hDDA0;
defparam \processor|Data_Path|Reg|regfile~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~590 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~590_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~587_combout ))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~589_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~589_combout ),
	.datab(\processor|Data_Path|Reg|regfile~587_combout ),
	.datac(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~590_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~590 .lut_mask = 16'hFC0A;
defparam \processor|Data_Path|Reg|regfile~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~591 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~591_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~182_q ) # (\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~54_q  & ((!\processor|Controller|controller|RF_Ra_addr[2]~3_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~54_q ),
	.datac(\processor|Data_Path|Reg|regfile~182_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~591_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~591 .lut_mask = 16'hAAE4;
defparam \processor|Data_Path|Reg|regfile~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~592 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~592_combout  = (\processor|Data_Path|Reg|regfile~591_combout  & (((\processor|Data_Path|Reg|regfile~246_q ) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\processor|Data_Path|Reg|regfile~591_combout 
//  & (\processor|Data_Path|Reg|regfile~118_q  & (\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))

	.dataa(\processor|Data_Path|Reg|regfile~591_combout ),
	.datab(\processor|Data_Path|Reg|regfile~118_q ),
	.datac(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\processor|Data_Path|Reg|regfile~246_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~592_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~592 .lut_mask = 16'hEA4A;
defparam \processor|Data_Path|Reg|regfile~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~584 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~584_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout ) # ((\processor|Data_Path|Reg|regfile~150_q )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~22_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~150_q ),
	.datad(\processor|Data_Path|Reg|regfile~22_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~584_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~584 .lut_mask = 16'hB9A8;
defparam \processor|Data_Path|Reg|regfile~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~585 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~585_combout  = (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~584_combout  & ((\processor|Data_Path|Reg|regfile~214_q ))) # (!\processor|Data_Path|Reg|regfile~584_combout  & 
// (\processor|Data_Path|Reg|regfile~86_q )))) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~584_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~86_q ),
	.datac(\processor|Data_Path|Reg|regfile~214_q ),
	.datad(\processor|Data_Path|Reg|regfile~584_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~585_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~585 .lut_mask = 16'hF588;
defparam \processor|Data_Path|Reg|regfile~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~593 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~593_combout  = (\processor|Data_Path|Reg|regfile~590_combout  & ((\processor|Data_Path|Reg|regfile~592_combout ) # ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # 
// (!\processor|Data_Path|Reg|regfile~590_combout  & (((\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & \processor|Data_Path|Reg|regfile~585_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~590_combout ),
	.datab(\processor|Data_Path|Reg|regfile~592_combout ),
	.datac(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\processor|Data_Path|Reg|regfile~585_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~593_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~593 .lut_mask = 16'hDA8A;
defparam \processor|Data_Path|Reg|regfile~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N4
cycloneive_lcell_comb \processor|Data_Path|MUX|W_data[5]~7 (
// Equation(s):
// \processor|Data_Path|MUX|W_data[5]~7_combout  = (\processor|Controller|controller|RF_s~0_combout  & (((\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [5])))) # (!\processor|Controller|controller|RF_s~0_combout  & 
// (\processor|Data_Path|Alu|Mux14~0_combout  & (\processor|Data_Path|Alu|Add0~33_combout )))

	.dataa(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datab(\processor|Data_Path|Alu|Add0~33_combout ),
	.datac(\processor|Controller|controller|RF_s~0_combout ),
	.datad(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|MUX|W_data[5]~7 .lut_mask = 16'hF808;
defparam \processor|Data_Path|MUX|W_data[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N11
dffeas \processor|Data_Path|Reg|regfile~133 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~133 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~606 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~606_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~165_q ))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~133_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~133_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~165_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~606_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~606 .lut_mask = 16'hFC22;
defparam \processor|Data_Path|Reg|regfile~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~607 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~607_combout  = (\processor|Data_Path|Reg|regfile~606_combout  & ((\processor|Data_Path|Reg|regfile~181_q ) # ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Data_Path|Reg|regfile~606_combout 
//  & (((\processor|Data_Path|Reg|regfile~149_q  & \processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~606_combout ),
	.datab(\processor|Data_Path|Reg|regfile~181_q ),
	.datac(\processor|Data_Path|Reg|regfile~149_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~607_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~607 .lut_mask = 16'hD8AA;
defparam \processor|Data_Path|Reg|regfile~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N6
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~608 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~608_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~37_q ))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~5_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~5_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~37_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~608_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~608 .lut_mask = 16'hFC22;
defparam \processor|Data_Path|Reg|regfile~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~609 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~609_combout  = (\processor|Data_Path|Reg|regfile~608_combout  & ((\processor|Data_Path|Reg|regfile~53_q ) # ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Data_Path|Reg|regfile~608_combout  
// & (((\processor|Data_Path|Reg|regfile~21_q  & \processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~608_combout ),
	.datab(\processor|Data_Path|Reg|regfile~53_q ),
	.datac(\processor|Data_Path|Reg|regfile~21_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~609_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~609 .lut_mask = 16'hD8AA;
defparam \processor|Data_Path|Reg|regfile~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~610 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~610_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~607_combout ) # ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~609_combout  & !\processor|Controller|controller|RF_Ra_addr[2]~3_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~607_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~609_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~610_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~610 .lut_mask = 16'hCCB8;
defparam \processor|Data_Path|Reg|regfile~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~611 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~611_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~213_q ) # (\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~197_q  & ((!\processor|Controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~197_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~213_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~611_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~611 .lut_mask = 16'hCCE2;
defparam \processor|Data_Path|Reg|regfile~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~612 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~612_combout  = (\processor|Data_Path|Reg|regfile~611_combout  & (((\processor|Data_Path|Reg|regfile~245_q ) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\processor|Data_Path|Reg|regfile~611_combout 
//  & (\processor|Data_Path|Reg|regfile~229_q  & (\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))

	.dataa(\processor|Data_Path|Reg|regfile~611_combout ),
	.datab(\processor|Data_Path|Reg|regfile~229_q ),
	.datac(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\processor|Data_Path|Reg|regfile~245_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~612_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~612 .lut_mask = 16'hEA4A;
defparam \processor|Data_Path|Reg|regfile~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~604 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~604_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~85_q ))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~69_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~69_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~85_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~604_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~604 .lut_mask = 16'hFC22;
defparam \processor|Data_Path|Reg|regfile~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~605 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~605_combout  = (\processor|Data_Path|Reg|regfile~604_combout  & (((\processor|Data_Path|Reg|regfile~117_q )) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout ))) # (!\processor|Data_Path|Reg|regfile~604_combout 
//  & (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~101_q )))

	.dataa(\processor|Data_Path|Reg|regfile~604_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~101_q ),
	.datad(\processor|Data_Path|Reg|regfile~117_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~605_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~605 .lut_mask = 16'hEA62;
defparam \processor|Data_Path|Reg|regfile~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~613 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~613_combout  = (\processor|Data_Path|Reg|regfile~610_combout  & ((\processor|Data_Path|Reg|regfile~612_combout ) # ((!\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # 
// (!\processor|Data_Path|Reg|regfile~610_combout  & (((\processor|Data_Path|Reg|regfile~605_combout  & \processor|Controller|controller|RF_Ra_addr[2]~3_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~610_combout ),
	.datab(\processor|Data_Path|Reg|regfile~612_combout ),
	.datac(\processor|Data_Path|Reg|regfile~605_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~613_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~613 .lut_mask = 16'hD8AA;
defparam \processor|Data_Path|Reg|regfile~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N14
cycloneive_lcell_comb \processor|Data_Path|MUX|W_data[4]~8 (
// Equation(s):
// \processor|Data_Path|MUX|W_data[4]~8_combout  = (\processor|Controller|controller|RF_s~0_combout  & (((\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [4])))) # (!\processor|Controller|controller|RF_s~0_combout  & 
// (\processor|Data_Path|Alu|Add0~31_combout  & ((\processor|Data_Path|Alu|Mux14~0_combout ))))

	.dataa(\processor|Data_Path|Alu|Add0~31_combout ),
	.datab(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [4]),
	.datac(\processor|Controller|controller|RF_s~0_combout ),
	.datad(\processor|Data_Path|Alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|MUX|W_data[4]~8 .lut_mask = 16'hCAC0;
defparam \processor|Data_Path|MUX|W_data[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N13
dffeas \processor|Data_Path|Reg|regfile~196 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~196 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N6
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~628 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~628_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout ) # ((\processor|Data_Path|Reg|regfile~132_q )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~4_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~132_q ),
	.datad(\processor|Data_Path|Reg|regfile~4_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~628_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~628 .lut_mask = 16'hB9A8;
defparam \processor|Data_Path|Reg|regfile~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~629 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~629_combout  = (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~628_combout  & (\processor|Data_Path|Reg|regfile~196_q )) # (!\processor|Data_Path|Reg|regfile~628_combout  & 
// ((\processor|Data_Path|Reg|regfile~68_q ))))) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~628_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~196_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~68_q ),
	.datad(\processor|Data_Path|Reg|regfile~628_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~629_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~629 .lut_mask = 16'hBBC0;
defparam \processor|Data_Path|Reg|regfile~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~626 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~626_combout  = (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~84_q ) # (\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~20_q  & ((!\processor|Controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~20_q ),
	.datac(\processor|Data_Path|Reg|regfile~84_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~626_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~626 .lut_mask = 16'hAAE4;
defparam \processor|Data_Path|Reg|regfile~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~627 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~627_combout  = (\processor|Data_Path|Reg|regfile~626_combout  & ((\processor|Data_Path|Reg|regfile~212_q ) # ((!\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~626_combout 
//  & (((\processor|Data_Path|Reg|regfile~148_q  & \processor|Controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~212_q ),
	.datab(\processor|Data_Path|Reg|regfile~626_combout ),
	.datac(\processor|Data_Path|Reg|regfile~148_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~627_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~627 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~630 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~630_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~627_combout ) # (\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~629_combout  & ((!\processor|Controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~629_combout ),
	.datab(\processor|Data_Path|Reg|regfile~627_combout ),
	.datac(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~630_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~630 .lut_mask = 16'hF0CA;
defparam \processor|Data_Path|Reg|regfile~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~624 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~624_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout ) # ((\processor|Data_Path|Reg|regfile~164_q )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~36_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~164_q ),
	.datad(\processor|Data_Path|Reg|regfile~36_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~624_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~624 .lut_mask = 16'hB9A8;
defparam \processor|Data_Path|Reg|regfile~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~625 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~625_combout  = (\processor|Data_Path|Reg|regfile~624_combout  & (((\processor|Data_Path|Reg|regfile~228_q )) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout ))) # (!\processor|Data_Path|Reg|regfile~624_combout 
//  & (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~100_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~624_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~228_q ),
	.datad(\processor|Data_Path|Reg|regfile~100_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~625_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~625 .lut_mask = 16'hE6A2;
defparam \processor|Data_Path|Reg|regfile~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~631 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~631_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~116_q ))) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~52_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~52_q ),
	.datac(\processor|Data_Path|Reg|regfile~116_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~631_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~631 .lut_mask = 16'hFA44;
defparam \processor|Data_Path|Reg|regfile~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N6
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~632 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~632_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~631_combout  & (\processor|Data_Path|Reg|regfile~244_q )) # (!\processor|Data_Path|Reg|regfile~631_combout  & 
// ((\processor|Data_Path|Reg|regfile~180_q ))))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~631_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~244_q ),
	.datac(\processor|Data_Path|Reg|regfile~180_q ),
	.datad(\processor|Data_Path|Reg|regfile~631_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~632_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~632 .lut_mask = 16'hDDA0;
defparam \processor|Data_Path|Reg|regfile~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~633 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~633_combout  = (\processor|Data_Path|Reg|regfile~630_combout  & (((\processor|Data_Path|Reg|regfile~632_combout )) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout ))) # 
// (!\processor|Data_Path|Reg|regfile~630_combout  & (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~625_combout )))

	.dataa(\processor|Data_Path|Reg|regfile~630_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~625_combout ),
	.datad(\processor|Data_Path|Reg|regfile~632_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~633_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~633 .lut_mask = 16'hEA62;
defparam \processor|Data_Path|Reg|regfile~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N6
cycloneive_lcell_comb \processor|Data_Path|MUX|W_data[3]~9 (
// Equation(s):
// \processor|Data_Path|MUX|W_data[3]~9_combout  = (\processor|Controller|controller|RF_s~0_combout  & (((\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [3])))) # (!\processor|Controller|controller|RF_s~0_combout  & 
// (\processor|Data_Path|Alu|Add0~29_combout  & (\processor|Data_Path|Alu|Mux14~0_combout )))

	.dataa(\processor|Controller|controller|RF_s~0_combout ),
	.datab(\processor|Data_Path|Alu|Add0~29_combout ),
	.datac(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datad(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|MUX|W_data[3]~9 .lut_mask = 16'hEA40;
defparam \processor|Data_Path|MUX|W_data[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N3
dffeas \processor|Data_Path|Reg|regfile~67 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[3]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~67 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~646 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~646_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~99_q ) # (\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~67_q  & ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~67_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~99_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~646_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~646 .lut_mask = 16'hCCE2;
defparam \processor|Data_Path|Reg|regfile~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~647 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~647_combout  = (\processor|Data_Path|Reg|regfile~646_combout  & ((\processor|Data_Path|Reg|regfile~115_q ) # ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Data_Path|Reg|regfile~646_combout 
//  & (((\processor|Data_Path|Reg|regfile~83_q  & \processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~646_combout ),
	.datab(\processor|Data_Path|Reg|regfile~115_q ),
	.datac(\processor|Data_Path|Reg|regfile~83_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~647_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~647 .lut_mask = 16'hD8AA;
defparam \processor|Data_Path|Reg|regfile~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~648 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~648_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~19_q ) # (\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~3_q  & ((!\processor|Controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~3_q ),
	.datac(\processor|Data_Path|Reg|regfile~19_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~648_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~648 .lut_mask = 16'hAAE4;
defparam \processor|Data_Path|Reg|regfile~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~649 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~649_combout  = (\processor|Data_Path|Reg|regfile~648_combout  & ((\processor|Data_Path|Reg|regfile~51_q ) # ((!\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\processor|Data_Path|Reg|regfile~648_combout  
// & (((\processor|Data_Path|Reg|regfile~35_q  & \processor|Controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~51_q ),
	.datab(\processor|Data_Path|Reg|regfile~648_combout ),
	.datac(\processor|Data_Path|Reg|regfile~35_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~649_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~649 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y38_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~650 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~650_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~647_combout )) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~649_combout )))))

	.dataa(\processor|Data_Path|Reg|regfile~647_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~649_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~650_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~650 .lut_mask = 16'hEE30;
defparam \processor|Data_Path|Reg|regfile~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~644 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~644_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~147_q ))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~131_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~131_q ),
	.datac(\processor|Data_Path|Reg|regfile~147_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~644_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~644 .lut_mask = 16'hFA44;
defparam \processor|Data_Path|Reg|regfile~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~645 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~645_combout  = (\processor|Data_Path|Reg|regfile~644_combout  & (((\processor|Data_Path|Reg|regfile~179_q )) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout ))) # (!\processor|Data_Path|Reg|regfile~644_combout 
//  & (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~163_q )))

	.dataa(\processor|Data_Path|Reg|regfile~644_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~163_q ),
	.datad(\processor|Data_Path|Reg|regfile~179_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~645_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~645 .lut_mask = 16'hEA62;
defparam \processor|Data_Path|Reg|regfile~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~651 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~651_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~227_q ))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~195_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~195_q ),
	.datac(\processor|Data_Path|Reg|regfile~227_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~651_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~651 .lut_mask = 16'hFA44;
defparam \processor|Data_Path|Reg|regfile~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~652 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~652_combout  = (\processor|Data_Path|Reg|regfile~651_combout  & ((\processor|Data_Path|Reg|regfile~243_q ) # ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Data_Path|Reg|regfile~651_combout 
//  & (((\processor|Data_Path|Reg|regfile~211_q  & \processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~243_q ),
	.datab(\processor|Data_Path|Reg|regfile~211_q ),
	.datac(\processor|Data_Path|Reg|regfile~651_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~652_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~652 .lut_mask = 16'hACF0;
defparam \processor|Data_Path|Reg|regfile~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~653 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~653_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~650_combout  & ((\processor|Data_Path|Reg|regfile~652_combout ))) # 
// (!\processor|Data_Path|Reg|regfile~650_combout  & (\processor|Data_Path|Reg|regfile~645_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~650_combout ))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~650_combout ),
	.datac(\processor|Data_Path|Reg|regfile~645_combout ),
	.datad(\processor|Data_Path|Reg|regfile~652_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~653_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~653 .lut_mask = 16'hEC64;
defparam \processor|Data_Path|Reg|regfile~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N10
cycloneive_lcell_comb \processor|Data_Path|MUX|W_data[2]~10 (
// Equation(s):
// \processor|Data_Path|MUX|W_data[2]~10_combout  = (\processor|Controller|controller|RF_s~0_combout  & (((\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [2])))) # (!\processor|Controller|controller|RF_s~0_combout  & 
// (\processor|Data_Path|Alu|Add0~27_combout  & (\processor|Data_Path|Alu|Mux14~0_combout )))

	.dataa(\processor|Controller|controller|RF_s~0_combout ),
	.datab(\processor|Data_Path|Alu|Add0~27_combout ),
	.datac(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datad(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|MUX|W_data[2]~10 .lut_mask = 16'hEA40;
defparam \processor|Data_Path|MUX|W_data[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~242feeder (
// Equation(s):
// \processor|Data_Path|Reg|regfile~242feeder_combout  = \processor|Data_Path|MUX|W_data[2]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\processor|Data_Path|MUX|W_data[2]~10_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~242feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~242feeder .lut_mask = 16'hFF00;
defparam \processor|Data_Path|Reg|regfile~242feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N11
dffeas \processor|Data_Path|Reg|regfile~242 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(\processor|Data_Path|Reg|regfile~242feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processor|Data_Path|Reg|regfile~799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~242 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~671 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~671_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~178_q ) # (\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~50_q  & ((!\processor|Controller|controller|RF_Ra_addr[2]~3_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~50_q ),
	.datac(\processor|Data_Path|Reg|regfile~178_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~671_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~671 .lut_mask = 16'hAAE4;
defparam \processor|Data_Path|Reg|regfile~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~672 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~672_combout  = (\processor|Data_Path|Reg|regfile~671_combout  & ((\processor|Data_Path|Reg|regfile~242_q ) # ((!\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\processor|Data_Path|Reg|regfile~671_combout 
//  & (((\processor|Data_Path|Reg|regfile~114_q  & \processor|Controller|controller|RF_Ra_addr[2]~3_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~242_q ),
	.datab(\processor|Data_Path|Reg|regfile~671_combout ),
	.datac(\processor|Data_Path|Reg|regfile~114_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~672_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~672 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~666 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~666_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Controller|controller|RF_Ra_addr[2]~3_combout )) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~98_q )) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~34_q )))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~98_q ),
	.datad(\processor|Data_Path|Reg|regfile~34_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~666_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~666 .lut_mask = 16'hD9C8;
defparam \processor|Data_Path|Reg|regfile~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~667 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~667_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~666_combout  & (\processor|Data_Path|Reg|regfile~226_q )) # (!\processor|Data_Path|Reg|regfile~666_combout  & 
// ((\processor|Data_Path|Reg|regfile~162_q ))))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~666_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~226_q ),
	.datac(\processor|Data_Path|Reg|regfile~162_q ),
	.datad(\processor|Data_Path|Reg|regfile~666_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~667_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~667 .lut_mask = 16'hDDA0;
defparam \processor|Data_Path|Reg|regfile~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~668 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~668_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~66_q ))) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~2_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~2_q ),
	.datac(\processor|Data_Path|Reg|regfile~66_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~668_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~668 .lut_mask = 16'hFA44;
defparam \processor|Data_Path|Reg|regfile~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y39_N30
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~669 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~669_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~668_combout  & (\processor|Data_Path|Reg|regfile~194_q )) # (!\processor|Data_Path|Reg|regfile~668_combout  & 
// ((\processor|Data_Path|Reg|regfile~130_q ))))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~668_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~194_q ),
	.datac(\processor|Data_Path|Reg|regfile~130_q ),
	.datad(\processor|Data_Path|Reg|regfile~668_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~669_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~669 .lut_mask = 16'hDDA0;
defparam \processor|Data_Path|Reg|regfile~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~670 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~670_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~667_combout ) # ((\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & \processor|Data_Path|Reg|regfile~669_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~667_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\processor|Data_Path|Reg|regfile~669_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~670_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~670 .lut_mask = 16'hCBC8;
defparam \processor|Data_Path|Reg|regfile~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~664 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~664_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~146_q ) # (\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~18_q  & ((!\processor|Controller|controller|RF_Ra_addr[2]~3_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~18_q ),
	.datac(\processor|Data_Path|Reg|regfile~146_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~664_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~664 .lut_mask = 16'hAAE4;
defparam \processor|Data_Path|Reg|regfile~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N6
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~665 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~665_combout  = (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~664_combout  & ((\processor|Data_Path|Reg|regfile~210_q ))) # (!\processor|Data_Path|Reg|regfile~664_combout  & 
// (\processor|Data_Path|Reg|regfile~82_q )))) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~664_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~82_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~210_q ),
	.datad(\processor|Data_Path|Reg|regfile~664_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~665_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~665 .lut_mask = 16'hF388;
defparam \processor|Data_Path|Reg|regfile~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~673 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~673_combout  = (\processor|Data_Path|Reg|regfile~670_combout  & ((\processor|Data_Path|Reg|regfile~672_combout ) # ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # 
// (!\processor|Data_Path|Reg|regfile~670_combout  & (((\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & \processor|Data_Path|Reg|regfile~665_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~672_combout ),
	.datab(\processor|Data_Path|Reg|regfile~670_combout ),
	.datac(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\processor|Data_Path|Reg|regfile~665_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~673_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~673 .lut_mask = 16'hBC8C;
defparam \processor|Data_Path|Reg|regfile~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N2
cycloneive_lcell_comb \processor|Data_Path|MUX|W_data[1]~11 (
// Equation(s):
// \processor|Data_Path|MUX|W_data[1]~11_combout  = (\processor|Controller|controller|RF_s~0_combout  & (((\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [1])))) # (!\processor|Controller|controller|RF_s~0_combout  & 
// (\processor|Data_Path|Alu|Mux14~0_combout  & (\processor|Data_Path|Alu|Add0~25_combout )))

	.dataa(\processor|Controller|controller|RF_s~0_combout ),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\processor|Data_Path|Alu|Add0~25_combout ),
	.datad(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|MUX|W_data[1]~11 .lut_mask = 16'hEA40;
defparam \processor|Data_Path|MUX|W_data[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N15
dffeas \processor|Data_Path|Reg|regfile~129 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[1]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~129 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N2
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~686 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~686_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~161_q ))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~129_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~129_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~161_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~686_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~686 .lut_mask = 16'hFC22;
defparam \processor|Data_Path|Reg|regfile~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~687 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~687_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~686_combout  & ((\processor|Data_Path|Reg|regfile~177_q ))) # (!\processor|Data_Path|Reg|regfile~686_combout  & 
// (\processor|Data_Path|Reg|regfile~145_q )))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~686_combout ))

	.dataa(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~686_combout ),
	.datac(\processor|Data_Path|Reg|regfile~145_q ),
	.datad(\processor|Data_Path|Reg|regfile~177_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~687_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~687 .lut_mask = 16'hEC64;
defparam \processor|Data_Path|Reg|regfile~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~688 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~688_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~33_q ))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~1_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~1_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~33_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~688_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~688 .lut_mask = 16'hFC22;
defparam \processor|Data_Path|Reg|regfile~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~689 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~689_combout  = (\processor|Data_Path|Reg|regfile~688_combout  & ((\processor|Data_Path|Reg|regfile~49_q ) # ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Data_Path|Reg|regfile~688_combout  
// & (((\processor|Data_Path|Reg|regfile~17_q  & \processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~688_combout ),
	.datab(\processor|Data_Path|Reg|regfile~49_q ),
	.datac(\processor|Data_Path|Reg|regfile~17_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~689_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~689 .lut_mask = 16'hD8AA;
defparam \processor|Data_Path|Reg|regfile~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~690 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~690_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~687_combout ) # ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & \processor|Data_Path|Reg|regfile~689_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~687_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datad(\processor|Data_Path|Reg|regfile~689_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~690_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~690 .lut_mask = 16'hCBC8;
defparam \processor|Data_Path|Reg|regfile~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~691 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~691_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Controller|controller|RF_Ra_addr[0]~1_combout )) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~209_q )) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~193_q )))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datac(\processor|Data_Path|Reg|regfile~209_q ),
	.datad(\processor|Data_Path|Reg|regfile~193_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~691_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~691 .lut_mask = 16'hD9C8;
defparam \processor|Data_Path|Reg|regfile~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N20
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~692 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~692_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~691_combout  & ((\processor|Data_Path|Reg|regfile~241_q ))) # (!\processor|Data_Path|Reg|regfile~691_combout  & 
// (\processor|Data_Path|Reg|regfile~225_q )))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~691_combout ))

	.dataa(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~691_combout ),
	.datac(\processor|Data_Path|Reg|regfile~225_q ),
	.datad(\processor|Data_Path|Reg|regfile~241_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~692_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~692 .lut_mask = 16'hEC64;
defparam \processor|Data_Path|Reg|regfile~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~684 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~684_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Controller|controller|RF_Ra_addr[1]~0_combout ) # ((\processor|Data_Path|Reg|regfile~81_q )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~65_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~81_q ),
	.datad(\processor|Data_Path|Reg|regfile~65_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~684_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~684 .lut_mask = 16'hB9A8;
defparam \processor|Data_Path|Reg|regfile~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N12
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~685 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~685_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & ((\processor|Data_Path|Reg|regfile~684_combout  & (\processor|Data_Path|Reg|regfile~113_q )) # (!\processor|Data_Path|Reg|regfile~684_combout  & 
// ((\processor|Data_Path|Reg|regfile~97_q ))))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~684_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~113_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~97_q ),
	.datad(\processor|Data_Path|Reg|regfile~684_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~685_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~685 .lut_mask = 16'hBBC0;
defparam \processor|Data_Path|Reg|regfile~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~693 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~693_combout  = (\processor|Data_Path|Reg|regfile~690_combout  & (((\processor|Data_Path|Reg|regfile~692_combout )) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout ))) # 
// (!\processor|Data_Path|Reg|regfile~690_combout  & (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~685_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~690_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~692_combout ),
	.datad(\processor|Data_Path|Reg|regfile~685_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~693_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~693 .lut_mask = 16'hE6A2;
defparam \processor|Data_Path|Reg|regfile~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N22
cycloneive_lcell_comb \processor|Data_Path|MUX|W_data[0]~12 (
// Equation(s):
// \processor|Data_Path|MUX|W_data[0]~12_combout  = (\processor|Controller|controller|RF_s~0_combout  & (((\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [0])))) # (!\processor|Controller|controller|RF_s~0_combout  & 
// (\processor|Data_Path|Alu|Add0~23_combout  & (\processor|Data_Path|Alu|Mux14~0_combout )))

	.dataa(\processor|Controller|controller|RF_s~0_combout ),
	.datab(\processor|Data_Path|Alu|Add0~23_combout ),
	.datac(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datad(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|MUX|W_data[0]~12 .lut_mask = 16'hEA40;
defparam \processor|Data_Path|MUX|W_data[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N29
dffeas \processor|Data_Path|Reg|regfile~176 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~176 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~711 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~711_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~112_q ))) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~48_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~48_q ),
	.datac(\processor|Data_Path|Reg|regfile~112_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~711_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~711 .lut_mask = 16'hFA44;
defparam \processor|Data_Path|Reg|regfile~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~712 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~712_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~711_combout  & ((\processor|Data_Path|Reg|regfile~240_q ))) # (!\processor|Data_Path|Reg|regfile~711_combout  & 
// (\processor|Data_Path|Reg|regfile~176_q )))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Data_Path|Reg|regfile~711_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~176_q ),
	.datac(\processor|Data_Path|Reg|regfile~711_combout ),
	.datad(\processor|Data_Path|Reg|regfile~240_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~712_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~712 .lut_mask = 16'hF858;
defparam \processor|Data_Path|Reg|regfile~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N2
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~706 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~706_combout  = (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (((\processor|Data_Path|Reg|regfile~80_q ) # (\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~16_q  & ((!\processor|Controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~16_q ),
	.datac(\processor|Data_Path|Reg|regfile~80_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~706_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~706 .lut_mask = 16'hAAE4;
defparam \processor|Data_Path|Reg|regfile~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N2
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~707 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~707_combout  = (\processor|Data_Path|Reg|regfile~706_combout  & ((\processor|Data_Path|Reg|regfile~208_q ) # ((!\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))) # (!\processor|Data_Path|Reg|regfile~706_combout 
//  & (((\processor|Data_Path|Reg|regfile~144_q  & \processor|Controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~208_q ),
	.datab(\processor|Data_Path|Reg|regfile~706_combout ),
	.datac(\processor|Data_Path|Reg|regfile~144_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~707_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~707 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N6
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~708 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~708_combout  = (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Controller|controller|RF_Ra_addr[3]~2_combout )) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (\processor|Data_Path|Reg|regfile~128_q )) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Data_Path|Reg|regfile~0_q )))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datac(\processor|Data_Path|Reg|regfile~128_q ),
	.datad(\processor|Data_Path|Reg|regfile~0_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~708_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~708 .lut_mask = 16'hD9C8;
defparam \processor|Data_Path|Reg|regfile~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~709 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~709_combout  = (\processor|Data_Path|Reg|regfile~708_combout  & ((\processor|Data_Path|Reg|regfile~192_q ) # ((!\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\processor|Data_Path|Reg|regfile~708_combout 
//  & (((\processor|Data_Path|Reg|regfile~64_q  & \processor|Controller|controller|RF_Ra_addr[2]~3_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~192_q ),
	.datab(\processor|Data_Path|Reg|regfile~708_combout ),
	.datac(\processor|Data_Path|Reg|regfile~64_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~709_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~709 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~710 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~710_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~707_combout ) # ((\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & \processor|Data_Path|Reg|regfile~709_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~707_combout ),
	.datac(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\processor|Data_Path|Reg|regfile~709_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~710_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~710 .lut_mask = 16'hADA8;
defparam \processor|Data_Path|Reg|regfile~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N14
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~704 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~704_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout ) # ((\processor|Data_Path|Reg|regfile~160_q )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~32_q ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~160_q ),
	.datad(\processor|Data_Path|Reg|regfile~32_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~704_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~704 .lut_mask = 16'hB9A8;
defparam \processor|Data_Path|Reg|regfile~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N28
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~705 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~705_combout  = (\processor|Data_Path|Reg|regfile~704_combout  & (((\processor|Data_Path|Reg|regfile~224_q )) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout ))) # (!\processor|Data_Path|Reg|regfile~704_combout 
//  & (\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~96_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~704_combout ),
	.datab(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.datac(\processor|Data_Path|Reg|regfile~224_q ),
	.datad(\processor|Data_Path|Reg|regfile~96_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~705_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~705 .lut_mask = 16'hE6A2;
defparam \processor|Data_Path|Reg|regfile~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N4
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~713 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~713_combout  = (\processor|Data_Path|Reg|regfile~710_combout  & ((\processor|Data_Path|Reg|regfile~712_combout ) # ((!\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\processor|Data_Path|Reg|regfile~710_combout  & (((\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & \processor|Data_Path|Reg|regfile~705_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~712_combout ),
	.datab(\processor|Data_Path|Reg|regfile~710_combout ),
	.datac(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datad(\processor|Data_Path|Reg|regfile~705_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~713_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~713 .lut_mask = 16'hBC8C;
defparam \processor|Data_Path|Reg|regfile~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N26
cycloneive_lcell_comb \processor|Data_Path|MUX|W_data[12]~0 (
// Equation(s):
// \processor|Data_Path|MUX|W_data[12]~0_combout  = (\processor|Controller|controller|RF_s~0_combout  & (((\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [12])))) # (!\processor|Controller|controller|RF_s~0_combout  & 
// (\processor|Data_Path|Alu|Add0~47_combout  & (\processor|Data_Path|Alu|Mux14~0_combout )))

	.dataa(\processor|Data_Path|Alu|Add0~47_combout ),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\processor|Controller|controller|RF_s~0_combout ),
	.datad(\processor|Data_Path|Dmem|unit0|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|MUX|W_data[12]~0 .lut_mask = 16'hF808;
defparam \processor|Data_Path|MUX|W_data[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y39_N27
dffeas \processor|Data_Path|Reg|regfile~204 (
	.clk(\Filter|Out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\processor|Data_Path|MUX|W_data[12]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processor|Data_Path|Reg|regfile~798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\processor|Data_Path|Reg|regfile~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~204 .is_wysiwyg = "true";
defparam \processor|Data_Path|Reg|regfile~204 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y38_N26
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~471 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~471_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~236_q ) # (\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~204_q  & ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~204_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~236_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~471_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~471 .lut_mask = 16'hCCE2;
defparam \processor|Data_Path|Reg|regfile~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N22
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~472 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~472_combout  = (\processor|Data_Path|Reg|regfile~471_combout  & (((\processor|Data_Path|Reg|regfile~252_q ) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Data_Path|Reg|regfile~471_combout 
//  & (\processor|Data_Path|Reg|regfile~220_q  & (\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))

	.dataa(\processor|Data_Path|Reg|regfile~471_combout ),
	.datab(\processor|Data_Path|Reg|regfile~220_q ),
	.datac(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datad(\processor|Data_Path|Reg|regfile~252_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~472_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~472 .lut_mask = 16'hEA4A;
defparam \processor|Data_Path|Reg|regfile~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~464 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~464_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~156_q ))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~140_q ))))

	.dataa(\processor|Data_Path|Reg|regfile~140_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~156_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~464_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~464 .lut_mask = 16'hFC22;
defparam \processor|Data_Path|Reg|regfile~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~465 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~465_combout  = (\processor|Data_Path|Reg|regfile~464_combout  & (((\processor|Data_Path|Reg|regfile~188_q ) # (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\processor|Data_Path|Reg|regfile~464_combout 
//  & (\processor|Data_Path|Reg|regfile~172_q  & ((\processor|Controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~172_q ),
	.datab(\processor|Data_Path|Reg|regfile~464_combout ),
	.datac(\processor|Data_Path|Reg|regfile~188_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~465_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~465 .lut_mask = 16'hE2CC;
defparam \processor|Data_Path|Reg|regfile~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N8
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~466 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~466_combout  = (\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (((\processor|Data_Path|Reg|regfile~108_q ) # (\processor|Controller|controller|RF_Ra_addr[0]~1_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[1]~0_combout  & (\processor|Data_Path|Reg|regfile~76_q  & ((!\processor|Controller|controller|RF_Ra_addr[0]~1_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~76_q ),
	.datab(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~108_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~466_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~466 .lut_mask = 16'hCCE2;
defparam \processor|Data_Path|Reg|regfile~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N16
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~467 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~467_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & ((\processor|Data_Path|Reg|regfile~466_combout  & ((\processor|Data_Path|Reg|regfile~124_q ))) # (!\processor|Data_Path|Reg|regfile~466_combout  & 
// (\processor|Data_Path|Reg|regfile~92_q )))) # (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~466_combout ))

	.dataa(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~466_combout ),
	.datac(\processor|Data_Path|Reg|regfile~92_q ),
	.datad(\processor|Data_Path|Reg|regfile~124_q ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~467_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~467 .lut_mask = 16'hEC64;
defparam \processor|Data_Path|Reg|regfile~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N18
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~468 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~468_combout  = (\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (((\processor|Data_Path|Reg|regfile~28_q ) # (\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # 
// (!\processor|Controller|controller|RF_Ra_addr[0]~1_combout  & (\processor|Data_Path|Reg|regfile~12_q  & ((!\processor|Controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[0]~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~12_q ),
	.datac(\processor|Data_Path|Reg|regfile~28_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~468_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~468 .lut_mask = 16'hAAE4;
defparam \processor|Data_Path|Reg|regfile~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N24
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~469 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~469_combout  = (\processor|Data_Path|Reg|regfile~468_combout  & ((\processor|Data_Path|Reg|regfile~60_q ) # ((!\processor|Controller|controller|RF_Ra_addr[1]~0_combout )))) # (!\processor|Data_Path|Reg|regfile~468_combout  
// & (((\processor|Data_Path|Reg|regfile~44_q  & \processor|Controller|controller|RF_Ra_addr[1]~0_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~60_q ),
	.datab(\processor|Data_Path|Reg|regfile~468_combout ),
	.datac(\processor|Data_Path|Reg|regfile~44_q ),
	.datad(\processor|Controller|controller|RF_Ra_addr[1]~0_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~469_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~469 .lut_mask = 16'hB8CC;
defparam \processor|Data_Path|Reg|regfile~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N10
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~470 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~470_combout  = (\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & (((\processor|Controller|controller|RF_Ra_addr[2]~3_combout )))) # (!\processor|Controller|controller|RF_Ra_addr[3]~2_combout  & 
// ((\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & (\processor|Data_Path|Reg|regfile~467_combout )) # (!\processor|Controller|controller|RF_Ra_addr[2]~3_combout  & ((\processor|Data_Path|Reg|regfile~469_combout )))))

	.dataa(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.datab(\processor|Data_Path|Reg|regfile~467_combout ),
	.datac(\processor|Data_Path|Reg|regfile~469_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[2]~3_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~470_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~470 .lut_mask = 16'hEE50;
defparam \processor|Data_Path|Reg|regfile~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N0
cycloneive_lcell_comb \processor|Data_Path|Reg|regfile~473 (
// Equation(s):
// \processor|Data_Path|Reg|regfile~473_combout  = (\processor|Data_Path|Reg|regfile~470_combout  & ((\processor|Data_Path|Reg|regfile~472_combout ) # ((!\processor|Controller|controller|RF_Ra_addr[3]~2_combout )))) # 
// (!\processor|Data_Path|Reg|regfile~470_combout  & (((\processor|Data_Path|Reg|regfile~465_combout  & \processor|Controller|controller|RF_Ra_addr[3]~2_combout ))))

	.dataa(\processor|Data_Path|Reg|regfile~472_combout ),
	.datab(\processor|Data_Path|Reg|regfile~465_combout ),
	.datac(\processor|Data_Path|Reg|regfile~470_combout ),
	.datad(\processor|Controller|controller|RF_Ra_addr[3]~2_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Reg|regfile~473_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Reg|regfile~473 .lut_mask = 16'hACF0;
defparam \processor|Data_Path|Reg|regfile~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N8
cycloneive_lcell_comb \Selector|Mux3~0 (
// Equation(s):
// \Selector|Mux3~0_combout  = (\SW[15]~input_o  & (((\SW[16]~input_o )))) # (!\SW[15]~input_o  & ((\SW[16]~input_o  & (\processor|Data_Path|Reg|regfile~483_combout )) # (!\SW[16]~input_o  & ((\processor|Controller|pc|Q [4])))))

	.dataa(\SW[15]~input_o ),
	.datab(\processor|Data_Path|Reg|regfile~483_combout ),
	.datac(\processor|Controller|pc|Q [4]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Selector|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux3~0 .lut_mask = 16'hEE50;
defparam \Selector|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N16
cycloneive_lcell_comb \Selector|Mux3~1 (
// Equation(s):
// \Selector|Mux3~1_combout  = (\SW[15]~input_o  & (((!\processor|Data_Path|Alu|Mux14~0_combout ) # (!\Selector|Mux3~0_combout )) # (!\processor|Data_Path|Alu|Add0~47_combout )))

	.dataa(\processor|Data_Path|Alu|Add0~47_combout ),
	.datab(\Selector|Mux3~0_combout ),
	.datac(\SW[15]~input_o ),
	.datad(\processor|Data_Path|Alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\Selector|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux3~1 .lut_mask = 16'h70F0;
defparam \Selector|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N8
cycloneive_lcell_comb \Selector|Mux3~2 (
// Equation(s):
// \Selector|Mux3~2_combout  = (!\SW[17]~input_o  & ((\Selector|Mux3~1_combout  & (\processor|Data_Path|Reg|regfile~473_combout  & !\Selector|Mux3~0_combout )) # (!\Selector|Mux3~1_combout  & ((\Selector|Mux3~0_combout )))))

	.dataa(\Selector|Mux3~1_combout ),
	.datab(\SW[17]~input_o ),
	.datac(\processor|Data_Path|Reg|regfile~473_combout ),
	.datad(\Selector|Mux3~0_combout ),
	.cin(gnd),
	.combout(\Selector|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux3~2 .lut_mask = 16'h1120;
defparam \Selector|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N24
cycloneive_lcell_comb \Selector|Mux1~0 (
// Equation(s):
// \Selector|Mux1~0_combout  = (\SW[16]~input_o  & (((\SW[15]~input_o ) # (\processor|Data_Path|Reg|regfile~763_combout )))) # (!\SW[16]~input_o  & (\processor|Controller|pc|Q [6] & (!\SW[15]~input_o )))

	.dataa(\SW[16]~input_o ),
	.datab(\processor|Controller|pc|Q [6]),
	.datac(\SW[15]~input_o ),
	.datad(\processor|Data_Path|Reg|regfile~763_combout ),
	.cin(gnd),
	.combout(\Selector|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux1~0 .lut_mask = 16'hAEA4;
defparam \Selector|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N2
cycloneive_lcell_comb \Selector|Mux1~1 (
// Equation(s):
// \Selector|Mux1~1_combout  = (\SW[15]~input_o  & (((!\Selector|Mux1~0_combout ) # (!\processor|Data_Path|Alu|Add0~53_combout )) # (!\processor|Data_Path|Alu|Mux14~0_combout )))

	.dataa(\SW[15]~input_o ),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\processor|Data_Path|Alu|Add0~53_combout ),
	.datad(\Selector|Mux1~0_combout ),
	.cin(gnd),
	.combout(\Selector|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux1~1 .lut_mask = 16'h2AAA;
defparam \Selector|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N24
cycloneive_lcell_comb \Selector|Mux1~2 (
// Equation(s):
// \Selector|Mux1~2_combout  = (!\SW[17]~input_o  & ((\Selector|Mux1~1_combout  & (!\Selector|Mux1~0_combout  & \processor|Data_Path|Reg|regfile~753_combout )) # (!\Selector|Mux1~1_combout  & (\Selector|Mux1~0_combout ))))

	.dataa(\Selector|Mux1~1_combout ),
	.datab(\Selector|Mux1~0_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\processor|Data_Path|Reg|regfile~753_combout ),
	.cin(gnd),
	.combout(\Selector|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux1~2 .lut_mask = 16'h0604;
defparam \Selector|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N0
cycloneive_lcell_comb \Selector|Mux2~0 (
// Equation(s):
// \Selector|Mux2~0_combout  = (\SW[16]~input_o  & (((\SW[15]~input_o )))) # (!\SW[16]~input_o  & ((\SW[15]~input_o  & ((\processor|Data_Path|Reg|regfile~743_combout ))) # (!\SW[15]~input_o  & (\processor|Controller|pc|Q [5]))))

	.dataa(\SW[16]~input_o ),
	.datab(\processor|Controller|pc|Q [5]),
	.datac(\SW[15]~input_o ),
	.datad(\processor|Data_Path|Reg|regfile~743_combout ),
	.cin(gnd),
	.combout(\Selector|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux2~0 .lut_mask = 16'hF4A4;
defparam \Selector|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N12
cycloneive_lcell_comb \Selector|Mux2~1 (
// Equation(s):
// \Selector|Mux2~1_combout  = (\SW[16]~input_o  & (((!\processor|Data_Path|Alu|Mux14~0_combout ) # (!\processor|Data_Path|Alu|Add0~50_combout )) # (!\Selector|Mux2~0_combout )))

	.dataa(\SW[16]~input_o ),
	.datab(\Selector|Mux2~0_combout ),
	.datac(\processor|Data_Path|Alu|Add0~50_combout ),
	.datad(\processor|Data_Path|Alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\Selector|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux2~1 .lut_mask = 16'h2AAA;
defparam \Selector|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N30
cycloneive_lcell_comb \Selector|Mux2~2 (
// Equation(s):
// \Selector|Mux2~2_combout  = (!\SW[17]~input_o  & ((\Selector|Mux2~1_combout  & (!\Selector|Mux2~0_combout  & \processor|Data_Path|Reg|regfile~733_combout )) # (!\Selector|Mux2~1_combout  & (\Selector|Mux2~0_combout ))))

	.dataa(\Selector|Mux2~1_combout ),
	.datab(\Selector|Mux2~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~733_combout ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Selector|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux2~2 .lut_mask = 16'h0064;
defparam \Selector|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N16
cycloneive_lcell_comb \Selector|Mux0~3 (
// Equation(s):
// \Selector|Mux0~3_combout  = (\SW[16]~input_o  & (!\SW[15]~input_o  & !\SW[17]~input_o ))

	.dataa(\SW[16]~input_o ),
	.datab(gnd),
	.datac(\SW[15]~input_o ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Selector|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux0~3 .lut_mask = 16'h000A;
defparam \Selector|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N14
cycloneive_lcell_comb \Selector|Mux0~1 (
// Equation(s):
// \Selector|Mux0~1_combout  = (!\SW[16]~input_o  & (\SW[15]~input_o  & !\SW[17]~input_o ))

	.dataa(\SW[16]~input_o ),
	.datab(gnd),
	.datac(\SW[15]~input_o ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Selector|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux0~1 .lut_mask = 16'h0050;
defparam \Selector|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N20
cycloneive_lcell_comb \Selector|Mux0~0 (
// Equation(s):
// \Selector|Mux0~0_combout  = (\SW[16]~input_o  & (\processor|Data_Path|Alu|Mux14~0_combout  & (\SW[15]~input_o  & !\SW[17]~input_o )))

	.dataa(\SW[16]~input_o ),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\SW[15]~input_o ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\Selector|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux0~0 .lut_mask = 16'h0080;
defparam \Selector|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N18
cycloneive_lcell_comb \Selector|Mux0~2 (
// Equation(s):
// \Selector|Mux0~2_combout  = (\Selector|Mux0~1_combout  & ((\processor|Data_Path|Reg|regfile~773_combout ) # ((\Selector|Mux0~0_combout  & \processor|Data_Path|Alu|Add0~56_combout )))) # (!\Selector|Mux0~1_combout  & (\Selector|Mux0~0_combout  & 
// ((\processor|Data_Path|Alu|Add0~56_combout ))))

	.dataa(\Selector|Mux0~1_combout ),
	.datab(\Selector|Mux0~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~773_combout ),
	.datad(\processor|Data_Path|Alu|Add0~56_combout ),
	.cin(gnd),
	.combout(\Selector|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux0~2 .lut_mask = 16'hECA0;
defparam \Selector|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N20
cycloneive_lcell_comb \Selector|Mux0~4 (
// Equation(s):
// \Selector|Mux0~4_combout  = (\Selector|Mux0~2_combout ) # ((\processor|Data_Path|Reg|regfile~783_combout  & \Selector|Mux0~3_combout ))

	.dataa(\processor|Data_Path|Reg|regfile~783_combout ),
	.datab(gnd),
	.datac(\Selector|Mux0~3_combout ),
	.datad(\Selector|Mux0~2_combout ),
	.cin(gnd),
	.combout(\Selector|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux0~4 .lut_mask = 16'hFFA0;
defparam \Selector|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N0
cycloneive_lcell_comb \unit7|WideOr6~0 (
// Equation(s):
// \unit7|WideOr6~0_combout  = (\Selector|Mux3~2_combout  & ((\Selector|Mux0~4_combout ) # (\Selector|Mux1~2_combout  $ (\Selector|Mux2~2_combout )))) # (!\Selector|Mux3~2_combout  & ((\Selector|Mux2~2_combout ) # (\Selector|Mux1~2_combout  $ 
// (\Selector|Mux0~4_combout ))))

	.dataa(\Selector|Mux3~2_combout ),
	.datab(\Selector|Mux1~2_combout ),
	.datac(\Selector|Mux2~2_combout ),
	.datad(\Selector|Mux0~4_combout ),
	.cin(gnd),
	.combout(\unit7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr6~0 .lut_mask = 16'hFB7C;
defparam \unit7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N26
cycloneive_lcell_comb \unit7|WideOr5~0 (
// Equation(s):
// \unit7|WideOr5~0_combout  = (\Selector|Mux3~2_combout  & (\Selector|Mux0~4_combout  $ (((\Selector|Mux2~2_combout ) # (!\Selector|Mux1~2_combout ))))) # (!\Selector|Mux3~2_combout  & (!\Selector|Mux1~2_combout  & (\Selector|Mux2~2_combout  & 
// !\Selector|Mux0~4_combout )))

	.dataa(\Selector|Mux3~2_combout ),
	.datab(\Selector|Mux1~2_combout ),
	.datac(\Selector|Mux2~2_combout ),
	.datad(\Selector|Mux0~4_combout ),
	.cin(gnd),
	.combout(\unit7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr5~0 .lut_mask = 16'h08B2;
defparam \unit7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N12
cycloneive_lcell_comb \unit7|WideOr4~0 (
// Equation(s):
// \unit7|WideOr4~0_combout  = (\Selector|Mux2~2_combout  & (\Selector|Mux3~2_combout  & ((!\Selector|Mux0~4_combout )))) # (!\Selector|Mux2~2_combout  & ((\Selector|Mux1~2_combout  & ((!\Selector|Mux0~4_combout ))) # (!\Selector|Mux1~2_combout  & 
// (\Selector|Mux3~2_combout ))))

	.dataa(\Selector|Mux3~2_combout ),
	.datab(\Selector|Mux1~2_combout ),
	.datac(\Selector|Mux2~2_combout ),
	.datad(\Selector|Mux0~4_combout ),
	.cin(gnd),
	.combout(\unit7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr4~0 .lut_mask = 16'h02AE;
defparam \unit7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N6
cycloneive_lcell_comb \unit7|WideOr3~0 (
// Equation(s):
// \unit7|WideOr3~0_combout  = (\Selector|Mux2~2_combout  & ((\Selector|Mux3~2_combout  & (\Selector|Mux1~2_combout )) # (!\Selector|Mux3~2_combout  & (!\Selector|Mux1~2_combout  & \Selector|Mux0~4_combout )))) # (!\Selector|Mux2~2_combout  & 
// (!\Selector|Mux0~4_combout  & (\Selector|Mux3~2_combout  $ (\Selector|Mux1~2_combout ))))

	.dataa(\Selector|Mux3~2_combout ),
	.datab(\Selector|Mux1~2_combout ),
	.datac(\Selector|Mux2~2_combout ),
	.datad(\Selector|Mux0~4_combout ),
	.cin(gnd),
	.combout(\unit7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr3~0 .lut_mask = 16'h9086;
defparam \unit7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N8
cycloneive_lcell_comb \unit7|WideOr2~0 (
// Equation(s):
// \unit7|WideOr2~0_combout  = (\Selector|Mux1~2_combout  & (\Selector|Mux0~4_combout  & ((\Selector|Mux2~2_combout ) # (!\Selector|Mux3~2_combout )))) # (!\Selector|Mux1~2_combout  & (!\Selector|Mux3~2_combout  & (\Selector|Mux2~2_combout  & 
// !\Selector|Mux0~4_combout )))

	.dataa(\Selector|Mux3~2_combout ),
	.datab(\Selector|Mux1~2_combout ),
	.datac(\Selector|Mux2~2_combout ),
	.datad(\Selector|Mux0~4_combout ),
	.cin(gnd),
	.combout(\unit7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr2~0 .lut_mask = 16'hC410;
defparam \unit7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N10
cycloneive_lcell_comb \unit7|WideOr1~0 (
// Equation(s):
// \unit7|WideOr1~0_combout  = (\Selector|Mux2~2_combout  & ((\Selector|Mux3~2_combout  & ((\Selector|Mux0~4_combout ))) # (!\Selector|Mux3~2_combout  & (\Selector|Mux1~2_combout )))) # (!\Selector|Mux2~2_combout  & (\Selector|Mux1~2_combout  & 
// (\Selector|Mux3~2_combout  $ (\Selector|Mux0~4_combout ))))

	.dataa(\Selector|Mux3~2_combout ),
	.datab(\Selector|Mux1~2_combout ),
	.datac(\Selector|Mux2~2_combout ),
	.datad(\Selector|Mux0~4_combout ),
	.cin(gnd),
	.combout(\unit7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr1~0 .lut_mask = 16'hE448;
defparam \unit7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y4_N28
cycloneive_lcell_comb \unit7|WideOr0~0 (
// Equation(s):
// \unit7|WideOr0~0_combout  = (\Selector|Mux1~2_combout  & (!\Selector|Mux2~2_combout  & (\Selector|Mux3~2_combout  $ (!\Selector|Mux0~4_combout )))) # (!\Selector|Mux1~2_combout  & (\Selector|Mux3~2_combout  & (\Selector|Mux2~2_combout  $ 
// (!\Selector|Mux0~4_combout ))))

	.dataa(\Selector|Mux3~2_combout ),
	.datab(\Selector|Mux1~2_combout ),
	.datac(\Selector|Mux2~2_combout ),
	.datad(\Selector|Mux0~4_combout ),
	.cin(gnd),
	.combout(\unit7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr0~0 .lut_mask = 16'h2806;
defparam \unit7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N12
cycloneive_lcell_comb \Selector|Mux5~0 (
// Equation(s):
// \Selector|Mux5~0_combout  = (\SW[15]~input_o  & (((\processor|Data_Path|Reg|regfile~513_combout ) # (\SW[16]~input_o )))) # (!\SW[15]~input_o  & (\processor|Controller|pc|Q [2] & ((!\SW[16]~input_o ))))

	.dataa(\processor|Controller|pc|Q [2]),
	.datab(\processor|Data_Path|Reg|regfile~513_combout ),
	.datac(\SW[15]~input_o ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Selector|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux5~0 .lut_mask = 16'hF0CA;
defparam \Selector|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N16
cycloneive_lcell_comb \Selector|Mux5~1 (
// Equation(s):
// \Selector|Mux5~1_combout  = (\SW[16]~input_o  & (((!\processor|Data_Path|Alu|Add0~43_combout ) # (!\processor|Data_Path|Alu|Mux14~0_combout )) # (!\Selector|Mux5~0_combout )))

	.dataa(\Selector|Mux5~0_combout ),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\processor|Data_Path|Alu|Add0~43_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Selector|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux5~1 .lut_mask = 16'h7F00;
defparam \Selector|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N18
cycloneive_lcell_comb \Selector|Mux5~2 (
// Equation(s):
// \Selector|Mux5~2_combout  = (!\SW[17]~input_o  & ((\Selector|Mux5~0_combout  & ((!\Selector|Mux5~1_combout ))) # (!\Selector|Mux5~0_combout  & (\processor|Data_Path|Reg|regfile~523_combout  & \Selector|Mux5~1_combout ))))

	.dataa(\Selector|Mux5~0_combout ),
	.datab(\processor|Data_Path|Reg|regfile~523_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\Selector|Mux5~1_combout ),
	.cin(gnd),
	.combout(\Selector|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux5~2 .lut_mask = 16'h040A;
defparam \Selector|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N12
cycloneive_lcell_comb \Selector|Mux4~0 (
// Equation(s):
// \Selector|Mux4~0_combout  = (\SW[15]~input_o  & (((\SW[16]~input_o )))) # (!\SW[15]~input_o  & ((\SW[16]~input_o  & (\processor|Data_Path|Reg|regfile~503_combout )) # (!\SW[16]~input_o  & ((\processor|Controller|pc|Q [3])))))

	.dataa(\SW[15]~input_o ),
	.datab(\processor|Data_Path|Reg|regfile~503_combout ),
	.datac(\processor|Controller|pc|Q [3]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Selector|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux4~0 .lut_mask = 16'hEE50;
defparam \Selector|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N6
cycloneive_lcell_comb \Selector|Mux4~1 (
// Equation(s):
// \Selector|Mux4~1_combout  = (\SW[15]~input_o  & (((!\Selector|Mux4~0_combout ) # (!\processor|Data_Path|Alu|Mux14~0_combout )) # (!\processor|Data_Path|Alu|Add0~45_combout )))

	.dataa(\SW[15]~input_o ),
	.datab(\processor|Data_Path|Alu|Add0~45_combout ),
	.datac(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datad(\Selector|Mux4~0_combout ),
	.cin(gnd),
	.combout(\Selector|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux4~1 .lut_mask = 16'h2AAA;
defparam \Selector|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N8
cycloneive_lcell_comb \Selector|Mux4~2 (
// Equation(s):
// \Selector|Mux4~2_combout  = (!\SW[17]~input_o  & ((\Selector|Mux4~1_combout  & (\processor|Data_Path|Reg|regfile~493_combout  & !\Selector|Mux4~0_combout )) # (!\Selector|Mux4~1_combout  & ((\Selector|Mux4~0_combout )))))

	.dataa(\Selector|Mux4~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~493_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\Selector|Mux4~0_combout ),
	.cin(gnd),
	.combout(\Selector|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux4~2 .lut_mask = 16'h0508;
defparam \Selector|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N10
cycloneive_lcell_comb \Selector|Mux7~0 (
// Equation(s):
// \Selector|Mux7~0_combout  = (\SW[15]~input_o  & ((\processor|Data_Path|Reg|regfile~553_combout ) # ((\SW[16]~input_o )))) # (!\SW[15]~input_o  & (((\processor|Controller|pc|Q [0] & !\SW[16]~input_o ))))

	.dataa(\SW[15]~input_o ),
	.datab(\processor|Data_Path|Reg|regfile~553_combout ),
	.datac(\processor|Controller|pc|Q [0]),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Selector|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux7~0 .lut_mask = 16'hAAD8;
defparam \Selector|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N20
cycloneive_lcell_comb \Selector|Mux7~1 (
// Equation(s):
// \Selector|Mux7~1_combout  = (\SW[16]~input_o  & (((!\Selector|Mux7~0_combout ) # (!\processor|Data_Path|Alu|Mux14~0_combout )) # (!\processor|Data_Path|Alu|Add0~39_combout )))

	.dataa(\processor|Data_Path|Alu|Add0~39_combout ),
	.datab(\processor|Data_Path|Alu|Mux14~0_combout ),
	.datac(\Selector|Mux7~0_combout ),
	.datad(\SW[16]~input_o ),
	.cin(gnd),
	.combout(\Selector|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux7~1 .lut_mask = 16'h7F00;
defparam \Selector|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N22
cycloneive_lcell_comb \Selector|Mux7~2 (
// Equation(s):
// \Selector|Mux7~2_combout  = (!\SW[17]~input_o  & ((\Selector|Mux7~1_combout  & (!\Selector|Mux7~0_combout  & \processor|Data_Path|Reg|regfile~563_combout )) # (!\Selector|Mux7~1_combout  & (\Selector|Mux7~0_combout ))))

	.dataa(\Selector|Mux7~1_combout ),
	.datab(\Selector|Mux7~0_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\processor|Data_Path|Reg|regfile~563_combout ),
	.cin(gnd),
	.combout(\Selector|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux7~2 .lut_mask = 16'h0604;
defparam \Selector|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N30
cycloneive_lcell_comb \Selector|Mux6~0 (
// Equation(s):
// \Selector|Mux6~0_combout  = (\SW[16]~input_o  & ((\processor|Data_Path|Reg|regfile~543_combout ) # ((\SW[15]~input_o )))) # (!\SW[16]~input_o  & (((!\SW[15]~input_o  & \processor|Controller|pc|Q [1]))))

	.dataa(\processor|Data_Path|Reg|regfile~543_combout ),
	.datab(\SW[16]~input_o ),
	.datac(\SW[15]~input_o ),
	.datad(\processor|Controller|pc|Q [1]),
	.cin(gnd),
	.combout(\Selector|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux6~0 .lut_mask = 16'hCBC8;
defparam \Selector|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N0
cycloneive_lcell_comb \Selector|Mux6~1 (
// Equation(s):
// \Selector|Mux6~1_combout  = (\SW[15]~input_o  & (((!\processor|Data_Path|Alu|Mux14~0_combout ) # (!\processor|Data_Path|Alu|Add0~41_combout )) # (!\Selector|Mux6~0_combout )))

	.dataa(\Selector|Mux6~0_combout ),
	.datab(\processor|Data_Path|Alu|Add0~41_combout ),
	.datac(\SW[15]~input_o ),
	.datad(\processor|Data_Path|Alu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\Selector|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux6~1 .lut_mask = 16'h70F0;
defparam \Selector|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N2
cycloneive_lcell_comb \Selector|Mux6~2 (
// Equation(s):
// \Selector|Mux6~2_combout  = (!\SW[17]~input_o  & ((\Selector|Mux6~0_combout  & (!\Selector|Mux6~1_combout )) # (!\Selector|Mux6~0_combout  & (\Selector|Mux6~1_combout  & \processor|Data_Path|Reg|regfile~533_combout ))))

	.dataa(\Selector|Mux6~0_combout ),
	.datab(\Selector|Mux6~1_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\processor|Data_Path|Reg|regfile~533_combout ),
	.cin(gnd),
	.combout(\Selector|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux6~2 .lut_mask = 16'h0602;
defparam \Selector|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N0
cycloneive_lcell_comb \unit6|WideOr6~0 (
// Equation(s):
// \unit6|WideOr6~0_combout  = (\Selector|Mux7~2_combout  & ((\Selector|Mux4~2_combout ) # (\Selector|Mux5~2_combout  $ (\Selector|Mux6~2_combout )))) # (!\Selector|Mux7~2_combout  & ((\Selector|Mux6~2_combout ) # (\Selector|Mux5~2_combout  $ 
// (\Selector|Mux4~2_combout ))))

	.dataa(\Selector|Mux5~2_combout ),
	.datab(\Selector|Mux4~2_combout ),
	.datac(\Selector|Mux7~2_combout ),
	.datad(\Selector|Mux6~2_combout ),
	.cin(gnd),
	.combout(\unit6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr6~0 .lut_mask = 16'hDFE6;
defparam \unit6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N26
cycloneive_lcell_comb \unit6|WideOr5~0 (
// Equation(s):
// \unit6|WideOr5~0_combout  = (\Selector|Mux5~2_combout  & (\Selector|Mux7~2_combout  & (\Selector|Mux4~2_combout  $ (\Selector|Mux6~2_combout )))) # (!\Selector|Mux5~2_combout  & (!\Selector|Mux4~2_combout  & ((\Selector|Mux7~2_combout ) # 
// (\Selector|Mux6~2_combout ))))

	.dataa(\Selector|Mux5~2_combout ),
	.datab(\Selector|Mux4~2_combout ),
	.datac(\Selector|Mux7~2_combout ),
	.datad(\Selector|Mux6~2_combout ),
	.cin(gnd),
	.combout(\unit6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr5~0 .lut_mask = 16'h3190;
defparam \unit6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N4
cycloneive_lcell_comb \unit6|WideOr4~0 (
// Equation(s):
// \unit6|WideOr4~0_combout  = (\Selector|Mux6~2_combout  & (((!\Selector|Mux4~2_combout  & \Selector|Mux7~2_combout )))) # (!\Selector|Mux6~2_combout  & ((\Selector|Mux5~2_combout  & (!\Selector|Mux4~2_combout )) # (!\Selector|Mux5~2_combout  & 
// ((\Selector|Mux7~2_combout )))))

	.dataa(\Selector|Mux5~2_combout ),
	.datab(\Selector|Mux4~2_combout ),
	.datac(\Selector|Mux7~2_combout ),
	.datad(\Selector|Mux6~2_combout ),
	.cin(gnd),
	.combout(\unit6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr4~0 .lut_mask = 16'h3072;
defparam \unit6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N6
cycloneive_lcell_comb \unit6|WideOr3~0 (
// Equation(s):
// \unit6|WideOr3~0_combout  = (\Selector|Mux6~2_combout  & ((\Selector|Mux5~2_combout  & ((\Selector|Mux7~2_combout ))) # (!\Selector|Mux5~2_combout  & (\Selector|Mux4~2_combout  & !\Selector|Mux7~2_combout )))) # (!\Selector|Mux6~2_combout  & 
// (!\Selector|Mux4~2_combout  & (\Selector|Mux5~2_combout  $ (\Selector|Mux7~2_combout ))))

	.dataa(\Selector|Mux5~2_combout ),
	.datab(\Selector|Mux4~2_combout ),
	.datac(\Selector|Mux7~2_combout ),
	.datad(\Selector|Mux6~2_combout ),
	.cin(gnd),
	.combout(\unit6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr3~0 .lut_mask = 16'hA412;
defparam \unit6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N16
cycloneive_lcell_comb \unit6|WideOr2~0 (
// Equation(s):
// \unit6|WideOr2~0_combout  = (\Selector|Mux5~2_combout  & (\Selector|Mux4~2_combout  & ((\Selector|Mux6~2_combout ) # (!\Selector|Mux7~2_combout )))) # (!\Selector|Mux5~2_combout  & (!\Selector|Mux4~2_combout  & (!\Selector|Mux7~2_combout  & 
// \Selector|Mux6~2_combout )))

	.dataa(\Selector|Mux5~2_combout ),
	.datab(\Selector|Mux4~2_combout ),
	.datac(\Selector|Mux7~2_combout ),
	.datad(\Selector|Mux6~2_combout ),
	.cin(gnd),
	.combout(\unit6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr2~0 .lut_mask = 16'h8908;
defparam \unit6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N10
cycloneive_lcell_comb \unit6|WideOr1~0 (
// Equation(s):
// \unit6|WideOr1~0_combout  = (\Selector|Mux4~2_combout  & ((\Selector|Mux7~2_combout  & ((\Selector|Mux6~2_combout ))) # (!\Selector|Mux7~2_combout  & (\Selector|Mux5~2_combout )))) # (!\Selector|Mux4~2_combout  & (\Selector|Mux5~2_combout  & 
// (\Selector|Mux7~2_combout  $ (\Selector|Mux6~2_combout ))))

	.dataa(\Selector|Mux5~2_combout ),
	.datab(\Selector|Mux4~2_combout ),
	.datac(\Selector|Mux7~2_combout ),
	.datad(\Selector|Mux6~2_combout ),
	.cin(gnd),
	.combout(\unit6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr1~0 .lut_mask = 16'hCA28;
defparam \unit6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N28
cycloneive_lcell_comb \unit6|WideOr0~0 (
// Equation(s):
// \unit6|WideOr0~0_combout  = (\Selector|Mux5~2_combout  & (!\Selector|Mux6~2_combout  & (\Selector|Mux4~2_combout  $ (!\Selector|Mux7~2_combout )))) # (!\Selector|Mux5~2_combout  & (\Selector|Mux7~2_combout  & (\Selector|Mux4~2_combout  $ 
// (!\Selector|Mux6~2_combout ))))

	.dataa(\Selector|Mux5~2_combout ),
	.datab(\Selector|Mux4~2_combout ),
	.datac(\Selector|Mux7~2_combout ),
	.datad(\Selector|Mux6~2_combout ),
	.cin(gnd),
	.combout(\unit6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr0~0 .lut_mask = 16'h4092;
defparam \unit6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N8
cycloneive_lcell_comb \Selector|Mux11~0 (
// Equation(s):
// \Selector|Mux11~0_combout  = (\Selector|Mux0~1_combout  & ((\processor|Data_Path|Reg|regfile~633_combout ) # ((\processor|Data_Path|Alu|Add0~31_combout  & \Selector|Mux0~0_combout )))) # (!\Selector|Mux0~1_combout  & 
// (((\processor|Data_Path|Alu|Add0~31_combout  & \Selector|Mux0~0_combout ))))

	.dataa(\Selector|Mux0~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~633_combout ),
	.datac(\processor|Data_Path|Alu|Add0~31_combout ),
	.datad(\Selector|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Selector|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux11~0 .lut_mask = 16'hF888;
defparam \Selector|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N6
cycloneive_lcell_comb \Selector|Mux11~1 (
// Equation(s):
// \Selector|Mux11~1_combout  = (\Selector|Mux11~0_combout ) # ((\Selector|Mux0~3_combout  & \processor|Data_Path|Reg|regfile~643_combout ))

	.dataa(\Selector|Mux0~3_combout ),
	.datab(\Selector|Mux11~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~643_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux11~1 .lut_mask = 16'hECEC;
defparam \Selector|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N2
cycloneive_lcell_comb \Selector|Mux10~0 (
// Equation(s):
// \Selector|Mux10~0_combout  = (\Selector|Mux0~1_combout  & ((\processor|Data_Path|Reg|regfile~613_combout ) # ((\Selector|Mux0~0_combout  & \processor|Data_Path|Alu|Add0~33_combout )))) # (!\Selector|Mux0~1_combout  & (\Selector|Mux0~0_combout  & 
// ((\processor|Data_Path|Alu|Add0~33_combout ))))

	.dataa(\Selector|Mux0~1_combout ),
	.datab(\Selector|Mux0~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~613_combout ),
	.datad(\processor|Data_Path|Alu|Add0~33_combout ),
	.cin(gnd),
	.combout(\Selector|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux10~0 .lut_mask = 16'hECA0;
defparam \Selector|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N16
cycloneive_lcell_comb \Selector|Mux10~1 (
// Equation(s):
// \Selector|Mux10~1_combout  = (\Selector|Mux10~0_combout ) # ((\Selector|Mux0~3_combout  & \processor|Data_Path|Reg|regfile~623_combout ))

	.dataa(\Selector|Mux0~3_combout ),
	.datab(\processor|Data_Path|Reg|regfile~623_combout ),
	.datac(gnd),
	.datad(\Selector|Mux10~0_combout ),
	.cin(gnd),
	.combout(\Selector|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux10~1 .lut_mask = 16'hFF88;
defparam \Selector|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N22
cycloneive_lcell_comb \Selector|Mux8~0 (
// Equation(s):
// \Selector|Mux8~0_combout  = (\Selector|Mux0~1_combout  & ((\processor|Data_Path|Reg|regfile~573_combout ) # ((\Selector|Mux0~0_combout  & \processor|Data_Path|Alu|Add0~37_combout )))) # (!\Selector|Mux0~1_combout  & (\Selector|Mux0~0_combout  & 
// ((\processor|Data_Path|Alu|Add0~37_combout ))))

	.dataa(\Selector|Mux0~1_combout ),
	.datab(\Selector|Mux0~0_combout ),
	.datac(\processor|Data_Path|Reg|regfile~573_combout ),
	.datad(\processor|Data_Path|Alu|Add0~37_combout ),
	.cin(gnd),
	.combout(\Selector|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux8~0 .lut_mask = 16'hECA0;
defparam \Selector|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N4
cycloneive_lcell_comb \Selector|Mux8~1 (
// Equation(s):
// \Selector|Mux8~1_combout  = (\Selector|Mux8~0_combout ) # ((\processor|Data_Path|Reg|regfile~583_combout  & \Selector|Mux0~3_combout ))

	.dataa(\processor|Data_Path|Reg|regfile~583_combout ),
	.datab(gnd),
	.datac(\Selector|Mux8~0_combout ),
	.datad(\Selector|Mux0~3_combout ),
	.cin(gnd),
	.combout(\Selector|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux8~1 .lut_mask = 16'hFAF0;
defparam \Selector|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N12
cycloneive_lcell_comb \Selector|Mux9~0 (
// Equation(s):
// \Selector|Mux9~0_combout  = (\Selector|Mux0~1_combout  & ((\processor|Data_Path|Reg|regfile~593_combout ) # ((\processor|Data_Path|Alu|Add0~35_combout  & \Selector|Mux0~0_combout )))) # (!\Selector|Mux0~1_combout  & 
// (((\processor|Data_Path|Alu|Add0~35_combout  & \Selector|Mux0~0_combout ))))

	.dataa(\Selector|Mux0~1_combout ),
	.datab(\processor|Data_Path|Reg|regfile~593_combout ),
	.datac(\processor|Data_Path|Alu|Add0~35_combout ),
	.datad(\Selector|Mux0~0_combout ),
	.cin(gnd),
	.combout(\Selector|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux9~0 .lut_mask = 16'hF888;
defparam \Selector|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N2
cycloneive_lcell_comb \Selector|Mux9~1 (
// Equation(s):
// \Selector|Mux9~1_combout  = (\Selector|Mux9~0_combout ) # ((\processor|Data_Path|Reg|regfile~603_combout  & \Selector|Mux0~3_combout ))

	.dataa(\processor|Data_Path|Reg|regfile~603_combout ),
	.datab(gnd),
	.datac(\Selector|Mux9~0_combout ),
	.datad(\Selector|Mux0~3_combout ),
	.cin(gnd),
	.combout(\Selector|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux9~1 .lut_mask = 16'hFAF0;
defparam \Selector|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N30
cycloneive_lcell_comb \unit5|WideOr6~0 (
// Equation(s):
// \unit5|WideOr6~0_combout  = (\Selector|Mux11~1_combout  & ((\Selector|Mux8~1_combout ) # (\Selector|Mux10~1_combout  $ (\Selector|Mux9~1_combout )))) # (!\Selector|Mux11~1_combout  & ((\Selector|Mux10~1_combout ) # (\Selector|Mux8~1_combout  $ 
// (\Selector|Mux9~1_combout ))))

	.dataa(\Selector|Mux11~1_combout ),
	.datab(\Selector|Mux10~1_combout ),
	.datac(\Selector|Mux8~1_combout ),
	.datad(\Selector|Mux9~1_combout ),
	.cin(gnd),
	.combout(\unit5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr6~0 .lut_mask = 16'hE7FC;
defparam \unit5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N8
cycloneive_lcell_comb \unit5|WideOr5~0 (
// Equation(s):
// \unit5|WideOr5~0_combout  = (\Selector|Mux11~1_combout  & (\Selector|Mux8~1_combout  $ (((\Selector|Mux10~1_combout ) # (!\Selector|Mux9~1_combout ))))) # (!\Selector|Mux11~1_combout  & (\Selector|Mux10~1_combout  & (!\Selector|Mux8~1_combout  & 
// !\Selector|Mux9~1_combout )))

	.dataa(\Selector|Mux11~1_combout ),
	.datab(\Selector|Mux10~1_combout ),
	.datac(\Selector|Mux8~1_combout ),
	.datad(\Selector|Mux9~1_combout ),
	.cin(gnd),
	.combout(\unit5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr5~0 .lut_mask = 16'h280E;
defparam \unit5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N18
cycloneive_lcell_comb \unit5|WideOr4~0 (
// Equation(s):
// \unit5|WideOr4~0_combout  = (\Selector|Mux10~1_combout  & (\Selector|Mux11~1_combout  & (!\Selector|Mux8~1_combout ))) # (!\Selector|Mux10~1_combout  & ((\Selector|Mux9~1_combout  & ((!\Selector|Mux8~1_combout ))) # (!\Selector|Mux9~1_combout  & 
// (\Selector|Mux11~1_combout ))))

	.dataa(\Selector|Mux11~1_combout ),
	.datab(\Selector|Mux10~1_combout ),
	.datac(\Selector|Mux8~1_combout ),
	.datad(\Selector|Mux9~1_combout ),
	.cin(gnd),
	.combout(\unit5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr4~0 .lut_mask = 16'h0B2A;
defparam \unit5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N20
cycloneive_lcell_comb \unit5|WideOr3~0 (
// Equation(s):
// \unit5|WideOr3~0_combout  = (\Selector|Mux10~1_combout  & ((\Selector|Mux11~1_combout  & ((\Selector|Mux9~1_combout ))) # (!\Selector|Mux11~1_combout  & (\Selector|Mux8~1_combout  & !\Selector|Mux9~1_combout )))) # (!\Selector|Mux10~1_combout  & 
// (!\Selector|Mux8~1_combout  & (\Selector|Mux11~1_combout  $ (\Selector|Mux9~1_combout ))))

	.dataa(\Selector|Mux11~1_combout ),
	.datab(\Selector|Mux10~1_combout ),
	.datac(\Selector|Mux8~1_combout ),
	.datad(\Selector|Mux9~1_combout ),
	.cin(gnd),
	.combout(\unit5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr3~0 .lut_mask = 16'h8942;
defparam \unit5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N22
cycloneive_lcell_comb \unit5|WideOr2~0 (
// Equation(s):
// \unit5|WideOr2~0_combout  = (\Selector|Mux8~1_combout  & (\Selector|Mux9~1_combout  & ((\Selector|Mux10~1_combout ) # (!\Selector|Mux11~1_combout )))) # (!\Selector|Mux8~1_combout  & (!\Selector|Mux11~1_combout  & (\Selector|Mux10~1_combout  & 
// !\Selector|Mux9~1_combout )))

	.dataa(\Selector|Mux11~1_combout ),
	.datab(\Selector|Mux10~1_combout ),
	.datac(\Selector|Mux8~1_combout ),
	.datad(\Selector|Mux9~1_combout ),
	.cin(gnd),
	.combout(\unit5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr2~0 .lut_mask = 16'hD004;
defparam \unit5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N24
cycloneive_lcell_comb \unit5|WideOr1~0 (
// Equation(s):
// \unit5|WideOr1~0_combout  = (\Selector|Mux10~1_combout  & ((\Selector|Mux11~1_combout  & (\Selector|Mux8~1_combout )) # (!\Selector|Mux11~1_combout  & ((\Selector|Mux9~1_combout ))))) # (!\Selector|Mux10~1_combout  & (\Selector|Mux9~1_combout  & 
// (\Selector|Mux11~1_combout  $ (\Selector|Mux8~1_combout ))))

	.dataa(\Selector|Mux11~1_combout ),
	.datab(\Selector|Mux10~1_combout ),
	.datac(\Selector|Mux8~1_combout ),
	.datad(\Selector|Mux9~1_combout ),
	.cin(gnd),
	.combout(\unit5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr1~0 .lut_mask = 16'hD680;
defparam \unit5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N26
cycloneive_lcell_comb \unit5|WideOr0~0 (
// Equation(s):
// \unit5|WideOr0~0_combout  = (\Selector|Mux8~1_combout  & (\Selector|Mux11~1_combout  & (\Selector|Mux10~1_combout  $ (\Selector|Mux9~1_combout )))) # (!\Selector|Mux8~1_combout  & (!\Selector|Mux10~1_combout  & (\Selector|Mux11~1_combout  $ 
// (\Selector|Mux9~1_combout ))))

	.dataa(\Selector|Mux11~1_combout ),
	.datab(\Selector|Mux10~1_combout ),
	.datac(\Selector|Mux8~1_combout ),
	.datad(\Selector|Mux9~1_combout ),
	.cin(gnd),
	.combout(\unit5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr0~0 .lut_mask = 16'h2182;
defparam \unit5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N4
cycloneive_lcell_comb \Selector|Mux15~0 (
// Equation(s):
// \Selector|Mux15~0_combout  = (\SW[15]~input_o  & (((\SW[16]~input_o ) # (\processor|Data_Path|Reg|regfile~713_combout )))) # (!\SW[15]~input_o  & (\processor|Controller|controller|CurrentState [0] & (!\SW[16]~input_o )))

	.dataa(\SW[15]~input_o ),
	.datab(\processor|Controller|controller|CurrentState [0]),
	.datac(\SW[16]~input_o ),
	.datad(\processor|Data_Path|Reg|regfile~713_combout ),
	.cin(gnd),
	.combout(\Selector|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux15~0 .lut_mask = 16'hAEA4;
defparam \Selector|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N18
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~58 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~58_combout  = (!\processor|Controller|controller|CurrentState [3] & (!\processor|Controller|controller|CurrentState [1] & (\processor|Controller|controller|CurrentState [2] & \processor|Data_Path|Alu|Add0~23_combout )))

	.dataa(\processor|Controller|controller|CurrentState [3]),
	.datab(\processor|Controller|controller|CurrentState [1]),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Data_Path|Alu|Add0~23_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~58 .lut_mask = 16'h1000;
defparam \processor|Data_Path|Alu|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N6
cycloneive_lcell_comb \Selector|Mux15~1 (
// Equation(s):
// \Selector|Mux15~1_combout  = (\Selector|Mux15~0_combout  & (((\processor|Data_Path|Alu|Add0~58_combout ) # (!\SW[16]~input_o )))) # (!\Selector|Mux15~0_combout  & (\processor|Data_Path|Reg|regfile~723_combout  & (\SW[16]~input_o )))

	.dataa(\processor|Data_Path|Reg|regfile~723_combout ),
	.datab(\Selector|Mux15~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\processor|Data_Path|Alu|Add0~58_combout ),
	.cin(gnd),
	.combout(\Selector|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux15~1 .lut_mask = 16'hEC2C;
defparam \Selector|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N2
cycloneive_lcell_comb \Selector|Mux12~0 (
// Equation(s):
// \Selector|Mux12~0_combout  = (!\SW[15]~input_o  & (!\SW[16]~input_o  & \SW[17]~input_o ))

	.dataa(\SW[15]~input_o ),
	.datab(\SW[16]~input_o ),
	.datac(\SW[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux12~0 .lut_mask = 16'h1010;
defparam \Selector|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N16
cycloneive_lcell_comb \Selector|Mux15~2 (
// Equation(s):
// \Selector|Mux15~2_combout  = (\Selector|Mux15~1_combout  & (((\processor|Controller|controller|CurrentState~1_combout  & \Selector|Mux12~0_combout )) # (!\SW[17]~input_o ))) # (!\Selector|Mux15~1_combout  & 
// (\processor|Controller|controller|CurrentState~1_combout  & ((\Selector|Mux12~0_combout ))))

	.dataa(\Selector|Mux15~1_combout ),
	.datab(\processor|Controller|controller|CurrentState~1_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\Selector|Mux12~0_combout ),
	.cin(gnd),
	.combout(\Selector|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux15~2 .lut_mask = 16'hCE0A;
defparam \Selector|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N30
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~61 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~61_combout  = (!\processor|Controller|controller|CurrentState [1] & (!\processor|Controller|controller|CurrentState [3] & (\processor|Controller|controller|CurrentState [2] & \processor|Data_Path|Alu|Add0~29_combout )))

	.dataa(\processor|Controller|controller|CurrentState [1]),
	.datab(\processor|Controller|controller|CurrentState [3]),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Data_Path|Alu|Add0~29_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~61 .lut_mask = 16'h1000;
defparam \processor|Data_Path|Alu|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N26
cycloneive_lcell_comb \Selector|Mux12~1 (
// Equation(s):
// \Selector|Mux12~1_combout  = (\SW[15]~input_o  & (((\SW[16]~input_o )))) # (!\SW[15]~input_o  & ((\SW[16]~input_o  & ((\processor|Data_Path|Reg|regfile~663_combout ))) # (!\SW[16]~input_o  & (\processor|Controller|controller|CurrentState [3]))))

	.dataa(\SW[15]~input_o ),
	.datab(\processor|Controller|controller|CurrentState [3]),
	.datac(\SW[16]~input_o ),
	.datad(\processor|Data_Path|Reg|regfile~663_combout ),
	.cin(gnd),
	.combout(\Selector|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux12~1 .lut_mask = 16'hF4A4;
defparam \Selector|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N4
cycloneive_lcell_comb \Selector|Mux12~2 (
// Equation(s):
// \Selector|Mux12~2_combout  = (\Selector|Mux12~1_combout  & ((\processor|Data_Path|Alu|Add0~61_combout ) # ((!\SW[15]~input_o )))) # (!\Selector|Mux12~1_combout  & (((\SW[15]~input_o  & \processor|Data_Path|Reg|regfile~653_combout ))))

	.dataa(\processor|Data_Path|Alu|Add0~61_combout ),
	.datab(\Selector|Mux12~1_combout ),
	.datac(\SW[15]~input_o ),
	.datad(\processor|Data_Path|Reg|regfile~653_combout ),
	.cin(gnd),
	.combout(\Selector|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux12~2 .lut_mask = 16'hBC8C;
defparam \Selector|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N14
cycloneive_lcell_comb \Selector|Mux12~3 (
// Equation(s):
// \Selector|Mux12~3_combout  = (\Selector|Mux12~2_combout  & (((\Selector|Mux12~0_combout  & \processor|Controller|controller|Mux0~1_combout )) # (!\SW[17]~input_o ))) # (!\Selector|Mux12~2_combout  & (\Selector|Mux12~0_combout  & 
// ((\processor|Controller|controller|Mux0~1_combout ))))

	.dataa(\Selector|Mux12~2_combout ),
	.datab(\Selector|Mux12~0_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\processor|Controller|controller|Mux0~1_combout ),
	.cin(gnd),
	.combout(\Selector|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux12~3 .lut_mask = 16'hCE0A;
defparam \Selector|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N26
cycloneive_lcell_comb \Selector|Mux14~0 (
// Equation(s):
// \Selector|Mux14~0_combout  = (\SW[15]~input_o  & (((\SW[16]~input_o )))) # (!\SW[15]~input_o  & ((\SW[16]~input_o  & ((\processor|Data_Path|Reg|regfile~703_combout ))) # (!\SW[16]~input_o  & (\processor|Controller|controller|CurrentState [1]))))

	.dataa(\SW[15]~input_o ),
	.datab(\processor|Controller|controller|CurrentState [1]),
	.datac(\SW[16]~input_o ),
	.datad(\processor|Data_Path|Reg|regfile~703_combout ),
	.cin(gnd),
	.combout(\Selector|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux14~0 .lut_mask = 16'hF4A4;
defparam \Selector|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N28
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~59 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~59_combout  = (!\processor|Controller|controller|CurrentState [3] & (!\processor|Controller|controller|CurrentState [1] & (\processor|Controller|controller|CurrentState [2] & \processor|Data_Path|Alu|Add0~25_combout )))

	.dataa(\processor|Controller|controller|CurrentState [3]),
	.datab(\processor|Controller|controller|CurrentState [1]),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Data_Path|Alu|Add0~25_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~59 .lut_mask = 16'h1000;
defparam \processor|Data_Path|Alu|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N12
cycloneive_lcell_comb \Selector|Mux14~1 (
// Equation(s):
// \Selector|Mux14~1_combout  = (\Selector|Mux14~0_combout  & ((\processor|Data_Path|Alu|Add0~59_combout ) # ((!\SW[15]~input_o )))) # (!\Selector|Mux14~0_combout  & (((\SW[15]~input_o  & \processor|Data_Path|Reg|regfile~693_combout ))))

	.dataa(\Selector|Mux14~0_combout ),
	.datab(\processor|Data_Path|Alu|Add0~59_combout ),
	.datac(\SW[15]~input_o ),
	.datad(\processor|Data_Path|Reg|regfile~693_combout ),
	.cin(gnd),
	.combout(\Selector|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux14~1 .lut_mask = 16'hDA8A;
defparam \Selector|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N22
cycloneive_lcell_comb \Selector|Mux14~2 (
// Equation(s):
// \Selector|Mux14~2_combout  = (\Selector|Mux14~1_combout  & (((\Selector|Mux12~0_combout  & \processor|Controller|controller|Mux1~3_combout )) # (!\SW[17]~input_o ))) # (!\Selector|Mux14~1_combout  & (\Selector|Mux12~0_combout  & 
// ((\processor|Controller|controller|Mux1~3_combout ))))

	.dataa(\Selector|Mux14~1_combout ),
	.datab(\Selector|Mux12~0_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\processor|Controller|controller|Mux1~3_combout ),
	.cin(gnd),
	.combout(\Selector|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux14~2 .lut_mask = 16'hCE0A;
defparam \Selector|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N12
cycloneive_lcell_comb \processor|Data_Path|Alu|Add0~60 (
// Equation(s):
// \processor|Data_Path|Alu|Add0~60_combout  = (!\processor|Controller|controller|CurrentState [1] & (!\processor|Controller|controller|CurrentState [3] & (\processor|Controller|controller|CurrentState [2] & \processor|Data_Path|Alu|Add0~27_combout )))

	.dataa(\processor|Controller|controller|CurrentState [1]),
	.datab(\processor|Controller|controller|CurrentState [3]),
	.datac(\processor|Controller|controller|CurrentState [2]),
	.datad(\processor|Data_Path|Alu|Add0~27_combout ),
	.cin(gnd),
	.combout(\processor|Data_Path|Alu|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \processor|Data_Path|Alu|Add0~60 .lut_mask = 16'h1000;
defparam \processor|Data_Path|Alu|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N8
cycloneive_lcell_comb \Selector|Mux13~0 (
// Equation(s):
// \Selector|Mux13~0_combout  = (\SW[16]~input_o  & (((\SW[15]~input_o )))) # (!\SW[16]~input_o  & ((\SW[15]~input_o  & ((\processor|Data_Path|Reg|regfile~673_combout ))) # (!\SW[15]~input_o  & (\processor|Controller|controller|CurrentState [2]))))

	.dataa(\processor|Controller|controller|CurrentState [2]),
	.datab(\SW[16]~input_o ),
	.datac(\SW[15]~input_o ),
	.datad(\processor|Data_Path|Reg|regfile~673_combout ),
	.cin(gnd),
	.combout(\Selector|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux13~0 .lut_mask = 16'hF2C2;
defparam \Selector|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N10
cycloneive_lcell_comb \Selector|Mux13~1 (
// Equation(s):
// \Selector|Mux13~1_combout  = (\Selector|Mux13~0_combout  & ((\processor|Data_Path|Alu|Add0~60_combout ) # ((!\SW[16]~input_o )))) # (!\Selector|Mux13~0_combout  & (((\SW[16]~input_o  & \processor|Data_Path|Reg|regfile~683_combout ))))

	.dataa(\processor|Data_Path|Alu|Add0~60_combout ),
	.datab(\Selector|Mux13~0_combout ),
	.datac(\SW[16]~input_o ),
	.datad(\processor|Data_Path|Reg|regfile~683_combout ),
	.cin(gnd),
	.combout(\Selector|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux13~1 .lut_mask = 16'hBC8C;
defparam \Selector|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N20
cycloneive_lcell_comb \Selector|Mux13~2 (
// Equation(s):
// \Selector|Mux13~2_combout  = (\Selector|Mux13~1_combout  & (((\Selector|Mux12~0_combout  & \processor|Controller|controller|CurrentState~2_combout )) # (!\SW[17]~input_o ))) # (!\Selector|Mux13~1_combout  & (\Selector|Mux12~0_combout  & 
// ((\processor|Controller|controller|CurrentState~2_combout ))))

	.dataa(\Selector|Mux13~1_combout ),
	.datab(\Selector|Mux12~0_combout ),
	.datac(\SW[17]~input_o ),
	.datad(\processor|Controller|controller|CurrentState~2_combout ),
	.cin(gnd),
	.combout(\Selector|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector|Mux13~2 .lut_mask = 16'hCE0A;
defparam \Selector|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N8
cycloneive_lcell_comb \unit4|WideOr6~0 (
// Equation(s):
// \unit4|WideOr6~0_combout  = (\Selector|Mux15~2_combout  & ((\Selector|Mux12~3_combout ) # (\Selector|Mux14~2_combout  $ (\Selector|Mux13~2_combout )))) # (!\Selector|Mux15~2_combout  & ((\Selector|Mux14~2_combout ) # (\Selector|Mux12~3_combout  $ 
// (\Selector|Mux13~2_combout ))))

	.dataa(\Selector|Mux15~2_combout ),
	.datab(\Selector|Mux12~3_combout ),
	.datac(\Selector|Mux14~2_combout ),
	.datad(\Selector|Mux13~2_combout ),
	.cin(gnd),
	.combout(\unit4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr6~0 .lut_mask = 16'hDBFC;
defparam \unit4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N10
cycloneive_lcell_comb \unit4|WideOr5~0 (
// Equation(s):
// \unit4|WideOr5~0_combout  = (\Selector|Mux15~2_combout  & (\Selector|Mux12~3_combout  $ (((\Selector|Mux14~2_combout ) # (!\Selector|Mux13~2_combout ))))) # (!\Selector|Mux15~2_combout  & (!\Selector|Mux12~3_combout  & (\Selector|Mux14~2_combout  & 
// !\Selector|Mux13~2_combout )))

	.dataa(\Selector|Mux15~2_combout ),
	.datab(\Selector|Mux12~3_combout ),
	.datac(\Selector|Mux14~2_combout ),
	.datad(\Selector|Mux13~2_combout ),
	.cin(gnd),
	.combout(\unit4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr5~0 .lut_mask = 16'h2832;
defparam \unit4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N28
cycloneive_lcell_comb \unit4|WideOr4~0 (
// Equation(s):
// \unit4|WideOr4~0_combout  = (\Selector|Mux14~2_combout  & (\Selector|Mux15~2_combout  & (!\Selector|Mux12~3_combout ))) # (!\Selector|Mux14~2_combout  & ((\Selector|Mux13~2_combout  & ((!\Selector|Mux12~3_combout ))) # (!\Selector|Mux13~2_combout  & 
// (\Selector|Mux15~2_combout ))))

	.dataa(\Selector|Mux15~2_combout ),
	.datab(\Selector|Mux12~3_combout ),
	.datac(\Selector|Mux14~2_combout ),
	.datad(\Selector|Mux13~2_combout ),
	.cin(gnd),
	.combout(\unit4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr4~0 .lut_mask = 16'h232A;
defparam \unit4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N30
cycloneive_lcell_comb \unit4|WideOr3~0 (
// Equation(s):
// \unit4|WideOr3~0_combout  = (\Selector|Mux14~2_combout  & ((\Selector|Mux15~2_combout  & ((\Selector|Mux13~2_combout ))) # (!\Selector|Mux15~2_combout  & (\Selector|Mux12~3_combout  & !\Selector|Mux13~2_combout )))) # (!\Selector|Mux14~2_combout  & 
// (!\Selector|Mux12~3_combout  & (\Selector|Mux15~2_combout  $ (\Selector|Mux13~2_combout ))))

	.dataa(\Selector|Mux15~2_combout ),
	.datab(\Selector|Mux12~3_combout ),
	.datac(\Selector|Mux14~2_combout ),
	.datad(\Selector|Mux13~2_combout ),
	.cin(gnd),
	.combout(\unit4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr3~0 .lut_mask = 16'hA142;
defparam \unit4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N16
cycloneive_lcell_comb \unit4|WideOr2~0 (
// Equation(s):
// \unit4|WideOr2~0_combout  = (\Selector|Mux12~3_combout  & (\Selector|Mux13~2_combout  & ((\Selector|Mux14~2_combout ) # (!\Selector|Mux15~2_combout )))) # (!\Selector|Mux12~3_combout  & (!\Selector|Mux15~2_combout  & (\Selector|Mux14~2_combout  & 
// !\Selector|Mux13~2_combout )))

	.dataa(\Selector|Mux15~2_combout ),
	.datab(\Selector|Mux12~3_combout ),
	.datac(\Selector|Mux14~2_combout ),
	.datad(\Selector|Mux13~2_combout ),
	.cin(gnd),
	.combout(\unit4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr2~0 .lut_mask = 16'hC410;
defparam \unit4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N2
cycloneive_lcell_comb \unit4|WideOr1~0 (
// Equation(s):
// \unit4|WideOr1~0_combout  = (\Selector|Mux12~3_combout  & ((\Selector|Mux15~2_combout  & (\Selector|Mux14~2_combout )) # (!\Selector|Mux15~2_combout  & ((\Selector|Mux13~2_combout ))))) # (!\Selector|Mux12~3_combout  & (\Selector|Mux13~2_combout  & 
// (\Selector|Mux15~2_combout  $ (\Selector|Mux14~2_combout ))))

	.dataa(\Selector|Mux15~2_combout ),
	.datab(\Selector|Mux12~3_combout ),
	.datac(\Selector|Mux14~2_combout ),
	.datad(\Selector|Mux13~2_combout ),
	.cin(gnd),
	.combout(\unit4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr1~0 .lut_mask = 16'hD680;
defparam \unit4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y3_N4
cycloneive_lcell_comb \unit4|WideOr0~0 (
// Equation(s):
// \unit4|WideOr0~0_combout  = (\Selector|Mux12~3_combout  & (\Selector|Mux15~2_combout  & (\Selector|Mux14~2_combout  $ (\Selector|Mux13~2_combout )))) # (!\Selector|Mux12~3_combout  & (!\Selector|Mux14~2_combout  & (\Selector|Mux15~2_combout  $ 
// (\Selector|Mux13~2_combout ))))

	.dataa(\Selector|Mux15~2_combout ),
	.datab(\Selector|Mux12~3_combout ),
	.datac(\Selector|Mux14~2_combout ),
	.datad(\Selector|Mux13~2_combout ),
	.cin(gnd),
	.combout(\unit4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr0~0 .lut_mask = 16'h0982;
defparam \unit4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y27_N18
cycloneive_lcell_comb \unit3|WideOr6~0 (
// Equation(s):
// \unit3|WideOr6~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [12] & ((\processor|Controller|Instruction_Reg|Instr_FSM [15]) # (\processor|Controller|Instruction_Reg|Instr_FSM [14] $ (\processor|Controller|Instruction_Reg|Instr_FSM [13])))) 
// # (!\processor|Controller|Instruction_Reg|Instr_FSM [12] & ((\processor|Controller|Instruction_Reg|Instr_FSM [13]) # (\processor|Controller|Instruction_Reg|Instr_FSM [14] $ (\processor|Controller|Instruction_Reg|Instr_FSM [15]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [14]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [12]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [13]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [15]),
	.cin(gnd),
	.combout(\unit3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|WideOr6~0 .lut_mask = 16'hFD7A;
defparam \unit3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y27_N28
cycloneive_lcell_comb \unit3|WideOr5~0 (
// Equation(s):
// \unit3|WideOr5~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [14] & (\processor|Controller|Instruction_Reg|Instr_FSM [12] & (\processor|Controller|Instruction_Reg|Instr_FSM [13] $ (\processor|Controller|Instruction_Reg|Instr_FSM [15])))) # 
// (!\processor|Controller|Instruction_Reg|Instr_FSM [14] & (!\processor|Controller|Instruction_Reg|Instr_FSM [15] & ((\processor|Controller|Instruction_Reg|Instr_FSM [12]) # (\processor|Controller|Instruction_Reg|Instr_FSM [13]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [14]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [12]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [13]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [15]),
	.cin(gnd),
	.combout(\unit3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|WideOr5~0 .lut_mask = 16'h08D4;
defparam \unit3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y27_N22
cycloneive_lcell_comb \unit3|WideOr4~0 (
// Equation(s):
// \unit3|WideOr4~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [13] & (((\processor|Controller|Instruction_Reg|Instr_FSM [12] & !\processor|Controller|Instruction_Reg|Instr_FSM [15])))) # (!\processor|Controller|Instruction_Reg|Instr_FSM 
// [13] & ((\processor|Controller|Instruction_Reg|Instr_FSM [14] & ((!\processor|Controller|Instruction_Reg|Instr_FSM [15]))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [14] & (\processor|Controller|Instruction_Reg|Instr_FSM [12]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [14]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [12]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [13]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [15]),
	.cin(gnd),
	.combout(\unit3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|WideOr4~0 .lut_mask = 16'h04CE;
defparam \unit3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y27_N8
cycloneive_lcell_comb \unit3|WideOr3~0 (
// Equation(s):
// \unit3|WideOr3~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [13] & ((\processor|Controller|Instruction_Reg|Instr_FSM [14] & (\processor|Controller|Instruction_Reg|Instr_FSM [12])) # (!\processor|Controller|Instruction_Reg|Instr_FSM [14] & 
// (!\processor|Controller|Instruction_Reg|Instr_FSM [12] & \processor|Controller|Instruction_Reg|Instr_FSM [15])))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [13] & (!\processor|Controller|Instruction_Reg|Instr_FSM [15] & 
// (\processor|Controller|Instruction_Reg|Instr_FSM [14] $ (\processor|Controller|Instruction_Reg|Instr_FSM [12]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [14]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [12]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [13]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [15]),
	.cin(gnd),
	.combout(\unit3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|WideOr3~0 .lut_mask = 16'h9086;
defparam \unit3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y27_N26
cycloneive_lcell_comb \unit3|WideOr2~0 (
// Equation(s):
// \unit3|WideOr2~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [14] & (\processor|Controller|Instruction_Reg|Instr_FSM [15] & ((\processor|Controller|Instruction_Reg|Instr_FSM [13]) # (!\processor|Controller|Instruction_Reg|Instr_FSM 
// [12])))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [14] & (!\processor|Controller|Instruction_Reg|Instr_FSM [12] & (\processor|Controller|Instruction_Reg|Instr_FSM [13] & !\processor|Controller|Instruction_Reg|Instr_FSM [15])))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [14]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [12]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [13]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [15]),
	.cin(gnd),
	.combout(\unit3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|WideOr2~0 .lut_mask = 16'hA210;
defparam \unit3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y27_N12
cycloneive_lcell_comb \unit3|WideOr1~0 (
// Equation(s):
// \unit3|WideOr1~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [13] & ((\processor|Controller|Instruction_Reg|Instr_FSM [12] & ((\processor|Controller|Instruction_Reg|Instr_FSM [15]))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [12] 
// & (\processor|Controller|Instruction_Reg|Instr_FSM [14])))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [13] & (\processor|Controller|Instruction_Reg|Instr_FSM [14] & (\processor|Controller|Instruction_Reg|Instr_FSM [12] $ 
// (\processor|Controller|Instruction_Reg|Instr_FSM [15]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [14]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [12]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [13]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [15]),
	.cin(gnd),
	.combout(\unit3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|WideOr1~0 .lut_mask = 16'hE228;
defparam \unit3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y27_N30
cycloneive_lcell_comb \unit3|WideOr0~0 (
// Equation(s):
// \unit3|WideOr0~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [14] & (!\processor|Controller|Instruction_Reg|Instr_FSM [13] & (\processor|Controller|Instruction_Reg|Instr_FSM [12] $ (!\processor|Controller|Instruction_Reg|Instr_FSM [15])))) 
// # (!\processor|Controller|Instruction_Reg|Instr_FSM [14] & (\processor|Controller|Instruction_Reg|Instr_FSM [12] & (\processor|Controller|Instruction_Reg|Instr_FSM [13] $ (!\processor|Controller|Instruction_Reg|Instr_FSM [15]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [14]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [12]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [13]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [15]),
	.cin(gnd),
	.combout(\unit3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|WideOr0~0 .lut_mask = 16'h4806;
defparam \unit3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N18
cycloneive_lcell_comb \unit2|WideOr6~0 (
// Equation(s):
// \unit2|WideOr6~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [8] & ((\processor|Controller|Instruction_Reg|Instr_FSM [11]) # (\processor|Controller|Instruction_Reg|Instr_FSM [10] $ (\processor|Controller|Instruction_Reg|Instr_FSM [9])))) # 
// (!\processor|Controller|Instruction_Reg|Instr_FSM [8] & ((\processor|Controller|Instruction_Reg|Instr_FSM [9]) # (\processor|Controller|Instruction_Reg|Instr_FSM [11] $ (\processor|Controller|Instruction_Reg|Instr_FSM [10]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [8]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [11]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [10]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [9]),
	.cin(gnd),
	.combout(\unit2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr6~0 .lut_mask = 16'hDFBC;
defparam \unit2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N8
cycloneive_lcell_comb \unit2|WideOr5~0 (
// Equation(s):
// \unit2|WideOr5~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [8] & (\processor|Controller|Instruction_Reg|Instr_FSM [11] $ (((\processor|Controller|Instruction_Reg|Instr_FSM [9]) # (!\processor|Controller|Instruction_Reg|Instr_FSM 
// [10]))))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [8] & (!\processor|Controller|Instruction_Reg|Instr_FSM [11] & (!\processor|Controller|Instruction_Reg|Instr_FSM [10] & \processor|Controller|Instruction_Reg|Instr_FSM [9])))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [8]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [11]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [10]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [9]),
	.cin(gnd),
	.combout(\unit2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr5~0 .lut_mask = 16'h2382;
defparam \unit2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N28
cycloneive_lcell_comb \unit2|WideOr4~0 (
// Equation(s):
// \unit2|WideOr4~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [9] & (\processor|Controller|Instruction_Reg|Instr_FSM [8] & (!\processor|Controller|Instruction_Reg|Instr_FSM [11]))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [9] & 
// ((\processor|Controller|Instruction_Reg|Instr_FSM [10] & ((!\processor|Controller|Instruction_Reg|Instr_FSM [11]))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [10] & (\processor|Controller|Instruction_Reg|Instr_FSM [8]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [8]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [11]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [10]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [9]),
	.cin(gnd),
	.combout(\unit2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr4~0 .lut_mask = 16'h223A;
defparam \unit2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N6
cycloneive_lcell_comb \unit2|WideOr3~0 (
// Equation(s):
// \unit2|WideOr3~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [9] & ((\processor|Controller|Instruction_Reg|Instr_FSM [8] & ((\processor|Controller|Instruction_Reg|Instr_FSM [10]))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [8] & 
// (\processor|Controller|Instruction_Reg|Instr_FSM [11] & !\processor|Controller|Instruction_Reg|Instr_FSM [10])))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [9] & (!\processor|Controller|Instruction_Reg|Instr_FSM [11] & 
// (\processor|Controller|Instruction_Reg|Instr_FSM [8] $ (\processor|Controller|Instruction_Reg|Instr_FSM [10]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [8]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [11]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [10]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [9]),
	.cin(gnd),
	.combout(\unit2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr3~0 .lut_mask = 16'hA412;
defparam \unit2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N8
cycloneive_lcell_comb \unit2|WideOr2~0 (
// Equation(s):
// \unit2|WideOr2~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [11] & (\processor|Controller|Instruction_Reg|Instr_FSM [10] & ((\processor|Controller|Instruction_Reg|Instr_FSM [9]) # (!\processor|Controller|Instruction_Reg|Instr_FSM [8])))) 
// # (!\processor|Controller|Instruction_Reg|Instr_FSM [11] & (!\processor|Controller|Instruction_Reg|Instr_FSM [8] & (!\processor|Controller|Instruction_Reg|Instr_FSM [10] & \processor|Controller|Instruction_Reg|Instr_FSM [9])))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [8]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [11]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [10]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [9]),
	.cin(gnd),
	.combout(\unit2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr2~0 .lut_mask = 16'hC140;
defparam \unit2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N26
cycloneive_lcell_comb \unit2|WideOr1~0 (
// Equation(s):
// \unit2|WideOr1~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [11] & ((\processor|Controller|Instruction_Reg|Instr_FSM [8] & ((\processor|Controller|Instruction_Reg|Instr_FSM [9]))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [8] & 
// (\processor|Controller|Instruction_Reg|Instr_FSM [10])))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [11] & (\processor|Controller|Instruction_Reg|Instr_FSM [10] & (\processor|Controller|Instruction_Reg|Instr_FSM [8] $ 
// (\processor|Controller|Instruction_Reg|Instr_FSM [9]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [8]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [11]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [10]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [9]),
	.cin(gnd),
	.combout(\unit2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr1~0 .lut_mask = 16'hD860;
defparam \unit2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N12
cycloneive_lcell_comb \unit2|WideOr0~0 (
// Equation(s):
// \unit2|WideOr0~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [11] & (\processor|Controller|Instruction_Reg|Instr_FSM [8] & (\processor|Controller|Instruction_Reg|Instr_FSM [10] $ (\processor|Controller|Instruction_Reg|Instr_FSM [9])))) # 
// (!\processor|Controller|Instruction_Reg|Instr_FSM [11] & (!\processor|Controller|Instruction_Reg|Instr_FSM [9] & (\processor|Controller|Instruction_Reg|Instr_FSM [8] $ (\processor|Controller|Instruction_Reg|Instr_FSM [10]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [8]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [11]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [10]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [9]),
	.cin(gnd),
	.combout(\unit2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr0~0 .lut_mask = 16'h0892;
defparam \unit2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N26
cycloneive_lcell_comb \unit1|WideOr6~0 (
// Equation(s):
// \unit1|WideOr6~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [4] & ((\processor|Controller|Instruction_Reg|Instr_FSM [7]) # (\processor|Controller|Instruction_Reg|Instr_FSM [6] $ (\processor|Controller|Instruction_Reg|Instr_FSM [5])))) # 
// (!\processor|Controller|Instruction_Reg|Instr_FSM [4] & ((\processor|Controller|Instruction_Reg|Instr_FSM [5]) # (\processor|Controller|Instruction_Reg|Instr_FSM [6] $ (\processor|Controller|Instruction_Reg|Instr_FSM [7]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [6]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [5]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [7]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [4]),
	.cin(gnd),
	.combout(\unit1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr6~0 .lut_mask = 16'hF6DE;
defparam \unit1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N4
cycloneive_lcell_comb \unit1|WideOr5~0 (
// Equation(s):
// \unit1|WideOr5~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [6] & (\processor|Controller|Instruction_Reg|Instr_FSM [4] & (\processor|Controller|Instruction_Reg|Instr_FSM [5] $ (\processor|Controller|Instruction_Reg|Instr_FSM [7])))) # 
// (!\processor|Controller|Instruction_Reg|Instr_FSM [6] & (!\processor|Controller|Instruction_Reg|Instr_FSM [7] & ((\processor|Controller|Instruction_Reg|Instr_FSM [5]) # (\processor|Controller|Instruction_Reg|Instr_FSM [4]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [6]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [5]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [7]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [4]),
	.cin(gnd),
	.combout(\unit1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr5~0 .lut_mask = 16'h2D04;
defparam \unit1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N30
cycloneive_lcell_comb \unit1|WideOr4~0 (
// Equation(s):
// \unit1|WideOr4~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [5] & (((!\processor|Controller|Instruction_Reg|Instr_FSM [7] & \processor|Controller|Instruction_Reg|Instr_FSM [4])))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [5] & 
// ((\processor|Controller|Instruction_Reg|Instr_FSM [6] & (!\processor|Controller|Instruction_Reg|Instr_FSM [7])) # (!\processor|Controller|Instruction_Reg|Instr_FSM [6] & ((\processor|Controller|Instruction_Reg|Instr_FSM [4])))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [6]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [5]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [7]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [4]),
	.cin(gnd),
	.combout(\unit1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr4~0 .lut_mask = 16'h1F02;
defparam \unit1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N16
cycloneive_lcell_comb \unit1|WideOr3~0 (
// Equation(s):
// \unit1|WideOr3~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [5] & ((\processor|Controller|Instruction_Reg|Instr_FSM [6] & ((\processor|Controller|Instruction_Reg|Instr_FSM [4]))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [6] & 
// (\processor|Controller|Instruction_Reg|Instr_FSM [7] & !\processor|Controller|Instruction_Reg|Instr_FSM [4])))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [5] & (!\processor|Controller|Instruction_Reg|Instr_FSM [7] & 
// (\processor|Controller|Instruction_Reg|Instr_FSM [6] $ (\processor|Controller|Instruction_Reg|Instr_FSM [4]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [6]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [5]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [7]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [4]),
	.cin(gnd),
	.combout(\unit1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr3~0 .lut_mask = 16'h8942;
defparam \unit1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N18
cycloneive_lcell_comb \unit1|WideOr2~0 (
// Equation(s):
// \unit1|WideOr2~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [6] & (\processor|Controller|Instruction_Reg|Instr_FSM [7] & ((\processor|Controller|Instruction_Reg|Instr_FSM [5]) # (!\processor|Controller|Instruction_Reg|Instr_FSM [4])))) # 
// (!\processor|Controller|Instruction_Reg|Instr_FSM [6] & (\processor|Controller|Instruction_Reg|Instr_FSM [5] & (!\processor|Controller|Instruction_Reg|Instr_FSM [7] & !\processor|Controller|Instruction_Reg|Instr_FSM [4])))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [6]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [5]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [7]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [4]),
	.cin(gnd),
	.combout(\unit1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr2~0 .lut_mask = 16'h80A4;
defparam \unit1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N12
cycloneive_lcell_comb \unit1|WideOr1~0 (
// Equation(s):
// \unit1|WideOr1~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [5] & ((\processor|Controller|Instruction_Reg|Instr_FSM [4] & ((\processor|Controller|Instruction_Reg|Instr_FSM [7]))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [4] & 
// (\processor|Controller|Instruction_Reg|Instr_FSM [6])))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [5] & (\processor|Controller|Instruction_Reg|Instr_FSM [6] & (\processor|Controller|Instruction_Reg|Instr_FSM [7] $ 
// (\processor|Controller|Instruction_Reg|Instr_FSM [4]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [6]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [5]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [7]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [4]),
	.cin(gnd),
	.combout(\unit1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr1~0 .lut_mask = 16'hC2A8;
defparam \unit1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N6
cycloneive_lcell_comb \unit1|WideOr0~0 (
// Equation(s):
// \unit1|WideOr0~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [6] & (!\processor|Controller|Instruction_Reg|Instr_FSM [5] & (\processor|Controller|Instruction_Reg|Instr_FSM [7] $ (!\processor|Controller|Instruction_Reg|Instr_FSM [4])))) # 
// (!\processor|Controller|Instruction_Reg|Instr_FSM [6] & (\processor|Controller|Instruction_Reg|Instr_FSM [4] & (\processor|Controller|Instruction_Reg|Instr_FSM [5] $ (!\processor|Controller|Instruction_Reg|Instr_FSM [7]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [6]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [5]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [7]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [4]),
	.cin(gnd),
	.combout(\unit1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr0~0 .lut_mask = 16'h6102;
defparam \unit1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N12
cycloneive_lcell_comb \unit0|WideOr6~0 (
// Equation(s):
// \unit0|WideOr6~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [0] & ((\processor|Controller|Instruction_Reg|Instr_FSM [3]) # (\processor|Controller|Instruction_Reg|Instr_FSM [2] $ (\processor|Controller|Instruction_Reg|Instr_FSM [1])))) # 
// (!\processor|Controller|Instruction_Reg|Instr_FSM [0] & ((\processor|Controller|Instruction_Reg|Instr_FSM [1]) # (\processor|Controller|Instruction_Reg|Instr_FSM [3] $ (\processor|Controller|Instruction_Reg|Instr_FSM [2]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [3]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [2]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\unit0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr6~0 .lut_mask = 16'hBFDA;
defparam \unit0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N6
cycloneive_lcell_comb \unit0|WideOr5~0 (
// Equation(s):
// \unit0|WideOr5~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [0] & (\processor|Controller|Instruction_Reg|Instr_FSM [3] $ (((\processor|Controller|Instruction_Reg|Instr_FSM [1]) # (!\processor|Controller|Instruction_Reg|Instr_FSM [2]))))) 
// # (!\processor|Controller|Instruction_Reg|Instr_FSM [0] & (!\processor|Controller|Instruction_Reg|Instr_FSM [3] & (!\processor|Controller|Instruction_Reg|Instr_FSM [2] & \processor|Controller|Instruction_Reg|Instr_FSM [1])))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [3]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [2]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\unit0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr5~0 .lut_mask = 16'h4584;
defparam \unit0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N24
cycloneive_lcell_comb \unit0|WideOr4~0 (
// Equation(s):
// \unit0|WideOr4~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [1] & (!\processor|Controller|Instruction_Reg|Instr_FSM [3] & (\processor|Controller|Instruction_Reg|Instr_FSM [0]))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [1] & 
// ((\processor|Controller|Instruction_Reg|Instr_FSM [2] & (!\processor|Controller|Instruction_Reg|Instr_FSM [3])) # (!\processor|Controller|Instruction_Reg|Instr_FSM [2] & ((\processor|Controller|Instruction_Reg|Instr_FSM [0])))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [3]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [2]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\unit0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr4~0 .lut_mask = 16'h445C;
defparam \unit0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N2
cycloneive_lcell_comb \unit0|WideOr3~0 (
// Equation(s):
// \unit0|WideOr3~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [1] & ((\processor|Controller|Instruction_Reg|Instr_FSM [0] & ((\processor|Controller|Instruction_Reg|Instr_FSM [2]))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [0] & 
// (\processor|Controller|Instruction_Reg|Instr_FSM [3] & !\processor|Controller|Instruction_Reg|Instr_FSM [2])))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [1] & (!\processor|Controller|Instruction_Reg|Instr_FSM [3] & 
// (\processor|Controller|Instruction_Reg|Instr_FSM [0] $ (\processor|Controller|Instruction_Reg|Instr_FSM [2]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [3]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [2]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\unit0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr3~0 .lut_mask = 16'hC214;
defparam \unit0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N28
cycloneive_lcell_comb \unit0|WideOr2~0 (
// Equation(s):
// \unit0|WideOr2~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [3] & (\processor|Controller|Instruction_Reg|Instr_FSM [2] & ((\processor|Controller|Instruction_Reg|Instr_FSM [1]) # (!\processor|Controller|Instruction_Reg|Instr_FSM [0])))) # 
// (!\processor|Controller|Instruction_Reg|Instr_FSM [3] & (!\processor|Controller|Instruction_Reg|Instr_FSM [0] & (!\processor|Controller|Instruction_Reg|Instr_FSM [2] & \processor|Controller|Instruction_Reg|Instr_FSM [1])))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [3]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [2]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\unit0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr2~0 .lut_mask = 16'hA120;
defparam \unit0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N14
cycloneive_lcell_comb \unit0|WideOr1~0 (
// Equation(s):
// \unit0|WideOr1~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [3] & ((\processor|Controller|Instruction_Reg|Instr_FSM [0] & ((\processor|Controller|Instruction_Reg|Instr_FSM [1]))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [0] & 
// (\processor|Controller|Instruction_Reg|Instr_FSM [2])))) # (!\processor|Controller|Instruction_Reg|Instr_FSM [3] & (\processor|Controller|Instruction_Reg|Instr_FSM [2] & (\processor|Controller|Instruction_Reg|Instr_FSM [0] $ 
// (\processor|Controller|Instruction_Reg|Instr_FSM [1]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [3]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [2]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\unit0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr1~0 .lut_mask = 16'hB860;
defparam \unit0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N8
cycloneive_lcell_comb \unit0|WideOr0~0 (
// Equation(s):
// \unit0|WideOr0~0_combout  = (\processor|Controller|Instruction_Reg|Instr_FSM [3] & (\processor|Controller|Instruction_Reg|Instr_FSM [0] & (\processor|Controller|Instruction_Reg|Instr_FSM [2] $ (\processor|Controller|Instruction_Reg|Instr_FSM [1])))) # 
// (!\processor|Controller|Instruction_Reg|Instr_FSM [3] & (!\processor|Controller|Instruction_Reg|Instr_FSM [1] & (\processor|Controller|Instruction_Reg|Instr_FSM [0] $ (\processor|Controller|Instruction_Reg|Instr_FSM [2]))))

	.dataa(\processor|Controller|Instruction_Reg|Instr_FSM [3]),
	.datab(\processor|Controller|Instruction_Reg|Instr_FSM [0]),
	.datac(\processor|Controller|Instruction_Reg|Instr_FSM [2]),
	.datad(\processor|Controller|Instruction_Reg|Instr_FSM [1]),
	.cin(gnd),
	.combout(\unit0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr0~0 .lut_mask = 16'h0894;
defparam \unit0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign HEX7[6] = \HEX7[6]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR[16] = \LEDR[16]~output_o ;

assign LEDR[17] = \LEDR[17]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
