/*
    MUX_MEM seleciona a sa√≠da entre:
    - PC
    - ALUout
    - Reg A
    - Reg B
    - 253
    - 254
    - 255

*/

module mux_Mem(
    input wire [2:0] selector,
    input wire [31:0] data_0,
    input wire [31:0] data_1,
    input wire [31:0] reg_A,
    input wire [31:0] reg_B,
    output wire [31:0] data_out
);

    wire [31:0] out1, out2, out3, out4, out5, out6;

    assign out1 = (selector[0]) ? data_1 : data_0;
    assign out2 = (selector[0]) ? reg_B : reg_A;
    assign out3 = (selector[1]) ? out2 : out1;
    assign out4 = (selector[0]) ? 32'd254 : 32'd253;
    assign out5 = (selector[1]) ? 32'd255 : out4;
    assign data_out = (selector[2]) ? out5 : out3;


    

    // always @(data_0 or data_1 or reg_A or reg_B or selector) begin
    //     case(selector)
    //         3'b000 : data_out = data_0;
    //         3'b001 : data_out = data_1;
    //         3'b010 : data_out = reg_A;
    //         3'b011 : data_out = reg_B;
    //         3'b100 : data_out = 32'd253;
    //         3'b101 : data_out = 32'd254;
    //         3'b110 : data_out = 32'd255;
    //     endcase 
    // end
    
    
endmodule