// Seed: 2059278113
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    input tri id_4,
    output tri0 id_5,
    inout wire id_6,
    input wor id_7,
    output tri0 id_8,
    output uwire id_9,
    output tri1 id_10,
    output supply0 id_11,
    output wire id_12,
    input wand id_13,
    input supply0 id_14,
    output supply1 id_15,
    input uwire id_16,
    inout supply0 id_17
    , id_25,
    output logic id_18,
    output uwire id_19
    , id_26,
    input wand id_20,
    input supply0 id_21,
    output tri1 id_22,
    input tri id_23
);
  assign id_5 = id_4;
  module_0(
      id_25, id_26, id_26, id_25
  );
  integer id_27 = 1;
  initial begin : id_28
    $display(1, 1, 1, id_4, 1);
    id_18 <= 1'b0;
  end
  wire id_29;
endmodule
