

<!DOCTYPE html>
<html>
  <head>
    <meta http-equiv="content-type" content="text/html; charset=utf-8">
    <link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.2.0/css/all.css" integrity="sha384-hWVjflwFxL6sNzntih27bfxkr27PmbbK/iSvJ+a4+0owXq79v+lsFkW54bOGbiDQ" crossorigin="anonymous">
    <link href="https://mbinary0.github.io/resource/github.markdown.css" rel="stylesheet">
  </head>
  <body>
     	<div><h2>
                <a href="../index.html">&nbsp;&nbsp;<i class="fa fa-level-up"></i>&nbsp;&nbsp;</a>:
                /<a href="../../../../../index.html"><i class="fa fa-home"></i></a>/<a href="../../../../index.html">计算机与信息类</a>/<a href="../../../index.html">计算机组成原理</a>/<a href="../../index.html">verilog-lab</a>/<a href="../index.html">lab-codes</a>/<a href="index.html">lab7-pipeline</a>
            </h2>
        </div>
        
        
        <h2>Directories</h2>
        <ul>
        <li><a href="mips_disass/index.html" ><i class="fa fa-folder"></i>&nbsp;mips_disass</a></li>
        </ul>

        <h2>Files</h2>
        <ul>
        <li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/-计算机与信息类-计算机组成原理-verilog-lab-lab-codes-lab7-pipeline目录下的26个文件.zip" ><i class="fa fa-file-zip-o"></i>&nbsp;-计算机与信息类-计算机组成原理-verilog-lab-lab-codes-lab7-pipeline目录下的26个文件.zip---(39.42K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/alu.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;alu.v---(696.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/cmp.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;cmp.v---(730.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/DECODE.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;DECODE.v---(3.18K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/DM.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;DM.v---(1.18K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/DMem_init.hex" ><i class="fa fa-pencil-square-o"></i>&nbsp;DMem_init.hex---(1.25K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/EXCTRL.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;EXCTRL.v---(3.27K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/ext.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;ext.v---(926.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/ForwardCTRL.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;ForwardCTRL.v---(5.38K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/IDCTRL.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;IDCTRL.v---(1.57K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/IM.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;IM.v---(270.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/IMem_init.hex" ><i class="fa fa-pencil-square-o"></i>&nbsp;IMem_init.hex---(590.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/LDEXT.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;LDEXT.v---(716.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/Makefile" ><i class="fa fa-pencil-square-o"></i>&nbsp;Makefile---(382.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/marco.h" ><i class="fa fa-file-code-o"></i>&nbsp;marco.h---(486.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/MEMCTRL.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;MEMCTRL.v---(384.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/mips.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;mips.v---(4.94K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/mips_tb.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;mips_tb.v---(927.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/MULTIPLIER.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;MULTIPLIER.v---(529.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/MUX.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;MUX.v---(1.60K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/NPC.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;NPC.v---(471.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/opcode.h" ><i class="fa fa-file-code-o"></i>&nbsp;opcode.h---(1.65K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/PC.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;PC.v---(369.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/PLR.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;PLR.v---(403.00B)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/RF.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;RF.v---(1.16K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/STALLCTRL.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;STALLCTRL.v---(2.63K)</a></li>
<li><a href="https://raw.githubusercontent.com/mbinary/USTC-CS-Courses-Resource/master/计算机与信息类/计算机组成原理/verilog-lab/lab-codes/lab7-pipeline/WBCTRL.v" ><i class="fa fa-pencil-square-o"></i>&nbsp;WBCTRL.v---(1.60K)</a></li>
        </ul>

        <div style="text-decration:underline;display:inline">
        <a href="https://github.com/mbinary/USTC-CS-Courses-Resource.git" target="_blank" rel="external"><i class="fa fa-github"></i>&nbsp; Github</a>
        <a href="mailto:&#122;huheqin1@gmail?subject=反馈与建议" style="float:right" target="_blank" rel="external"><i class="fa fa-envelope"></i>&nbsp; Feedback</a>
        </div>

        
    </body>  
</html>
