{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683072857947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683072857947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 18:14:17 2023 " "Processing started: Tue May  2 18:14:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683072857947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072857947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fsm_2048 -c Fsm_2048 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fsm_2048 -c Fsm_2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072857947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683072858572 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683072858572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mov_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mov_tb " "Found entity 1: mov_tb" {  } { { "mov_tb.sv" "" { Text "D:/Fsm_2048/mov_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683072870377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072870377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win.sv 1 1 " "Found 1 design units, including 1 entities, in source file win.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "win.sv" "" { Text "D:/Fsm_2048/win.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683072870379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072870379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addandmov.sv 1 1 " "Found 1 design units, including 1 entities, in source file addandmov.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addAndmov " "Found entity 1: addAndmov" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683072870382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072870382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_up MOVE_UP game2048.sv(4) " "Verilog HDL Declaration information at game2048.sv(4): object \"move_up\" differs only in case from object \"MOVE_UP\" in the same scope" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683072870385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down MOVE_DOWN game2048.sv(5) " "Verilog HDL Declaration information at game2048.sv(5): object \"move_down\" differs only in case from object \"MOVE_DOWN\" in the same scope" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683072870385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_left MOVE_LEFT game2048.sv(6) " "Verilog HDL Declaration information at game2048.sv(6): object \"move_left\" differs only in case from object \"MOVE_LEFT\" in the same scope" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683072870385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right MOVE_RIGHT game2048.sv(7) " "Verilog HDL Declaration information at game2048.sv(7): object \"move_right\" differs only in case from object \"MOVE_RIGHT\" in the same scope" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1683072870385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game2048.sv 1 1 " "Found 1 design units, including 1 entities, in source file game2048.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game2048 " "Found entity 1: game2048" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683072870386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072870386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_4_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_4_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_4_4 " "Found entity 1: matrix_4_4" {  } { { "matrix_4_4.sv" "" { Text "D:/Fsm_2048/matrix_4_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683072870388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072870388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_tb " "Found entity 1: matrix_tb" {  } { { "matrix_tb.sv" "" { Text "D:/Fsm_2048/matrix_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683072870390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072870390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_loss.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_loss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_loss " "Found entity 1: check_loss" {  } { { "check_loss.sv" "" { Text "D:/Fsm_2048/check_loss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683072870392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072870392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_0_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_0_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_0_3 " "Found entity 1: lfsr_0_3" {  } { { "lfsr_0_3.sv" "" { Text "D:/Fsm_2048/lfsr_0_3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683072870395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072870395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_0_3_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_0_3_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_0_3_test " "Found entity 1: lfsr_0_3_test" {  } { { "lfsr_0_3_test.sv" "" { Text "D:/Fsm_2048/lfsr_0_3_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683072870398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072870398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pop_random.sv 1 1 " "Found 1 design units, including 1 entities, in source file pop_random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pop_random " "Found entity 1: pop_random" {  } { { "pop_random.sv" "" { Text "D:/Fsm_2048/pop_random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683072870400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072870400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aleatorio_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file aleatorio_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aleatorio_tb " "Found entity 1: aleatorio_tb" {  } { { "aleatorio_tb.sv" "" { Text "D:/Fsm_2048/aleatorio_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683072870402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072870402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_game.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_game " "Found entity 1: controller_game" {  } { { "controller_game.sv" "" { Text "D:/Fsm_2048/controller_game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683072870405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072870405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "D:/Fsm_2048/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683072870407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072870407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game2048 " "Elaborating entity \"game2048\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683072870468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(42) " "Verilog HDL assignment warning at game2048.sv(42): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870469 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(48) " "Verilog HDL assignment warning at game2048.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870469 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(49) " "Verilog HDL assignment warning at game2048.sv(49): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870469 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(50) " "Verilog HDL assignment warning at game2048.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870469 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(51) " "Verilog HDL assignment warning at game2048.sv(51): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870470 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(54) " "Verilog HDL assignment warning at game2048.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870470 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(55) " "Verilog HDL assignment warning at game2048.sv(55): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870470 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(56) " "Verilog HDL assignment warning at game2048.sv(56): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870470 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(57) " "Verilog HDL assignment warning at game2048.sv(57): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870470 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(60) " "Verilog HDL assignment warning at game2048.sv(60): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870470 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(61) " "Verilog HDL assignment warning at game2048.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870470 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(62) " "Verilog HDL assignment warning at game2048.sv(62): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870471 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(63) " "Verilog HDL assignment warning at game2048.sv(63): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870471 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(66) " "Verilog HDL assignment warning at game2048.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870471 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(67) " "Verilog HDL assignment warning at game2048.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870471 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(68) " "Verilog HDL assignment warning at game2048.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870471 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(69) " "Verilog HDL assignment warning at game2048.sv(69): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870471 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(72) " "Verilog HDL assignment warning at game2048.sv(72): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870472 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(73) " "Verilog HDL assignment warning at game2048.sv(73): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870472 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(74) " "Verilog HDL assignment warning at game2048.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870472 "|game2048"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game2048.sv(75) " "Verilog HDL assignment warning at game2048.sv(75): truncated value with size 32 to match size of target (4)" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683072870472 "|game2048"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_out game2048.sv(8) " "Output port \"clk_out\" at game2048.sv(8) has no driver" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683072870473 "|game2048"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reset_out game2048.sv(9) " "Output port \"reset_out\" at game2048.sv(9) has no driver" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1683072870473 "|game2048"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clk_out GND " "Pin \"clk_out\" is stuck at GND" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683072871122 "|game2048|clk_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "reset_out GND " "Pin \"reset_out\" is stuck at GND" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683072871122 "|game2048|reset_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_reg\[3\] GND " "Pin \"state_reg\[3\]\" is stuck at GND" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683072871122 "|game2048|state_reg[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683072871122 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683072871261 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Fsm_2048/output_files/Fsm_2048.map.smsg " "Generated suppressed messages file D:/Fsm_2048/output_files/Fsm_2048.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072871644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683072871789 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683072871789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683072871846 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683072871846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683072871846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683072871846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683072871868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 18:14:31 2023 " "Processing ended: Tue May  2 18:14:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683072871868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683072871868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683072871868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683072871868 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683072877049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683072877049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 18:14:36 2023 " "Processing started: Tue May  2 18:14:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683072877049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683072877049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Fsm_2048 -c Fsm_2048 --netlist_type=sgate " "Command: quartus_npp Fsm_2048 -c Fsm_2048 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683072877049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1683072877454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683072877466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  2 18:14:37 2023 " "Processing ended: Tue May  2 18:14:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683072877466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683072877466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683072877466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1683072877466 ""}
