// Seed: 4120876665
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1._id_4 = 0;
  output wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd66
) (
    input  wand id_0,
    output wand id_1,
    output tri0 id_2,
    output wire id_3,
    input  wor  _id_4,
    output wand id_5
);
  struct {
    logic id_7;
    logic [1 'b0 : id_4] id_8;
  } [1 : -1] id_9;
  module_0 modCall_1 (
      id_9,
      id_7
  );
endmodule
module module_2 #(
    parameter id_18 = 32'd65
) (
    input tri1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wand id_3,
    input tri1 id_4,
    input wire id_5,
    output wire id_6,
    input tri id_7,
    output wand id_8,
    output wire id_9,
    input supply0 id_10,
    input wor id_11,
    input supply0 id_12,
    output uwire id_13,
    output tri0 id_14,
    input wire id_15,
    input tri0 id_16,
    input supply0 id_17,
    output wand _id_18,
    input uwire id_19
    , id_25,
    input wand id_20,
    output tri0 id_21,
    output tri id_22,
    input tri0 id_23
);
  logic [1 : id_18] id_26 = (1'b0);
  module_0 modCall_1 (
      id_25,
      id_25
  );
endmodule
