#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010881d0 .scope module, "flopenr" "flopenr" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_0000000001062c40 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
o000000000108adf8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000107bd60_0 .net "clk", 0 0, o000000000108adf8;  0 drivers
o000000000108ae28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000000000107c760_0 .net "d", 7 0, o000000000108ae28;  0 drivers
o000000000108ae58 .functor BUFZ 1, C4<z>; HiZ drive
v000000000107d160_0 .net "en", 0 0, o000000000108ae58;  0 drivers
v000000000107cbc0_0 .var "q", 7 0;
o000000000108aeb8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000107d200_0 .net "reset", 0 0, o000000000108aeb8;  0 drivers
E_0000000001062900 .event posedge, v000000000107d200_0, v000000000107bd60_0;
S_0000000001088680 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v00000000010e9870_0 .var "clk", 0 0;
v00000000010ea6d0_0 .net "dataadr", 31 0, v00000000010d7380_0;  1 drivers
v00000000010e9550_0 .net "memwrite", 0 0, L_00000000010ea310;  1 drivers
v00000000010e95f0_0 .var "reset", 0 0;
v00000000010e92d0_0 .net "writedata", 31 0, L_00000000010ea9f0;  1 drivers
E_0000000001062680 .event negedge, v000000000107b900_0;
S_0000000001050090 .scope module, "dut" "top" 3 10, 4 2 0, S_0000000001088680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v00000000010dc590_0 .net "clk", 0 0, v00000000010e9870_0;  1 drivers
v00000000010dc6d0_0 .net "dataadr", 31 0, v00000000010d7380_0;  alias, 1 drivers
v00000000010ea810_0 .net "instr", 31 0, L_0000000001075960;  1 drivers
v00000000010eabd0_0 .net "memwrite", 0 0, L_00000000010ea310;  alias, 1 drivers
v00000000010ea630_0 .net "pc", 31 0, v00000000010d9750_0;  1 drivers
v00000000010e9f50_0 .net "readdata", 31 0, L_0000000001075030;  1 drivers
v00000000010ea130_0 .net "reset", 0 0, v00000000010e95f0_0;  1 drivers
v00000000010e94b0_0 .net "writedata", 31 0, L_00000000010ea9f0;  alias, 1 drivers
L_0000000001149230 .part v00000000010d9750_0, 2, 6;
S_0000000001050220 .scope module, "dmem" "dataMemory" 4 11, 5 2 0, S_0000000001050090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000000001075030 .functor BUFZ 32, L_0000000001149910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000107c6c0 .array "RAM", 0 63, 31 0;
v000000000107b9a0_0 .net *"_s0", 31 0, L_0000000001149910;  1 drivers
v000000000107b680_0 .net *"_s3", 29 0, L_0000000001148f10;  1 drivers
v000000000107cc60_0 .net "a", 31 0, v00000000010d7380_0;  alias, 1 drivers
v000000000107b900_0 .net "clk", 0 0, v00000000010e9870_0;  alias, 1 drivers
v000000000107ba40_0 .net "rd", 31 0, L_0000000001075030;  alias, 1 drivers
v000000000107c940_0 .net "wd", 31 0, L_00000000010ea9f0;  alias, 1 drivers
v000000000107cd00_0 .net "we", 0 0, L_00000000010ea310;  alias, 1 drivers
E_0000000001062e00 .event posedge, v000000000107b900_0;
L_0000000001149910 .array/port v000000000107c6c0, L_0000000001148f10;
L_0000000001148f10 .part v00000000010d7380_0, 2, 30;
S_000000000104c940 .scope module, "imem" "instructionMemory" 4 10, 6 2 0, S_0000000001050090;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0000000001075960 .functor BUFZ 32, L_0000000001148470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000107ce40 .array "RAM", 17 0, 31 0;
v000000000107cda0_0 .net *"_s0", 31 0, L_0000000001148470;  1 drivers
v000000000107c1c0_0 .net "a", 5 0, L_0000000001149230;  1 drivers
v000000000107c440_0 .net "rd", 31 0, L_0000000001075960;  alias, 1 drivers
L_0000000001148470 .array/port v000000000107ce40, L_0000000001149230;
S_000000000104cad0 .scope module, "mips" "mips" 4 9, 7 2 0, S_0000000001050090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v00000000010dd850_0 .net "alucontrol", 3 0, v000000000107c580_0;  1 drivers
v00000000010dd170_0 .net "aluout", 31 0, v00000000010d7380_0;  alias, 1 drivers
v00000000010dddf0_0 .net "alusrc", 0 0, L_00000000010ea8b0;  1 drivers
v00000000010dc1d0_0 .net "clk", 0 0, v00000000010e9870_0;  alias, 1 drivers
v00000000010dc270_0 .net "instr", 31 0, L_0000000001075960;  alias, 1 drivers
v00000000010dde90_0 .net "jump", 0 0, L_00000000010e9d70;  1 drivers
v00000000010dcb30_0 .net "memtoreg", 0 0, L_00000000010ea950;  1 drivers
v00000000010ddf30_0 .net "memwrite", 0 0, L_00000000010ea310;  alias, 1 drivers
v00000000010dc450_0 .net "pc", 31 0, v00000000010d9750_0;  alias, 1 drivers
v00000000010dd210_0 .net "pcsrc", 0 0, L_0000000001075a40;  1 drivers
v00000000010dd8f0_0 .net "readdata", 31 0, L_0000000001075030;  alias, 1 drivers
v00000000010dc770_0 .net "regdst", 0 0, L_00000000010ea090;  1 drivers
v00000000010dcbd0_0 .net "regwrite", 0 0, L_00000000010e9cd0;  1 drivers
v00000000010ddc10_0 .net "reset", 0 0, v00000000010e95f0_0;  alias, 1 drivers
v00000000010ddcb0_0 .net "writedata", 31 0, L_00000000010ea9f0;  alias, 1 drivers
v00000000010dc130_0 .net "zero", 0 0, v00000000010d8500_0;  1 drivers
L_00000000010e9410 .part L_0000000001075960, 26, 6;
L_00000000010eab30 .part L_0000000001075960, 0, 6;
S_00000000010561b0 .scope module, "c" "controller" 7 14, 8 2 0, S_000000000104cad0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 4 "alucontrol";
L_0000000001075a40 .functor AND 1, L_00000000010eaef0, v00000000010d8500_0, C4<1>, C4<1>;
v00000000010d7600_0 .net "alucontrol", 3 0, v000000000107c580_0;  alias, 1 drivers
v00000000010d8dc0_0 .net "aluop", 1 0, L_00000000010e9e10;  1 drivers
v00000000010d7560_0 .net "alusrc", 0 0, L_00000000010ea8b0;  alias, 1 drivers
v00000000010d72e0_0 .net "branch", 0 0, L_00000000010eaef0;  1 drivers
v00000000010d7ba0_0 .net "funct", 5 0, L_00000000010eab30;  1 drivers
v00000000010d7f60_0 .net "jump", 0 0, L_00000000010e9d70;  alias, 1 drivers
v00000000010d7c40_0 .net "memtoreg", 0 0, L_00000000010ea950;  alias, 1 drivers
v00000000010d80a0_0 .net "memwrite", 0 0, L_00000000010ea310;  alias, 1 drivers
v00000000010d8460_0 .net "op", 5 0, L_00000000010e9410;  1 drivers
v00000000010d7ce0_0 .net "pcsrc", 0 0, L_0000000001075a40;  alias, 1 drivers
v00000000010d8780_0 .net "regdst", 0 0, L_00000000010ea090;  alias, 1 drivers
v00000000010d7d80_0 .net "regwrite", 0 0, L_00000000010e9cd0;  alias, 1 drivers
v00000000010d8140_0 .net "zero", 0 0, v00000000010d8500_0;  alias, 1 drivers
S_0000000001056340 .scope module, "ad" "aludec" 8 16, 9 1 0, S_00000000010561b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 4 "alucontrol";
v000000000107c580_0 .var "alucontrol", 3 0;
v000000000107cee0_0 .net "aluop", 1 0, L_00000000010e9e10;  alias, 1 drivers
v00000000010d7420_0 .net "funct", 5 0, L_00000000010eab30;  alias, 1 drivers
E_0000000001063000 .event edge, v000000000107cee0_0, v00000000010d7420_0;
S_0000000001054ce0 .scope module, "md" "maindec" 8 13, 10 2 0, S_00000000010561b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v00000000010d74c0_0 .net *"_s10", 8 0, v00000000010d8000_0;  1 drivers
v00000000010d7920_0 .net "aluop", 1 0, L_00000000010e9e10;  alias, 1 drivers
v00000000010d71a0_0 .net "alusrc", 0 0, L_00000000010ea8b0;  alias, 1 drivers
v00000000010d8e60_0 .net "branch", 0 0, L_00000000010eaef0;  alias, 1 drivers
v00000000010d8000_0 .var "controls", 8 0;
v00000000010d81e0_0 .net "jump", 0 0, L_00000000010e9d70;  alias, 1 drivers
v00000000010d7060_0 .net "memtoreg", 0 0, L_00000000010ea950;  alias, 1 drivers
v00000000010d7b00_0 .net "memwrite", 0 0, L_00000000010ea310;  alias, 1 drivers
v00000000010d7a60_0 .net "op", 5 0, L_00000000010e9410;  alias, 1 drivers
v00000000010d79c0_0 .net "regdst", 0 0, L_00000000010ea090;  alias, 1 drivers
v00000000010d7880_0 .net "regwrite", 0 0, L_00000000010e9cd0;  alias, 1 drivers
E_0000000001062a80 .event edge, v00000000010d7a60_0;
L_00000000010e9cd0 .part v00000000010d8000_0, 8, 1;
L_00000000010ea090 .part v00000000010d8000_0, 7, 1;
L_00000000010ea8b0 .part v00000000010d8000_0, 6, 1;
L_00000000010eaef0 .part v00000000010d8000_0, 5, 1;
L_00000000010ea310 .part v00000000010d8000_0, 4, 1;
L_00000000010ea950 .part v00000000010d8000_0, 3, 1;
L_00000000010e9d70 .part v00000000010d8000_0, 2, 1;
L_00000000010e9e10 .part v00000000010d8000_0, 0, 2;
S_0000000001054e70 .scope module, "dp" "datapath" 7 18, 11 1 0, S_000000000104cad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 4 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v00000000010dc9f0_0 .net *"_s3", 3 0, L_00000000010e9690;  1 drivers
v00000000010dc8b0_0 .net *"_s5", 25 0, L_00000000010e9730;  1 drivers
L_00000000010eb148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010dd350_0 .net/2u *"_s6", 1 0, L_00000000010eb148;  1 drivers
v00000000010dc810_0 .net "alucontrol", 3 0, v000000000107c580_0;  alias, 1 drivers
v00000000010dd710_0 .net "aluout", 31 0, v00000000010d7380_0;  alias, 1 drivers
v00000000010dcdb0_0 .net "alusrc", 0 0, L_00000000010ea8b0;  alias, 1 drivers
v00000000010dcf90_0 .net "clk", 0 0, v00000000010e9870_0;  alias, 1 drivers
v00000000010dcd10_0 .net "instr", 31 0, L_0000000001075960;  alias, 1 drivers
v00000000010dd530_0 .net "jump", 0 0, L_00000000010e9d70;  alias, 1 drivers
v00000000010dcc70_0 .net "memtoreg", 0 0, L_00000000010ea950;  alias, 1 drivers
v00000000010dce50_0 .net "pc", 31 0, v00000000010d9750_0;  alias, 1 drivers
v00000000010dd490_0 .net "pcbranch", 31 0, L_00000000010ea1d0;  1 drivers
v00000000010dc950_0 .net "pcnext", 31 0, L_00000000010e90f0;  1 drivers
v00000000010dd7b0_0 .net "pcnextbr", 31 0, L_00000000010e9eb0;  1 drivers
v00000000010ddad0_0 .net "pcplus4", 31 0, L_00000000010e9230;  1 drivers
v00000000010dd0d0_0 .net "pcsrc", 0 0, L_0000000001075a40;  alias, 1 drivers
v00000000010dc090_0 .net "readdata", 31 0, L_0000000001075030;  alias, 1 drivers
v00000000010dd5d0_0 .net "regdst", 0 0, L_00000000010ea090;  alias, 1 drivers
v00000000010dd2b0_0 .net "regwrite", 0 0, L_00000000010e9cd0;  alias, 1 drivers
v00000000010dc4f0_0 .net "reset", 0 0, v00000000010e95f0_0;  alias, 1 drivers
v00000000010dcef0_0 .net "result", 31 0, L_00000000010eaf90;  1 drivers
v00000000010dc630_0 .net "signimm", 31 0, L_00000000010eaa90;  1 drivers
v00000000010dda30_0 .net "signimmsh", 31 0, L_00000000010e9a50;  1 drivers
v00000000010ddd50_0 .net "srca", 31 0, L_00000000010ea4f0;  1 drivers
v00000000010dd3f0_0 .net "srcb", 31 0, L_0000000001149b90;  1 drivers
v00000000010dc310_0 .net "writedata", 31 0, L_00000000010ea9f0;  alias, 1 drivers
v00000000010dd670_0 .net "writereg", 4 0, L_00000000010e9af0;  1 drivers
v00000000010ddb70_0 .net "zero", 0 0, v00000000010d8500_0;  alias, 1 drivers
L_00000000010e9690 .part L_00000000010e9230, 28, 4;
L_00000000010e9730 .part L_0000000001075960, 0, 26;
L_00000000010e97d0 .concat [ 2 26 4 0], L_00000000010eb148, L_00000000010e9730, L_00000000010e9690;
L_00000000010e9ff0 .part L_0000000001075960, 21, 5;
L_00000000010ea270 .part L_0000000001075960, 16, 5;
L_00000000010e9370 .part L_0000000001075960, 16, 5;
L_00000000010ea3b0 .part L_0000000001075960, 11, 5;
L_00000000010ea590 .part L_0000000001075960, 0, 16;
S_000000000104a8f0 .scope module, "alu" "alu" 11 42, 12 1 0, S_0000000001054e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v00000000010d76a0_0 .net "A", 31 0, L_00000000010ea4f0;  alias, 1 drivers
v00000000010d7240_0 .net "B", 31 0, L_0000000001149b90;  alias, 1 drivers
v00000000010d7380_0 .var "Result", 31 0;
v00000000010d8500_0 .var "Zero", 0 0;
v00000000010d7100_0 .net "aluOp", 3 0, v000000000107c580_0;  alias, 1 drivers
v00000000010d85a0_0 .net "result_arithmetic", 31 0, v00000000010d8d20_0;  1 drivers
v00000000010d86e0_0 .net "result_logic", 31 0, v00000000010d8640_0;  1 drivers
E_0000000001062b40 .event edge, v000000000107c580_0, v00000000010d8640_0, v00000000010d8d20_0, v000000000107cc60_0;
S_000000000104aa80 .scope module, "AritmeticalPart" "arithmetic" 12 10, 13 1 0, S_000000000104a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
v00000000010d7e20_0 .net "A", 31 0, L_00000000010ea4f0;  alias, 1 drivers
v00000000010d7ec0_0 .net "B", 31 0, L_0000000001149b90;  alias, 1 drivers
v00000000010d8d20_0 .var "Result", 31 0;
v00000000010d8280_0 .net "aluOp", 3 0, v000000000107c580_0;  alias, 1 drivers
E_00000000010620c0 .event edge, v000000000107c580_0, v00000000010d7e20_0, v00000000010d7ec0_0;
S_0000000001045ff0 .scope module, "LogicalPart" "logical" 12 11, 14 1 0, S_000000000104a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "aluOp";
    .port_info 3 /OUTPUT 32 "Result";
v00000000010d8f00_0 .net "A", 31 0, L_00000000010ea4f0;  alias, 1 drivers
v00000000010d8320_0 .net "B", 31 0, L_0000000001149b90;  alias, 1 drivers
v00000000010d8640_0 .var "Result", 31 0;
v00000000010d77e0_0 .net "aluOp", 3 0, v000000000107c580_0;  alias, 1 drivers
S_0000000001046180 .scope module, "immsh" "sl2" 11 21, 15 2 0, S_0000000001054e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v00000000010d8820_0 .net *"_s1", 29 0, L_00000000010eac70;  1 drivers
L_00000000010eb100 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010d88c0_0 .net/2u *"_s2", 1 0, L_00000000010eb100;  1 drivers
v00000000010d7740_0 .net "a", 31 0, L_00000000010eaa90;  alias, 1 drivers
v00000000010d8960_0 .net "y", 31 0, L_00000000010e9a50;  alias, 1 drivers
L_00000000010eac70 .part L_00000000010eaa90, 0, 30;
L_00000000010e9a50 .concat [ 2 30 0 0], L_00000000010eb100, L_00000000010eac70;
S_0000000001028520 .scope module, "pcadd1" "adder" 11 20, 16 2 0, S_0000000001054e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000000010d8a00_0 .net "a", 31 0, v00000000010d9750_0;  alias, 1 drivers
L_00000000010eb0b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000010d8aa0_0 .net "b", 31 0, L_00000000010eb0b8;  1 drivers
v00000000010d8b40_0 .net "y", 31 0, L_00000000010e9230;  alias, 1 drivers
L_00000000010e9230 .arith/sum 32, v00000000010d9750_0, L_00000000010eb0b8;
S_00000000010e80e0 .scope module, "pcadd2" "adder" 11 22, 16 2 0, S_0000000001054e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000000010d8be0_0 .net "a", 31 0, L_00000000010e9230;  alias, 1 drivers
v00000000010d8c80_0 .net "b", 31 0, L_00000000010e9a50;  alias, 1 drivers
v00000000010d9ed0_0 .net "y", 31 0, L_00000000010ea1d0;  alias, 1 drivers
L_00000000010ea1d0 .arith/sum 32, L_00000000010e9230, L_00000000010e9a50;
S_00000000010e8720 .scope module, "pcbrmux" "mux2" 11 23, 17 2 0, S_0000000001054e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000001062540 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v00000000010dac90_0 .net "d0", 31 0, L_00000000010e9230;  alias, 1 drivers
v00000000010d96b0_0 .net "d1", 31 0, L_00000000010ea1d0;  alias, 1 drivers
v00000000010daa10_0 .net "s", 0 0, L_0000000001075a40;  alias, 1 drivers
v00000000010d9070_0 .net "y", 31 0, L_00000000010e9eb0;  alias, 1 drivers
L_00000000010e9eb0 .functor MUXZ 32, L_00000000010e9230, L_00000000010ea1d0, L_0000000001075a40, C4<>;
S_00000000010e8400 .scope module, "pcmux" "mux2" 11 25, 17 2 0, S_0000000001054e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000010626c0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v00000000010d92f0_0 .net "d0", 31 0, L_00000000010e9eb0;  alias, 1 drivers
v00000000010d9a70_0 .net "d1", 31 0, L_00000000010e97d0;  1 drivers
v00000000010d9930_0 .net "s", 0 0, L_00000000010e9d70;  alias, 1 drivers
v00000000010d9d90_0 .net "y", 31 0, L_00000000010e90f0;  alias, 1 drivers
L_00000000010e90f0 .functor MUXZ 32, L_00000000010e9eb0, L_00000000010e97d0, L_00000000010e9d70, C4<>;
S_00000000010e8a40 .scope module, "pcreg" "flopr" 11 19, 18 2 0, S_0000000001054e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000000001063780 .param/l "WIDTH" 0 18 2, +C4<00000000000000000000000000100000>;
v00000000010d9570_0 .net "clk", 0 0, v00000000010e9870_0;  alias, 1 drivers
v00000000010da0b0_0 .net "d", 31 0, L_00000000010e90f0;  alias, 1 drivers
v00000000010d9750_0 .var "q", 31 0;
v00000000010dab50_0 .net "reset", 0 0, v00000000010e95f0_0;  alias, 1 drivers
E_0000000001063e00 .event posedge, v00000000010dab50_0, v000000000107b900_0;
S_00000000010e8590 .scope module, "resmux" "mux2" 11 35, 17 2 0, S_0000000001054e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000000010639c0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v00000000010d9610_0 .net "d0", 31 0, v00000000010d7380_0;  alias, 1 drivers
v00000000010d9430_0 .net "d1", 31 0, L_0000000001075030;  alias, 1 drivers
v00000000010da3d0_0 .net "s", 0 0, L_00000000010ea950;  alias, 1 drivers
v00000000010d9390_0 .net "y", 31 0, L_00000000010eaf90;  alias, 1 drivers
L_00000000010eaf90 .functor MUXZ 32, v00000000010d7380_0, L_0000000001075030, L_00000000010ea950, C4<>;
S_00000000010e8bd0 .scope module, "rf" "regfile" 11 30, 19 2 0, S_0000000001054e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v00000000010dadd0_0 .net *"_s0", 31 0, L_00000000010ead10;  1 drivers
v00000000010d97f0_0 .net *"_s10", 6 0, L_00000000010eae50;  1 drivers
L_00000000010eb220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010d94d0_0 .net *"_s13", 1 0, L_00000000010eb220;  1 drivers
L_00000000010eb268 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010daab0_0 .net/2u *"_s14", 31 0, L_00000000010eb268;  1 drivers
v00000000010d99d0_0 .net *"_s18", 31 0, L_00000000010eadb0;  1 drivers
L_00000000010eb2b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010dad30_0 .net *"_s21", 26 0, L_00000000010eb2b0;  1 drivers
L_00000000010eb2f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010d9250_0 .net/2u *"_s22", 31 0, L_00000000010eb2f8;  1 drivers
v00000000010d9f70_0 .net *"_s24", 0 0, L_00000000010e9910;  1 drivers
v00000000010d9e30_0 .net *"_s26", 31 0, L_00000000010ea770;  1 drivers
v00000000010d9890_0 .net *"_s28", 6 0, L_00000000010e99b0;  1 drivers
L_00000000010eb190 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010da010_0 .net *"_s3", 26 0, L_00000000010eb190;  1 drivers
L_00000000010eb340 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010d9b10_0 .net *"_s31", 1 0, L_00000000010eb340;  1 drivers
L_00000000010eb388 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010dae70_0 .net/2u *"_s32", 31 0, L_00000000010eb388;  1 drivers
L_00000000010eb1d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000010d9bb0_0 .net/2u *"_s4", 31 0, L_00000000010eb1d8;  1 drivers
v00000000010daf10_0 .net *"_s6", 0 0, L_00000000010e9c30;  1 drivers
v00000000010d9c50_0 .net *"_s8", 31 0, L_00000000010e9190;  1 drivers
v00000000010d9cf0_0 .net "clk", 0 0, v00000000010e9870_0;  alias, 1 drivers
v00000000010da150_0 .net "ra1", 4 0, L_00000000010e9ff0;  1 drivers
v00000000010da1f0_0 .net "ra2", 4 0, L_00000000010ea270;  1 drivers
v00000000010da290_0 .net "rd1", 31 0, L_00000000010ea4f0;  alias, 1 drivers
v00000000010da330_0 .net "rd2", 31 0, L_00000000010ea9f0;  alias, 1 drivers
v00000000010da470 .array "rf", 0 31, 31 0;
v00000000010da650_0 .net "wa3", 4 0, L_00000000010e9af0;  alias, 1 drivers
v00000000010da830_0 .net "wd3", 31 0, L_00000000010eaf90;  alias, 1 drivers
v00000000010da510_0 .net "we3", 0 0, L_00000000010e9cd0;  alias, 1 drivers
L_00000000010ead10 .concat [ 5 27 0 0], L_00000000010e9ff0, L_00000000010eb190;
L_00000000010e9c30 .cmp/ne 32, L_00000000010ead10, L_00000000010eb1d8;
L_00000000010e9190 .array/port v00000000010da470, L_00000000010eae50;
L_00000000010eae50 .concat [ 5 2 0 0], L_00000000010e9ff0, L_00000000010eb220;
L_00000000010ea4f0 .functor MUXZ 32, L_00000000010eb268, L_00000000010e9190, L_00000000010e9c30, C4<>;
L_00000000010eadb0 .concat [ 5 27 0 0], L_00000000010ea270, L_00000000010eb2b0;
L_00000000010e9910 .cmp/ne 32, L_00000000010eadb0, L_00000000010eb2f8;
L_00000000010ea770 .array/port v00000000010da470, L_00000000010e99b0;
L_00000000010e99b0 .concat [ 5 2 0 0], L_00000000010ea270, L_00000000010eb340;
L_00000000010ea9f0 .functor MUXZ 32, L_00000000010eb388, L_00000000010ea770, L_00000000010e9910, C4<>;
S_00000000010e8d60 .scope module, "se" "signext" 11 37, 20 2 0, S_0000000001054e70;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v00000000010da5b0_0 .net *"_s1", 0 0, L_00000000010ea450;  1 drivers
v00000000010da6f0_0 .net *"_s2", 15 0, L_00000000010e9b90;  1 drivers
v00000000010d9110_0 .net "a", 15 0, L_00000000010ea590;  1 drivers
v00000000010d91b0_0 .net "y", 31 0, L_00000000010eaa90;  alias, 1 drivers
L_00000000010ea450 .part L_00000000010ea590, 15, 1;
LS_00000000010e9b90_0_0 .concat [ 1 1 1 1], L_00000000010ea450, L_00000000010ea450, L_00000000010ea450, L_00000000010ea450;
LS_00000000010e9b90_0_4 .concat [ 1 1 1 1], L_00000000010ea450, L_00000000010ea450, L_00000000010ea450, L_00000000010ea450;
LS_00000000010e9b90_0_8 .concat [ 1 1 1 1], L_00000000010ea450, L_00000000010ea450, L_00000000010ea450, L_00000000010ea450;
LS_00000000010e9b90_0_12 .concat [ 1 1 1 1], L_00000000010ea450, L_00000000010ea450, L_00000000010ea450, L_00000000010ea450;
L_00000000010e9b90 .concat [ 4 4 4 4], LS_00000000010e9b90_0_0, LS_00000000010e9b90_0_4, LS_00000000010e9b90_0_8, LS_00000000010e9b90_0_12;
L_00000000010eaa90 .concat [ 16 16 0 0], L_00000000010ea590, L_00000000010e9b90;
S_00000000010e88b0 .scope module, "srcbmux" "mux2" 11 40, 17 2 0, S_0000000001054e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000000001063800 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v00000000010da790_0 .net "d0", 31 0, L_00000000010ea9f0;  alias, 1 drivers
v00000000010da8d0_0 .net "d1", 31 0, L_00000000010eaa90;  alias, 1 drivers
v00000000010da970_0 .net "s", 0 0, L_00000000010ea8b0;  alias, 1 drivers
v00000000010dabf0_0 .net "y", 31 0, L_0000000001149b90;  alias, 1 drivers
L_0000000001149b90 .functor MUXZ 32, L_00000000010ea9f0, L_00000000010eaa90, L_00000000010ea8b0, C4<>;
S_00000000010e8270 .scope module, "wrmux" "mux2" 11 33, 17 2 0, S_0000000001054e70;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0000000001063b40 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000000101>;
v00000000010dc3b0_0 .net "d0", 4 0, L_00000000010e9370;  1 drivers
v00000000010dca90_0 .net "d1", 4 0, L_00000000010ea3b0;  1 drivers
v00000000010dd990_0 .net "s", 0 0, L_00000000010ea090;  alias, 1 drivers
v00000000010dd030_0 .net "y", 4 0, L_00000000010e9af0;  alias, 1 drivers
L_00000000010e9af0 .functor MUXZ 5, L_00000000010e9370, L_00000000010ea3b0, L_00000000010ea090, C4<>;
    .scope S_00000000010881d0;
T_0 ;
    %wait E_0000000001062900;
    %load/vec4 v000000000107d200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000107cbc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000107d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000000000107c760_0;
    %assign/vec4 v000000000107cbc0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001054ce0;
T_1 ;
    %wait E_0000000001062a80;
    %load/vec4 v00000000010d7a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v00000000010d8000_0, 0;
    %jmp T_1.9;
T_1.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v00000000010d8000_0, 0;
    %jmp T_1.9;
T_1.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v00000000010d8000_0, 0;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v00000000010d8000_0, 0;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v00000000010d8000_0, 0;
    %jmp T_1.9;
T_1.4 ;
    %pushi/vec4 34, 0, 9;
    %assign/vec4 v00000000010d8000_0, 0;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v00000000010d8000_0, 0;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 323, 0, 9;
    %assign/vec4 v00000000010d8000_0, 0;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v00000000010d8000_0, 0;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000001056340;
T_2 ;
    %wait E_0000000001063000;
    %load/vec4 v000000000107cee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %load/vec4 v00000000010d7420_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v000000000107c580_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000107c580_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000107c580_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000000000107c580_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000107c580_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000107c580_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000107c580_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000000000107c580_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000107c580_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000107c580_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000107c580_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000010e8a40;
T_3 ;
    %wait E_0000000001063e00;
    %load/vec4 v00000000010dab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000010d9750_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000010da0b0_0;
    %assign/vec4 v00000000010d9750_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000010e8bd0;
T_4 ;
    %wait E_0000000001062e00;
    %load/vec4 v00000000010da510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000000010da830_0;
    %load/vec4 v00000000010da650_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010da470, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000104aa80;
T_5 ;
    %wait E_00000000010620c0;
    %load/vec4 v00000000010d8280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %load/vec4 v00000000010d7e20_0;
    %load/vec4 v00000000010d7ec0_0;
    %add;
    %store/vec4 v00000000010d8d20_0, 0, 32;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v00000000010d7e20_0;
    %load/vec4 v00000000010d7ec0_0;
    %add;
    %store/vec4 v00000000010d8d20_0, 0, 32;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v00000000010d7e20_0;
    %load/vec4 v00000000010d7ec0_0;
    %sub;
    %store/vec4 v00000000010d8d20_0, 0, 32;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000000010d7e20_0;
    %load/vec4 v00000000010d7ec0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %store/vec4 v00000000010d8d20_0, 0, 32;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000001045ff0;
T_6 ;
    %wait E_00000000010620c0;
    %load/vec4 v00000000010d77e0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v00000000010d8f00_0;
    %load/vec4 v00000000010d8320_0;
    %and;
    %store/vec4 v00000000010d8640_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v00000000010d8f00_0;
    %load/vec4 v00000000010d8320_0;
    %or;
    %store/vec4 v00000000010d8640_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v00000000010d8f00_0;
    %load/vec4 v00000000010d8320_0;
    %xor;
    %store/vec4 v00000000010d8640_0, 0, 32;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v00000000010d8f00_0;
    %load/vec4 v00000000010d8320_0;
    %or;
    %inv;
    %store/vec4 v00000000010d8640_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000104a8f0;
T_7 ;
    %wait E_0000000001062b40;
    %load/vec4 v00000000010d7100_0;
    %parti/s 1, 2, 3;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v00000000010d86e0_0;
    %store/vec4 v00000000010d7380_0, 0, 32;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v00000000010d85a0_0;
    %store/vec4 v00000000010d7380_0, 0, 32;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %load/vec4 v00000000010d7380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010d8500_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010d8500_0, 0, 1;
T_7.4 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000104c940;
T_8 ;
    %vpi_call 6 9 "$readmemh", "memfile2.dat", v000000000107ce40 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000000001050220;
T_9 ;
    %wait E_0000000001062e00;
    %load/vec4 v000000000107cd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000000000107c940_0;
    %load/vec4 v000000000107cc60_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000107c6c0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000001088680;
T_10 ;
    %vpi_call 3 15 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 3 16 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010e95f0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e95f0_0, 0;
    %end;
    .thread T_10;
    .scope S_0000000001088680;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010e9870_0, 0;
    %delay 5, 0;
    %load/vec4 v00000000010e9870_0;
    %inv;
    %store/vec4 v00000000010e9870_0, 0, 1;
    %vpi_call 3 24 "$monitor", "Clk: %h, reset: %h, pc: %h, instr: %h, writedata: %h, memwrite: %h, readdata: %h, dataadr: %h", v00000000010e9870_0, v00000000010e95f0_0, v00000000010ea630_0, v00000000010ea810_0, v00000000010e92d0_0, v00000000010e9550_0, v00000000010e9f50_0, v00000000010ea6d0_0 {0 0 0};
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000001088680;
T_12 ;
    %wait E_0000000001062680;
    %load/vec4 v00000000010e9550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000000010ea6d0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v00000000010e92d0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call 3 32 "$display" {0 0 0};
    %vpi_call 3 33 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 3 34 "$stop" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v00000000010ea6d0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_12.4, 6;
    %vpi_call 3 36 "$display", "Simulation failed" {0 0 0};
    %vpi_call 3 37 "$stop" {0 0 0};
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "flopenr.v";
    "mipstest.v";
    "mipstop.v";
    "dataMemory.v";
    "instructionMemory.v";
    "mips.v";
    "controler.v";
    "aludec.v";
    "maindec.v";
    "datapath.v";
    "alu.v";
    "alu_arithmetical.v";
    "alu_logical.v";
    "sll2.v";
    "adder.v";
    "mux2.v";
    "flopr.v";
    "regFile.v";
    "signext.v";
