--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4127 paths analyzed, 678 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.809ns.
--------------------------------------------------------------------------------
Slack:                  13.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_7 (FF)
  Destination:          game_FSM/M_user_input_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.719ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.691 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_7 to game_FSM/M_user_input_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[7]
                                                       btn_cond_2/M_ctr_q_7
    SLICE_X9Y46.B1       net (fanout=2)        1.123   btn_cond_2/M_ctr_q[7]
    SLICE_X9Y46.B        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out1
    SLICE_X9Y46.A4       net (fanout=3)        0.516   out
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.390   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.719ns (1.687ns logic, 5.032ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  13.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_7 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.694ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.691 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_7 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[7]
                                                       btn_cond_2/M_ctr_q_7
    SLICE_X9Y46.B1       net (fanout=2)        1.123   btn_cond_2/M_ctr_q[7]
    SLICE_X9Y46.B        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out1
    SLICE_X9Y46.A4       net (fanout=3)        0.516   out
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.365   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.694ns (1.662ns logic, 5.032ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  13.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.564ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.691 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_8 to game_FSM/M_user_input_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   btn_cond_2/M_ctr_q[11]
                                                       btn_cond_2/M_ctr_q_8
    SLICE_X9Y47.A1       net (fanout=2)        0.748   btn_cond_2/M_ctr_q[8]
    SLICE_X9Y47.A        Tilo                  0.259   M_btn_cond_2_out_inv
                                                       btn_cond_2/out3
    SLICE_X9Y46.A1       net (fanout=3)        0.736   out2
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.390   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.564ns (1.687ns logic, 4.877ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  13.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.539ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.691 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_8 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   btn_cond_2/M_ctr_q[11]
                                                       btn_cond_2/M_ctr_q_8
    SLICE_X9Y47.A1       net (fanout=2)        0.748   btn_cond_2/M_ctr_q[8]
    SLICE_X9Y47.A        Tilo                  0.259   M_btn_cond_2_out_inv
                                                       btn_cond_2/out3
    SLICE_X9Y46.A1       net (fanout=3)        0.736   out2
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.365   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.539ns (1.662ns logic, 4.877ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  13.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_7 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.540ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.602 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_7 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[7]
                                                       btn_cond_2/M_ctr_q_7
    SLICE_X9Y46.B1       net (fanout=2)        1.123   btn_cond_2/M_ctr_q[7]
    SLICE_X9Y46.B        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out1
    SLICE_X9Y46.A4       net (fanout=3)        0.516   out
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X15Y33.C3      net (fanout=7)        2.230   M_edge_dt_btn_2_out
    SLICE_X15Y33.CMUX    Tilo                  0.337   game_FSM/M_check_state_q[0]
                                                       game_FSM/M_state_q_FSM_FFd26-In1_rstpot1
    SLICE_X14Y32.B2      net (fanout=4)        0.942   game_FSM/M_state_q_FSM_FFd26-In1_rstpot1
    SLICE_X14Y32.CLK     Tas                   0.349   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_13_dpot
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.540ns (1.729ns logic, 4.811ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  13.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_7 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.525ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_7 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[7]
                                                       btn_cond_2/M_ctr_q_7
    SLICE_X9Y46.B1       net (fanout=2)        1.123   btn_cond_2/M_ctr_q[7]
    SLICE_X9Y46.B        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out1
    SLICE_X9Y46.A4       net (fanout=3)        0.516   out
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X13Y32.CE      net (fanout=4)        0.371   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X13Y32.CLK     Tceck                 0.390   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.525ns (1.687ns logic, 4.838ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  13.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_7 (FF)
  Destination:          game_FSM/M_user_input_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.500ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_7 to game_FSM/M_user_input_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[7]
                                                       btn_cond_2/M_ctr_q_7
    SLICE_X9Y46.B1       net (fanout=2)        1.123   btn_cond_2/M_ctr_q[7]
    SLICE_X9Y46.B        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out1
    SLICE_X9Y46.A4       net (fanout=3)        0.516   out
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X13Y32.CE      net (fanout=4)        0.371   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X13Y32.CLK     Tceck                 0.365   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_14
    -------------------------------------------------  ---------------------------
    Total                                      6.500ns (1.662ns logic, 4.838ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  13.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_user_input_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.392ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (0.691 - 0.808)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_18 to game_FSM/M_user_input_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.CQ       Tcko                  0.525   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_18
    SLICE_X9Y46.D1       net (fanout=2)        0.940   btn_cond_2/M_ctr_q[18]
    SLICE_X9Y46.D        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out2
    SLICE_X9Y46.A3       net (fanout=3)        0.372   out1
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.390   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.392ns (1.687ns logic, 4.705ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  13.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_16 (FF)
  Destination:          game_FSM/M_user_input_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.388ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (0.691 - 0.808)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_16 to game_FSM/M_user_input_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.AQ       Tcko                  0.525   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_16
    SLICE_X9Y46.D2       net (fanout=2)        0.936   btn_cond_2/M_ctr_q[16]
    SLICE_X9Y46.D        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out2
    SLICE_X9Y46.A3       net (fanout=3)        0.372   out1
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.390   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.388ns (1.687ns logic, 4.701ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  13.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_7 (FF)
  Destination:          game_FSM/M_user_input_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.436ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_7 to game_FSM/M_user_input_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[7]
                                                       btn_cond_2/M_ctr_q_7
    SLICE_X9Y46.B1       net (fanout=2)        1.123   btn_cond_2/M_ctr_q[7]
    SLICE_X9Y46.B        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out1
    SLICE_X9Y46.A4       net (fanout=3)        0.516   out
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X13Y31.CE      net (fanout=4)        0.282   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X13Y31.CLK     Tceck                 0.390   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_7
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (1.687ns logic, 4.749ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  13.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_13 (FF)
  Destination:          game_FSM/M_user_input_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.369ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (0.691 - 0.808)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_13 to game_FSM/M_user_input_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.BQ       Tcko                  0.525   btn_cond_2/M_ctr_q[15]
                                                       btn_cond_2/M_ctr_q_13
    SLICE_X9Y47.A3       net (fanout=2)        0.553   btn_cond_2/M_ctr_q[13]
    SLICE_X9Y47.A        Tilo                  0.259   M_btn_cond_2_out_inv
                                                       btn_cond_2/out3
    SLICE_X9Y46.A1       net (fanout=3)        0.736   out2
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.390   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.369ns (1.687ns logic, 4.682ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  13.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_18 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.367ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (0.691 - 0.808)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_18 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.CQ       Tcko                  0.525   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_18
    SLICE_X9Y46.D1       net (fanout=2)        0.940   btn_cond_2/M_ctr_q[18]
    SLICE_X9Y46.D        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out2
    SLICE_X9Y46.A3       net (fanout=3)        0.372   out1
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.365   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.367ns (1.662ns logic, 4.705ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  13.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_16 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (0.691 - 0.808)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_16 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.AQ       Tcko                  0.525   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_16
    SLICE_X9Y46.D2       net (fanout=2)        0.936   btn_cond_2/M_ctr_q[16]
    SLICE_X9Y46.D        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out2
    SLICE_X9Y46.A3       net (fanout=3)        0.372   out1
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.365   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.363ns (1.662ns logic, 4.701ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  13.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_7 (FF)
  Destination:          game_FSM/M_user_input_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.413ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.691 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_7 to game_FSM/M_user_input_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[7]
                                                       btn_cond_2/M_ctr_q_7
    SLICE_X9Y46.B1       net (fanout=2)        1.123   btn_cond_2/M_ctr_q[7]
    SLICE_X9Y46.B        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out1
    SLICE_X9Y46.A4       net (fanout=3)        0.516   out
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X14Y31.CE      net (fanout=4)        0.360   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X14Y31.CLK     Tceck                 0.289   game_FSM/M_user_input_q[11]
                                                       game_FSM/M_user_input_q_11
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (1.586ns logic, 4.827ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  13.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_7 (FF)
  Destination:          game_FSM/M_user_input_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.411ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.690 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_7 to game_FSM/M_user_input_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[7]
                                                       btn_cond_2/M_ctr_q_7
    SLICE_X9Y46.B1       net (fanout=2)        1.123   btn_cond_2/M_ctr_q[7]
    SLICE_X9Y46.B        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out1
    SLICE_X9Y46.A4       net (fanout=3)        0.516   out
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X13Y31.CE      net (fanout=4)        0.282   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X13Y31.CLK     Tceck                 0.365   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_6
    -------------------------------------------------  ---------------------------
    Total                                      6.411ns (1.662ns logic, 4.749ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  13.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_13 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.344ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (0.691 - 0.808)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_13 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.BQ       Tcko                  0.525   btn_cond_2/M_ctr_q[15]
                                                       btn_cond_2/M_ctr_q_13
    SLICE_X9Y47.A3       net (fanout=2)        0.553   btn_cond_2/M_ctr_q[13]
    SLICE_X9Y47.A        Tilo                  0.259   M_btn_cond_2_out_inv
                                                       btn_cond_2/out3
    SLICE_X9Y46.A1       net (fanout=3)        0.736   out2
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.365   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (1.662ns logic, 4.682ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  13.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_7 (FF)
  Destination:          game_FSM/M_user_input_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.395ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.691 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_7 to game_FSM/M_user_input_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[7]
                                                       btn_cond_2/M_ctr_q_7
    SLICE_X9Y46.B1       net (fanout=2)        1.123   btn_cond_2/M_ctr_q[7]
    SLICE_X9Y46.B        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out1
    SLICE_X9Y46.A4       net (fanout=3)        0.516   out
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X14Y31.CE      net (fanout=4)        0.360   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X14Y31.CLK     Tceck                 0.271   game_FSM/M_user_input_q[11]
                                                       game_FSM/M_user_input_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.395ns (1.568ns logic, 4.827ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  13.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.385ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.602 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_8 to game_FSM/M_user_input_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   btn_cond_2/M_ctr_q[11]
                                                       btn_cond_2/M_ctr_q_8
    SLICE_X9Y47.A1       net (fanout=2)        0.748   btn_cond_2/M_ctr_q[8]
    SLICE_X9Y47.A        Tilo                  0.259   M_btn_cond_2_out_inv
                                                       btn_cond_2/out3
    SLICE_X9Y46.A1       net (fanout=3)        0.736   out2
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X15Y33.C3      net (fanout=7)        2.230   M_edge_dt_btn_2_out
    SLICE_X15Y33.CMUX    Tilo                  0.337   game_FSM/M_check_state_q[0]
                                                       game_FSM/M_state_q_FSM_FFd26-In1_rstpot1
    SLICE_X14Y32.B2      net (fanout=4)        0.942   game_FSM/M_state_q_FSM_FFd26-In1_rstpot1
    SLICE_X14Y32.CLK     Tas                   0.349   game_FSM/M_user_input_q[13]
                                                       game_FSM/M_user_input_q_13_dpot
                                                       game_FSM/M_user_input_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.385ns (1.729ns logic, 4.656ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  13.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_10 (FF)
  Destination:          game_FSM/M_user_input_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.369ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.691 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_10 to game_FSM/M_user_input_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.CQ       Tcko                  0.525   btn_cond_2/M_ctr_q[11]
                                                       btn_cond_2/M_ctr_q_10
    SLICE_X9Y47.A2       net (fanout=2)        0.553   btn_cond_2/M_ctr_q[10]
    SLICE_X9Y47.A        Tilo                  0.259   M_btn_cond_2_out_inv
                                                       btn_cond_2/out3
    SLICE_X9Y46.A1       net (fanout=3)        0.736   out2
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.390   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.369ns (1.687ns logic, 4.682ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  13.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_12 (FF)
  Destination:          game_FSM/M_user_input_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.308ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (0.691 - 0.808)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_12 to game_FSM/M_user_input_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.525   btn_cond_2/M_ctr_q[15]
                                                       btn_cond_2/M_ctr_q_12
    SLICE_X9Y47.A4       net (fanout=2)        0.492   btn_cond_2/M_ctr_q[12]
    SLICE_X9Y47.A        Tilo                  0.259   M_btn_cond_2_out_inv
                                                       btn_cond_2/out3
    SLICE_X9Y46.A1       net (fanout=3)        0.736   out2
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.390   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.308ns (1.687ns logic, 4.621ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  13.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.370ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.601 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_8 to game_FSM/M_user_input_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   btn_cond_2/M_ctr_q[11]
                                                       btn_cond_2/M_ctr_q_8
    SLICE_X9Y47.A1       net (fanout=2)        0.748   btn_cond_2/M_ctr_q[8]
    SLICE_X9Y47.A        Tilo                  0.259   M_btn_cond_2_out_inv
                                                       btn_cond_2/out3
    SLICE_X9Y46.A1       net (fanout=3)        0.736   out2
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X13Y32.CE      net (fanout=4)        0.371   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X13Y32.CLK     Tceck                 0.390   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.370ns (1.687ns logic, 4.683ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  13.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_12 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.283ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (0.691 - 0.808)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_12 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.AQ       Tcko                  0.525   btn_cond_2/M_ctr_q[15]
                                                       btn_cond_2/M_ctr_q_12
    SLICE_X9Y47.A4       net (fanout=2)        0.492   btn_cond_2/M_ctr_q[12]
    SLICE_X9Y47.A        Tilo                  0.259   M_btn_cond_2_out_inv
                                                       btn_cond_2/out3
    SLICE_X9Y46.A1       net (fanout=3)        0.736   out2
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.365   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.283ns (1.662ns logic, 4.621ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  13.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_10 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.344ns (Levels of Logic = 3)
  Clock Path Skew:      -0.056ns (0.691 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_10 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.CQ       Tcko                  0.525   btn_cond_2/M_ctr_q[11]
                                                       btn_cond_2/M_ctr_q_10
    SLICE_X9Y47.A2       net (fanout=2)        0.553   btn_cond_2/M_ctr_q[10]
    SLICE_X9Y47.A        Tilo                  0.259   M_btn_cond_2_out_inv
                                                       btn_cond_2/out3
    SLICE_X9Y46.A1       net (fanout=3)        0.736   out2
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.365   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (1.662ns logic, 4.682ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  13.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.345ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.601 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_8 to game_FSM/M_user_input_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   btn_cond_2/M_ctr_q[11]
                                                       btn_cond_2/M_ctr_q_8
    SLICE_X9Y47.A1       net (fanout=2)        0.748   btn_cond_2/M_ctr_q[8]
    SLICE_X9Y47.A        Tilo                  0.259   M_btn_cond_2_out_inv
                                                       btn_cond_2/out3
    SLICE_X9Y46.A1       net (fanout=3)        0.736   out2
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X13Y32.CE      net (fanout=4)        0.371   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X13Y32.CLK     Tceck                 0.365   game_FSM/M_user_input_q[15]
                                                       game_FSM/M_user_input_q_14
    -------------------------------------------------  ---------------------------
    Total                                      6.345ns (1.662ns logic, 4.683ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  13.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_7 (FF)
  Destination:          game_FSM/M_user_input_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.344ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.600 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_7 to game_FSM/M_user_input_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[7]
                                                       btn_cond_2/M_ctr_q_7
    SLICE_X9Y46.B1       net (fanout=2)        1.123   btn_cond_2/M_ctr_q[7]
    SLICE_X9Y46.B        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out1
    SLICE_X9Y46.A4       net (fanout=3)        0.516   out
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X15Y32.C5      net (fanout=7)        2.362   M_edge_dt_btn_2_out
    SLICE_X15Y32.CMUX    Tilo                  0.337   game_FSM/M_check_state_q[2]
                                                       game_FSM/M_state_q_FSM_FFd26-In1_rstpot
    SLICE_X13Y33.C3      net (fanout=5)        0.590   game_FSM/M_state_q_FSM_FFd26-In1_rstpot
    SLICE_X13Y33.CLK     Tas                   0.373   game_FSM/M_user_input_q[5]
                                                       game_FSM/M_user_input_q_4_dpot
                                                       game_FSM/M_user_input_q_4
    -------------------------------------------------  ---------------------------
    Total                                      6.344ns (1.753ns logic, 4.591ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  13.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_3 (FF)
  Destination:          game_FSM/M_user_input_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.333ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.691 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_3 to game_FSM/M_user_input_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[3]
                                                       btn_cond_2/M_ctr_q_3
    SLICE_X9Y46.B2       net (fanout=2)        0.737   btn_cond_2/M_ctr_q[3]
    SLICE_X9Y46.B        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out1
    SLICE_X9Y46.A4       net (fanout=3)        0.516   out
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.390   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.333ns (1.687ns logic, 4.646ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  13.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.252ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (0.691 - 0.808)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_19 to game_FSM/M_user_input_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_19
    SLICE_X9Y46.D3       net (fanout=2)        0.800   btn_cond_2/M_ctr_q[19]
    SLICE_X9Y46.D        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out2
    SLICE_X9Y46.A3       net (fanout=3)        0.372   out1
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.390   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_3
    -------------------------------------------------  ---------------------------
    Total                                      6.252ns (1.687ns logic, 4.565ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  13.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_3 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.308ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.691 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_3 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[3]
                                                       btn_cond_2/M_ctr_q_3
    SLICE_X9Y46.B2       net (fanout=2)        0.737   btn_cond_2/M_ctr_q[3]
    SLICE_X9Y46.B        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out1
    SLICE_X9Y46.A4       net (fanout=3)        0.516   out
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.365   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.308ns (1.662ns logic, 4.646ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  13.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_19 (FF)
  Destination:          game_FSM/M_user_input_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.227ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (0.691 - 0.808)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_19 to game_FSM/M_user_input_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.DQ       Tcko                  0.525   btn_cond_2/M_ctr_q[19]
                                                       btn_cond_2/M_ctr_q_19
    SLICE_X9Y46.D3       net (fanout=2)        0.800   btn_cond_2/M_ctr_q[19]
    SLICE_X9Y46.D        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       btn_cond_2/out2
    SLICE_X9Y46.A3       net (fanout=3)        0.372   out1
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X15Y31.CE      net (fanout=4)        0.565   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X15Y31.CLK     Tceck                 0.365   game_FSM/M_user_input_q[3]
                                                       game_FSM/M_user_input_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.227ns (1.662ns logic, 4.565ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  13.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               btn_cond_2/M_ctr_q_8 (FF)
  Destination:          game_FSM/M_user_input_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.281ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.690 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: btn_cond_2/M_ctr_q_8 to game_FSM/M_user_input_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.525   btn_cond_2/M_ctr_q[11]
                                                       btn_cond_2/M_ctr_q_8
    SLICE_X9Y47.A1       net (fanout=2)        0.748   btn_cond_2/M_ctr_q[8]
    SLICE_X9Y47.A        Tilo                  0.259   M_btn_cond_2_out_inv
                                                       btn_cond_2/out3
    SLICE_X9Y46.A1       net (fanout=3)        0.736   out2
    SLICE_X9Y46.A        Tilo                  0.259   edge_dt_btn_2/M_last_q
                                                       edge_dt_btn_2/out1
    SLICE_X12Y31.D1      net (fanout=7)        2.828   M_edge_dt_btn_2_out
    SLICE_X12Y31.D       Tilo                  0.254   game_FSM/M_state_q_FSM_FFd26
                                                       game_FSM/M_state_q_FSM_FFd26-In1
    SLICE_X13Y31.CE      net (fanout=4)        0.282   game_FSM/M_state_q_FSM_FFd26-In
    SLICE_X13Y31.CLK     Tceck                 0.390   game_FSM/M_user_input_q[7]
                                                       game_FSM/M_user_input_q_7
    -------------------------------------------------  ---------------------------
    Total                                      6.281ns (1.687ns logic, 4.594ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_1/M_sync_out/CLK
  Logical resource: btn_cond_2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: btn_cond_1/M_sync_out/CLK
  Logical resource: btn_cond_1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[3]/CLK
  Logical resource: btn_cond_2/M_ctr_q_0/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[3]/CLK
  Logical resource: btn_cond_2/M_ctr_q_1/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[3]/CLK
  Logical resource: btn_cond_2/M_ctr_q_2/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[3]/CLK
  Logical resource: btn_cond_2/M_ctr_q_3/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[7]/CLK
  Logical resource: btn_cond_2/M_ctr_q_4/CK
  Location pin: SLICE_X8Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[7]/CLK
  Logical resource: btn_cond_2/M_ctr_q_5/CK
  Location pin: SLICE_X8Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[7]/CLK
  Logical resource: btn_cond_2/M_ctr_q_6/CK
  Location pin: SLICE_X8Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[7]/CLK
  Logical resource: btn_cond_2/M_ctr_q_7/CK
  Location pin: SLICE_X8Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[11]/CLK
  Logical resource: btn_cond_2/M_ctr_q_8/CK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[11]/CLK
  Logical resource: btn_cond_2/M_ctr_q_9/CK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[11]/CLK
  Logical resource: btn_cond_2/M_ctr_q_10/CK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[11]/CLK
  Logical resource: btn_cond_2/M_ctr_q_11/CK
  Location pin: SLICE_X8Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[15]/CLK
  Logical resource: btn_cond_2/M_ctr_q_12/CK
  Location pin: SLICE_X8Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[15]/CLK
  Logical resource: btn_cond_2/M_ctr_q_13/CK
  Location pin: SLICE_X8Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[15]/CLK
  Logical resource: btn_cond_2/M_ctr_q_14/CK
  Location pin: SLICE_X8Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[15]/CLK
  Logical resource: btn_cond_2/M_ctr_q_15/CK
  Location pin: SLICE_X8Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[19]/CLK
  Logical resource: btn_cond_2/M_ctr_q_16/CK
  Location pin: SLICE_X8Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[19]/CLK
  Logical resource: btn_cond_2/M_ctr_q_17/CK
  Location pin: SLICE_X8Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[19]/CLK
  Logical resource: btn_cond_2/M_ctr_q_18/CK
  Location pin: SLICE_X8Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: btn_cond_2/M_ctr_q[19]/CLK
  Logical resource: btn_cond_2/M_ctr_q_19/CK
  Location pin: SLICE_X8Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game_FSM/M_state_q_FSM_FFd13/CLK
  Logical resource: game_FSM/M_state_q_FSM_FFd12/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game_FSM/M_state_q_FSM_FFd13/CLK
  Logical resource: game_FSM/M_state_q_FSM_FFd13/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game_FSM/M_state_q_FSM_FFd9/CLK
  Logical resource: game_FSM/M_state_q_FSM_FFd8/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: game_FSM/M_state_q_FSM_FFd9/CLK
  Logical resource: game_FSM/M_state_q_FSM_FFd9/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.809|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4127 paths, 0 nets, and 822 connections

Design statistics:
   Minimum period:   6.809ns{1}   (Maximum frequency: 146.864MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 26 20:18:23 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4551 MB



