Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"De, A., Ghosh, S.","Preventing Reverse Engineering using threshold voltage defined multi-input camouflaged gates",2017,"2017 IEEE International Symposium on Technologies for Homeland Security, HST 2017",,, 7943443,"","",,,10.1109/THS.2017.7943443,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85022208726&doi=10.1109%2fTHS.2017.7943443&partnerID=40&md5=293d26a167e86a9e58479cfc1dd3b68d",Conference Paper,Scopus,2-s2.0-85022208726
"Aluru, R.K., Ghosh, S.","Droop mitigating last level cache architecture for STTRAM",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7926994,"262","265",,,10.23919/DATE.2017.7926994,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020189521&doi=10.23919%2fDATE.2017.7926994&partnerID=40&md5=17cbb8663686e6545f33192defceb9ba",Conference Paper,Scopus,2-s2.0-85020189521
"Khan, M.N.I., Iyengar, A.S., Ghosh, S.","Novel magnetic burn-in for retention testing of STTRAM",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927073,"666","669",,,10.23919/DATE.2017.7927073,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020206368&doi=10.23919%2fDATE.2017.7927073&partnerID=40&md5=b93d4073c63ce22b37e66d9a8a54f9c0",Conference Paper,Scopus,2-s2.0-85020206368
"Vontela, D., Ghosh, S.","Methodologies to exploit ATPG tools for de-camouflaging",2017,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 7918324,"250","256",,,10.1109/ISQED.2017.7918324,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019635595&doi=10.1109%2fISQED.2017.7918324&partnerID=40&md5=2138ff1029bc88fbc8a6258a807177c5",Conference Paper,Scopus,2-s2.0-85019635595
"Holst, A., Jang, J.-W., Ghosh, S.","Investigation of magnetic field attacks on commercial Magneto-Resistive Random Access Memory",2017,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 7918309,"155","160",,,10.1109/ISQED.2017.7918309,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019580703&doi=10.1109%2fISQED.2017.7918309&partnerID=40&md5=4f5b2aaab9775e67d79cc48e33a79298",Conference Paper,Scopus,2-s2.0-85019580703
"Govindaraj, R., Ghosh, S.","Design and analysis of STTRAM-based ternary content addressable memory cell",2017,"ACM Journal on Emerging Technologies in Computing Systems","13","4", 52,"","",,,10.1145/3060578,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019902171&doi=10.1145%2f3060578&partnerID=40&md5=e53266d1392ec731cfabc5e1a97036ff",Article,Scopus,2-s2.0-85019902171
"Ghosh, S., Govindaraj, R.","A strong arbiter PUF using resistive RAM",2017,"Proceedings - 2016 16th International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, SAMOS 2016",,, 7818358,"275","280",,,10.1109/SAMOS.2016.7818358,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85013764127&doi=10.1109%2fSAMOS.2016.7818358&partnerID=40&md5=51d0e3ec542e151943eb548ff1e71b35",Conference Paper,Scopus,2-s2.0-85013764127
"Govindaraj, R., Ghosh, S.","A strong arbiter PUF using resistive RAM within 1T-1R memory architecture",2016,"Proceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016",,, 7753272,"141","148",,,10.1109/ICCD.2016.7753272,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006724627&doi=10.1109%2fICCD.2016.7753272&partnerID=40&md5=b58f0aef1c1b326cb5ae919110a6f476",Conference Paper,Scopus,2-s2.0-85006724627
"Ghosh, S., Khan, M.N.I., De, A., Jang, J.-W.","Security and privacy threats to on-chip non-volatile memories and countermeasures",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2980064,"","",,1,10.1145/2966986.2980064,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85000950796&doi=10.1145%2f2966986.2980064&partnerID=40&md5=e4e974f8ac71751285d90b326ed8f9e5",Conference Paper,Scopus,2-s2.0-85000950796
"Iyengar, A., Ghosh, S., Rathi, N., Naeimi, H.","Side channel attacks on STTRAM and low-overhead countermeasures",2016,"2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2016",,, 7684086,"141","146",,,10.1109/DFT.2016.7684086,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84999188198&doi=10.1109%2fDFT.2016.7684086&partnerID=40&md5=54ff7d7e9c5fc26829c9352722a8dac4",Conference Paper,Scopus,2-s2.0-84999188198
"Iyengar, A., Ghosh, S., Srinivasan, S.","Retention Testing Methodology for STTRAM",2016,"IEEE Design and Test","33","5", 7513435,"7","15",,,10.1109/MDAT.2016.2591554,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84983796968&doi=10.1109%2fMDAT.2016.2591554&partnerID=40&md5=e35e7ec4e71a8493d68b5deca6ce264b",Article,Scopus,2-s2.0-84983796968
"Ghosh, S.","Spintronics and Security: Prospects, Vulnerabilities, Attack Models, and Preventions",2016,"Proceedings of the IEEE","PP","99", 7559746,"","",,1,10.1109/JPROC.2016.2583419,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84986226623&doi=10.1109%2fJPROC.2016.2583419&partnerID=40&md5=77b5106de12ed2d94f60474f41a83c5f",Article,Scopus,2-s2.0-84986226623
"Ghosh, S., Joshi, R.V., Somasekhar, D., Li, X.","Guest Editorial Emerging Memories - Technology, Architecture and Applications (Second Issue)",2016,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","6","3", 7556356,"261","264",,,10.1109/JETCAS.2016.2598690,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84987968824&doi=10.1109%2fJETCAS.2016.2598690&partnerID=40&md5=ee12d23c2bd7e58fc3b4a0452d33a8ef",Editorial,Scopus,2-s2.0-84987968824
"Ghosh, S., Iyengar, A., Motaman, S., Govindaraj, R., Jang, J.-W., Chung, J., Park, J., Li, X., Joshi, R., Somasekhar, D.","Overview of Circuits, Systems, and Applications of Spintronics",2016,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","6","3", 7563983,"265","268",,,10.1109/JETCAS.2016.2601310,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84987985200&doi=10.1109%2fJETCAS.2016.2601310&partnerID=40&md5=367c1ee69a2ed30ddd194bb297e73cd6",Review,Scopus,2-s2.0-84987985200
"Nirmala, I.R., Vontela, D., Ghosh, S., Iyengar, A.","A novel threshold voltage defined switch for circuit camouflaging",2016,"Proceedings of the European Test Workshop","2016-July",, 7519286,"","",,1,10.1109/ETS.2016.7519286,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84991516831&doi=10.1109%2fETS.2016.7519286&partnerID=40&md5=3089f5ca071c39725f8f6f068d380a0b",Conference Paper,Scopus,2-s2.0-84991516831
"Ghosh, S., Joshi, R.V., Somasekhar, D., Li, X.","Guest Editorial Emerging Memories - Technology, Architecture and Applications (First Issue)",2016,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","6","2", 7488302,"105","108",,,10.1109/JETCAS.2016.2571858,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976443367&doi=10.1109%2fJETCAS.2016.2571858&partnerID=40&md5=adc2767f534416d945bf233eb92635d7",Editorial,Scopus,2-s2.0-84976443367
"Iyengar, A., Ghosh, S., Ramclam, K., Jang, J.-W., Lin, C.-W.","Spintronic PUFs for security, trust, and authentication",2016,"ACM Journal on Emerging Technologies in Computing Systems","13","1", 4,"","",,,10.1145/2809781,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84971238386&doi=10.1145%2f2809781&partnerID=40&md5=795b1ebc738a7ff5912cf9757f4b1793",Article,Scopus,2-s2.0-84971238386
"Rathi, N., Ghosh, S., Iyengar, A., Naeimi, H.","Data privacy in non-volatile cache: Challenges, attack models and solutions",2016,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","25-28-January-2016",, 7428036,"348","353",,4,10.1109/ASPDAC.2016.7428036,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84996743307&doi=10.1109%2fASPDAC.2016.7428036&partnerID=40&md5=0e656f3184be577290da2e0e163de0e8",Conference Paper,Scopus,2-s2.0-84996743307
"Motaman, S., Ghosh, S.","Adaptive write and shift current modulation for process variation tolerance in domain wall caches",2016,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","24","3", 2437283,"944","953",,4,10.1109/TVLSI.2015.2437283,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84931067293&doi=10.1109%2fTVLSI.2015.2437283&partnerID=40&md5=54141010709f15dc430caded8ccee0e7",Article,Scopus,2-s2.0-84931067293
"Ghosh, S., Ramclam, K.","Robust self-collapsing level-shifter for wide voltage operation",2016,"Journal of Low Power Electronics","12","2",,"117","123",,,10.1166/jolpe.2016.1428,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994045679&doi=10.1166%2fjolpe.2016.1428&partnerID=40&md5=1086e7ad042f08e83dcab4b966fdf768",Article,Scopus,2-s2.0-84994045679
"Iyengar, A., Vobilisetti, N., Ghosh, S.","Authentication of printed circuit boards",2016,"Conference Proceedings from the International Symposium for Testing and Failure Analysis",,,,"605","608",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018299647&partnerID=40&md5=3138dcd648096a308ba293fd5c934d14",Conference Paper,Scopus,2-s2.0-85018299647
"Chung, J., Ramclam, K., Park, J., Ghosh, S.","Exploiting Serial Access and Asymmetric Read/Write of Domain Wall Memory for Area and Energy-Efficient Digital Signal Processor Design",2016,"IEEE Transactions on Circuits and Systems I: Regular Papers","63","1", 7328766,"91","102",,3,10.1109/TCSI.2015.2497558,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947313439&doi=10.1109%2fTCSI.2015.2497558&partnerID=40&md5=b7b5aebea89ddbcdb451306ce1d284c4",Article,Scopus,2-s2.0-84947313439
"Motaman, S., Iyengar, A., Ghosh, S.","Synergistic circuit and system design for energy-efficient and robust domain wall caches",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-October",, 7298248,"195","200",,1,10.1145/2627369.2627643,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953372755&doi=10.1145%2f2627369.2627643&partnerID=40&md5=38f0117ec3e4f42380a34dd57d1a1bbe",Conference Paper,Scopus,2-s2.0-84953372755
"Ghosh, S., Govindaraj, R.","Spintronics for associative computation and hardware security",2015,"Midwest Symposium on Circuits and Systems","2015-September",, 7282212,"","",,4,10.1109/MWSCAS.2015.7282212,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962092580&doi=10.1109%2fMWSCAS.2015.7282212&partnerID=40&md5=9a8d1e09f7abbf668aa640c75cf72e4c",Conference Paper,Scopus,2-s2.0-84962092580
"Govindaraj, R., Ghosh, S.","Design and analysis of 6-T 2-MTJ ternary Content Addressable Memory",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-September",, 7273532,"309","314",,4,10.1109/ISLPED.2015.7273532,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958524082&doi=10.1109%2fISLPED.2015.7273532&partnerID=40&md5=fdf72f213dbcc7dbf6792645b20a62b4",Conference Paper,Scopus,2-s2.0-84958524082
"Motaman, S., Ghosh, S., Kulkarni, J.P.","A novel slope detection technique for robust STTRAM sensing",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-September",, 7273482,"7","12",,5,10.1109/ISLPED.2015.7273482,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958527352&doi=10.1109%2fISLPED.2015.7273482&partnerID=40&md5=1139c8bfd48c52d0fb6621c528cb9a6e",Conference Paper,Scopus,2-s2.0-84958527352
"Iyengar, A.S., Ghosh, S., Jang, J.-W.","MTJ-Based State Retentive Flip-Flop with Enhanced-Scan Capability to Sustain Sudden Power Failure",2015,"IEEE Transactions on Circuits and Systems I: Regular Papers","62","8", 7166402,"2062","2068",,6,10.1109/TCSI.2015.2440738,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84938252520&doi=10.1109%2fTCSI.2015.2440738&partnerID=40&md5=6cf46c32c22904dcae119235730d4ba9",Article,Scopus,2-s2.0-84938252520
"Karam, R., Puri, R., Ghosh, S., Bhunia, S.","Emerging Trends in Design and Applications of Memory-Based Computing and Content-Addressable Memories",2015,"Proceedings of the IEEE","103","8", 7159147,"1311","1330",,8,10.1109/JPROC.2015.2434888,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937239578&doi=10.1109%2fJPROC.2015.2434888&partnerID=40&md5=ca2d653d1ce3c042759bf42859a32998",Review,Scopus,2-s2.0-84937239578
"Ghosh, S., Basak, A., Bhunia, S.","How secure are printed circuit boards Trojan attacks?",2015,"IEEE Design and Test","32","2", 6878437,"7","16",,7,10.1109/MDAT.2014.2347918,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961290269&doi=10.1109%2fMDAT.2014.2347918&partnerID=40&md5=3a03775901fd462218f3a51c2bed1a25",Article,Scopus,2-s2.0-84961290269
"Motaman, S., Iyengar, A.S., Ghosh, S.","Domain Wall Memory-Layout, Circuit and Synergistic Systems",2015,"IEEE Transactions on Nanotechnology","14","2", 7006702,"282","291",,9,10.1109/TNANO.2015.2391185,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84924962461&doi=10.1109%2fTNANO.2015.2391185&partnerID=40&md5=d3e1a2fe4c86033294b754331b2527d0",Article,Scopus,2-s2.0-84924962461
"Iyengar, A.S., Ghosh, S., Ramclam, K.","Domain wall magnets for embedded memory and hardware security",2015,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","5","1", 7036142,"40","50",,5,10.1109/JETCAS.2015.2398232,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84925132516&doi=10.1109%2fJETCAS.2015.2398232&partnerID=40&md5=d571ef623f23588b88e19143938ba44b",Article,Scopus,2-s2.0-84925132516
"Iyengar, A. S., Ghosh, S., Ramclam, K.","Domain Wall Magnets for Embedded Memory and Hardware Security",2015,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems",,,,"","",,1,10.1109/JETCAS.2015.2398232,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84922728207&doi=10.1109%2fJETCAS.2015.2398232&partnerID=40&md5=871bb64127e40a6b353d93878c32af01",Article in Press,Scopus,2-s2.0-84922728207
"Lin, C.W., Ghosh, S.","A family of Schmitt-Trigger-based arbiter-PUFs and selective challenge-pruning for robustness and quality",2015,"Proceedings of the 2015 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2015",,, 7140232,"32","37",,1,10.1109/HST.2015.7140232,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942581916&doi=10.1109%2fHST.2015.7140232&partnerID=40&md5=fbfa378c9bcd2ef95a3bb96785e54b3a",Conference Paper,Scopus,2-s2.0-84942581916
"Lin, C.W., Ghosh, S.","Novel self-calibrating recycling sensor using Schmitt-Trigger and voltage boosting for fine-grained detection",2015,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2015-April",, 7085470,"465","469",,4,10.1109/ISQED.2015.7085470,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944321749&doi=10.1109%2fISQED.2015.7085470&partnerID=40&md5=f078cbf788dd29404963d0f9761c6743",Conference Paper,Scopus,2-s2.0-84944321749
"Jang, J.-W., Ghosh, S.","Design and analysis of novel SRAM PUFs with embedded latch for robustness",2015,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2015-April",, 7085443,"298","302",,9,10.1109/ISQED.2015.7085443,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944319029&doi=10.1109%2fISQED.2015.7085443&partnerID=40&md5=627cd72eefe48ce5bf47bc2ddb80b21a",Conference Paper,Scopus,2-s2.0-84944319029
"Jang, J.-W., Park, J., Ghosh, S., Bhunia, S.","Self-correcting STTRAM under magnetic field attacks",2015,"Proceedings - Design Automation Conference","2015-July",, 7167261,"","",,9,10.1145/2744769.2744909,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944088467&doi=10.1145%2f2744769.2744909&partnerID=40&md5=6b0bf4e85e765237bbc5cc232dd57222",Conference Paper,Scopus,2-s2.0-84944088467
"Motaman, S., Ghosh, S., Rathi, N.","Impact of process-variations in STTRAM and adaptive boosting for robustness",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092615,"1431","1436",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945935019&partnerID=40&md5=6cab7430f08fffb18c0714e7d9f61fce",Conference Paper,Scopus,2-s2.0-84945935019
"Chung, J., Ramclam, K., Park, J., Ghosh, S.","Domain Wall Memory based Digital Signal processors for area and energy-efficiency",2015,"Proceedings - Design Automation Conference","2015-July",, 7167248,"","",,2,10.1145/2744769.2744825,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944104261&doi=10.1145%2f2744769.2744825&partnerID=40&md5=c59584aa16355c6a8ddf642c586c8dcf",Conference Paper,Scopus,2-s2.0-84944104261
"Hamzaoglu, F., Arslan, U., Bisnik, N., Ghosh, S., Lal, M.B., Lindert, N., Meterelliyoz, M., Osborne, R.B., Park, J., Tomishima, S., Wang, Y., Zhang, K.","A 1 Gb 2 GHz 128 GB/s bandwidth embedded DRAM in 22 nm tri-gate CMOS technology",2015,"IEEE Journal of Solid-State Circuits","50","1", 6912029,"150","157",,7,10.1109/JSSC.2014.2353793,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84920187727&doi=10.1109%2fJSSC.2014.2353793&partnerID=40&md5=4cf99363d30a07b13c67ea067ad0e106",Article,Scopus,2-s2.0-84920187727
"Ghosh, S.","Modeling of retention time for high-speed embedded dynamic random access memories",2014,"IEEE Transactions on Circuits and Systems I: Regular Papers","61","9", 6,"2596","2604",,2,10.1109/TCSI.2014.2312481,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906950831&doi=10.1109%2fTCSI.2014.2312481&partnerID=40&md5=11967f7b7831b86ca78edd13038ac810",Article,Scopus,2-s2.0-84906950831
"Iyengar, A., Ghosh, S.","Modeling and analysis of domain wall dynamics for robust and low-power embedded memory",2014,"Proceedings - Design Automation Conference",,, 2593161,"","",,18,10.1145/2593069.2593161,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903170714&doi=10.1145%2f2593069.2593161&partnerID=40&md5=7db85a3ed595074ad1e22abf1e9b3f14",Conference Paper,Scopus,2-s2.0-84903170714
"Das, J., Ghosh, S.","Energy barrier model of SRAM for improved energy and error rates",2014,"IEEE Transactions on Circuits and Systems I: Regular Papers","61","8", 6856229,"2299","2308",,1,10.1109/TCSI.2014.2333356,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905385720&doi=10.1109%2fTCSI.2014.2333356&partnerID=40&md5=b95ab7a0a215b14cb985357abe201ce2",Article,Scopus,2-s2.0-84905385720
"Ramclam, K., Ghosh, S.","Design and analysis of robust and wide operating low-power level-shifter for embedded dynamic random access memory",2014,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"123","128",,1,10.1145/2591513.2591533,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902590622&doi=10.1145%2f2591513.2591533&partnerID=40&md5=a2e8d59c3c95c2ccebcfa9a8a7fa5b45",Conference Paper,Scopus,2-s2.0-84902590622
"Motaman, S., Ghosh, S.","Simultaneous sizing, reference voltage and clamp voltage biasing for robustness, self-calibration and testability of sttram arrays",2014,"Proceedings - Design Automation Conference",,, 2593161,"","",,4,10.1145/2593069.2593161,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903179216&doi=10.1145%2f2593069.2593161&partnerID=40&md5=225f284d3fcb092b2a590cc0df506a5d",Conference Paper,Scopus,2-s2.0-84903179216
"Iyengar, A., Ramclam, K., Ghosh, S.","DWM-PUF: A low-overhead, memory-based security primitive",2014,"Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014",,, 6855587,"154","159",,15,10.1109/HST.2014.6855587,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905987203&doi=10.1109%2fHST.2014.6855587&partnerID=40&md5=c77034111010eb627f12d92f883a7a2c",Conference Paper,Scopus,2-s2.0-84905987203
"Motaman, S., Iyengar, A., Ghosh, S.","Synergistic circuit and system design for energy-efficient and robust domain wall caches",2014,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"195","200",,13,10.1145/2627369.2627643,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906818951&doi=10.1145%2f2627369.2627643&partnerID=40&md5=f1ab671fb7463eaa869aed7b5ac454b2",Conference Paper,Scopus,2-s2.0-84906818951
"Hamzaoglu, F., Arslan, U., Bisnik, N., Ghosh, S., Lal, M.B., Lindert, N., Meterelliyoz, M., Osborne, R.B., Park, J., Tomishima, S., Wang, Y., Zhang, K.","A 1Gb 2GHz embedded DRAM in 22nm tri-gate CMOS technology",2014,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","57",, 6757412,"230","231",,32,10.1109/ISSCC.2014.6757412,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898063371&doi=10.1109%2fISSCC.2014.6757412&partnerID=40&md5=f9f23fe1992eadf40d184190e37e939a",Conference Paper,Scopus,2-s2.0-84898063371
"Wang, Y., Arslan, U., Bisnik, N., Brain, R., Ghosh, S., Hamzaoglu, F., Lindert, N., Meterelliyoz, M., Park, J., Tomishima, S., Zhang, K.","Retention time optimization for eDRAM in 22nm tri-gate CMOS technology",2013,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6724595,"9.5.1","9.5.4",,4,10.1109/IEDM.2013.6724595,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894360401&doi=10.1109%2fIEDM.2013.6724595&partnerID=40&md5=9c83b2a1cc3f9bb0dc59cc837af7111a",Conference Paper,Scopus,2-s2.0-84894360401
"Ghosh, S.","Energy centric model of SRAM write operation for improved energy and error rates",2013,"Proceedings of the Custom Integrated Circuits Conference",,, 6658429,"","",,1,10.1109/CICC.2013.6658429,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892663092&doi=10.1109%2fCICC.2013.6658429&partnerID=40&md5=1ce3398f6829f90d2fc4c38078f7884b",Conference Paper,Scopus,2-s2.0-84892663092
"Ghosh, S.","Design methodologies for high density domain wall memory",2013,"Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013",,, 6623035,"30","31",,13,10.1109/NanoArch.2013.6623035,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886770550&doi=10.1109%2fNanoArch.2013.6623035&partnerID=40&md5=76fd9085086b1eb12c34c7b8c5bd9367",Conference Paper,Scopus,2-s2.0-84886770550
"Chakravarthi, V.S., Ghosh, S.","Circuit design methodologies for test power reduction in nano-scaled technologies",2013,"Lecture Notes in Electrical Engineering","258 LNEE",,,"139","149",,,10.1007/978-81-322-1524-0_20,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881137612&doi=10.1007%2f978-81-322-1524-0_20&partnerID=40&md5=8bbb70004c1caf2207228a60964ddbd5",Conference Paper,Scopus,2-s2.0-84881137612
"Ghosh, S.","Path to a terabyte of on-chip memory for petabit per second bandwidth with &lt; 5Watts of power",2013,"Proceedings - Design Automation Conference",,, 145,"","",,13,10.1145/2463209.2488913,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879865898&doi=10.1145%2f2463209.2488913&partnerID=40&md5=63aaa6d6e3e7b76306296c0aee35a4d5",Conference Paper,Scopus,2-s2.0-84879865898
"Ghosh, S.","Effect of variations and variation tolerance in logic circuits",2011,"Low-Power Variation-Tolerant Design in Nanometer Silicon",,,,"83","108",,,10.1007/978-1-4419-7418-1_3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889957390&doi=10.1007%2f978-1-4419-7418-1_3&partnerID=40&md5=63fadeae6544a088cfae9c033dcdab21",Book Chapter,Scopus,2-s2.0-84889957390
"Goel, A., Ghosh, S., Meterelliyoz, M., Parkhurst, J., Roy, K.","Integrated design &amp; test: Conquering the conflicting requirements of low-power, variation-tolerance and test cost",2011,"Proceedings of the Asian Test Symposium",,, 6114721,"486","491",,,10.1109/ATS.2011.100,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856149949&doi=10.1109%2fATS.2011.100&partnerID=40&md5=056e5e2b231ec616f1b98223819653bf",Conference Paper,Scopus,2-s2.0-84856149949
"Wang, Y., Karl, E., Meterelliyoz, M., Hamzaoglu, F., Ng, Y.-G., Ghosh, S., Wei, L., Bhattacharya, U., Zhang, K.","Dynamic behavior of SRAM data retention and a novel transient voltage collapse technique for 0.6V 32nm LP SRAM",2011,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6131655,"32.1.1","32.1.4",,4,10.1109/IEDM.2011.6131655,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863046376&doi=10.1109%2fIEDM.2011.6131655&partnerID=40&md5=191550baa631a94ece2762c2c7a5b20c",Conference Paper,Scopus,2-s2.0-84863046376
"Ghosh, S., Roy, K.","Novel low overhead post-silicon self-correction technique for parallel prefix adders using selective redundancy and adaptive clocking",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","8", 5491281,"1504","1507",,5,10.1109/TVLSI.2010.2051169,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79961007341&doi=10.1109%2fTVLSI.2010.2051169&partnerID=40&md5=b950530a33ecb48af89eed099c44edad",Article,Scopus,2-s2.0-79961007341
"Ghosh, S., Roy, K.","Parameter variation tolerance and error resiliency: New design paradigm for the nanoscale era",2010,"Proceedings of the IEEE","98","10", 5551169,"1718","1751",,90,10.1109/JPROC.2010.2057230,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957012605&doi=10.1109%2fJPROC.2010.2057230&partnerID=40&md5=5af562dad6466d6f207a4ccd47085b59",Article,Scopus,2-s2.0-77957012605
"Ghosh, S., Mohapatra, D., Karakonstantis, G., Roy, K.","Voltage scalable high-speed robust hybrid arithmetic units using adaptive clocking",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","9", 5291701,"1301","1309",,13,10.1109/TVLSI.2009.2022531,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956230601&doi=10.1109%2fTVLSI.2009.2022531&partnerID=40&md5=18e1c08059bcab6a19578c096a428562",Article,Scopus,2-s2.0-77956230601
"Ndai, P., Rafique, N., Thottethodi, M., Ghosh, S., Bhunia, S., Roy, K.","Trifecta: A nonspeculative scheme to exploit common, data-dependent subcritical paths",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","1", 4895686,"53","65",,17,10.1109/TVLSI.2008.2007491,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-73249132776&doi=10.1109%2fTVLSI.2008.2007491&partnerID=40&md5=9873569e0356c35d7a217d75ba64f8a8",Article,Scopus,2-s2.0-73249132776
"Banerjee, N., Chandra, S., Ghosh, S., Dey, S., Raghunathan, A., Roy, K.","Coping with variations through system-level design",2009,"Proceedings: 22nd International Conference on VLSI Design - Held Jointly with 7th International Conference on Embedded Systems",,, 4749733,"581","586",,2,10.1109/VLSI.Design.2009.96,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62949122609&doi=10.1109%2fVLSI.Design.2009.96&partnerID=40&md5=8f8cf2da0f56a2e68a20b046b57afc18",Conference Paper,Scopus,2-s2.0-62949122609
"Ghosh, S., Choi, J.-H., Ndai, P., Roy, K.","O2C: Occasional two-cycle operations for dynamic thermal management in high performance in-order microprocessors",2008,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"189","192",,7,10.1145/1393921.1393971,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57549095612&doi=10.1145%2f1393921.1393971&partnerID=40&md5=d8d4ea7442a34d309409d996201cecc5",Conference Paper,Scopus,2-s2.0-57549095612
"Ghosh, S., Ndai, P., Roy, K.","A novel low overhead fault tolerant Kogge-Stone adder using adaptive clocking",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484707,"366","371",,15,10.1109/DATE.2008.4484707,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749085509&doi=10.1109%2fDATE.2008.4484707&partnerID=40&md5=a279d25272b03ee977831b9d54dd1100",Conference Paper,Scopus,2-s2.0-49749085509
"Ghosh, S., Roy, K.","Exploring high-speed low-power hybrid arithmetic units at scaled supply and adaptive clock-stretching",2008,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4484029,"635","640",,12,10.1109/ASPDAC.2008.4484029,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549107715&doi=10.1109%2fASPDAC.2008.4484029&partnerID=40&md5=e908b42aec723bf4b62f669fca105a85",Conference Paper,Scopus,2-s2.0-49549107715
"Li, J., Bansal, A., Ghosh, S., Roy, K.","An alternate design paradigm for low-power, low-cost, testable hybrid systems using scaled LTPS TFTs",2008,"ACM Journal on Emerging Technologies in Computing Systems","4","3", 13,"","",,1,10.1145/1389089.1389093,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51149088565&doi=10.1145%2f1389089.1389093&partnerID=40&md5=d3a14019a4dce0beedfba0559d3d4488",Conference Paper,Scopus,2-s2.0-51149088565
"Li, J., Ghosh, S., Roy, K.","A generic and reconfigurable test paradigm using low-cost integrated poly-Si TFTs",2008,"Proceedings - International Test Conference",,, 4437622,"","",,,10.1109/TEST.2007.4437622,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749195005&doi=10.1109%2fTEST.2007.4437622&partnerID=40&md5=c5109f3d12dc0c90dd439a212c370ba0",Conference Paper,Scopus,2-s2.0-39749195005
"Ghosh, S., Batra, P., Kim, K., Roy, K.","Process-tolerant low-power adaptive pipeline under scaled-vdd",2008,"Proceedings of the Custom Integrated Circuits Conference",,, 4405835,"733","736",,2,10.1109/CICC.2007.4405835,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39549083080&doi=10.1109%2fCICC.2007.4405835&partnerID=40&md5=e2dfa77061a1d18ee7870e10f3ffec1c",Conference Paper,Scopus,2-s2.0-39549083080
"Mukhopadhyay, S., Ghosh, S., Kim, K., Roy, K.","Low-power and process variation tolerant memories in sub-90nm technologies",2007,"2006 IEEE International Systems-on-Chip Conference, SOC",,, 4063040,"155","159",,2,10.1109/SOCC.2006.283871,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43749114493&doi=10.1109%2fSOCC.2006.283871&partnerID=40&md5=eee1aacebbd61961338c0901345817fe",Conference Paper,Scopus,2-s2.0-43749114493
"Ghosh, S., NDai, P., Bhunia, S., Roy, K.","Tolerance to small delay defects by adaptive clock stretching",2007,"Proceedings - IOLTS 2007 13th IEEE International On-Line Testing Symposium",,, 4274858,"244","249",,5,10.1109/IOLTS.2007.67,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46749135215&doi=10.1109%2fIOLTS.2007.67&partnerID=40&md5=0d7d623a9d046e66b5b2bb99ac6fb34b",Conference Paper,Scopus,2-s2.0-46749135215
"Ghosh, S., Bhunia, S., Roy, K.","CRISTA: A new paradigm for low-power, variation-tolerant, and adaptive circuit synthesis using critical path isolation",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","11", 4352005,"1947","1956",,64,10.1109/TCAD.2007.896305,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249104938&doi=10.1109%2fTCAD.2007.896305&partnerID=40&md5=9e1c11ba2a24c527b4f5e0dcb723a6a0",Article,Scopus,2-s2.0-54249104938
"Ghosh, S., Bhunia, S., Roy, K.","Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4212028,"1532","1537",,,10.1109/DATE.2007.364518,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548361450&doi=10.1109%2fDATE.2007.364518&partnerID=40&md5=229cec7b48b28851842c8b965c3168f3",Conference Paper,Scopus,2-s2.0-34548361450
"Ghosh, S., Bhunia, S., Roy, K.","Low-Power and testable circuit synthesis using Shannon decomposition",2007,"ACM Transactions on Design Automation of Electronic Systems","12","4", 47,"","",,,10.1145/1278349.1278360,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35148870240&doi=10.1145%2f1278349.1278360&partnerID=40&md5=a5850395b598b818b1c3707a7a66fe0c",Article,Scopus,2-s2.0-35148870240
"Ghosh, S., Batra, P., Kim, K., Roy, K.","Process-Tolerant Low-Power Adaptive Pipeline under Scaled-Vdd",2007,"Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007",,, 4405835,"733","736",,2,10.1109/CICC.2007.4405835,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62949100523&doi=10.1109%2fCICC.2007.4405835&partnerID=40&md5=b3d71ce11dd2e23caa754baae875e6a8",Conference Paper,Scopus,2-s2.0-62949100523
"Ghosh, S., Mukhopadhyay, S., Kim, K., Roy, K.","Self-calibration technique for reduction of hold failures in low-power nano-scaled SRAM",2006,"Proceedings - Design Automation Conference",,,,"971","976",,9,10.1145/1146909.1147155,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547226726&doi=10.1145%2f1146909.1147155&partnerID=40&md5=34e12984349cd622955776088935fe24",Conference Paper,Scopus,2-s2.0-34547226726
"Ghosh, S., Bhunia, S., Raychowdhury, A., Roy, K.","Delay fault localization in test-per-scan BIST using built-in delay sensor",2006,"Proceedings - IOLTS 2006: 12th IEEE International On-Line Testing Symposium","2006",, 1655512,"31","36",,1,10.1109/IOLTS.2006.19,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247273622&doi=10.1109%2fIOLTS.2006.19&partnerID=40&md5=7549c0997ac0b43e5e0cb165f6c6a024",Conference Paper,Scopus,2-s2.0-34247273622
"Ghosh, S., Bhunia, S., Roy, K.","A new paradigm for low-power, variation-tolerant circuit synthesis using critical path isolation",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110241,"619","624",,16,10.1109/ICCAD.2006.320025,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149093023&doi=10.1109%2fICCAD.2006.320025&partnerID=40&md5=655b1f8d38363d29c8d00e565d777578",Conference Paper,Scopus,2-s2.0-46149093023
"Ghosh, S., Bhunia, S., Raychowdhury, A., Roy, K.","A novel delay fault testing methodology using low-overhead built-in delay sensor",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","12",,"2934","2943",,24,10.1109/TCAD.2006.882523,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845653669&doi=10.1109%2fTCAD.2006.882523&partnerID=40&md5=7b984c9e4bd4fb15201642d0e657c862",Article,Scopus,2-s2.0-33845653669
"Ghosh, S., Bhunia, S., Roy, K.","Shannon expansion based supply-gated logic for improved power and testability",2005,"Proceedings of the Asian Test Symposium","2005",, 1575463,"404","409",,5,10.1109/ATS.2005.98,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846937647&doi=10.1109%2fATS.2005.98&partnerID=40&md5=d4ecca99ae70b359487d871055af3db1",Conference Paper,Scopus,2-s2.0-33846937647
"Raychowdhury, A., Ghosh, S., Roy, K.","A novel on-chip delay measurement hardware for efficient speed-binning",2005,"Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005","2005",, 1498175,"287","292",,26,10.1109/IOLTS.2005.10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745485465&doi=10.1109%2fIOLTS.2005.10&partnerID=40&md5=c9e420ba84e8f74d0ebaf251ded6c8dc",Conference Paper,Scopus,2-s2.0-33745485465
"Raychowdhury, A., Ghosh, S., Bhunia, S., Ghosh, D., Roy, K.","A novel delay fault testing methodology using on-chip low-overhead delay measurement hardware at strategic probe points",2005,"Proceedings of the 10th IEEE European Test Symposium, ETS 2005","2005",, 1430017,"108","113",,5,10.1109/ETS.2005.2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33744501546&doi=10.1109%2fETS.2005.2&partnerID=40&md5=09575b4f4e1b83c875d47ed6f3ce21b6",Conference Paper,Scopus,2-s2.0-33744501546
"Narayanan, V., Ghosh, S., Jone, W.-B., Das, S.R.","A built-in self-testing method for embedded multiport memory arrays",2005,"IEEE Transactions on Instrumentation and Measurement","54","5",,"1721","1738",,5,10.1109/TIM.2005.855093,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644436364&doi=10.1109%2fTIM.2005.855093&partnerID=40&md5=20005bcfb04a1ca0af4655d016639deb",Article,Scopus,2-s2.0-27644436364
"Ghosh, S., Lai, K.W., Jone, W.B., Chang, S.C.","Scan chain fault identification using weight-based codes for SoC circuits",2004,"Proceedings of the Asian Test Symposium",,,,"210","215",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-13244253656&partnerID=40&md5=2beb27e8836ccab290a57e02dabebc89",Conference Paper,Scopus,2-s2.0-13244253656
"Narayanan, V., Ghosh, S., Jone, W.B., Das, S.R.","A built-in self-testing method for embedded multiport memory arrays",2004,"Conference Record - IEEE Instrumentation and Measurement Technology Conference","3",,,"2027","2032",,,10.1109/IMTC.2004.1351487,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4644234022&doi=10.1109%2fIMTC.2004.1351487&partnerID=40&md5=e3e8dda648dbe9a28919f0982495655c",Conference Paper,Scopus,2-s2.0-4644234022
"Jiang, J.H., Jone, W.-B., Chang, S.-C., Ghosh, S.","Embedded Core Test Generation Using Broadcast Test Architecture and Netlist Scrambling",2003,"IEEE Transactions on Reliability","52","4",,"435","443",,2,10.1109/TR.2003.821931,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0742307387&doi=10.1109%2fTR.2003.821931&partnerID=40&md5=da4b9b94d4049dd9cca497d26873ba82",Article,Scopus,2-s2.0-0742307387
