|DE10_LITE_Default
LEDR[0] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.LEDR
LEDR[1] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.LEDR
LEDR[2] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.LEDR
LEDR[3] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.LEDR
LEDR[4] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.LEDR
LEDR[5] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.LEDR
LEDR[6] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.LEDR
LEDR[7] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.LEDR
LEDR[8] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.LEDR
LEDR[9] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.LEDR
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
HEX0[0] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX0
HEX0[1] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX0
HEX0[2] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX0
HEX0[3] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX0
HEX0[4] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX0
HEX0[5] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX0
HEX0[6] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX0
HEX0[7] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX0
HEX1[0] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX1
HEX1[1] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX1
HEX1[2] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX1
HEX1[3] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX1
HEX1[4] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX1
HEX1[5] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX1
HEX1[6] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX1
HEX1[7] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX1
HEX3[0] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX3
HEX3[1] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX3
HEX3[2] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX3
HEX3[3] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX3
HEX3[4] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX3
HEX3[5] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX3
HEX3[6] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX3
HEX3[7] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX3
HEX5[0] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX5
HEX5[1] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX5
HEX5[2] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX5
HEX5[3] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX5
HEX5[4] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX5
HEX5[5] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX5
HEX5[6] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX5
HEX5[7] <= Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0.HEX5


|DE10_LITE_Default|Four_bit_Ful_Adder_7_Segment_Display_Behavioral:u0
SW[0] => Mux7.IN19
SW[0] => Mux8.IN19
SW[0] => Mux9.IN19
SW[0] => Mux10.IN19
SW[0] => Mux11.IN19
SW[0] => Mux12.IN19
SW[0] => Mux13.IN19
SW[0] => Add0.IN64
SW[0] => LessThan1.IN64
SW[1] => Mux7.IN18
SW[1] => Mux8.IN18
SW[1] => Mux9.IN18
SW[1] => Mux10.IN18
SW[1] => Mux11.IN18
SW[1] => Mux12.IN18
SW[1] => Mux13.IN18
SW[1] => Add0.IN63
SW[1] => LessThan1.IN63
SW[2] => Mux7.IN17
SW[2] => Mux8.IN17
SW[2] => Mux9.IN17
SW[2] => Mux10.IN17
SW[2] => Mux11.IN17
SW[2] => Mux12.IN17
SW[2] => Mux13.IN17
SW[2] => Add0.IN62
SW[2] => LessThan1.IN62
SW[3] => Mux7.IN16
SW[3] => Mux8.IN16
SW[3] => Mux9.IN16
SW[3] => Mux10.IN16
SW[3] => Mux11.IN16
SW[3] => Mux12.IN16
SW[3] => Mux13.IN16
SW[3] => Add0.IN61
SW[3] => LessThan1.IN61
SW[4] => Mux0.IN19
SW[4] => Mux1.IN19
SW[4] => Mux2.IN19
SW[4] => Mux3.IN19
SW[4] => Mux4.IN19
SW[4] => Mux5.IN19
SW[4] => Mux6.IN19
SW[4] => Add0.IN60
SW[4] => LessThan0.IN64
SW[5] => Mux0.IN18
SW[5] => Mux1.IN18
SW[5] => Mux2.IN18
SW[5] => Mux3.IN18
SW[5] => Mux4.IN18
SW[5] => Mux5.IN18
SW[5] => Mux6.IN18
SW[5] => Add0.IN59
SW[5] => LessThan0.IN63
SW[6] => Mux0.IN17
SW[6] => Mux1.IN17
SW[6] => Mux2.IN17
SW[6] => Mux3.IN17
SW[6] => Mux4.IN17
SW[6] => Mux5.IN17
SW[6] => Mux6.IN17
SW[6] => Add0.IN58
SW[6] => LessThan0.IN62
SW[7] => Mux0.IN16
SW[7] => Mux1.IN16
SW[7] => Mux2.IN16
SW[7] => Mux3.IN16
SW[7] => Mux4.IN16
SW[7] => Mux5.IN16
SW[7] => Mux6.IN16
SW[7] => Add0.IN57
SW[7] => LessThan0.IN61
SW[8] => Add1.IN64
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= process_0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
HEX0[7] <= <VCC>
HEX1[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
HEX1[7] <= <VCC>
HEX3[0] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[7] <= <VCC>
HEX5[0] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[7] <= <VCC>


