# SystemVerilogLabs
Construct a typical architecture of a SystemVerilog testbench
## Lab1
