{
	"id": "CVE-2021-1104",
	"description": "The RISC-V Instruction Set Manual contains a documented ambiguity for the Machine Trap Vector Base Address (MTVEC) register that may lead to a vulnerability due to the initial state of the register not being defined, potentially leading to information disclosure, data tampering and denial of service.\n\nAffected: RISCV.org Machine Trap Base Address (MTVEC) Register All versions",
	"hardware": [],
	"software": [],
	"references": [
		"https://riscv.org/news/2021/08/video-glitching-risc-v-chips-mtvec-corruption-for-hardening-isa-adam-zabrocki-and-alex-matrosov-def-con-29/"
	],
	"severity": null,
	"state": "invalid",
	"_is_edited": false
}