#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Feb 26 20:45:12 2023
# Process ID: 55180
# Current directory: D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.runs/synth_1
# Command line: vivado.exe -log hdmi_loop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_loop.tcl
# Log file: D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.runs/synth_1/hdmi_loop.vds
# Journal file: D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.runs/synth_1\vivado.jou
# Running On: LAPTOP-43GH0CTS, OS: Windows, CPU Frequency: 2894 MHz, CPU Physical cores: 16, Host memory: 16505 MB
#-----------------------------------------------------------
source hdmi_loop.tcl -notrace
Command: synth_design -top hdmi_loop -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 54844
WARNING: [Synth 8-9971] redeclaration of ansi port 'pdatain' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/decoder.v:44]
WARNING: [Synth 8-9971] redeclaration of ansi port 'pc0' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/decoder.v:45]
WARNING: [Synth 8-9971] redeclaration of ansi port 'pc1' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/decoder.v:46]
WARNING: [Synth 8-9971] redeclaration of ansi port 'pvde' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/decoder.v:47]
WARNING: [Synth 8-9971] redeclaration of ansi port 'pbitslip' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:72]
WARNING: [Synth 8-9971] redeclaration of ansi port 'pidly_ld' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:90]
WARNING: [Synth 8-9971] redeclaration of ansi port 'pidly_inc' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:91]
WARNING: [Synth 8-9971] redeclaration of ansi port 'pidly_ce' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:92]
WARNING: [Synth 8-9971] redeclaration of ansi port 'paligned' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:93]
WARNING: [Synth 8-9971] redeclaration of ansi port 'perror' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:94]
CRITICAL WARNING: [Synth 8-9339] data object 'pctltkn_cnt' is already declared [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:98]
INFO: [Synth 8-6826] previous declaration of 'pctltkn_cnt' is from here [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:80]
CRITICAL WARNING: [Synth 8-10006] second declaration of 'pctltkn_cnt' ignored [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:98]
WARNING: [Synth 8-9971] redeclaration of ansi port 'peyesize' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:112]
CRITICAL WARNING: [Synth 8-9339] data object 'ptimeout_rst' is already declared [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:113]
INFO: [Synth 8-6826] previous declaration of 'ptimeout_rst' is from here [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:103]
CRITICAL WARNING: [Synth 8-10006] second declaration of 'ptimeout_rst' ignored [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:113]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:44]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:45]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:46]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:47]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:48]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:49]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:50]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:51]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:52]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:53]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:54]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:55]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:56]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:57]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:58]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:59]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:60]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:61]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:62]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:63]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:64]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'phasealign' with formal parameter declaration list [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:65]
WARNING: [Synth 8-9971] redeclaration of ansi port 'oout' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/syncasync.v:32]
WARNING: [Synth 8-9971] redeclaration of ansi port 'oout' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/syncbase.v:34]
WARNING: [Synth 8-9971] redeclaration of ansi port 'pixelclk' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/tmds_clock.v:35]
WARNING: [Synth 8-9971] redeclaration of ansi port 'serialclk' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/tmds_clock.v:36]
WARNING: [Synth 8-9971] redeclaration of ansi port 'alocked' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/tmds_clock.v:37]
WARNING: [Synth 8-9971] redeclaration of ansi port 'pc0' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/tmds_decoder.v:48]
WARNING: [Synth 8-9971] redeclaration of ansi port 'pc1' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/tmds_decoder.v:49]
WARNING: [Synth 8-9971] redeclaration of ansi port 'pvde' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/tmds_decoder.v:50]
WARNING: [Synth 8-9971] redeclaration of ansi port 'pdatain' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/tmds_decoder.v:51]
WARNING: [Synth 8-9971] redeclaration of ansi port 'peyesize' is not allowed [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/tmds_decoder.v:52]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1284.270 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_loop' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_loop.v:21]
INFO: [Synth 8-6157] synthesizing module 'mmcm' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-55180-LAPTOP-43GH0CTS/realtime/mmcm_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mmcm' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-55180-LAPTOP-43GH0CTS/realtime/mmcm_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'i2c_edid' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/i2c_edid.v:22]
INFO: [Synth 8-6157] synthesizing module 'edid_rom' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-55180-LAPTOP-43GH0CTS/realtime/edid_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'edid_rom' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-55180-LAPTOP-43GH0CTS/realtime/edid_rom_stub.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/i2c_edid.v:98]
INFO: [Synth 8-6155] done synthesizing module 'i2c_edid' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/i2c_edid.v:22]
INFO: [Synth 8-6157] synthesizing module 'hdmi_rx' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/hdmi_rx.v:22]
INFO: [Synth 8-6157] synthesizing module 'dvi_decoder' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/dvi_decoder.v:22]
INFO: [Synth 8-6157] synthesizing module 'tmds_clock' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/tmds_clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55218]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55218]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 6.667000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'tmds_clock' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/tmds_clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'tmds_decoder' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/tmds_decoder.v:22]
	Parameter kCtlTknCount bound to: 128 - type: integer 
	Parameter kTimeoutMs bound to: 50 - type: integer 
	Parameter kRefClkFrqMHz bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'decoder' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/decoder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/decoder.v:22]
INFO: [Synth 8-6157] synthesizing module 'selectio_1_10' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/selectio_1_10.v:56]
	Parameter SYS_W bound to: 1 - type: integer 
	Parameter DEV_W bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:57312]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:57312]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62114]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62114]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2__parameterized0' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62114]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2__parameterized0' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62114]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:57299]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:57299]
INFO: [Synth 8-6155] done synthesizing module 'selectio_1_10' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/selectio_1_10.v:56]
INFO: [Synth 8-6157] synthesizing module 'phasealign' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:22]
	Parameter kTimeoutMs bound to: 50 - type: integer 
	Parameter kRefClkFrqMHz bound to: 200 - type: integer 
	Parameter kCtlTknCount bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'syncbase' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/syncbase.v:21]
	Parameter kResetTo bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'syncasync' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/syncasync.v:23]
INFO: [Synth 8-6155] done synthesizing module 'syncasync' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/syncasync.v:23]
INFO: [Synth 8-6155] done synthesizing module 'syncbase' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/syncbase.v:21]
INFO: [Synth 8-6157] synthesizing module 'syncbase__parameterized0' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/syncbase.v:21]
	Parameter kResetTo bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'syncbase__parameterized0' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/syncbase.v:21]
INFO: [Synth 8-6155] done synthesizing module 'phasealign' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:22]
INFO: [Synth 8-6157] synthesizing module 'channelbond' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/channelbond.v:22]
INFO: [Synth 8-6157] synthesizing module 'DRAM16XN' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/DRAM16XN.v:10]
	Parameter data_width bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAM16X1D' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:97869]
INFO: [Synth 8-6155] done synthesizing module 'RAM16X1D' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:97869]
INFO: [Synth 8-6155] done synthesizing module 'DRAM16XN' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/DRAM16XN.v:10]
INFO: [Synth 8-6155] done synthesizing module 'channelbond' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/channelbond.v:22]
INFO: [Synth 8-6155] done synthesizing module 'tmds_decoder' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/tmds_decoder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'dvi_decoder' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/dvi_decoder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_rx' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/hdmi_rx.v:22]
INFO: [Synth 8-6157] synthesizing module 'dvi_transmitter_top' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_out/dvi_transmitter_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'asyn_rst_syn' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_out/asyn_rst_syn.v:23]
INFO: [Synth 8-6155] done synthesizing module 'asyn_rst_syn' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_out/asyn_rst_syn.v:23]
INFO: [Synth 8-6157] synthesizing module 'dvi_encoder' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_out/dvi_encoder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dvi_encoder' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_out/dvi_encoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'serializer_10_to_1' [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_out/serializer_10_to_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:75355]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:75355]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:75355]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:75355]
INFO: [Synth 8-6155] done synthesizing module 'serializer_10_to_1' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_out/serializer_10_to_1.v:25]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71234]
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [D:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71234]
INFO: [Synth 8-6155] done synthesizing module 'dvi_transmitter_top' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_out/dvi_transmitter_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_loop' (0#1) [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_loop.v:21]
WARNING: [Synth 8-6014] Unused sequential element ptkn0_flagq_reg was removed.  [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:188]
WARNING: [Synth 8-6014] Unused sequential element ptkn1_flagq_reg was removed.  [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:189]
WARNING: [Synth 8-6014] Unused sequential element ptkn2_flagq_reg was removed.  [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:190]
WARNING: [Synth 8-6014] Unused sequential element ptkn3_flagq_reg was removed.  [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:191]
WARNING: [Synth 8-6014] Unused sequential element pdelayfast_ovf_reg was removed.  [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/phasealign.v:219]
WARNING: [Synth 8-6014] Unused sequential element rawdata_vld_d0_reg was removed.  [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/sources_1/new/hdmi_in/channelbond.v:131]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.270 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1284.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-55180-LAPTOP-43GH0CTS/edid_rom/edid_rom/edid_rom_in_context.xdc] for cell 'u_i2c_edid/edid_rom_0'
Finished Parsing XDC File [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-55180-LAPTOP-43GH0CTS/edid_rom/edid_rom/edid_rom_in_context.xdc] for cell 'u_i2c_edid/edid_rom_0'
Parsing XDC File [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-55180-LAPTOP-43GH0CTS/mmcm/mmcm/mmcm_in_context.xdc] for cell 'u_mmcm'
Finished Parsing XDC File [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-55180-LAPTOP-43GH0CTS/mmcm/mmcm/mmcm_in_context.xdc] for cell 'u_mmcm'
Parsing XDC File [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/constrs_1/new/top.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/constrs_1/new/top.xdc:10]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_hdmi_in_p' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/constrs_1/new/top.xdc:17]
Finished Parsing XDC File [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_loop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_loop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1335.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 30 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 30 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1335.352 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1335.352 ; gain = 51.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1335.352 ; gain = 51.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-55180-LAPTOP-43GH0CTS/mmcm/mmcm/mmcm_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.runs/synth_1/.Xil/Vivado-55180-LAPTOP-43GH0CTS/mmcm/mmcm/mmcm_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for u_i2c_edid/edid_rom_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_mmcm. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1335.352 ; gain = 51.082
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pstate_reg' in module 'phasealign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                     000000000001 |                      00000000000
*
                 ResetSt |                     000000000010 |                      00000000001
                  IdleSt |                     000000001000 |                      00000000010
                 TokenSt |                     100000000000 |                      00000000100
               EyeOpenSt |                     000001000000 |                      00000001000
               JtrZoneSt |                     000010000000 |                      00000010000
                DlyDecSt |                     010000000000 |                      00010000000
          DlyTstCenterSt |                     000100000000 |                      00100000000
               AlignedSt |                     001000000000 |                      01000000000
                DlyIncSt |                     000000010000 |                      00000100000
             DlyTstOvfSt |                     000000100000 |                      00001000000
            AlignErrorSt |                     000000000100 |                      10000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pstate_reg' using encoding 'one-hot' in module 'phasealign'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1335.352 ; gain = 51.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 4     
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 9     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 114   
+---Muxes : 
	  12 Input   12 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 30    
	   5 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 6     
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 9     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 71    
	   8 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_0/u_phasealign/FSM_onehot_pstate_reg[0]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_1/u_phasealign/FSM_onehot_pstate_reg[0]) is unused and will be removed from module hdmi_loop.
WARNING: [Synth 8-3332] Sequential element (u_hdmi_rx/u_dvi_decoder/u_tmds_decoder_2/u_phasealign/FSM_onehot_pstate_reg[0]) is unused and will be removed from module hdmi_loop.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1335.352 ; gain = 51.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1335.352 ; gain = 51.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1335.352 ; gain = 51.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1335.352 ; gain = 51.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1335.352 ; gain = 51.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1335.352 ; gain = 51.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1335.352 ; gain = 51.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1335.352 ; gain = 51.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1335.352 ; gain = 51.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1335.352 ; gain = 51.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hdmi_loop   | u_rgb2dvi_0/encoder_b/de_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mmcm          |         1|
|2     |edid_rom      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |edid_rom   |     1|
|2     |mmcm       |     1|
|3     |BUFG       |     2|
|4     |CARRY4     |    24|
|5     |IDELAYCTRL |     3|
|6     |IDELAYE2   |     3|
|7     |ISERDESE2  |     6|
|9     |LUT1       |    19|
|10    |LUT2       |    56|
|11    |LUT3       |   110|
|12    |LUT4       |    79|
|13    |LUT5       |   126|
|14    |LUT6       |   221|
|15    |MMCME2_ADV |     1|
|16    |OSERDESE2  |     8|
|18    |RAM16X1D   |    30|
|19    |SRL16E     |     1|
|20    |FDCE       |    43|
|21    |FDPE       |     2|
|22    |FDRE       |   525|
|23    |FDSE       |    18|
|24    |IBUF       |     2|
|25    |IBUFDS     |     4|
|26    |IOBUF      |     1|
|27    |OBUF       |     3|
|28    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1335.352 ; gain = 51.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 1335.352 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1335.352 ; gain = 51.082
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1335.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1335.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 30 instances

Synth Design complete, checksum: 6ee14f7
INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 55 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1335.352 ; gain = 51.082
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/slim/WHUT/JiChuang/XiaoSai/hdmi_loop/hdmi_loop.runs/synth_1/hdmi_loop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_loop_utilization_synth.rpt -pb hdmi_loop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 26 20:46:02 2023...
