// Code your design here
module tff(t,clk,rst,q);
  input t,clk,rst;
  output reg q;
  always @(posedge clk)
    begin
      if(rst)
        q<=0;
      else
        begin
          if(t==1)
            q<=(~q);
          else
            q<=q;
          
        end
    end
endmodule
