# ECE369A-Lab-Final

Implementation of a 32-bit 5 stage Pipelined MIPS Processor using RTL coding in Verilog. Utilizes forwarding logic and hazard detection units.
