$date
	Thu Feb 08 14:21:38 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! check $end
$var reg 32 " bus [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ sel $end
$scope module odd_sel_test $end
$var wire 32 % bus [31:0] $end
$var wire 1 ! check $end
$var wire 1 $ sel $end
$var reg 1 & odd $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
b0 %
0$
0#
b0 "
1!
$end
#5
1#
#10
0#
#15
1#
#20
0#
b1 "
b1 %
1$
#25
1#
#30
0#
#35
1#
#40
0#
b10 "
b10 %
#45
1#
#50
0#
#55
1#
#60
0!
0&
0#
b11 "
b11 %
#65
1#
#70
0#
#75
1#
#80
0#
b100 "
b100 %
0$
#85
1#
#90
0#
#95
1#
#100
1!
1&
0#
b101 "
b101 %
#105
1#
#110
0#
#115
1#
#120
0#
b110 "
b110 %
#125
1#
#130
0#
#135
1#
#140
0#
b111 "
b111 %
1$
#145
1#
#150
0#
#155
1#
#160
0#
b1000 "
b1000 %
#165
1#
#170
0#
#175
1#
#180
0!
0&
0#
b1001 "
b1001 %
#185
1#
#190
1!
1&
0#
0$
