{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415513444415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.1 Build 205 08/13/2014 SJ Full Version " "Version 14.0.1 Build 205 08/13/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415513444416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 09 01:10:44 2014 " "Processing started: Sun Nov 09 01:10:44 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415513444416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415513444416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chip -c chip " "Command: quartus_map --read_settings_files=on --write_settings_files=off chip -c chip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415513444416 ""}
{ "Critical Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 1 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Quartus II" 0 -1 1415513445895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_sysctrl/synthesis/avalon_sysctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_sysctrl/synthesis/avalon_sysctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_sysctrl " "Found entity 1: avalon_sysctrl" {  } { { "avalon_sysctrl/synthesis/avalon_sysctrl.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/avalon_sysctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_sysctrl/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_sysctrl/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_sysctrl/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_sysctrl/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_sysctrl/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_sysctrl/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_sysctrl/synthesis/submodules/avalon_sysctrl_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_sysctrl/synthesis/submodules/avalon_sysctrl_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_sysctrl_mm_interconnect_0 " "Found entity 1: avalon_sysctrl_mm_interconnect_0" {  } { { "avalon_sysctrl/synthesis/submodules/avalon_sysctrl_mm_interconnect_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/avalon_sysctrl_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_sysctrl/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_sysctrl/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_sysctrl/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_sysctrl/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_sysctrl/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_sysctrl/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_sysctrl/synthesis/submodules/avalon_sysctrl_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_sysctrl/synthesis/submodules/avalon_sysctrl_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_sysctrl_onchip_memory2_0 " "Found entity 1: avalon_sysctrl_onchip_memory2_0" {  } { { "avalon_sysctrl/synthesis/submodules/avalon_sysctrl_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/avalon_sysctrl_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_sysctrl/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_sysctrl/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "avalon_sysctrl/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_dc_fifo/synthesis/avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_dc_fifo/synthesis/avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_dc_fifo " "Found entity 1: avalon_dc_fifo" {  } { { "avalon_dc_fifo/synthesis/avalon_dc_fifo.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/avalon_dc_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_dc_fifo/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_dc_fifo/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_dc_fifo/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_dc_fifo/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_dc_fifo/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_dc_fifo/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_dc_fifo/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_dc_fifo/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "avalon_dc_fifo/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_dc_fifo/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_dc_fifo/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "avalon_dc_fifo/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/avalon_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/avalon_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_mon " "Found entity 1: avalon_mon" {  } { { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_mon/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_mon/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/submodules/avalon_mon_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/submodules/avalon_mon_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_mon_mm_interconnect_0 " "Found entity 1: avalon_mon_mm_interconnect_0" {  } { { "avalon_mon/synthesis/submodules/avalon_mon_mm_interconnect_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_mon/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_mon/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_mon_onchip_memory2_0 " "Found entity 1: avalon_mon_onchip_memory2_0" {  } { { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "avalon_mon/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_mon/synthesis/avalon_st_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_mon/synthesis/avalon_st_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_st_mon " "Found entity 1: avalon_st_mon" {  } { { "avalon_mon/synthesis/avalon_st_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_st_mon.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/avalon_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/avalon_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_gen " "Found entity 1: avalon_gen" {  } { { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "avalon_gen/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "avalon_gen/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/submodules/avalon_gen_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/submodules/avalon_gen_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_gen_mm_interconnect_0 " "Found entity 1: avalon_gen_mm_interconnect_0" {  } { { "avalon_gen/synthesis/submodules/avalon_gen_mm_interconnect_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "avalon_gen/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "avalon_gen/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_gen_onchip_memory2_0 " "Found entity 1: avalon_gen_onchip_memory2_0" {  } { { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "avalon_gen/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/shiftreg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/shiftreg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_ctrl " "Found entity 1: shiftreg_ctrl" {  } { { "avalon_gen/synthesis/shiftreg_ctrl.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/shiftreg_ctrl.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/shiftreg_data.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_gen/synthesis/shiftreg_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_data " "Found entity 1: shiftreg_data" {  } { { "avalon_gen/synthesis/shiftreg_data.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/shiftreg_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446184 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 avalon_st_gen.v(213) " "Verilog HDL Expression warning at avalon_st_gen.v(213): truncated literal to match 1 bits" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 213 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1415513446188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_gen/synthesis/avalon_st_gen.v 2 2 " "Found 2 design units, including 2 entities, in source file avalon_gen/synthesis/avalon_st_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_st_gen " "Found entity 1: avalon_st_gen" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446190 ""} { "Info" "ISGN_ENTITY_NAME" "2 prbs23 " "Found entity 2: prbs23" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 969 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/jtag_system.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/jtag_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system " "Found entity 1: jtag_system" {  } { { "jtag_system/synthesis/jtag_system.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/jtag_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "jtag_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "jtag_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_1 " "Found entity 1: jtag_system_mm_interconnect_1" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file jtag_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "jtag_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446217 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "jtag_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_1_rsp_mux " "Found entity 1: jtag_system_mm_interconnect_1_rsp_mux" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_1_rsp_demux " "Found entity 1: jtag_system_mm_interconnect_1_rsp_demux" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_1_cmd_mux " "Found entity 1: jtag_system_mm_interconnect_1_cmd_mux" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_1_cmd_demux " "Found entity 1: jtag_system_mm_interconnect_1_cmd_demux" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "jtag_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file jtag_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "jtag_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446239 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "jtag_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "jtag_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jtag_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at jtag_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jtag_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at jtag_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: jtag_system_mm_interconnect_1_router_001_default_decode" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446251 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_system_mm_interconnect_1_router_001 " "Found entity 2: jtag_system_mm_interconnect_1_router_001" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jtag_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at jtag_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jtag_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at jtag_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_1_router_default_decode " "Found entity 1: jtag_system_mm_interconnect_1_router_default_decode" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446256 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_system_mm_interconnect_1_router " "Found entity 2: jtag_system_mm_interconnect_1_router" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "jtag_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "jtag_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "jtag_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "jtag_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "jtag_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_0 " "Found entity 1: jtag_system_mm_interconnect_0" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_0_rsp_mux " "Found entity 1: jtag_system_mm_interconnect_0_rsp_mux" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_0_cmd_mux " "Found entity 1: jtag_system_mm_interconnect_0_cmd_mux" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_0_cmd_demux " "Found entity 1: jtag_system_mm_interconnect_0_cmd_demux" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jtag_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at jtag_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jtag_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at jtag_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: jtag_system_mm_interconnect_0_router_001_default_decode" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446299 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_system_mm_interconnect_0_router_001 " "Found entity 2: jtag_system_mm_interconnect_0_router_001" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jtag_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at jtag_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jtag_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at jtag_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_mm_interconnect_0_router_default_decode " "Found entity 1: jtag_system_mm_interconnect_0_router_default_decode" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446303 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_system_mm_interconnect_0_router " "Found entity 2: jtag_system_mm_interconnect_0_router" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "jtag_system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_jtag_master.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_jtag_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_jtag_master " "Found entity 1: jtag_system_jtag_master" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_jtag_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_jtag_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_jtag_master_p2b_adapter " "Found entity 1: jtag_system_jtag_master_p2b_adapter" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master_p2b_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_jtag_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_jtag_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_jtag_master_b2p_adapter " "Found entity 1: jtag_system_jtag_master_b2p_adapter" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master_b2p_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446324 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446324 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446324 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446324 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446324 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446324 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/jtag_system_jtag_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/jtag_system_jtag_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_system_jtag_master_timing_adt " "Found entity 1: jtag_system_jtag_master_timing_adt" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master_timing_adt.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446343 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446343 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "jtag_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "jtag_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_pli_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_pli_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pli_streaming " "Found entity 1: altera_pli_streaming" {  } { { "jtag_system/synthesis/submodules/altera_pli_streaming.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_pli_streaming.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/qsys_10g.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/qsys_10g.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g " "Found entity 1: qsys_10g" {  } { { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys_10g/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys_10g/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_mm_interconnect_0 " "Found entity 1: qsys_10g_mm_interconnect_0" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446388 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_10g_mm_interconnect_0_rsp_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_10g_mm_interconnect_0_cmd_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_10g_mm_interconnect_0_cmd_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446408 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446408 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446408 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446408 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446408 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only_13_1 " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446408 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full_13_1 " "Found entity 7: altera_merlin_burst_adapter_full_13_1" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(265) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv 6 6 " "Found 6 design units, including 6 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446422 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_full_new " "Found entity 2: altera_merlin_burst_adapter_full_new" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446422 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_uncompressed_only_new " "Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446422 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_wrap_and_default_conveters " "Found entity 4: top_wrap_and_default_conveters" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446422 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_wrap_incr_and_default_conveters " "Found entity 5: top_wrap_incr_and_default_conveters" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446422 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_incr_and_default_conveters " "Found entity 6: top_incr_and_default_conveters" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446426 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "qsys_10g/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "qsys_10g/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "qsys_10g/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_10g_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_10g_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_10g_mm_interconnect_0_router_001_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446448 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_mm_interconnect_0_router_001 " "Found entity 2: qsys_10g_mm_interconnect_0_router_001" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_10g_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_10g_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_10g_mm_interconnect_0_router_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446452 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_mm_interconnect_0_router " "Found entity 2: qsys_10g_mm_interconnect_0_router" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0 " "Found entity 1: qsys_10g_eth_10g_design_example_0" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_mm_interconnect_0 " "Found entity 1: qsys_10g_eth_10g_design_example_0_mm_interconnect_0" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446531 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446535 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001 " "Found entity 2: qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446540 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router " "Found entity 2: qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_mdio " "Found entity 1: altera_eth_mdio" {  } { { "qsys_10g/synthesis/submodules/altera_eth_mdio.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_mdio.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_fifo_pause_ctrl_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_fifo_pause_ctrl_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_fifo_pause_ctrl_adapter " "Found entity 1: altera_eth_fifo_pause_ctrl_adapter" {  } { { "qsys_10g/synthesis/submodules/altera_eth_fifo_pause_ctrl_adapter.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_fifo_pause_ctrl_adapter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter " "Found entity 1: qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter " "Found entity 1: qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "qsys_10g/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0 " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446593 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001 " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446597 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_loopback.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_loopback.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_loopback " "Found entity 1: altera_eth_loopback" {  } { { "qsys_10g/synthesis/submodules/altera_eth_loopback.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_loopback.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_st_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_st_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_splitter " "Found entity 1: altera_avalon_st_splitter" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_splitter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_splitter.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2 " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446654 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001 " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446659 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1 " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446689 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001 " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446692 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446693 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0 " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446715 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446720 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001 " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513446724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_default_decode" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446725 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_packet_overflow_control " "Found entity 1: altera_eth_packet_overflow_control" {  } { { "qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_overflow_control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_crc_pad_rem " "Found entity 1: altera_eth_crc_pad_rem" {  } { { "qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_crc_rem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_crc_rem.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_crc_rem " "Found entity 1: altera_eth_crc_rem" {  } { { "qsys_10g/synthesis/submodules/altera_eth_crc_rem.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_rem.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_packet_stripper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_packet_stripper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_packet_stripper " "Found entity 1: altera_packet_stripper" {  } { { "qsys_10g/synthesis/submodules/altera_packet_stripper.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_packet_stripper.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_frame_status_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_frame_status_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_frame_status_merger " "Found entity 1: altera_eth_frame_status_merger" {  } { { "qsys_10g/synthesis/submodules/altera_eth_frame_status_merger.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_status_merger.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_lane_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_lane_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_lane_decoder " "Found entity 1: altera_eth_lane_decoder" {  } { { "qsys_10g/synthesis/submodules/altera_eth_lane_decoder.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_lane_decoder.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513446979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513446979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_link_fault_detection " "Found entity 1: altera_eth_link_fault_detection" {  } { { "qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_detection.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_10g_rx_register_map " "Found entity 1: altera_eth_10g_rx_register_map" {  } { { "qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_rx_register_map.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_link_fault_generation " "Found entity 1: altera_eth_link_fault_generation" {  } { { "qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_link_fault_generation.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0 " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_xgmii_termination " "Found entity 1: altera_eth_xgmii_termination" {  } { { "qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_xgmii_termination.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_packet_formatter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_packet_formatter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_packet_formatter " "Found entity 1: altera_eth_packet_formatter" {  } { { "qsys_10g/synthesis/submodules/altera_eth_packet_formatter.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_formatter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_delay " "Found entity 1: altera_avalon_st_delay" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447263 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_st_delay_reg " "Found entity 2: altera_st_delay_reg" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_10gmem_statistics_collector " "Found entity 1: altera_eth_10gmem_statistics_collector" {  } { { "qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10gmem_statistics_collector.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_frame_decoder " "Found entity 1: altera_eth_frame_decoder" {  } { { "qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_crc.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_crc " "Found entity 1: altera_eth_crc" {  } { { "qsys_10g/synthesis/submodules/altera_eth_crc.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/crc32.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/crc32.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32 " "Found entity 1: crc32" {  } { { "qsys_10g/synthesis/submodules/crc32.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/crc32.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/gf_mult32_kc.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/gf_mult32_kc.v" { { "Info" "ISGN_ENTITY_NAME" "1 gf_mult32_kc " "Found entity 1: gf_mult32_kc" {  } { { "qsys_10g/synthesis/submodules/gf_mult32_kc.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/gf_mult32_kc.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_address_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_address_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_address_inserter " "Found entity 1: altera_eth_address_inserter" {  } { { "qsys_10g/synthesis/submodules/altera_eth_address_inserter.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_address_inserter.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447731 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame_1stage_pipeline " "Found entity 2: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame_1stage_pipeline" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter " "Found entity 1: qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_pause_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_pause_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pause_controller " "Found entity 1: altera_eth_pause_controller" {  } { { "qsys_10g/synthesis/submodules/altera_eth_pause_controller.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pause_ctrl_gen " "Found entity 1: altera_eth_pause_ctrl_gen" {  } { { "qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_pause_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_pause_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pause_gen " "Found entity 1: altera_eth_pause_gen" {  } { { "qsys_10g/synthesis/submodules/altera_eth_pause_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pause_beat_conversion " "Found entity 1: altera_eth_pause_beat_conversion" {  } { { "qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pkt_backpressure_control " "Found entity 1: altera_eth_pkt_backpressure_control" {  } { { "qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pkt_backpressure_control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_pad_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_pad_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_pad_inserter " "Found entity 1: altera_eth_pad_inserter" {  } { { "qsys_10g/synthesis/submodules/altera_eth_pad_inserter.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pad_inserter.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_packet_underflow_control " "Found entity 1: altera_eth_packet_underflow_control" {  } { { "qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_packet_underflow_control.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_10g_tx_register_map " "Found entity 1: altera_eth_10g_tx_register_map" {  } { { "qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys_10g/synthesis/submodules/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (qsys_10g) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (qsys_10g)" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_functions.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_lego " "Found entity 1: alt_reset_ctrl_lego" {  } { { "qsys_10g/synthesis/submodules/alt_reset_ctrl_lego.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_reset_ctrl_lego.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_reset_ctrl_tgx_cdrauto " "Found entity 1: alt_reset_ctrl_tgx_cdrauto" {  } { { "qsys_10g/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_resync.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (qsys_10g) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (qsys_10g)" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_common_h.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_common.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (qsys_10g) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (qsys_10g)" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513447999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513447999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448009 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448009 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_mgmt2dec.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "qsys_10g/synthesis/submodules/altera_wait_generate.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_10gbaser_pcs " "Found entity 1: alt_10gbaser_pcs" {  } { { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_params.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_params.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_10gbaser_phy_params (SystemVerilog) (qsys_10g) " "Found design unit 1: altera_10gbaser_phy_params (SystemVerilog) (qsys_10g)" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_params.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_params.sv" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_async_fifo_fpga " "Found entity 1: altera_10gbaser_phy_async_fifo_fpga" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_bitsync " "Found entity 1: altera_10gbaser_phy_bitsync" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync2.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_bitsync2 " "Found entity 1: altera_10gbaser_phy_bitsync2" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync2.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync2.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_clockcomp " "Found entity 1: altera_10gbaser_phy_clockcomp" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_clk_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_clk_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_clk_ctrl " "Found entity 1: altera_10gbaser_phy_clk_ctrl" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_clk_ctrl.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_clk_ctrl.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_exp.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_exp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_gearbox_exp " "Found entity 1: altera_10gbaser_phy_gearbox_exp" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_exp.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_exp.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_gearbox_red " "Found entity 1: altera_10gbaser_phy_gearbox_red" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_pcs_10g " "Found entity 1: altera_10gbaser_phy_pcs_10g" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_pcs_10g_top " "Found entity 1: altera_10gbaser_phy_pcs_10g_top" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_reg_map_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_reg_map_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_reg_map_av " "Found entity 1: altera_10gbaser_phy_reg_map_av" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_reg_map_av.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_reg_map_av.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_rx_fifo " "Found entity 1: altera_10gbaser_phy_rx_fifo" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_rx_fifo_wrap " "Found entity 1: altera_10gbaser_phy_rx_fifo_wrap" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_rx_top " "Found entity 1: altera_10gbaser_phy_rx_top" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_tx_top " "Found entity 1: altera_10gbaser_phy_tx_top" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv 3 3 " "Found 3 design units, including 3 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_1588_latency " "Found entity 1: altera_10gbaser_phy_1588_latency" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448813 ""} { "Info" "ISGN_ENTITY_NAME" "2 stratixv_10gbaser_1588_ppm_counter " "Found entity 2: stratixv_10gbaser_1588_ppm_counter" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448813 ""} { "Info" "ISGN_ENTITY_NAME" "3 bitsync2_1588 " "Found entity 3: bitsync2_1588" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" 575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_ber " "Found entity 1: altera_10gbaser_phy_ber" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_cnt_ns.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_cnt_ns.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_ber_cnt_ns " "Found entity 1: altera_10gbaser_phy_ber_cnt_ns" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_cnt_ns.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_cnt_ns.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_ber_sm " "Found entity 1: altera_10gbaser_phy_ber_sm" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_sm.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber_sm.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_blksync " "Found entity 1: altera_10gbaser_phy_blksync" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_blksync_datapath " "Found entity 1: altera_10gbaser_phy_blksync_datapath" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync_datapath.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync_datapath.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_decode " "Found entity 1: altera_10gbaser_phy_decode" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513448966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513448966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode_type.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode_type.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_decode_type " "Found entity 1: altera_10gbaser_phy_decode_type" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode_type.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode_type.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_descramble.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_descramble.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_descramble " "Found entity 1: altera_10gbaser_phy_descramble" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_descramble.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_descramble.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_encode " "Found entity 1: altera_10gbaser_phy_encode" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode_type.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode_type.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_encode_type " "Found entity 1: altera_10gbaser_phy_encode_type" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode_type.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode_type.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_lock_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_lock_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_lock_sm " "Found entity 1: altera_10gbaser_phy_lock_sm" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_lock_sm.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_lock_sm.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_nto1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_nto1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_nto1mux " "Found entity 1: altera_10gbaser_phy_nto1mux" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_nto1mux.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_nto1mux.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_gen_xg.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_gen_xg.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_prbs_gen_xg " "Found entity 1: altera_10gbaser_phy_prbs_gen_xg" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_gen_xg.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_gen_xg.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_ver_xg.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_ver_xg.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_prbs_ver_xg " "Found entity 1: altera_10gbaser_phy_prbs_ver_xg" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_ver_xg.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_ver_xg.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_err_cnt_ns.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_err_cnt_ns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_random_err_cnt_ns " "Found entity 1: altera_10gbaser_phy_random_err_cnt_ns" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_err_cnt_ns.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_err_cnt_ns.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_random_gen " "Found entity 1: altera_10gbaser_phy_random_gen" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_gen.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_gen.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_random_ver " "Found entity 1: altera_10gbaser_phy_random_ver" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver_10g.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver_10g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_random_ver_10g " "Found entity 1: altera_10gbaser_phy_random_ver_10g" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver_10g.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_random_ver_10g.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_register_with_byte_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_register_with_byte_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_register_with_byte_enable " "Found entity 1: altera_10gbaser_phy_register_with_byte_enable" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_register_with_byte_enable.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_register_with_byte_enable.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_rx_sm_datapath " "Found entity 1: altera_10gbaser_phy_rx_sm_datapath" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_datapath.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_datapath.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_ns.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_ns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_rx_sm_ns " "Found entity 1: altera_10gbaser_phy_rx_sm_ns" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_ns.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_sm_ns.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_scramble.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_scramble.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_scramble " "Found entity 1: altera_10gbaser_phy_scramble" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_scramble.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_scramble.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_square_wave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_square_wave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_square_wave_gen " "Found entity 1: altera_10gbaser_phy_square_wave_gen" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_square_wave_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_square_wave_gen.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_tx_sm_datapath " "Found entity 1: altera_10gbaser_phy_tx_sm_datapath" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_datapath.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_datapath.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_ns.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_ns.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_tx_sm_ns " "Found entity 1: altera_10gbaser_phy_tx_sm_ns" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_ns.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_sm_ns.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_10gbaser_phy_word_align.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_10gbaser_phy_word_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_10gbaser_phy_word_align " "Found entity 1: altera_10gbaser_phy_word_align" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_word_align.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_word_align.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/csr_pcs10gbaser_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys_10g/synthesis/submodules/csr_pcs10gbaser_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csr_pcs10gbaser_h (SystemVerilog) (qsys_10g) " "Found design unit 1: csr_pcs10gbaser_h (SystemVerilog) (qsys_10g)" {  } { { "qsys_10g/synthesis/submodules/csr_pcs10gbaser_h.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/csr_pcs10gbaser_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_pcs10gbaser " "Found entity 1: csr_pcs10gbaser" {  } { { "qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449523 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Quartus II" 0 -1 1415513449526 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Quartus II" 0 -1 1415513449526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "qsys_10g/synthesis/submodules/sv_reconfig_bundle_merger.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys_10g/synthesis/submodules/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (qsys_10g) " "Found design unit 1: av_xcvr_h (SystemVerilog) (qsys_10g)" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_h.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_avmm_csr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "qsys_10g/synthesis/submodules/av_tx_pma_ch.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "qsys_10g/synthesis/submodules/av_tx_pma.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "qsys_10g/synthesis/submodules/av_rx_pma.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "qsys_10g/synthesis/submodules/av_pma.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "qsys_10g/synthesis/submodules/av_pcs_ch.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "qsys_10g/synthesis/submodules/av_pcs.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_avmm.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_plls.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_data_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "qsys_10g/synthesis/submodules/av_reconfig_bundle_to_basic.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449612 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Quartus II" 0 -1 1415513449615 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Quartus II" 0 -1 1415513449615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "qsys_10g/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_10gbaser_nr " "Found entity 1: av_xcvr_10gbaser_nr" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_10gbaser_native " "Found entity 1: av_xcvr_10gbaser_native" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_xcvr_native_av_functions_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file qsys_10g/synthesis/submodules/altera_xcvr_native_av_functions_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_native_av_functions_h (SystemVerilog) (qsys_10g) " "Found design unit 1: altera_xcvr_native_av_functions_h (SystemVerilog) (qsys_10g)" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_native_av_functions_h.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_native_av_functions_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_native_av " "Found entity 1: altera_xcvr_native_av" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_10gbaser " "Found entity 1: altera_xcvr_10gbaser" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_reset_counter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_arbiter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_10g/synthesis/submodules/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_10g/synthesis/submodules/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_m2s.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_ctrl_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file led_ctrl_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_CTRL_MUX " "Found entity 1: LED_CTRL_MUX" {  } { { "LED_CTRL_MUX.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CTRL_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PROGRESS progress LED_CONTROL.v(64) " "Verilog HDL Declaration information at LED_CONTROL.v(64): object \"PROGRESS\" differs only in case from object \"progress\" in the same scope" {  } { { "LED_CONTROL.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CONTROL.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513449714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PASS pass LED_CONTROL.v(64) " "Verilog HDL Declaration information at LED_CONTROL.v(64): object \"PASS\" differs only in case from object \"pass\" in the same scope" {  } { { "LED_CONTROL.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CONTROL.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513449714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FAIL fail LED_CONTROL.v(64) " "Verilog HDL Declaration information at LED_CONTROL.v(64): object \"FAIL\" differs only in case from object \"fail\" in the same scope" {  } { { "LED_CONTROL.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CONTROL.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415513449714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_control.v 1 1 " "Found 1 design units, including 1 entities, in source file led_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_CONTROL " "Found entity 1: LED_CONTROL" {  } { { "LED_CONTROL.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CONTROL.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "PLL/sys_pll.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/PLL/sys_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449721 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CHIP.v(326) " "Verilog HDL Module Instantiation warning at CHIP.v(326): ignored dangling comma in List of Port Connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1415513449724 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CHIP.v(445) " "Verilog HDL Module Instantiation warning at CHIP.v(445): ignored dangling comma in List of Port Connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1415513449724 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CHIP.v(564) " "Verilog HDL Module Instantiation warning at CHIP.v(564): ignored dangling comma in List of Port Connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1415513449724 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CHIP.v(594) " "Verilog HDL Module Instantiation warning at CHIP.v(594): ignored dangling comma in List of Port Connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 594 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1415513449725 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CHIP.v(607) " "Verilog HDL Module Instantiation warning at CHIP.v(607): ignored dangling comma in List of Port Connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 607 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1415513449725 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CHIP.v(620) " "Verilog HDL Module Instantiation warning at CHIP.v(620): ignored dangling comma in List of Port Connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 620 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1415513449725 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CHIP.v(633) " "Verilog HDL Module Instantiation warning at CHIP.v(633): ignored dangling comma in List of Port Connections" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 633 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1415513449725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip.v 1 1 " "Found 1 design units, including 1 entities, in source file chip.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHIP " "Found entity 1: CHIP" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513449726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513449726 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "avalon_st_rx_val avalon_mon_onchip_memory2_0.v(142) " "Verilog HDL Implicit Net warning at avalon_mon_onchip_memory2_0.v(142): created implicit net for \"avalon_st_rx_val\"" {  } { { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513449727 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LED_CONTROL LED_CONTROL.v(64) " "Verilog HDL Parameter Declaration warning at LED_CONTROL.v(64): Parameter Declaration in module \"LED_CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "LED_CONTROL.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CONTROL.v" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1415513450062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CHIP " "Elaborating entity \"CHIP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415513450463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_pma_ready_data_2 CHIP.v(134) " "Verilog HDL or VHDL warning at CHIP.v(134): object \"tx_pma_ready_data_2\" assigned a value but never read" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513450464 "|CHIP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_pma_ready_data_2 CHIP.v(134) " "Verilog HDL or VHDL warning at CHIP.v(134): object \"rx_pma_ready_data_2\" assigned a value but never read" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513450464 "|CHIP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_CONTROL LED_CONTROL:LED_CONTROL " "Elaborating entity \"LED_CONTROL\" for hierarchy \"LED_CONTROL:LED_CONTROL\"" {  } { { "CHIP.v" "LED_CONTROL" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_display_tmp LED_CONTROL.v(30) " "Verilog HDL or VHDL warning at LED_CONTROL.v(30): object \"sel_display_tmp\" assigned a value but never read" {  } { { "LED_CONTROL.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CONTROL.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513450603 "|CHIP|LED_CONTROL:LED_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_pma_ready_data LED_CONTROL.v(31) " "Verilog HDL or VHDL warning at LED_CONTROL.v(31): object \"tx_pma_ready_data\" assigned a value but never read" {  } { { "LED_CONTROL.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CONTROL.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513450604 "|CHIP|LED_CONTROL:LED_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_pma_ready_data LED_CONTROL.v(32) " "Verilog HDL or VHDL warning at LED_CONTROL.v(32): object \"rx_pma_ready_data\" assigned a value but never read" {  } { { "LED_CONTROL.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CONTROL.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513450604 "|CHIP|LED_CONTROL:LED_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_pma_ready LED_CONTROL.v(33) " "Verilog HDL or VHDL warning at LED_CONTROL.v(33): object \"tx_pma_ready\" assigned a value but never read" {  } { { "LED_CONTROL.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CONTROL.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513450604 "|CHIP|LED_CONTROL:LED_CONTROL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_pma_ready LED_CONTROL.v(34) " "Verilog HDL or VHDL warning at LED_CONTROL.v(34): object \"rx_pma_ready\" assigned a value but never read" {  } { { "LED_CONTROL.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/LED_CONTROL.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513450604 "|CHIP|LED_CONTROL:LED_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_CTRL_MUX LED_CTRL_MUX:LED_CTRL_MUX " "Elaborating entity \"LED_CTRL_MUX\" for hierarchy \"LED_CTRL_MUX:LED_CTRL_MUX\"" {  } { { "CHIP.v" "LED_CTRL_MUX" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system jtag_system:JTAG_SYSTEM_TOP " "Elaborating entity \"jtag_system\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\"" {  } { { "CHIP.v" "JTAG_SYSTEM_TOP" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_jtag_master jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master " "Elaborating entity \"jtag_system_jtag_master\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\"" {  } { { "jtag_system/synthesis/jtag_system.v" "jtag_master" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/jtag_system.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" 201 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513450796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450797 ""}  } { { "jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" 201 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513450797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "jtag_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_streaming.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "jtag_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_streaming.v" 253 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513450909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450909 ""}  } { { "jtag_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_streaming.v" 253 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513450909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\"" {  } { { "jtag_system/synthesis/submodules/altera_jtag_streaming.v" "node" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_streaming.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "jtag_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "jtag_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513450966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450966 ""}  } { { "jtag_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513450966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450970 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "jtag_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_sld_node.v" 99 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "jtag_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_streaming.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "jtag_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_streaming.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513450995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "jtag_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_jtag_master_timing_adt jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|jtag_system_jtag_master_timing_adt:timing_adt " "Elaborating entity \"jtag_system_jtag_master_timing_adt\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|jtag_system_jtag_master_timing_adt:timing_adt\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master.v" "timing_adt" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451064 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready jtag_system_jtag_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at jtag_system_jtag_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master_timing_adt.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513451065 "|CHIP|jtag_system:JTAG_SYSTEM_TOP|jtag_system_jtag_master:jtag_master|jtag_system_jtag_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master.v" "fifo" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master.v" "b2p" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master.v" "p2b" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master.v" "transacto" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_jtag_master_b2p_adapter jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|jtag_system_jtag_master_b2p_adapter:b2p_adapter " "Elaborating entity \"jtag_system_jtag_master_b2p_adapter\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|jtag_system_jtag_master_b2p_adapter:b2p_adapter\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master.v" "b2p_adapter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451211 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel jtag_system_jtag_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at jtag_system_jtag_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master_b2p_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513451212 "|CHIP|jtag_system:JTAG_SYSTEM_TOP|jtag_system_jtag_master:jtag_master|jtag_system_jtag_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 jtag_system_jtag_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at jtag_system_jtag_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master_b2p_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415513451212 "|CHIP|jtag_system:JTAG_SYSTEM_TOP|jtag_system_jtag_master:jtag_master|jtag_system_jtag_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_jtag_master_p2b_adapter jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|jtag_system_jtag_master_p2b_adapter:p2b_adapter " "Elaborating entity \"jtag_system_jtag_master_p2b_adapter\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|jtag_system_jtag_master_p2b_adapter:p2b_adapter\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master.v" "p2b_adapter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_jtag_master.v" "rst_controller" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_jtag_master.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "jtag_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "jtag_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge jtag_system:JTAG_SYSTEM_TOP\|altera_avalon_mm_bridge:mm_bridge_master " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|altera_avalon_mm_bridge:mm_bridge_master\"" {  } { { "jtag_system/synthesis/jtag_system.v" "mm_bridge_master" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/jtag_system.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge jtag_system:JTAG_SYSTEM_TOP\|altera_avalon_mm_bridge:mm_bridge_s0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|altera_avalon_mm_bridge:mm_bridge_s0\"" {  } { { "jtag_system/synthesis/jtag_system.v" "mm_bridge_s0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/jtag_system.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge jtag_system:JTAG_SYSTEM_TOP\|altera_avalon_mm_bridge:mm_bridge_s1 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|altera_avalon_mm_bridge:mm_bridge_s1\"" {  } { { "jtag_system/synthesis/jtag_system.v" "mm_bridge_s1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/jtag_system.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_0 jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"jtag_system_mm_interconnect_0\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "jtag_system/synthesis/jtag_system.v" "mm_interconnect_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/jtag_system.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" "jtag_master_master_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_master_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_bridge_master_s0_translator\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" "mm_bridge_master_s0_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" "jtag_master_master_agent" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_master_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_master_s0_agent\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" "mm_bridge_master_s0_agent" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_master_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:mm_bridge_master_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "jtag_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_master_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_bridge_master_s0_agent_rsp_fifo\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" "mm_bridge_master_s0_agent_rsp_fifo" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_0_router jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|jtag_system_mm_interconnect_0_router:router " "Elaborating entity \"jtag_system_mm_interconnect_0_router\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|jtag_system_mm_interconnect_0_router:router\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" "router" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_0_router_default_decode jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|jtag_system_mm_interconnect_0_router:router\|jtag_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"jtag_system_mm_interconnect_0_router_default_decode\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|jtag_system_mm_interconnect_0_router:router\|jtag_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_0_router_001 jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|jtag_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"jtag_system_mm_interconnect_0_router_001\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|jtag_system_mm_interconnect_0_router_001:router_001\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" "router_001" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_0_router_001_default_decode jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|jtag_system_mm_interconnect_0_router_001:router_001\|jtag_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"jtag_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|jtag_system_mm_interconnect_0_router_001:router_001\|jtag_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_0_cmd_demux jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|jtag_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"jtag_system_mm_interconnect_0_cmd_demux\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|jtag_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_0_cmd_mux jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|jtag_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"jtag_system_mm_interconnect_0_cmd_mux\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|jtag_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_0_rsp_mux jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|jtag_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"jtag_system_mm_interconnect_0_rsp_mux\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_0:mm_interconnect_0\|jtag_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_0.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_1 jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"jtag_system_mm_interconnect_1\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "jtag_system/synthesis/jtag_system.v" "mm_interconnect_1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/jtag_system.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513451740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_bridge_master_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_bridge_master_m0_translator\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" "mm_bridge_master_m0_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_bridge_s0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_bridge_s0_s0_translator\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" "mm_bridge_s0_s0_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_bridge_s1_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_bridge_s1_s0_translator\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" "mm_bridge_s1_s0_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_bridge_master_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_bridge_master_m0_agent\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" "mm_bridge_master_m0_agent" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" 1110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_s0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_s0_s0_agent\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" "mm_bridge_s0_s0_agent" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_s0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_s0_s0_agent_rsp_fifo\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" "mm_bridge_s0_s0_agent_rsp_fifo" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_1_router jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_router:router " "Elaborating entity \"jtag_system_mm_interconnect_1_router\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_router:router\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" "router" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_1_router_default_decode jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_router:router\|jtag_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"jtag_system_mm_interconnect_1_router_default_decode\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_router:router\|jtag_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_1_router_001 jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"jtag_system_mm_interconnect_1_router_001\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_router_001:router_001\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" "router_001" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" 2010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_1_router_001_default_decode jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_router_001:router_001\|jtag_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"jtag_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_router_001:router_001\|jtag_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_bridge_master_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_bridge_master_m0_limiter\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" "mm_bridge_master_m0_limiter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" 2154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_1_cmd_demux jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"jtag_system_mm_interconnect_1_cmd_demux\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" "cmd_demux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" 2207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_1_cmd_mux jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"jtag_system_mm_interconnect_1_cmd_mux\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" "cmd_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_1_rsp_demux jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"jtag_system_mm_interconnect_1_rsp_demux\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" "rsp_demux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" 2343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_system_mm_interconnect_1_rsp_mux jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"jtag_system_mm_interconnect_1_rsp_mux\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" "rsp_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1.v" 2498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/jtag_system_mm_interconnect_1_rsp_mux.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_mm_interconnect_1:mm_interconnect_1\|jtag_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "jtag_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/jtag_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g qsys_10g:ETH10G_TOP " "Elaborating entity \"qsys_10g\" for hierarchy \"qsys_10g:ETH10G_TOP\"" {  } { { "CHIP.v" "ETH10G_TOP" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0 " "Elaborating entity \"qsys_10g_eth_10g_design_example_0\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\"" {  } { { "qsys_10g/synthesis/qsys_10g.v" "eth_10g_design_example_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_merlin_master_translator:altera_avalon_mm_bridge " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_merlin_master_translator:altera_avalon_mm_bridge\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "altera_avalon_mm_bridge" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_10gbaser qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser " "Elaborating entity \"altera_xcvr_10gbaser\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "altera_10gbaser" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_10gbaser_nr qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst " "Elaborating entity \"av_xcvr_10gbaser_nr\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\"" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "av_xcvr_10gbaser_nr_inst" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_10gbaser_native qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst " "Elaborating entity \"av_xcvr_10gbaser_native\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\"" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "ch\[0\].av_xcvr_10gbaser_native_inst" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513452908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_10gbaser_pcs qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst " "Elaborating entity \"alt_10gbaser_pcs\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\"" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "av_10gbaser_soft_pcs_inst" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513453424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_pcs_10g_top qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0 " "Elaborating entity \"altera_10gbaser_phy_pcs_10g_top\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\"" {  } { { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "pcs_10g_top_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513453454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_reg_map_av qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_reg_map_av:altera_10gbaser_phy_reg_map_av_0 " "Elaborating entity \"altera_10gbaser_phy_reg_map_av\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_reg_map_av:altera_10gbaser_phy_reg_map_av_0\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "altera_10gbaser_phy_reg_map_av_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513453547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_register_with_byte_enable qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_reg_map_av:altera_10gbaser_phy_reg_map_av_0\|altera_10gbaser_phy_register_with_byte_enable:amm_control_registers\[0\].register_with_bytelanes " "Elaborating entity \"altera_10gbaser_phy_register_with_byte_enable\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_reg_map_av:altera_10gbaser_phy_reg_map_av_0\|altera_10gbaser_phy_register_with_byte_enable:amm_control_registers\[0\].register_with_bytelanes\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_reg_map_av.sv" "amm_control_registers\[0\].register_with_bytelanes" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_reg_map_av.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513453633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_pcs_10g qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0 " "Elaborating entity \"altera_10gbaser_phy_pcs_10g\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "pcs_10g_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513453791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_clk_ctrl qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_clk_ctrl:clk_reset_ctrl " "Elaborating entity \"altera_10gbaser_phy_clk_ctrl\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_clk_ctrl:clk_reset_ctrl\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "clk_reset_ctrl" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513453823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_rx_top qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top " "Elaborating entity \"altera_10gbaser_phy_rx_top\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "rx_top" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513453843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_gearbox_exp qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_gearbox_exp:gearbox_exp " "Elaborating entity \"altera_10gbaser_phy_gearbox_exp\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_gearbox_exp:gearbox_exp\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "gearbox_exp" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513453881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_bitsync2 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_gearbox_exp:gearbox_exp\|altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_singal_ok " "Elaborating entity \"altera_10gbaser_phy_bitsync2\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_gearbox_exp:gearbox_exp\|altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_singal_ok\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_exp.v" "altera_10gbaser_phy_bitsync2_singal_ok" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_exp.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513454008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_bitsync qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_gearbox_exp:gearbox_exp\|altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_singal_ok\|altera_10gbaser_phy_bitsync:hd_dpcmn_bitsync2 " "Elaborating entity \"altera_10gbaser_phy_bitsync\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_gearbox_exp:gearbox_exp\|altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_singal_ok\|altera_10gbaser_phy_bitsync:hd_dpcmn_bitsync2\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync2.v" "hd_dpcmn_bitsync2" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync2.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513454023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_nto1mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_gearbox_exp:gearbox_exp\|altera_10gbaser_phy_nto1mux:MUX_NTO1\[0\].altera_10gbaser_phy_nto1mux " "Elaborating entity \"altera_10gbaser_phy_nto1mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_gearbox_exp:gearbox_exp\|altera_10gbaser_phy_nto1mux:MUX_NTO1\[0\].altera_10gbaser_phy_nto1mux\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_exp.v" "MUX_NTO1\[0\].altera_10gbaser_phy_nto1mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_exp.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513454041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_prbs_ver_xg qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_prbs_ver_xg:prbs_ver_xg " "Elaborating entity \"altera_10gbaser_phy_prbs_ver_xg\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_prbs_ver_xg:prbs_ver_xg\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "prbs_ver_xg" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513454612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_word_align qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_prbs_ver_xg:prbs_ver_xg\|altera_10gbaser_phy_word_align:word_align " "Elaborating entity \"altera_10gbaser_phy_word_align\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_prbs_ver_xg:prbs_ver_xg\|altera_10gbaser_phy_word_align:word_align\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_ver_xg.v" "word_align" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_prbs_ver_xg.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513454664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_nto1mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_prbs_ver_xg:prbs_ver_xg\|altera_10gbaser_phy_word_align:word_align\|altera_10gbaser_phy_nto1mux:MUX_NTO1\[0\].U " "Elaborating entity \"altera_10gbaser_phy_nto1mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_prbs_ver_xg:prbs_ver_xg\|altera_10gbaser_phy_word_align:word_align\|altera_10gbaser_phy_nto1mux:MUX_NTO1\[0\].U\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_word_align.v" "MUX_NTO1\[0\].U" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_word_align.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513454766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_blksync qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_blksync:blksync " "Elaborating entity \"altera_10gbaser_phy_blksync\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_blksync:blksync\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "blksync" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513455322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_lock_sm qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_blksync:blksync\|altera_10gbaser_phy_lock_sm:altera_10gbaser_phy_lock_sm " "Elaborating entity \"altera_10gbaser_phy_lock_sm\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_blksync:blksync\|altera_10gbaser_phy_lock_sm:altera_10gbaser_phy_lock_sm\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync.v" "altera_10gbaser_phy_lock_sm" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513455343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_blksync_datapath qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_blksync:blksync\|altera_10gbaser_phy_blksync_datapath:altera_10gbaser_phy_blksync_datapath " "Elaborating entity \"altera_10gbaser_phy_blksync_datapath\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_blksync:blksync\|altera_10gbaser_phy_blksync_datapath:altera_10gbaser_phy_blksync_datapath\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync.v" "altera_10gbaser_phy_blksync_datapath" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_blksync.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513455379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_descramble qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_descramble:descramble " "Elaborating entity \"altera_10gbaser_phy_descramble\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_descramble:descramble\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "descramble" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513455405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_random_ver_10g qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_random_ver_10g:random_ver_10g " "Elaborating entity \"altera_10gbaser_phy_random_ver_10g\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_random_ver_10g:random_ver_10g\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "random_ver_10g" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513455535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_ber qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_ber:ber " "Elaborating entity \"altera_10gbaser_phy_ber\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_ber:ber\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "ber" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513455568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_ber_sm qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_ber:ber\|altera_10gbaser_phy_ber_sm:altera_10gbaser_phy_ber_sm " "Elaborating entity \"altera_10gbaser_phy_ber_sm\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_ber:ber\|altera_10gbaser_phy_ber_sm:altera_10gbaser_phy_ber_sm\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber.v" "altera_10gbaser_phy_ber_sm" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513455589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_ber_cnt_ns qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_ber:ber\|altera_10gbaser_phy_ber_cnt_ns:altera_10gbaser_phy_ber_cnt_ns_0 " "Elaborating entity \"altera_10gbaser_phy_ber_cnt_ns\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_ber:ber\|altera_10gbaser_phy_ber_cnt_ns:altera_10gbaser_phy_ber_cnt_ns_0\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber.v" "altera_10gbaser_phy_ber_cnt_ns_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_ber.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513455615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_decode qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_decode:decode " "Elaborating entity \"altera_10gbaser_phy_decode\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_decode:decode\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513455634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_decode_type qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_decode:decode\|altera_10gbaser_phy_decode_type:DECODE_PERLANE\[0\].TYPE " "Elaborating entity \"altera_10gbaser_phy_decode_type\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_decode:decode\|altera_10gbaser_phy_decode_type:DECODE_PERLANE\[0\].TYPE\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv" "DECODE_PERLANE\[0\].TYPE" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513455660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_rx_sm_datapath qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_decode:decode\|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE\[0\].DATAPATH " "Elaborating entity \"altera_10gbaser_phy_rx_sm_datapath\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_decode:decode\|altera_10gbaser_phy_rx_sm_datapath:DECODE_PERLANE\[0\].DATAPATH\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv" "DECODE_PERLANE\[0\].DATAPATH" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513455767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_rx_sm_ns qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_decode:decode\|altera_10gbaser_phy_rx_sm_ns:altera_10gbaser_phy_rx_sm_ns_0 " "Elaborating entity \"altera_10gbaser_phy_rx_sm_ns\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_decode:decode\|altera_10gbaser_phy_rx_sm_ns:altera_10gbaser_phy_rx_sm_ns_0\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv" "altera_10gbaser_phy_rx_sm_ns_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_decode.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513455797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_rx_fifo_wrap qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp " "Elaborating entity \"altera_10gbaser_phy_rx_fifo_wrap\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "rx_clockcomp" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513455822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_rx_fifo qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo " "Elaborating entity \"altera_10gbaser_phy_rx_fifo\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "av_rx_fifo" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513455845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_async_fifo_fpga qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo " "Elaborating entity \"altera_10gbaser_phy_async_fifo_fpga\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "async_fifo" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet " "Elaborating entity \"dcfifo\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "dcfifo_componenet" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513456250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet " "Instantiated megafunction \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 80 " "Parameter \"lpm_width\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456250 ""}  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513456250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_pkp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_pkp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_pkp1 " "Found entity 1: dcfifo_pkp1" {  } { { "db/dcfifo_pkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513456312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513456312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_pkp1 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated " "Elaborating entity \"dcfifo_pkp1\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f2b " "Found entity 1: a_gray2bin_f2b" {  } { { "db/a_gray2bin_f2b.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/a_gray2bin_f2b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513456336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513456336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f2b qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|a_gray2bin_f2b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f2b\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|a_gray2bin_f2b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_pkp1.tdf" "rdptr_g_gray2bin" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_en6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_en6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_en6 " "Found entity 1: a_graycounter_en6" {  } { { "db/a_graycounter_en6.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/a_graycounter_en6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513456418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513456418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_en6 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|a_graycounter_en6:rdptr_g1p " "Elaborating entity \"a_graycounter_en6\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|a_graycounter_en6:rdptr_g1p\"" {  } { { "db/dcfifo_pkp1.tdf" "rdptr_g1p" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_a5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_a5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_a5c " "Found entity 1: a_graycounter_a5c" {  } { { "db/a_graycounter_a5c.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/a_graycounter_a5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513456486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513456486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_a5c qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|a_graycounter_a5c:wrptr_g1p " "Elaborating entity \"a_graycounter_a5c\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|a_graycounter_a5c:wrptr_g1p\"" {  } { { "db/dcfifo_pkp1.tdf" "wrptr_g1p" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aj91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aj91 " "Found entity 1: altsyncram_aj91" {  } { { "db/altsyncram_aj91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_aj91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513456632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513456632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aj91 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram " "Elaborating entity \"altsyncram_aj91\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\"" {  } { { "db/dcfifo_pkp1.tdf" "fifo_ram" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513456766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513456766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_pkp1.tdf" "rdaclr" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dffpipe_dd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513456789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513456789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|dffpipe_dd9:rs_brp " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|dffpipe_dd9:rs_brp\"" {  } { { "db/dcfifo_pkp1.tdf" "rs_brp" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/alt_synch_pipe_nc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513456817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513456817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\"" {  } { { "db/dcfifo_pkp1.tdf" "rs_dgwp" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513456837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513456837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_gd9:dffpipe13 " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_gd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe13" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/alt_synch_pipe_nc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_oc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_oc8 " "Found entity 1: alt_synch_pipe_oc8" {  } { { "db/alt_synch_pipe_oc8.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/alt_synch_pipe_oc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513456882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513456882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_oc8 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_oc8\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\"" {  } { { "db/dcfifo_pkp1.tdf" "ws_dgrp" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513456904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513456904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\|dffpipe_hd9:dffpipe16 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\|dffpipe_hd9:dffpipe16\"" {  } { { "db/alt_synch_pipe_oc8.tdf" "dffpipe16" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/alt_synch_pipe_oc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tn5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tn5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tn5 " "Found entity 1: cmpr_tn5" {  } { { "db/cmpr_tn5.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/cmpr_tn5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513456969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513456969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tn5 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|cmpr_tn5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_tn5\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|cmpr_tn5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_pkp1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 97 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513456974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7k7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7k7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7k7 " "Found entity 1: mux_7k7" {  } { { "db/mux_7k7.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/mux_7k7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513457097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513457097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7k7 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|mux_7k7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_7k7\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|mux_7k7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_pkp1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513457104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_1588_latency qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency " "Elaborating entity \"altera_10gbaser_phy_1588_latency\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "altera_10gbaser_phy_1588_latency" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513457154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|altera_avalon_st_clock_crosser:latency_transfer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|altera_avalon_st_clock_crosser:latency_transfer\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" "latency_transfer" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513457259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|altera_avalon_st_clock_crosser:latency_transfer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|altera_avalon_st_clock_crosser:latency_transfer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513457276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|altera_avalon_st_clock_crosser:latency_transfer\|altera_std_synchronizer:in_to_out_synchronizer " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|altera_avalon_st_clock_crosser:latency_transfer\|altera_std_synchronizer:in_to_out_synchronizer\"" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513457282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|altera_avalon_st_clock_crosser:latency_transfer\|altera_std_synchronizer:in_to_out_synchronizer " "Instantiated megafunction \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|altera_avalon_st_clock_crosser:latency_transfer\|altera_std_synchronizer:in_to_out_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513457282 ""}  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513457282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|altera_avalon_st_clock_crosser:latency_transfer\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|altera_avalon_st_clock_crosser:latency_transfer\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513457297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stratixv_10gbaser_1588_ppm_counter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|stratixv_10gbaser_1588_ppm_counter:sv_ppm_cntr " "Elaborating entity \"stratixv_10gbaser_1588_ppm_counter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|stratixv_10gbaser_1588_ppm_counter:sv_ppm_cntr\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" "sv_ppm_cntr" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513457353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitsync2_1588 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|stratixv_10gbaser_1588_ppm_counter:sv_ppm_cntr\|bitsync2_1588:counter_run_transfer " "Elaborating entity \"bitsync2_1588\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|stratixv_10gbaser_1588_ppm_counter:sv_ppm_cntr\|bitsync2_1588:counter_run_transfer\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" "counter_run_transfer" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513457383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|stratixv_10gbaser_1588_ppm_counter:sv_ppm_cntr\|altera_avalon_st_clock_crosser:ppm_cntr_b_transfer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|stratixv_10gbaser_1588_ppm_counter:sv_ppm_cntr\|altera_avalon_st_clock_crosser:ppm_cntr_b_transfer\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" "ppm_cntr_b_transfer" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_1588_latency.sv" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513457396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|stratixv_10gbaser_1588_ppm_counter:sv_ppm_cntr\|altera_avalon_st_clock_crosser:ppm_cntr_b_transfer\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\|stratixv_10gbaser_1588_ppm_counter:sv_ppm_cntr\|altera_avalon_st_clock_crosser:ppm_cntr_b_transfer\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513457464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_tx_top qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top " "Elaborating entity \"altera_10gbaser_phy_tx_top\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "tx_top" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513457614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_gearbox_red qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_gearbox_red:gearbox_red " "Elaborating entity \"altera_10gbaser_phy_gearbox_red\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_gearbox_red:gearbox_red\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" "gearbox_red" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513457766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_bitsync2 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_gearbox_red:gearbox_red\|altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_bitslip " "Elaborating entity \"altera_10gbaser_phy_bitsync2\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_gearbox_red:gearbox_red\|altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_bitslip\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v" "altera_10gbaser_phy_bitsync2_bitslip" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513457998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_bitsync qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_gearbox_red:gearbox_red\|altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_bitslip\|altera_10gbaser_phy_bitsync:hd_dpcmn_bitsync2 " "Elaborating entity \"altera_10gbaser_phy_bitsync\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_gearbox_red:gearbox_red\|altera_10gbaser_phy_bitsync2:altera_10gbaser_phy_bitsync2_bitslip\|altera_10gbaser_phy_bitsync:hd_dpcmn_bitsync2\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync2.v" "hd_dpcmn_bitsync2" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_bitsync2.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513458015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_nto1mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_gearbox_red:gearbox_red\|altera_10gbaser_phy_nto1mux:MUX_NTO1_BS\[0\].altera_10gbaser_phy_nto1mux_bitslip " "Elaborating entity \"altera_10gbaser_phy_nto1mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_gearbox_red:gearbox_red\|altera_10gbaser_phy_nto1mux:MUX_NTO1_BS\[0\].altera_10gbaser_phy_nto1mux_bitslip\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v" "MUX_NTO1_BS\[0\].altera_10gbaser_phy_nto1mux_bitslip" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513458053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_nto1mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_gearbox_red:gearbox_red\|altera_10gbaser_phy_nto1mux:MUX_NTO1\[0\].altera_10gbaser_phy_nto1mux " "Elaborating entity \"altera_10gbaser_phy_nto1mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_gearbox_red:gearbox_red\|altera_10gbaser_phy_nto1mux:MUX_NTO1\[0\].altera_10gbaser_phy_nto1mux\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v" "MUX_NTO1\[0\].altera_10gbaser_phy_nto1mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_gearbox_red.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513458625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_scramble qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_scramble:scramble " "Elaborating entity \"altera_10gbaser_phy_scramble\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_scramble:scramble\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" "scramble" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_random_gen qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_scramble:scramble\|altera_10gbaser_phy_random_gen:altera_10gbaser_phy_random_gen " "Elaborating entity \"altera_10gbaser_phy_random_gen\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_scramble:scramble\|altera_10gbaser_phy_random_gen:altera_10gbaser_phy_random_gen\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_scramble.v" "altera_10gbaser_phy_random_gen" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_scramble.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_encode qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_encode:encode " "Elaborating entity \"altera_10gbaser_phy_encode\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_encode:encode\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" "encode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_encode_type qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_encode:encode\|altera_10gbaser_phy_encode_type:ENCODE_PERLANE\[0\].TYPE " "Elaborating entity \"altera_10gbaser_phy_encode_type\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_encode:encode\|altera_10gbaser_phy_encode_type:ENCODE_PERLANE\[0\].TYPE\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv" "ENCODE_PERLANE\[0\].TYPE" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_tx_sm_datapath qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_encode:encode\|altera_10gbaser_phy_tx_sm_datapath:ENCODE_PERLANE\[0\].DATAPATH " "Elaborating entity \"altera_10gbaser_phy_tx_sm_datapath\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_encode:encode\|altera_10gbaser_phy_tx_sm_datapath:ENCODE_PERLANE\[0\].DATAPATH\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv" "ENCODE_PERLANE\[0\].DATAPATH" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_tx_sm_ns qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_encode:encode\|altera_10gbaser_phy_tx_sm_ns:tx_sm_ns_0 " "Elaborating entity \"altera_10gbaser_phy_tx_sm_ns\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_encode:encode\|altera_10gbaser_phy_tx_sm_ns:tx_sm_ns_0\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv" "tx_sm_ns_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_encode.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_clockcomp qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp " "Elaborating entity \"altera_10gbaser_phy_clockcomp\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" "tx_altera_10gbaser_phy_clockcomp" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_async_fifo_fpga qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga " "Elaborating entity \"altera_10gbaser_phy_async_fifo_fpga\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv" "altera_10gbaser_phy_async_fifo_fpga" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet " "Elaborating entity \"dcfifo\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "dcfifo_componenet" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513459779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet " "Instantiated megafunction \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 73 " "Parameter \"lpm_width\" = \"73\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459779 ""}  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513459779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_tkp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_tkp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_tkp1 " "Found entity 1: dcfifo_tkp1" {  } { { "db/dcfifo_tkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_tkp1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513459836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513459836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_tkp1 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\|dcfifo_tkp1:auto_generated " "Elaborating entity \"dcfifo_tkp1\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\|dcfifo_tkp1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ej91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ej91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ej91 " "Found entity 1: altsyncram_ej91" {  } { { "db/altsyncram_ej91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ej91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513459965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513459965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ej91 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\|dcfifo_tkp1:auto_generated\|altsyncram_ej91:fifo_ram " "Elaborating entity \"altsyncram_ej91\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\|dcfifo_tkp1:auto_generated\|altsyncram_ej91:fifo_ram\"" {  } { { "db/dcfifo_tkp1.tdf" "fifo_ram" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_tkp1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513459970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_pc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_pc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_pc8 " "Found entity 1: alt_synch_pipe_pc8" {  } { { "db/alt_synch_pipe_pc8.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/alt_synch_pipe_pc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513460102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513460102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_pc8 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\|dcfifo_tkp1:auto_generated\|alt_synch_pipe_pc8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_pc8\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\|dcfifo_tkp1:auto_generated\|alt_synch_pipe_pc8:rs_dgwp\"" {  } { { "db/dcfifo_tkp1.tdf" "rs_dgwp" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_tkp1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513460106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dffpipe_kd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513460121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513460121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\|dcfifo_tkp1:auto_generated\|alt_synch_pipe_pc8:rs_dgwp\|dffpipe_kd9:dffpipe6 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\|dcfifo_tkp1:auto_generated\|alt_synch_pipe_pc8:rs_dgwp\|dffpipe_kd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_pc8.tdf" "dffpipe6" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/alt_synch_pipe_pc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513460127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qc8 " "Found entity 1: alt_synch_pipe_qc8" {  } { { "db/alt_synch_pipe_qc8.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/alt_synch_pipe_qc8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513460193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513460193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qc8 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\|dcfifo_tkp1:auto_generated\|alt_synch_pipe_qc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_qc8\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\|dcfifo_tkp1:auto_generated\|alt_synch_pipe_qc8:ws_dgrp\"" {  } { { "db/dcfifo_tkp1.tdf" "ws_dgrp" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_tkp1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513460198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ld9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ld9 " "Found entity 1: dffpipe_ld9" {  } { { "db/dffpipe_ld9.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dffpipe_ld9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513460214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513460214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ld9 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\|dcfifo_tkp1:auto_generated\|alt_synch_pipe_qc8:ws_dgrp\|dffpipe_ld9:dffpipe9 " "Elaborating entity \"dffpipe_ld9\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\|dcfifo_tkp1:auto_generated\|alt_synch_pipe_qc8:ws_dgrp\|dffpipe_ld9:dffpipe9\"" {  } { { "db/alt_synch_pipe_qc8.tdf" "dffpipe9" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/alt_synch_pipe_qc8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513460219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_1588_latency qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency " "Elaborating entity \"altera_10gbaser_phy_1588_latency\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_1588_latency:altera_10gbaser_phy_1588_latency\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv" "altera_10gbaser_phy_1588_latency" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513460319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_prbs_gen_xg qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_prbs_gen_xg:altera_10gbaser_phy_prbs_gen_xg " "Elaborating entity \"altera_10gbaser_phy_prbs_gen_xg\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_prbs_gen_xg:altera_10gbaser_phy_prbs_gen_xg\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" "altera_10gbaser_phy_prbs_gen_xg" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513460495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_10gbaser_phy_square_wave_gen qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_square_wave_gen:altera_10gbaser_phy_square_wave_gen " "Elaborating entity \"altera_10gbaser_phy_square_wave_gen\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_square_wave_gen:altera_10gbaser_phy_square_wave_gen\"" {  } { { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" "altera_10gbaser_phy_square_wave_gen" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513460536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_native_av qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst " "Elaborating entity \"altera_xcvr_native_av\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\"" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "altera_xcvr_native_av_inst" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513460574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_xcvr_functions.sv(220) " "Verilog HDL assignment warning at altera_xcvr_functions.sv(220): truncated value with size 32 to match size of target (4)" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_functions.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_functions.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415513460767 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|altera_xcvr_native_av:altera_xcvr_native_av_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_plls qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls " "Elaborating entity \"av_xcvr_plls\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\"" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv" "gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513461416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst\"" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_plls.sv" "pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_plls.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513463930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\"" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_plls.sv" "pll\[0\].avmm.av_xcvr_avmm_csr_inst" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_plls.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513463951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst\"" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_avmm_csr.sv" "gen_status_reg_pll.alt_xcvr_resync_inst" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_avmm_csr.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513463970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst " "Elaborating entity \"av_xcvr_native\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\"" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv" "gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513463991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\"" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_native.sv" "inst_av_pma" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513464290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_rx_pma qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma " "Elaborating entity \"av_rx_pma\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\"" {  } { { "qsys_10g/synthesis/submodules/av_pma.sv" "av_rx_pma" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pma.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513464866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma " "Elaborating entity \"av_tx_pma\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\"" {  } { { "qsys_10g/synthesis/submodules/av_pma.sv" "av_tx_pma" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pma.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513465233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma_ch qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst " "Elaborating entity \"av_tx_pma_ch\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\"" {  } { { "qsys_10g/synthesis/submodules/av_tx_pma.sv" "tx_pma_insts\[0\].av_tx_pma_ch_inst" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_tx_pma.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513465998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\"" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_native.sv" "inst_av_pcs" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513466282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "qsys_10g/synthesis/submodules/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513466394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pld_pcs_interface_rbc qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface " "Elaborating entity \"av_hssi_rx_pld_pcs_interface_rbc\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface\"" {  } { { "qsys_10g/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_rx_pld_pcs_interface" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pcs_ch.sv" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513466493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pcs_pma_interface_rbc qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface " "Elaborating entity \"av_hssi_common_pcs_pma_interface_rbc\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface\"" {  } { { "qsys_10g/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_common_pcs_pma_interface" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pcs_ch.sv" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513466967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pcs_pma_interface_rbc qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface " "Elaborating entity \"av_hssi_rx_pcs_pma_interface_rbc\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface\"" {  } { { "qsys_10g/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_rx_pcs_pma_interface" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pcs_ch.sv" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513467643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pld_pcs_interface_rbc qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface " "Elaborating entity \"av_hssi_common_pld_pcs_interface_rbc\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\"" {  } { { "qsys_10g/synthesis/submodules/av_pcs_ch.sv" "inst_av_hssi_common_pld_pcs_interface" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_pcs_ch.sv" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513467925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513469525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|av_xcvr_native:gen_native_inst.av_xcvr_native_insts\[0\].gen_bonded_group_native.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513469914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_merger qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst " "Elaborating entity \"sv_reconfig_bundle_merger\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|altera_xcvr_native_av:altera_xcvr_native_av_inst\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst\"" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv" "av_reconfig_bundle_merger_inst" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_native_av.sv" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513469946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\"" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "gen_embedded_reset.reset_controller" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513469993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown\"" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" "g_pll.counter_pll_powerdown" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy\"" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset\"" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready\"" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_ready" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy\"" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\"" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_analogreset" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset\"" {  } { { "qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_reset_control.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_common qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|alt_xcvr_csr_common:generic_csr " "Elaborating entity \"alt_xcvr_csr_common\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|alt_xcvr_csr_common:generic_csr\"" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "generic_csr" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_pcs10gbaser qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map " "Elaborating entity \"csr_pcs10gbaser\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\"" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "pcs_map" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_write_mux:wmux_rclr_errblk_cnt " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_write_mux:wmux_rclr_errblk_cnt\"" {  } { { "qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv" "wmux_rclr_errblk_cnt" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_write_mux:wmux_rclr_errblk_cnt\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_write_mux:wmux_rclr_errblk_cnt\|csr_mux:o_narrow\"" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" "o_narrow" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_pcs_status " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_pcs_status\"" {  } { { "qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv" "mux_pcs_status" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_ber_cnt " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_ber_cnt\"" {  } { { "qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv" "mux_ber_cnt" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_ber_cnt\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_ber_cnt\|csr_mux:o_narrow\"" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" "o_narrow" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt\"" {  } { { "qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv" "mux_errored_block_cnt" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt\|csr_mux:o_narrow\"" {  } { { "qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" "o_narrow" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_xcvr_csr_selector.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_block_lock_latch " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_block_lock_latch\"" {  } { { "qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv" "mux_block_lock_latch" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/csr_pcs10gbaser.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_wait_generate:wait_gen " "Elaborating entity \"altera_wait_generate\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_wait_generate:wait_gen\"" {  } { { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "wait_gen" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_wait_generate:wait_gen\|alt_xcvr_resync:rst_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|altera_wait_generate:wait_gen\|alt_xcvr_resync:rst_sync\"" {  } { { "qsys_10g/synthesis/submodules/altera_wait_generate.v" "rst_sync" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_wait_generate.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "eth_10g_mac" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_merlin_master_translator:merlin_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_merlin_master_translator:merlin_master_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "merlin_master_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_mm_bridge:tx_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_mm_bridge:tx_bridge\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_bridge" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_10g_tx_register_map qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10g_tx_register_map:tx_register_map " "Elaborating entity \"altera_eth_10g_tx_register_map\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10g_tx_register_map:tx_register_map\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_register_map" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10g_tx_register_map:tx_register_map\|altera_avalon_st_clock_crosser:clock_crosser_1g " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10g_tx_register_map:tx_register_map\|altera_avalon_st_clock_crosser:clock_crosser_1g\"" {  } { { "qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.v" "clock_crosser_1g" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_10g_tx_register_map.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_packet_underflow_control qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_packet_underflow_control:tx_eth_packet_underflow_control " "Elaborating entity \"altera_eth_packet_underflow_control\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_packet_underflow_control:tx_eth_packet_underflow_control\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_eth_packet_underflow_control" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pad_inserter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pad_inserter:tx_eth_pad_inserter " "Elaborating entity \"altera_eth_pad_inserter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pad_inserter:tx_eth_pad_inserter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_eth_pad_inserter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513470995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pkt_backpressure_control qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pkt_backpressure_control:tx_eth_pkt_backpressure_control " "Elaborating entity \"altera_eth_pkt_backpressure_control\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pkt_backpressure_control:tx_eth_pkt_backpressure_control\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_eth_pkt_backpressure_control" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pause_beat_conversion qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion " "Elaborating entity \"altera_eth_pause_beat_conversion\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_eth_pause_beat_conversion" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborating entity \"lpm_mult\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" "mutiplyer01" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513471150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Instantiated megafunction \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471150 ""}  } { { "qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513471150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471242 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\", which is child of megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/altera/14.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471319 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "multcore.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\"" {  } { { "mpar_add.tdf" "adder\[1\]" { Text "c:/altera/14.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471442 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n1i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n1i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n1i " "Found entity 1: add_sub_n1i" {  } { { "db/add_sub_n1i.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/add_sub_n1i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513471529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513471529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n1i qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\|add_sub_n1i:auto_generated " "Elaborating entity \"add_sub_n1i\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\|add_sub_n1i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/altera/14.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471580 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/14.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471597 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_c2h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_c2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_c2h " "Found entity 1: add_sub_c2h" {  } { { "db/add_sub_c2h.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/add_sub_c2h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513471659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513471659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_c2h qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_c2h:auto_generated " "Elaborating entity \"add_sub_c2h\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_c2h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471703 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|altshift:external_latency_ffs qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01 " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_beat_conversion:tx_eth_pause_beat_conversion\|lpm_mult:mutiplyer01\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_beat_conversion.v" 173 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513471709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pause_ctrl_gen qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen " "Elaborating entity \"altera_eth_pause_ctrl_gen\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_eth_pause_ctrl_gen" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513472001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pause_controller qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen\|altera_eth_pause_controller:P_CTRL " "Elaborating entity \"altera_eth_pause_controller\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen\|altera_eth_pause_controller:P_CTRL\"" {  } { { "qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v" "P_CTRL" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513472024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pause_gen qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen\|altera_eth_pause_gen:P_GEN " "Elaborating entity \"altera_eth_pause_gen\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pause_ctrl_gen:tx_eth_pause_ctrl_gen\|altera_eth_pause_gen:P_GEN\"" {  } { { "qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v" "P_GEN" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_pause_ctrl_gen.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513472079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter:tx_st_pause_ctrl_error_adapter " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_pause_ctrl_error_adapter:tx_st_pause_ctrl_error_adapter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_st_pause_ctrl_error_adapter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513472156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame:tx_st_mux_flow_control_user_frame " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame:tx_st_mux_flow_control_user_frame\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_st_mux_flow_control_user_frame" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513472166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame_1stage_pipeline qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame:tx_st_mux_flow_control_user_frame\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame_1stage_pipeline:outpipe " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame_1stage_pipeline\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame:tx_st_mux_flow_control_user_frame\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame_1stage_pipeline:outpipe\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv" "outpipe" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_mux_flow_control_user_frame.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513472182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_address_inserter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_address_inserter:tx_eth_address_inserter " "Elaborating entity \"altera_eth_address_inserter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_address_inserter:tx_eth_address_inserter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_eth_address_inserter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513472212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_crc qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:tx_eth_crc_inserter " "Elaborating entity \"altera_eth_crc\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:tx_eth_crc_inserter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_eth_crc_inserter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513472274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32 " "Elaborating entity \"crc32\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\"" {  } { { "qsys_10g/synthesis/submodules/altera_eth_crc.v" "my_crc32" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513472356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32\"" {  } { { "qsys_10g/synthesis/submodules/crc32.v" "gf_mult32" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/crc32.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513472409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult64 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult64\"" {  } { { "qsys_10g/synthesis/submodules/crc32.v" "gf_mult64" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/crc32.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513472665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_24 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_24\"" {  } { { "qsys_10g/synthesis/submodules/crc32.v" "gf_mult32_24" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/crc32.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513472883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_m16 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_m16\"" {  } { { "qsys_10g/synthesis/submodules/crc32.v" "gf_mult32_m16" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/crc32.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513473113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_8 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_8\"" {  } { { "qsys_10g/synthesis/submodules/crc32.v" "gf_mult32_8" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/crc32.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513473335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mult32_kc qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_m8 " "Elaborating entity \"gf_mult32_kc\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:tx_eth_crc_inserter\|crc32:my_crc32\|gf_mult32_kc:gf_mult32_m8\"" {  } { { "qsys_10g/synthesis/submodules/crc32.v" "gf_mult32_m8" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/crc32.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513473579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_pipeline_stage:tx_st_pipeline_stage_rs " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_pipeline_stage:tx_st_pipeline_stage_rs\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_st_pipeline_stage_rs" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513473821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_pipeline_stage:tx_st_pipeline_stage_rs\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_pipeline_stage:tx_st_pipeline_stage_rs\|altera_avalon_st_pipeline_base:core\"" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513473837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_splitter:tx_st_splitter_1 " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_splitter:tx_st_splitter_1\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_st_splitter_1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513473860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder:tx_st_timing_adapter_frame_decoder " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_frame_decoder:tx_st_timing_adapter_frame_decoder\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_st_timing_adapter_frame_decoder" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513473908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_frame_decoder qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:tx_eth_frame_decoder " "Elaborating entity \"altera_eth_frame_decoder\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:tx_eth_frame_decoder\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_eth_frame_decoder" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513473924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:tx_eth_frame_decoder\|altera_avalon_st_pipeline_stage:ST_PLINE_STAGE\[0\].U_PLINE " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:tx_eth_frame_decoder\|altera_avalon_st_pipeline_stage:ST_PLINE_STAGE\[0\].U_PLINE\"" {  } { { "qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v" "ST_PLINE_STAGE\[0\].U_PLINE" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:tx_eth_frame_decoder\|altera_avalon_st_pipeline_stage:ST_PLINE_STAGE\[0\].U_PLINE\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:tx_eth_frame_decoder\|altera_avalon_st_pipeline_stage:ST_PLINE_STAGE\[0\].U_PLINE\|altera_avalon_st_pipeline_base:core\"" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:tx_eth_frame_decoder\|altera_avalon_st_pipeline_stage:U_PLINE_P2 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:tx_eth_frame_decoder\|altera_avalon_st_pipeline_stage:U_PLINE_P2\"" {  } { { "qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v" "U_PLINE_P2" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:tx_eth_frame_decoder\|altera_avalon_st_pipeline_stage:U_PLINE_P2\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:tx_eth_frame_decoder\|altera_avalon_st_pipeline_stage:U_PLINE_P2\|altera_avalon_st_pipeline_base:core\"" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat:tx_st_error_adapter_stat " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_error_adapter_stat:tx_st_error_adapter_stat\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_st_error_adapter_stat" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in:tx_st_timing_adapter_splitter_status_in " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in:tx_st_timing_adapter_splitter_status_in\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_st_timing_adapter_splitter_status_in" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474103 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv(84) " "Verilog HDL or VHDL warning at qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv(84): object \"in_ready\" assigned a value but never read" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in.sv" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513474104 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_in:tx_st_timing_adapter_splitter_status_in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output:tx_st_timing_adapter_splitter_status_output " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_status_output:tx_st_timing_adapter_splitter_status_output\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_st_timing_adapter_splitter_status_output" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_splitter:tx_st_status_splitter " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_splitter:tx_st_status_splitter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_st_status_splitter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_10gmem_statistics_collector qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:tx_eth_statistics_collector " "Elaborating entity \"altera_eth_10gmem_statistics_collector\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:tx_eth_statistics_collector\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_eth_statistics_collector" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_delay qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_delay:tx_st_status_output_delay_to_statistic " "Elaborating entity \"altera_avalon_st_delay\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_delay:tx_st_status_output_delay_to_statistic\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_st_status_output_delay_to_statistic" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_st_delay_reg qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_delay:tx_st_status_output_delay_to_statistic\|altera_st_delay_reg:DELAY_PORT\[0\].U " "Elaborating entity \"altera_st_delay_reg\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_delay:tx_st_status_output_delay_to_statistic\|altera_st_delay_reg:DELAY_PORT\[0\].U\"" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv" "DELAY_PORT\[0\].U" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_delay.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_packet_formatter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_packet_formatter:tx_eth_packet_formatter " "Elaborating entity \"altera_eth_packet_formatter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_packet_formatter:tx_eth_packet_formatter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_eth_packet_formatter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_xgmii_termination qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_xgmii_termination:tx_eth_xgmii_termination " "Elaborating entity \"altera_eth_xgmii_termination\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_xgmii_termination:tx_eth_xgmii_termination\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_eth_xgmii_termination" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in:tx_st_timing_adapter_splitter_in " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_in:tx_st_timing_adapter_splitter_in\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_st_timing_adapter_splitter_in" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_splitter:tx_st_splitter_xgmii " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_splitter:tx_st_splitter_xgmii\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_st_splitter_xgmii" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0:tx_st_timing_adapter_splitter_out_0 " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0:tx_st_timing_adapter_splitter_out_0\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_st_timing_adapter_splitter_out_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474455 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_valid qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv(81) " "Verilog HDL or VHDL warning at qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv(81): object \"out_valid\" assigned a value but never read" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513474455 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|qsys_10g_eth_10g_design_example_0_eth_10g_mac_tx_st_timing_adapter_splitter_out_0:tx_st_timing_adapter_splitter_out_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_link_fault_generation qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_link_fault_generation:tx_eth_link_fault_generation " "Elaborating entity \"altera_eth_link_fault_generation\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_link_fault_generation:tx_eth_link_fault_generation\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "tx_eth_link_fault_generation" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474471 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mii_sink_column_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mii_sink_column_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1415513474497 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mii_src_column_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mii_src_column_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1415513474497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_10g_rx_register_map qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10g_rx_register_map:rx_register_map " "Elaborating entity \"altera_eth_10g_rx_register_map\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10g_rx_register_map:rx_register_map\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rx_register_map" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_splitter:rx_st_splitter_xgmii " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_splitter:rx_st_splitter_xgmii\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rx_st_splitter_xgmii" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_link_fault_detection qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_link_fault_detection:rx_eth_link_fault_detection " "Elaborating entity \"altera_eth_link_fault_detection\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_link_fault_detection:rx_eth_link_fault_detection\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rx_eth_link_fault_detection" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474671 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum.result_int " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum.result_int\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1415513474693 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mii_sink_column_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mii_sink_column_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1415513474693 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "link_fault_seq_type_msb_result " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"link_fault_seq_type_msb_result\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1415513474693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_lane_decoder qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_lane_decoder:rx_eth_lane_decoder " "Elaborating entity \"altera_eth_lane_decoder\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_lane_decoder:rx_eth_lane_decoder\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rx_eth_lane_decoder" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_pkt_backpressure_control qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pkt_backpressure_control:rx_eth_pkt_backpressure_control " "Elaborating entity \"altera_eth_pkt_backpressure_control\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_pkt_backpressure_control:rx_eth_pkt_backpressure_control\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rx_eth_pkt_backpressure_control" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in:rx_st_timing_adapter_frame_status_in " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in:rx_st_timing_adapter_frame_status_in\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rx_st_timing_adapter_frame_status_in" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474831 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv(90) " "Verilog HDL or VHDL warning at qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv(90): object \"in_ready\" assigned a value but never read" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513474831 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_timing_adapter_frame_status_in:rx_st_timing_adapter_frame_status_in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_splitter:rx_st_frame_status_splitter " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_splitter:rx_st_frame_status_splitter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rx_st_frame_status_splitter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_frame_decoder qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:rx_eth_frame_decoder " "Elaborating entity \"altera_eth_frame_decoder\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:rx_eth_frame_decoder\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rx_eth_frame_decoder" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513474908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_avalon_st_pipeline_stage:ST_PLINE_STAGE\[0\].U_PLINE " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_avalon_st_pipeline_stage:ST_PLINE_STAGE\[0\].U_PLINE\"" {  } { { "qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v" "ST_PLINE_STAGE\[0\].U_PLINE" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_avalon_st_pipeline_stage:ST_PLINE_STAGE\[0\].U_PLINE\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_avalon_st_pipeline_stage:ST_PLINE_STAGE\[0\].U_PLINE\|altera_avalon_st_pipeline_base:core\"" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_avalon_st_pipeline_stage:U_PLINE_P2 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_avalon_st_pipeline_stage:U_PLINE_P2\"" {  } { { "qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v" "U_PLINE_P2" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_frame_decoder.v" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_avalon_st_pipeline_stage:U_PLINE_P2\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_decoder:rx_eth_frame_decoder\|altera_avalon_st_pipeline_stage:U_PLINE_P2\|altera_avalon_st_pipeline_base:core\"" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_crc qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:rx_eth_crc_checker " "Elaborating entity \"altera_eth_crc\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc:rx_eth_crc_checker\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rx_eth_crc_checker" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder:rx_timing_adapter_frame_status_out_frame_decoder " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_timing_adapter_frame_status_out_frame_decoder:rx_timing_adapter_frame_status_out_frame_decoder\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rx_timing_adapter_frame_status_out_frame_decoder" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_frame_status_merger qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_status_merger:rx_eth_frame_status_merger " "Elaborating entity \"altera_eth_frame_status_merger\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_frame_status_merger:rx_eth_frame_status_merger\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rx_eth_frame_status_merger" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_crc_pad_rem qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem " "Elaborating entity \"altera_eth_crc_pad_rem\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rx_eth_crc_pad_rem" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_crc_rem qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper " "Elaborating entity \"altera_eth_crc_rem\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper\"" {  } { { "qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v" "crc_stripper" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper\|altera_avalon_st_pipeline_stage:U_PLINE " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper\|altera_avalon_st_pipeline_stage:U_PLINE\"" {  } { { "qsys_10g/synthesis/submodules/altera_eth_crc_rem.v" "U_PLINE" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_rem.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper\|altera_avalon_st_pipeline_stage:U_PLINE\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_eth_crc_rem:crc_stripper\|altera_avalon_st_pipeline_stage:U_PLINE\|altera_avalon_st_pipeline_base:core\"" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_packet_stripper qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_packet_stripper:packet_stripper " "Elaborating entity \"altera_packet_stripper\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_crc_pad_rem:rx_eth_crc_pad_rem\|altera_packet_stripper:packet_stripper\"" {  } { { "qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v" "packet_stripper" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_crc_pad_rem.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_packet_overflow_control qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_packet_overflow_control:rx_eth_packet_overflow_control " "Elaborating entity \"altera_eth_packet_overflow_control\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_packet_overflow_control:rx_eth_packet_overflow_control\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rx_eth_packet_overflow_control" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_delay qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_delay:rx_st_status_output_delay " "Elaborating entity \"altera_avalon_st_delay\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_delay:rx_st_status_output_delay\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rx_st_status_output_delay" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat:rx_st_error_adapter_stat " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_rx_st_error_adapter_stat:rx_st_error_adapter_stat\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rx_st_error_adapter_stat" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx:txrx_timing_adapter_link_fault_status_rx " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_rx:txrx_timing_adapter_link_fault_status_rx\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "txrx_timing_adapter_link_fault_status_rx" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_splitter:txrx_st_splitter_link_fault_status " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_st_splitter:txrx_st_splitter_link_fault_status\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "txrx_st_splitter_link_fault_status" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export:txrx_timing_adapter_link_fault_status_export " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export:txrx_timing_adapter_link_fault_status_export\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "txrx_timing_adapter_link_fault_status_export" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475615 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_valid qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv(81) " "Verilog HDL or VHDL warning at qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv(81): object \"out_valid\" assigned a value but never read" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513475615 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|qsys_10g_eth_10g_design_example_0_eth_10g_mac_txrx_timing_adapter_link_fault_status_export:txrx_timing_adapter_link_fault_status_export"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rxtx_dc_fifo_link_fault_status" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx:rxtx_timing_adapter_pauselen_rx " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx:rxtx_timing_adapter_pauselen_rx\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rxtx_timing_adapter_pauselen_rx" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475764 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv(82) " "Verilog HDL or VHDL warning at qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513475764 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac|qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_rx:rxtx_timing_adapter_pauselen_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rxtx_dc_fifo_pauselen" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx:rxtx_timing_adapter_pauselen_tx " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_rxtx_timing_adapter_pauselen_tx:rxtx_timing_adapter_pauselen_tx\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rxtx_timing_adapter_pauselen_tx" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "mm_interconnect_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513475923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:merlin_master_translator_avalon_universal_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:merlin_master_translator_avalon_universal_master_0_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" "merlin_master_translator_avalon_universal_master_0_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tx_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tx_bridge_s0_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" "tx_bridge_s0_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:merlin_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:merlin_master_translator_avalon_universal_master_0_agent\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" "merlin_master_translator_avalon_universal_master_0_agent" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:tx_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:tx_bridge_s0_agent\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" "tx_bridge_s0_agent" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:tx_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:tx_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:tx_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:tx_bridge_s0_agent_rsp_fifo\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" "tx_bridge_s0_agent_rsp_fifo" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:tx_bridge_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:tx_bridge_s0_agent_rdata_fifo\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" "tx_bridge_s0_agent_rdata_fifo" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router:router " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router:router\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" "router" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_default_decode qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router:router\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router:router\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" "router_001" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001_default_decode qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001:router_001\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001:router_001\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:merlin_master_translator_avalon_universal_master_0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:merlin_master_translator_avalon_universal_master_0_limiter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" "merlin_master_translator_avalon_universal_master_0_limiter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" "cmd_demux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" "cmd_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" "rsp_demux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" "rsp_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" "crosser" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0.v" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "mm_interconnect_1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:tx_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:tx_bridge_m0_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "tx_bridge_m0_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tx_eth_pkt_backpressure_control_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tx_eth_pkt_backpressure_control_csr_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "tx_eth_pkt_backpressure_control_csr_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tx_eth_pause_ctrl_gen_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tx_eth_pause_ctrl_gen_csr_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "tx_eth_pause_ctrl_gen_csr_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513476968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tx_eth_frame_decoder_avalom_mm_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tx_eth_frame_decoder_avalom_mm_csr_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "tx_eth_frame_decoder_avalom_mm_csr_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tx_eth_statistics_collector_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:tx_eth_statistics_collector_csr_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "tx_eth_statistics_collector_csr_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:tx_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:tx_bridge_m0_agent\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "tx_bridge_m0_agent" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:tx_eth_pkt_backpressure_control_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:tx_eth_pkt_backpressure_control_csr_agent\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "tx_eth_pkt_backpressure_control_csr_agent" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:tx_eth_pkt_backpressure_control_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:tx_eth_pkt_backpressure_control_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "tx_eth_pkt_backpressure_control_csr_agent_rsp_fifo" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:tx_eth_statistics_collector_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:tx_eth_statistics_collector_csr_agent_rsp_fifo\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "tx_eth_statistics_collector_csr_agent_rsp_fifo" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router:router " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router:router\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "router" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 2205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_default_decode qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router:router\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_default_decode\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router:router\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001:router_001\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "router_001" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001_default_decode qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001:router_001\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001_default_decode\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001:router_001\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:tx_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:tx_bridge_m0_limiter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "tx_bridge_m0_limiter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 2381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "cmd_demux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 2440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "cmd_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 2457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "rsp_demux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" "rsp_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1:mm_interconnect_1\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "mm_interconnect_2" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513477791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:rx_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:rx_bridge_m0_agent\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" "rx_bridge_m0_agent" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:rx_eth_pkt_backpressure_control_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:rx_eth_pkt_backpressure_control_csr_agent\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" "rx_eth_pkt_backpressure_control_csr_agent" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" 1156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router:router " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router:router\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" "router" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_default_decode qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router:router\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_default_decode\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router:router\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" "the_default_decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001:router_001\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" "router_001" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001_default_decode qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001:router_001\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001_default_decode\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001:router_001\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:rx_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:rx_bridge_m0_limiter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" "rx_bridge_m0_limiter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" "cmd_demux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" "cmd_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" 2187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" "rsp_demux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" 2306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" "rsp_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2.v" 2461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv" "arb" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2:mm_interconnect_2\|qsys_10g_eth_10g_design_example_0_eth_10g_mac_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_reset_controller:rst_controller\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" "rst_controller" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_10g_mac.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys_10g/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys_10g/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_loopback_composed qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_loopback_composed\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "eth_loopback_composed" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter:lc_splitter_timing_adapter " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_lc_splitter_timing_adapter:lc_splitter_timing_adapter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" "lc_splitter_timing_adapter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_avalon_st_splitter:local_splitter " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_avalon_st_splitter:local_splitter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" "local_splitter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_loopback qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_eth_loopback:line_loopback " "Elaborating entity \"altera_eth_loopback\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_eth_loopback:line_loopback\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" "line_loopback" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_eth_loopback.v(118) " "Verilog HDL assignment warning at altera_eth_loopback.v(118): truncated value with size 32 to match size of target (1)" {  } { { "qsys_10g/synthesis/submodules/altera_eth_loopback.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_loopback.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415513478977 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed|altera_eth_loopback:line_loopback"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter:line_lb_timing_adapter " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter:line_lb_timing_adapter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" "line_lb_timing_adapter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513478993 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_valid qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv(81) " "Verilog HDL or VHDL warning at qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv(81): object \"out_valid\" assigned a value but never read" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513478993 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_line_lb_timing_adapter:line_lb_timing_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_avalon_dc_fifo:dc_fifo_1 " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_avalon_dc_fifo:dc_fifo_1\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" "dc_fifo_1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_merlin_master_translator:mm_pipeline_bridge " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_merlin_master_translator:mm_pipeline_bridge\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" "mm_pipeline_bridge" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" "mm_interconnect_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_pipeline_bridge_avalon_universal_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_pipeline_bridge_avalon_universal_master_0_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" "mm_pipeline_bridge_avalon_universal_master_0_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:local_loopback_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:local_loopback_control_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" "local_loopback_control_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_pipeline_bridge_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_pipeline_bridge_avalon_universal_master_0_agent\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" "mm_pipeline_bridge_avalon_universal_master_0_agent" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:local_loopback_control_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:local_loopback_control_agent\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" "local_loopback_control_agent" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:local_loopback_control_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:local_loopback_control_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:local_loopback_control_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:local_loopback_control_agent_rsp_fifo\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" "local_loopback_control_agent_rsp_fifo" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router:router " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router:router\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" "router" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_default_decode qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router:router\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router:router\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" "router_001" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001_default_decode qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001:router_001\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001:router_001\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:mm_pipeline_bridge_avalon_universal_master_0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:mm_pipeline_bridge_avalon_universal_master_0_limiter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" "mm_pipeline_bridge_avalon_universal_master_0_limiter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" "cmd_demux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" "cmd_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" "rsp_demux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" "rsp_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" "crosser" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:tx_sc_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:tx_sc_fifo\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "tx_sc_fifo" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:rx_sc_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:rx_sc_fifo\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "rx_sc_fifo" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513479953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter:pa_pg_before_timing_adapter " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_pa_pg_before_timing_adapter:pa_pg_before_timing_adapter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "pa_pg_before_timing_adapter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter:pa_pg_after_timing_adapter " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter:pa_pg_after_timing_adapter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "pa_pg_after_timing_adapter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480115 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_valid qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv(81) " "Verilog HDL or VHDL warning at qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv(81): object \"out_valid\" assigned a value but never read" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter.sv" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415513480116 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|qsys_10g_eth_10g_design_example_0_pa_pg_after_timing_adapter:pa_pg_after_timing_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_fifo_pause_ctrl_adapter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_eth_fifo_pause_ctrl_adapter:eth_fifo_pause_ctrl_adapter " "Elaborating entity \"altera_eth_fifo_pause_ctrl_adapter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_eth_fifo_pause_ctrl_adapter:eth_fifo_pause_ctrl_adapter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "eth_fifo_pause_ctrl_adapter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_mdio qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_eth_mdio:eth_mdio " "Elaborating entity \"altera_eth_mdio\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_eth_mdio:eth_mdio\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "eth_mdio" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_eth_mdio.v(114) " "Verilog HDL assignment warning at altera_eth_mdio.v(114): truncated value with size 32 to match size of target (5)" {  } { { "qsys_10g/synthesis/submodules/altera_eth_mdio.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_eth_mdio.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415513480156 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_eth_mdio:eth_mdio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_mm_interconnect_0 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_mm_interconnect_0\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "mm_interconnect_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:altera_avalon_mm_bridge_avalon_universal_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:altera_avalon_mm_bridge_avalon_universal_master_0_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "altera_avalon_mm_bridge_avalon_universal_master_0_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altera_10gbaser_phy_mgmt_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altera_10gbaser_phy_mgmt_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "altera_10gbaser_phy_mgmt_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:eth_10g_mac_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:eth_10g_mac_csr_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "eth_10g_mac_csr_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:eth_loopback_composed_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:eth_loopback_composed_csr_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "eth_loopback_composed_csr_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tx_sc_fifo_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tx_sc_fifo_csr_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "tx_sc_fifo_csr_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:eth_mdio_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:eth_mdio_csr_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "eth_mdio_csr_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:altera_avalon_mm_bridge_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:altera_avalon_mm_bridge_avalon_universal_master_0_agent\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "altera_avalon_mm_bridge_avalon_universal_master_0_agent" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:altera_10gbaser_phy_mgmt_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:altera_10gbaser_phy_mgmt_agent\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "altera_10gbaser_phy_mgmt_agent" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:altera_10gbaser_phy_mgmt_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:altera_10gbaser_phy_mgmt_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altera_10gbaser_phy_mgmt_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altera_10gbaser_phy_mgmt_agent_rsp_fifo\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "altera_10gbaser_phy_mgmt_agent_rsp_fifo" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router:router " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router:router\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "router" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_default_decode qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router:router\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router:router\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001 qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "router_001" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001_default_decode qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001:router_001\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001:router_001\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:altera_avalon_mm_bridge_avalon_universal_master_0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:altera_avalon_mm_bridge_avalon_universal_master_0_limiter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "altera_avalon_mm_bridge_avalon_universal_master_0_limiter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 1977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "cmd_demux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 2024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "cmd_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 2041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513480986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "rsp_demux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "rsp_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 2275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" "crosser" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0_mm_interconnect_0.v" 2309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge qsys_10g:ETH10G_TOP\|altera_avalon_mm_bridge:mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"qsys_10g:ETH10G_TOP\|altera_avalon_mm_bridge:mm_bridge\"" {  } { { "qsys_10g/synthesis/qsys_10g.v" "mm_bridge" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_mm_interconnect_0 qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_10g_mm_interconnect_0\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_10g/synthesis/qsys_10g.v" "mm_interconnect_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_m0_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" "mm_bridge_m0_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:eth_10g_design_example_0_mm_pipeline_bridge_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:eth_10g_design_example_0_mm_pipeline_bridge_translator\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" "eth_10g_design_example_0_mm_pipeline_bridge_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_bridge_m0_agent\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" "mm_bridge_m0_agent" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:eth_10g_design_example_0_mm_pipeline_bridge_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:eth_10g_design_example_0_mm_pipeline_bridge_agent\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" "eth_10g_design_example_0_mm_pipeline_bridge_agent" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:eth_10g_design_example_0_mm_pipeline_bridge_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:eth_10g_design_example_0_mm_pipeline_bridge_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" "eth_10g_design_example_0_mm_pipeline_bridge_agent_rsp_fifo" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_mm_interconnect_0_router qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|qsys_10g_mm_interconnect_0_router:router " "Elaborating entity \"qsys_10g_mm_interconnect_0_router\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|qsys_10g_mm_interconnect_0_router:router\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" "router" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_mm_interconnect_0_router_default_decode qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|qsys_10g_mm_interconnect_0_router:router\|qsys_10g_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_10g_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|qsys_10g_mm_interconnect_0_router:router\|qsys_10g_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_mm_interconnect_0_router_001 qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|qsys_10g_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_10g_mm_interconnect_0_router_001\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|qsys_10g_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" "router_001" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_mm_interconnect_0_router_001_default_decode qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|qsys_10g_mm_interconnect_0_router_001:router_001\|qsys_10g_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_10g_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|qsys_10g_mm_interconnect_0_router_001:router_001\|qsys_10g_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" "eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full_13_1 qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_full_13_1\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\"" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_full.the_ba_13_1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 altera_merlin_burst_adapter_13_1.sv(996) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(996): truncated value with size 6 to match size of target (1)" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415513481834 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:eth_10g_design_example_0_mm_pipeline_bridge_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_mm_interconnect_0_cmd_demux qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|qsys_10g_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_10g_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|qsys_10g_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" "cmd_demux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_mm_interconnect_0_cmd_mux qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|qsys_10g_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_10g_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|qsys_10g_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" "cmd_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513481993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_10g_mm_interconnect_0_rsp_mux qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|qsys_10g_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_10g_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_10g:ETH10G_TOP\|qsys_10g_mm_interconnect_0:mm_interconnect_0\|qsys_10g_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" "rsp_mux" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_mm_interconnect_0.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_gen avalon_gen:AVALON_GEN_TOP " "Elaborating entity \"avalon_gen\" for hierarchy \"avalon_gen:AVALON_GEN_TOP\"" {  } { { "CHIP.v" "AVALON_GEN_TOP" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge avalon_gen:AVALON_GEN_TOP\|altera_avalon_mm_bridge:mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"avalon_gen:AVALON_GEN_TOP\|altera_avalon_mm_bridge:mm_bridge\"" {  } { { "avalon_gen/synthesis/avalon_gen.v" "mm_bridge" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_gen_onchip_memory2_0 avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"avalon_gen_onchip_memory2_0\" for hierarchy \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\"" {  } { { "avalon_gen/synthesis/avalon_gen.v" "onchip_memory2_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "the_altsyncram" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513482155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482156 ""}  } { { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513482156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ape1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ape1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ape1 " "Found entity 1: altsyncram_ape1" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513482217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513482217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ape1 avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated " "Elaborating entity \"altsyncram_ape1\" for hierarchy \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_st_gen avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|avalon_st_gen:GEN " "Elaborating entity \"avalon_st_gen\" for hierarchy \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|avalon_st_gen:GEN\"" {  } { { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "GEN" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482272 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "source_addr1 avalon_st_gen.v(246) " "Verilog HDL Always Construct warning at avalon_st_gen.v(246): inferring latch(es) for variable \"source_addr1\", which holds its previous value in one or more paths through the always construct" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415513482276 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "destination_addr1 avalon_st_gen.v(264) " "Verilog HDL Always Construct warning at avalon_st_gen.v(264): inferring latch(es) for variable \"destination_addr1\", which holds its previous value in one or more paths through the always construct" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415513482276 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rand_seed2 avalon_st_gen.v(328) " "Verilog HDL Always Construct warning at avalon_st_gen.v(328): inferring latch(es) for variable \"rand_seed2\", which holds its previous value in one or more paths through the always construct" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 328 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415513482278 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "avalon_st_gen.v(351) " "Verilog HDL Case Statement warning at avalon_st_gen.v(351): can't check case statement for completeness because the case expression has too many possible states" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 351 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1415513482314 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rand_seed2\[28\] avalon_st_gen.v(328) " "Inferred latch for \"rand_seed2\[28\]\" at avalon_st_gen.v(328)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482342 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rand_seed2\[29\] avalon_st_gen.v(328) " "Inferred latch for \"rand_seed2\[29\]\" at avalon_st_gen.v(328)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482342 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rand_seed2\[30\] avalon_st_gen.v(328) " "Inferred latch for \"rand_seed2\[30\]\" at avalon_st_gen.v(328)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482342 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rand_seed2\[31\] avalon_st_gen.v(328) " "Inferred latch for \"rand_seed2\[31\]\" at avalon_st_gen.v(328)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 328 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482342 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_addr1\[16\] avalon_st_gen.v(264) " "Inferred latch for \"destination_addr1\[16\]\" at avalon_st_gen.v(264)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482344 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_addr1\[17\] avalon_st_gen.v(264) " "Inferred latch for \"destination_addr1\[17\]\" at avalon_st_gen.v(264)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482344 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_addr1\[18\] avalon_st_gen.v(264) " "Inferred latch for \"destination_addr1\[18\]\" at avalon_st_gen.v(264)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482344 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_addr1\[19\] avalon_st_gen.v(264) " "Inferred latch for \"destination_addr1\[19\]\" at avalon_st_gen.v(264)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482344 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_addr1\[20\] avalon_st_gen.v(264) " "Inferred latch for \"destination_addr1\[20\]\" at avalon_st_gen.v(264)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482345 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_addr1\[21\] avalon_st_gen.v(264) " "Inferred latch for \"destination_addr1\[21\]\" at avalon_st_gen.v(264)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482345 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_addr1\[22\] avalon_st_gen.v(264) " "Inferred latch for \"destination_addr1\[22\]\" at avalon_st_gen.v(264)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482345 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_addr1\[23\] avalon_st_gen.v(264) " "Inferred latch for \"destination_addr1\[23\]\" at avalon_st_gen.v(264)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482345 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_addr1\[24\] avalon_st_gen.v(264) " "Inferred latch for \"destination_addr1\[24\]\" at avalon_st_gen.v(264)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482345 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_addr1\[25\] avalon_st_gen.v(264) " "Inferred latch for \"destination_addr1\[25\]\" at avalon_st_gen.v(264)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482345 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_addr1\[26\] avalon_st_gen.v(264) " "Inferred latch for \"destination_addr1\[26\]\" at avalon_st_gen.v(264)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482345 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_addr1\[27\] avalon_st_gen.v(264) " "Inferred latch for \"destination_addr1\[27\]\" at avalon_st_gen.v(264)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482345 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_addr1\[28\] avalon_st_gen.v(264) " "Inferred latch for \"destination_addr1\[28\]\" at avalon_st_gen.v(264)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482345 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_addr1\[29\] avalon_st_gen.v(264) " "Inferred latch for \"destination_addr1\[29\]\" at avalon_st_gen.v(264)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482346 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_addr1\[30\] avalon_st_gen.v(264) " "Inferred latch for \"destination_addr1\[30\]\" at avalon_st_gen.v(264)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482346 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "destination_addr1\[31\] avalon_st_gen.v(264) " "Inferred latch for \"destination_addr1\[31\]\" at avalon_st_gen.v(264)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 264 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482346 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addr1\[16\] avalon_st_gen.v(246) " "Inferred latch for \"source_addr1\[16\]\" at avalon_st_gen.v(246)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482347 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addr1\[17\] avalon_st_gen.v(246) " "Inferred latch for \"source_addr1\[17\]\" at avalon_st_gen.v(246)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482347 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addr1\[18\] avalon_st_gen.v(246) " "Inferred latch for \"source_addr1\[18\]\" at avalon_st_gen.v(246)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482347 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addr1\[19\] avalon_st_gen.v(246) " "Inferred latch for \"source_addr1\[19\]\" at avalon_st_gen.v(246)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482347 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addr1\[20\] avalon_st_gen.v(246) " "Inferred latch for \"source_addr1\[20\]\" at avalon_st_gen.v(246)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482347 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addr1\[21\] avalon_st_gen.v(246) " "Inferred latch for \"source_addr1\[21\]\" at avalon_st_gen.v(246)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482347 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addr1\[22\] avalon_st_gen.v(246) " "Inferred latch for \"source_addr1\[22\]\" at avalon_st_gen.v(246)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482347 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addr1\[23\] avalon_st_gen.v(246) " "Inferred latch for \"source_addr1\[23\]\" at avalon_st_gen.v(246)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482347 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addr1\[24\] avalon_st_gen.v(246) " "Inferred latch for \"source_addr1\[24\]\" at avalon_st_gen.v(246)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482347 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addr1\[25\] avalon_st_gen.v(246) " "Inferred latch for \"source_addr1\[25\]\" at avalon_st_gen.v(246)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482348 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addr1\[26\] avalon_st_gen.v(246) " "Inferred latch for \"source_addr1\[26\]\" at avalon_st_gen.v(246)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482348 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addr1\[27\] avalon_st_gen.v(246) " "Inferred latch for \"source_addr1\[27\]\" at avalon_st_gen.v(246)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482348 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addr1\[28\] avalon_st_gen.v(246) " "Inferred latch for \"source_addr1\[28\]\" at avalon_st_gen.v(246)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482348 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addr1\[29\] avalon_st_gen.v(246) " "Inferred latch for \"source_addr1\[29\]\" at avalon_st_gen.v(246)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482348 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addr1\[30\] avalon_st_gen.v(246) " "Inferred latch for \"source_addr1\[30\]\" at avalon_st_gen.v(246)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482348 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "source_addr1\[31\] avalon_st_gen.v(246) " "Inferred latch for \"source_addr1\[31\]\" at avalon_st_gen.v(246)" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415513482348 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|avalon_st_gen:GEN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prbs23 avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|avalon_st_gen:GEN\|prbs23:prbs_tx0 " "Elaborating entity \"prbs23\" for hierarchy \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|avalon_st_gen:GEN\|prbs23:prbs_tx0\"" {  } { { "avalon_gen/synthesis/avalon_st_gen.v" "prbs_tx0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_st_gen.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_gen_mm_interconnect_0 avalon_gen:AVALON_GEN_TOP\|avalon_gen_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"avalon_gen_mm_interconnect_0\" for hierarchy \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_mm_interconnect_0:mm_interconnect_0\"" {  } { { "avalon_gen/synthesis/avalon_gen.v" "mm_interconnect_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avalon_gen:AVALON_GEN_TOP\|avalon_gen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_m0_translator\"" {  } { { "avalon_gen/synthesis/submodules/avalon_gen_mm_interconnect_0.v" "mm_bridge_m0_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_mm_interconnect_0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_gen:AVALON_GEN_TOP\|avalon_gen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "avalon_gen/synthesis/submodules/avalon_gen_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_mm_interconnect_0.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avalon_gen:AVALON_GEN_TOP\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avalon_gen:AVALON_GEN_TOP\|altera_reset_controller:rst_controller\"" {  } { { "avalon_gen/synthesis/avalon_gen.v" "rst_controller" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_gen:AVALON_GEN_TOP\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_gen:AVALON_GEN_TOP\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "avalon_gen/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_gen:AVALON_GEN_TOP\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_gen:AVALON_GEN_TOP\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "avalon_gen/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_mon avalon_mon:AVALON_MON_TOP " "Elaborating entity \"avalon_mon\" for hierarchy \"avalon_mon:AVALON_MON_TOP\"" {  } { { "CHIP.v" "AVALON_MON_TOP" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge avalon_mon:AVALON_MON_TOP\|altera_avalon_mm_bridge:mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"avalon_mon:AVALON_MON_TOP\|altera_avalon_mm_bridge:mm_bridge\"" {  } { { "avalon_mon/synthesis/avalon_mon.v" "mm_bridge" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_mon_onchip_memory2_0 avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"avalon_mon_onchip_memory2_0\" for hierarchy \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\"" {  } { { "avalon_mon/synthesis/avalon_mon.v" "onchip_memory2_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "the_altsyncram" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513482661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482661 ""}  } { { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513482661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_st_mon avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|avalon_st_mon:MON " "Elaborating entity \"avalon_st_mon\" for hierarchy \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|avalon_st_mon:MON\"" {  } { { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "MON" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482676 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rx_mac_status avalon_st_mon.v(101) " "Verilog HDL warning at avalon_st_mon.v(101): object rx_mac_status used but never assigned" {  } { { "avalon_mon/synthesis/avalon_st_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_st_mon.v" 101 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415513482677 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|avalon_st_mon:MON"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "avalon_st_mon.v(151) " "Verilog HDL Case Statement warning at avalon_st_mon.v(151): can't check case statement for completeness because the case expression has too many possible states" {  } { { "avalon_mon/synthesis/avalon_st_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_st_mon.v" 151 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1415513482678 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|avalon_st_mon:MON"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "avalon_st_mon.v(274) " "Verilog HDL Case Statement warning at avalon_st_mon.v(274): can't check case statement for completeness because the case expression has too many possible states" {  } { { "avalon_mon/synthesis/avalon_st_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_st_mon.v" 274 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1415513482688 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|avalon_st_mon:MON"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rx_mac_status\[38..0\] 0 avalon_st_mon.v(101) " "Net \"rx_mac_status\[38..0\]\" at avalon_st_mon.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "avalon_mon/synthesis/avalon_st_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_st_mon.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1415513482736 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|avalon_st_mon:MON"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_mon_mm_interconnect_0 avalon_mon:AVALON_MON_TOP\|avalon_mon_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"avalon_mon_mm_interconnect_0\" for hierarchy \"avalon_mon:AVALON_MON_TOP\|avalon_mon_mm_interconnect_0:mm_interconnect_0\"" {  } { { "avalon_mon/synthesis/avalon_mon.v" "mm_interconnect_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avalon_mon:AVALON_MON_TOP\|avalon_mon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avalon_mon:AVALON_MON_TOP\|avalon_mon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_m0_translator\"" {  } { { "avalon_mon/synthesis/submodules/avalon_mon_mm_interconnect_0.v" "mm_bridge_m0_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_mm_interconnect_0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_mon:AVALON_MON_TOP\|avalon_mon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_mon:AVALON_MON_TOP\|avalon_mon_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "avalon_mon/synthesis/submodules/avalon_mon_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_mm_interconnect_0.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avalon_mon:AVALON_MON_TOP\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avalon_mon:AVALON_MON_TOP\|altera_reset_controller:rst_controller\"" {  } { { "avalon_mon/synthesis/avalon_mon.v" "rst_controller" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_mon:AVALON_MON_TOP\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_mon:AVALON_MON_TOP\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "avalon_mon/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_mon:AVALON_MON_TOP\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_mon:AVALON_MON_TOP\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "avalon_mon/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513482960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_sysctrl avalon_sysctrl:AVALON_SYSCTRL_TOP_ " "Elaborating entity \"avalon_sysctrl\" for hierarchy \"avalon_sysctrl:AVALON_SYSCTRL_TOP_\"" {  } { { "CHIP.v" "AVALON_SYSCTRL_TOP_" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge avalon_sysctrl:AVALON_SYSCTRL_TOP_\|altera_avalon_mm_bridge:mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"avalon_sysctrl:AVALON_SYSCTRL_TOP_\|altera_avalon_mm_bridge:mm_bridge\"" {  } { { "avalon_sysctrl/synthesis/avalon_sysctrl.v" "mm_bridge" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/avalon_sysctrl.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_sysctrl_onchip_memory2_0 avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"avalon_sysctrl_onchip_memory2_0\" for hierarchy \"avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\"" {  } { { "avalon_sysctrl/synthesis/avalon_sysctrl.v" "onchip_memory2_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/avalon_sysctrl.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "avalon_sysctrl/synthesis/submodules/avalon_sysctrl_onchip_memory2_0.v" "the_altsyncram" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/avalon_sysctrl_onchip_memory2_0.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "avalon_sysctrl/synthesis/submodules/avalon_sysctrl_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/avalon_sysctrl_onchip_memory2_0.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513490303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490304 ""}  } { { "avalon_sysctrl/synthesis/submodules/avalon_sysctrl_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/avalon_sysctrl_onchip_memory2_0.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513490304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uve1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uve1 " "Found entity 1: altsyncram_uve1" {  } { { "db/altsyncram_uve1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_uve1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513490363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513490363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uve1 avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uve1:auto_generated " "Elaborating entity \"altsyncram_uve1\" for hierarchy \"avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_uve1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_sysctrl_mm_interconnect_0 avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"avalon_sysctrl_mm_interconnect_0\" for hierarchy \"avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_mm_interconnect_0:mm_interconnect_0\"" {  } { { "avalon_sysctrl/synthesis/avalon_sysctrl.v" "mm_interconnect_0" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/avalon_sysctrl.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_m0_translator\"" {  } { { "avalon_sysctrl/synthesis/submodules/avalon_sysctrl_mm_interconnect_0.v" "mm_bridge_m0_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/avalon_sysctrl_mm_interconnect_0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_sysctrl:AVALON_SYSCTRL_TOP_\|avalon_sysctrl_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "avalon_sysctrl/synthesis/submodules/avalon_sysctrl_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/avalon_sysctrl_mm_interconnect_0.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avalon_sysctrl:AVALON_SYSCTRL_TOP_\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avalon_sysctrl:AVALON_SYSCTRL_TOP_\|altera_reset_controller:rst_controller\"" {  } { { "avalon_sysctrl/synthesis/avalon_sysctrl.v" "rst_controller" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/avalon_sysctrl.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_sysctrl:AVALON_SYSCTRL_TOP_\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_sysctrl:AVALON_SYSCTRL_TOP_\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "avalon_sysctrl/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_sysctrl:AVALON_SYSCTRL_TOP_\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_sysctrl:AVALON_SYSCTRL_TOP_\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "avalon_sysctrl/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_sysctrl/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_dc_fifo avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP " "Elaborating entity \"avalon_dc_fifo\" for hierarchy \"avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\"" {  } { { "CHIP.v" "AVALON_DC_FIFO_TX_TOP" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_avalon_dc_fifo:dc_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_avalon_dc_fifo:dc_fifo\"" {  } { { "avalon_dc_fifo/synthesis/avalon_dc_fifo.v" "dc_fifo" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/avalon_dc_fifo.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_avalon_dc_fifo:dc_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_avalon_dc_fifo:dc_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "avalon_dc_fifo/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_avalon_dc_fifo:dc_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_avalon_dc_fifo:dc_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "avalon_dc_fifo/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_avalon_dc_fifo:dc_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborated megafunction instantiation \"avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_avalon_dc_fifo:dc_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "avalon_dc_fifo/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513490714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_avalon_dc_fifo:dc_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Instantiated megafunction \"avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_avalon_dc_fifo:dc_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490714 ""}  } { { "avalon_dc_fifo/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513490714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_reset_controller:rst_controller\"" {  } { { "avalon_dc_fifo/synthesis/avalon_dc_fifo.v" "rst_controller" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/avalon_dc_fifo.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "avalon_dc_fifo/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "avalon_dc_fifo/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_dc_fifo/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513490869 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[167\] " "Net \"slave_if_address\[167\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[167\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[166\] " "Net \"slave_if_address\[166\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[166\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[165\] " "Net \"slave_if_address\[165\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[165\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[164\] " "Net \"slave_if_address\[164\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[164\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[163\] " "Net \"slave_if_address\[163\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[163\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[162\] " "Net \"slave_if_address\[162\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[162\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[143\] " "Net \"slave_if_address\[143\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[143\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[142\] " "Net \"slave_if_address\[142\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[142\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[141\] " "Net \"slave_if_address\[141\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[141\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[140\] " "Net \"slave_if_address\[140\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[140\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[139\] " "Net \"slave_if_address\[139\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[139\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[138\] " "Net \"slave_if_address\[138\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[138\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[119\] " "Net \"slave_if_address\[119\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[119\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[118\] " "Net \"slave_if_address\[118\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[118\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[117\] " "Net \"slave_if_address\[117\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[117\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[116\] " "Net \"slave_if_address\[116\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[116\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[115\] " "Net \"slave_if_address\[115\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[115\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[114\] " "Net \"slave_if_address\[114\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[114\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[71\] " "Net \"slave_if_address\[71\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[71\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[70\] " "Net \"slave_if_address\[70\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[70\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[69\] " "Net \"slave_if_address\[69\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[69\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[68\] " "Net \"slave_if_address\[68\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[68\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[67\] " "Net \"slave_if_address\[67\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[67\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[66\] " "Net \"slave_if_address\[66\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[66\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[47\] " "Net \"slave_if_address\[47\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[47\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[46\] " "Net \"slave_if_address\[46\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[46\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[45\] " "Net \"slave_if_address\[45\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[45\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[44\] " "Net \"slave_if_address\[44\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[44\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[43\] " "Net \"slave_if_address\[43\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[43\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[42\] " "Net \"slave_if_address\[42\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[42\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513504999 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[167\] " "Net \"slave_if_address\[167\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[167\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[166\] " "Net \"slave_if_address\[166\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[166\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[165\] " "Net \"slave_if_address\[165\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[165\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[164\] " "Net \"slave_if_address\[164\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[164\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[163\] " "Net \"slave_if_address\[163\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[163\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[162\] " "Net \"slave_if_address\[162\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[162\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[143\] " "Net \"slave_if_address\[143\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[143\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[142\] " "Net \"slave_if_address\[142\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[142\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[141\] " "Net \"slave_if_address\[141\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[141\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[140\] " "Net \"slave_if_address\[140\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[140\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[139\] " "Net \"slave_if_address\[139\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[139\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[138\] " "Net \"slave_if_address\[138\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[138\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[119\] " "Net \"slave_if_address\[119\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[119\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[118\] " "Net \"slave_if_address\[118\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[118\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[117\] " "Net \"slave_if_address\[117\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[117\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[116\] " "Net \"slave_if_address\[116\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[116\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[115\] " "Net \"slave_if_address\[115\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[115\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[114\] " "Net \"slave_if_address\[114\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[114\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[71\] " "Net \"slave_if_address\[71\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[71\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[70\] " "Net \"slave_if_address\[70\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[70\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[69\] " "Net \"slave_if_address\[69\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[69\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[68\] " "Net \"slave_if_address\[68\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[68\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[67\] " "Net \"slave_if_address\[67\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[67\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[66\] " "Net \"slave_if_address\[66\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[66\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[47\] " "Net \"slave_if_address\[47\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[47\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[46\] " "Net \"slave_if_address\[46\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[46\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[45\] " "Net \"slave_if_address\[45\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[45\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[44\] " "Net \"slave_if_address\[44\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[44\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[43\] " "Net \"slave_if_address\[43\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[43\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[42\] " "Net \"slave_if_address\[42\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[42\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505018 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[167\] " "Net \"slave_if_address\[167\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[167\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[166\] " "Net \"slave_if_address\[166\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[166\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[165\] " "Net \"slave_if_address\[165\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[165\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[164\] " "Net \"slave_if_address\[164\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[164\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[163\] " "Net \"slave_if_address\[163\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[163\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[162\] " "Net \"slave_if_address\[162\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[162\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[143\] " "Net \"slave_if_address\[143\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[143\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[142\] " "Net \"slave_if_address\[142\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[142\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[141\] " "Net \"slave_if_address\[141\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[141\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[140\] " "Net \"slave_if_address\[140\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[140\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[139\] " "Net \"slave_if_address\[139\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[139\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[138\] " "Net \"slave_if_address\[138\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[138\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[119\] " "Net \"slave_if_address\[119\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[119\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[118\] " "Net \"slave_if_address\[118\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[118\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[117\] " "Net \"slave_if_address\[117\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[117\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[116\] " "Net \"slave_if_address\[116\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[116\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[115\] " "Net \"slave_if_address\[115\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[115\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[114\] " "Net \"slave_if_address\[114\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[114\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[71\] " "Net \"slave_if_address\[71\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[71\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[70\] " "Net \"slave_if_address\[70\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[70\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[69\] " "Net \"slave_if_address\[69\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[69\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[68\] " "Net \"slave_if_address\[68\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[68\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[67\] " "Net \"slave_if_address\[67\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[67\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[66\] " "Net \"slave_if_address\[66\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[66\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[47\] " "Net \"slave_if_address\[47\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[47\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[46\] " "Net \"slave_if_address\[46\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[46\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[45\] " "Net \"slave_if_address\[45\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[45\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[44\] " "Net \"slave_if_address\[44\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[44\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[43\] " "Net \"slave_if_address\[43\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[43\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "slave_if_address\[42\] " "Net \"slave_if_address\[42\]\" is missing source, defaulting to GND" {  } { { "CHIP.v" "slave_if_address\[42\]" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1415513505034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q384.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q384.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q384 " "Found entity 1: altsyncram_q384" {  } { { "db/altsyncram_q384.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_q384.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513510875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513510875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dec " "Found entity 1: mux_dec" {  } { { "db/mux_dec.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/mux_dec.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513511715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513511715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1hf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1hf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1hf " "Found entity 1: decode_1hf" {  } { { "db/decode_1hf.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/decode_1hf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513511837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513511837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r3i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r3i " "Found entity 1: cntr_r3i" {  } { { "db/cntr_r3i.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/cntr_r3i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513512080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513512080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_j2c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_j2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_j2c " "Found entity 1: cmpr_j2c" {  } { { "db/cmpr_j2c.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/cmpr_j2c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513512288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513512288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sqi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sqi " "Found entity 1: cntr_sqi" {  } { { "db/cntr_sqi.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/cntr_sqi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513512410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513512410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02i " "Found entity 1: cntr_02i" {  } { { "db/cntr_02i.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/cntr_02i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513512649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513512649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f2c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f2c " "Found entity 1: cmpr_f2c" {  } { { "db/cmpr_f2c.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/cmpr_f2c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513512759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513512759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mki " "Found entity 1: cntr_mki" {  } { { "db/cntr_mki.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/cntr_mki.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513512902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513512902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b2c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b2c " "Found entity 1: cmpr_b2c" {  } { { "db/cmpr_b2c.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/cmpr_b2c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513512986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513512986 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513513670 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[0\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[1\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[2\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[3\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[4\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[5\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[6\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[7\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[8\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[9\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[10\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[11\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[12\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[13\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[14\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[15\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[16\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 375 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[17\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[18\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[19\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[20\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[21\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 480 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[22\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[23\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[24\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[25\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[26\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 585 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[27\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[28\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[29\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 648 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[30\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[31\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP_2\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 564 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP_2|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[0\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[1\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[2\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[3\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[4\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[5\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[6\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[7\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[8\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[9\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[10\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[11\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[12\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[13\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[14\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[15\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[16\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 375 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[17\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[18\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[19\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[20\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[21\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 480 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[22\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[23\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[24\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[25\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[26\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 585 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[27\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[28\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[29\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 648 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[30\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[31\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP_2\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 530 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP_2|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\|dcfifo_tkp1:auto_generated\|altsyncram_ej91:fifo_ram\|q_b\[72\] " "Synthesized away node \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\|dcfifo_tkp1:auto_generated\|altsyncram_ej91:fifo_ram\|q_b\[72\]\"" {  } { { "db/altsyncram_ej91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ej91.tdf" 2346 2 0 } } { "db/dcfifo_tkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_tkp1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv" 463 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" 316 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 315 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } } { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } } { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } } { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } } { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 504 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_tkp1:auto_generated|altsyncram_ej91:fifo_ram|ram_block5a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[72\] " "Synthesized away node \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[72\]\"" {  } { { "db/altsyncram_aj91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_aj91.tdf" 2346 2 0 } } { "db/dcfifo_pkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 478 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 104 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 463 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 256 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } } { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } } { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } } { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } } { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 504 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_pkp1:auto_generated|altsyncram_aj91:fifo_ram|ram_block9a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[74\] " "Synthesized away node \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[74\]\"" {  } { { "db/altsyncram_aj91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_aj91.tdf" 2410 2 0 } } { "db/dcfifo_pkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 478 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 104 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 463 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 256 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } } { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } } { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } } { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } } { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 504 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_pkp1:auto_generated|altsyncram_aj91:fifo_ram|ram_block9a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[75\] " "Synthesized away node \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[75\]\"" {  } { { "db/altsyncram_aj91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_aj91.tdf" 2442 2 0 } } { "db/dcfifo_pkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 478 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 104 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 463 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 256 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } } { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } } { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } } { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } } { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 504 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_pkp1:auto_generated|altsyncram_aj91:fifo_ram|ram_block9a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[76\] " "Synthesized away node \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[76\]\"" {  } { { "db/altsyncram_aj91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_aj91.tdf" 2474 2 0 } } { "db/dcfifo_pkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 478 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 104 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 463 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 256 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } } { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } } { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } } { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } } { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 504 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_pkp1:auto_generated|altsyncram_aj91:fifo_ram|ram_block9a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[77\] " "Synthesized away node \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[77\]\"" {  } { { "db/altsyncram_aj91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_aj91.tdf" 2506 2 0 } } { "db/dcfifo_pkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 478 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 104 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 463 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 256 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } } { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } } { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } } { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } } { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 504 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_pkp1:auto_generated|altsyncram_aj91:fifo_ram|ram_block9a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[78\] " "Synthesized away node \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[78\]\"" {  } { { "db/altsyncram_aj91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_aj91.tdf" 2538 2 0 } } { "db/dcfifo_pkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 478 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 104 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 463 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 256 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } } { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } } { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } } { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } } { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 504 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_pkp1:auto_generated|altsyncram_aj91:fifo_ram|ram_block9a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[79\] " "Synthesized away node \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[79\]\"" {  } { { "db/altsyncram_aj91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_aj91.tdf" 2570 2 0 } } { "db/dcfifo_pkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 478 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 104 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 463 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 256 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } } { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } } { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } } { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } } { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 504 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|qsys_10g:ETH10G_TOP_2|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_pkp1:auto_generated|altsyncram_aj91:fifo_ram|ram_block9a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[0\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[1\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[2\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[3\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[4\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[5\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[6\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[7\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[8\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[9\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[10\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[11\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[12\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[13\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[14\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[15\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[16\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 375 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[17\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[18\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[19\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[20\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[21\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 480 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[22\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[23\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[24\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[25\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[26\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 585 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[27\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[28\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[29\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 648 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[30\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[31\] " "Synthesized away node \"avalon_mon:AVALON_MON_TOP\|avalon_mon_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/submodules/avalon_mon_onchip_memory2_0.v" 102 0 0 } } { "avalon_mon/synthesis/avalon_mon.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_mon/synthesis/avalon_mon.v" 115 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_mon:AVALON_MON_TOP|avalon_mon_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[0\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[1\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[2\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[3\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[4\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[5\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[6\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[7\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[8\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 207 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[9\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[10\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[11\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[12\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 291 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[13\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[14\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[15\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[16\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 375 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[17\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[18\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[19\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[20\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[21\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 480 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[22\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[23\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[24\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[25\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[26\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 585 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[27\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[28\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 627 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[29\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 648 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[30\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[31\] " "Synthesized away node \"avalon_gen:AVALON_GEN_TOP\|avalon_gen_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ape1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ape1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ape1.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/submodules/avalon_gen_onchip_memory2_0.v" 85 0 0 } } { "avalon_gen/synthesis/avalon_gen.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/avalon_gen/synthesis/avalon_gen.v" 103 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 411 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|avalon_gen:AVALON_GEN_TOP|avalon_gen_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ape1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\|dcfifo_tkp1:auto_generated\|altsyncram_ej91:fifo_ram\|q_b\[72\] " "Synthesized away node \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_tx_top:tx_top\|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp\|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga\|dcfifo:dcfifo_componenet\|dcfifo_tkp1:auto_generated\|altsyncram_ej91:fifo_ram\|q_b\[72\]\"" {  } { { "db/altsyncram_ej91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ej91.tdf" 2346 2 0 } } { "db/dcfifo_tkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_tkp1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_clockcomp.sv" 463 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_tx_top.v" 316 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 315 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } } { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } } { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } } { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } } { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_tx_top:tx_top|altera_10gbaser_phy_clockcomp:tx_altera_10gbaser_phy_clockcomp|altera_10gbaser_phy_async_fifo_fpga:altera_10gbaser_phy_async_fifo_fpga|dcfifo:dcfifo_componenet|dcfifo_tkp1:auto_generated|altsyncram_ej91:fifo_ram|ram_block5a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[72\] " "Synthesized away node \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[72\]\"" {  } { { "db/altsyncram_aj91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_aj91.tdf" 2346 2 0 } } { "db/dcfifo_pkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 478 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 104 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 463 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 256 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } } { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } } { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } } { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } } { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_pkp1:auto_generated|altsyncram_aj91:fifo_ram|ram_block9a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[74\] " "Synthesized away node \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[74\]\"" {  } { { "db/altsyncram_aj91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_aj91.tdf" 2410 2 0 } } { "db/dcfifo_pkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 478 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 104 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 463 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 256 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } } { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } } { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } } { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } } { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_pkp1:auto_generated|altsyncram_aj91:fifo_ram|ram_block9a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[75\] " "Synthesized away node \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[75\]\"" {  } { { "db/altsyncram_aj91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_aj91.tdf" 2442 2 0 } } { "db/dcfifo_pkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 478 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 104 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 463 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 256 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } } { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } } { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } } { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } } { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_pkp1:auto_generated|altsyncram_aj91:fifo_ram|ram_block9a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[76\] " "Synthesized away node \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[76\]\"" {  } { { "db/altsyncram_aj91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_aj91.tdf" 2474 2 0 } } { "db/dcfifo_pkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 478 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 104 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 463 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 256 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } } { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } } { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } } { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } } { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_pkp1:auto_generated|altsyncram_aj91:fifo_ram|ram_block9a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[77\] " "Synthesized away node \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[77\]\"" {  } { { "db/altsyncram_aj91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_aj91.tdf" 2506 2 0 } } { "db/dcfifo_pkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 478 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 104 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 463 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 256 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } } { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } } { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } } { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } } { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_pkp1:auto_generated|altsyncram_aj91:fifo_ram|ram_block9a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[78\] " "Synthesized away node \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[78\]\"" {  } { { "db/altsyncram_aj91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_aj91.tdf" 2538 2 0 } } { "db/dcfifo_pkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 478 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 104 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 463 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 256 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } } { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } } { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } } { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } } { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_pkp1:auto_generated|altsyncram_aj91:fifo_ram|ram_block9a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[79\] " "Synthesized away node \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp\|altera_10gbaser_phy_rx_fifo:av_rx_fifo\|altera_10gbaser_phy_async_fifo_fpga:async_fifo\|dcfifo:dcfifo_componenet\|dcfifo_pkp1:auto_generated\|altsyncram_aj91:fifo_ram\|q_b\[79\]\"" {  } { { "db/altsyncram_aj91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_aj91.tdf" 2570 2 0 } } { "db/dcfifo_pkp1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/dcfifo_pkp1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_async_fifo_fpga.sv" 146 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo.sv" 478 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_fifo_wrap.v" 104 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_rx_top.v" 463 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g.v" 256 0 0 } } { "qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_10gbaser_phy_pcs_10g_top.sv" 393 0 0 } } { "qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/alt_10gbaser_pcs.v" 184 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_native.sv" 157 0 0 } } { "qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/av_xcvr_10gbaser_nr.sv" 225 0 0 } } { "qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_xcvr_10gbaser.sv" 443 0 0 } } { "qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/qsys_10g_eth_10g_design_example_0.v" 515 0 0 } } { "qsys_10g/synthesis/qsys_10g.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/qsys_10g.v" 144 0 0 } } { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513523121 "|CHIP|qsys_10g:ETH10G_TOP|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0|altera_xcvr_10gbaser:altera_10gbaser|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst|av_xcvr_10gbaser_native:ch[0].av_xcvr_10gbaser_native_inst|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0|altera_10gbaser_phy_pcs_10g:pcs_10g_0|altera_10gbaser_phy_rx_top:rx_top|altera_10gbaser_phy_rx_fifo_wrap:rx_clockcomp|altera_10gbaser_phy_rx_fifo:av_rx_fifo|altera_10gbaser_phy_async_fifo_fpga:async_fifo|dcfifo:dcfifo_componenet|dcfifo_pkp1:auto_generated|altsyncram_aj91:fifo_ram|ram_block9a79"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1415513523121 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1415513523121 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "42 " "Ignored 42 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "42 " "Ignored 42 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1415513526316 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1415513526316 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513543850 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "28 " "Inferred 28 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP_2\|altera_avalon_dc_fifo:dc_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP_2\|altera_avalon_dc_fifo:dc_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_avalon_dc_fifo:dc_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP\|altera_avalon_dc_fifo:dc_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_dc_fifo:dc_fifo_pause_adapt_pause_gen\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_dc_fifo:dc_fifo_pause_adapt_pause_gen\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:rx_sc_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:rx_sc_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 75 " "Parameter WIDTH_A set to 75" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 75 " "Parameter WIDTH_B set to 75" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:tx_sc_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:tx_sc_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 69 " "Parameter WIDTH_A set to 69" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 69 " "Parameter WIDTH_B set to 69" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_avalon_dc_fifo:dc_fifo_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_avalon_dc_fifo:dc_fifo_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 72 " "Parameter WIDTH_A set to 72" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 72 " "Parameter WIDTH_B set to 72" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_avalon_dc_fifo:dc_fifo_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_avalon_dc_fifo:dc_fifo_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 72 " "Parameter WIDTH_A set to 72" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 72 " "Parameter WIDTH_B set to 72" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:rx_eth_statistics_collector\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:rx_eth_statistics_collector\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:rx_eth_statistics_collector\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:rx_eth_statistics_collector\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:tx_eth_statistics_collector\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:tx_eth_statistics_collector\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:tx_eth_statistics_collector\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:tx_eth_statistics_collector\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_dc_fifo:dc_fifo_pause_adapt_pause_gen\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_dc_fifo:dc_fifo_pause_adapt_pause_gen\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:rx_sc_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:rx_sc_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 66 " "Parameter WIDTH_A set to 66" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 66 " "Parameter WIDTH_B set to 66" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:tx_sc_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:tx_sc_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 69 " "Parameter WIDTH_A set to 69" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 69 " "Parameter WIDTH_B set to 69" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_avalon_dc_fifo:dc_fifo_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_avalon_dc_fifo:dc_fifo_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 72 " "Parameter WIDTH_A set to 72" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 72 " "Parameter WIDTH_B set to 72" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_avalon_dc_fifo:dc_fifo_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_avalon_dc_fifo:dc_fifo_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 72 " "Parameter WIDTH_A set to 72" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 72 " "Parameter WIDTH_B set to 72" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_link_fault_status\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:rx_eth_statistics_collector\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:rx_eth_statistics_collector\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:rx_eth_statistics_collector\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:rx_eth_statistics_collector\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:tx_eth_statistics_collector\|mem1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:tx_eth_statistics_collector\|mem1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:tx_eth_statistics_collector\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:tx_eth_statistics_collector\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt\|sreg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt\|sreg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 40 " "Parameter WIDTH set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_gearbox_exp:gearbox_exp\|data_in_d0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_gearbox_exp:gearbox_exp\|data_in_d0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_gearbox_exp:gearbox_exp\|data_in_d0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_gearbox_exp:gearbox_exp\|data_in_d0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513572464 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1415513572464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:rx_eth_statistics_collector\|altsyncram:mem2_rtl_0 " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:rx_eth_statistics_collector\|altsyncram:mem2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513572557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:rx_eth_statistics_collector\|altsyncram:mem2_rtl_0 " "Instantiated megafunction \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_eth_10gmem_statistics_collector:rx_eth_statistics_collector\|altsyncram:mem2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572558 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513572558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9sm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9sm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9sm1 " "Found entity 1: altsyncram_9sm1" {  } { { "db/altsyncram_9sm1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_9sm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513572625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513572625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513572720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"jtag_system:JTAG_SYSTEM_TOP\|jtag_system_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572721 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513572721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ipm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ipm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ipm1 " "Found entity 1: altsyncram_ipm1" {  } { { "db/altsyncram_ipm1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ipm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513572788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513572788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_dc_fifo:dc_fifo_pause_adapt_pause_gen\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_dc_fifo:dc_fifo_pause_adapt_pause_gen\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513572833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_dc_fifo:dc_fifo_pause_adapt_pause_gen\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_dc_fifo:dc_fifo_pause_adapt_pause_gen\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572833 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513572833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_49i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49i1 " "Found entity 1: altsyncram_49i1" {  } { { "db/altsyncram_49i1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_49i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513572895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513572895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:tx_sc_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:tx_sc_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513572934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:tx_sc_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:tx_sc_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 69 " "Parameter \"WIDTH_A\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 69 " "Parameter \"WIDTH_B\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513572934 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513572934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_20n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_20n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_20n1 " "Found entity 1: altsyncram_20n1" {  } { { "db/altsyncram_20n1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_20n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513573012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513573012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513573201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_10g_mac:eth_10g_mac\|altera_avalon_dc_fifo:rxtx_dc_fifo_pauselen\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573202 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513573202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eci1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eci1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eci1 " "Found entity 1: altsyncram_eci1" {  } { { "db/altsyncram_eci1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_eci1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513573284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513573284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_avalon_dc_fifo:dc_fifo_1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_avalon_dc_fifo:dc_fifo_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513573405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_avalon_dc_fifo:dc_fifo_1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|qsys_10g_eth_10g_design_example_0_eth_loopback_composed:eth_loopback_composed\|altera_avalon_dc_fifo:dc_fifo_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 72 " "Parameter \"WIDTH_A\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 72 " "Parameter \"WIDTH_B\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573405 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513573405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ici1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ici1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ici1 " "Found entity 1: altsyncram_ici1" {  } { { "db/altsyncram_ici1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_ici1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513573494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513573494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_gearbox_exp:gearbox_exp\|altshift_taps:data_in_d0_rtl_0 " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_gearbox_exp:gearbox_exp\|altshift_taps:data_in_d0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513573762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_gearbox_exp:gearbox_exp\|altshift_taps:data_in_d0_rtl_0 " "Instantiated megafunction \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|av_xcvr_10gbaser_native:ch\[0\].av_xcvr_10gbaser_native_inst\|alt_10gbaser_pcs:av_10gbaser_soft_pcs_inst\|altera_10gbaser_phy_pcs_10g_top:pcs_10g_top_0\|altera_10gbaser_phy_pcs_10g:pcs_10g_0\|altera_10gbaser_phy_rx_top:rx_top\|altera_10gbaser_phy_gearbox_exp:gearbox_exp\|altshift_taps:data_in_d0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513573762 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513573762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_cnv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_cnv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_cnv " "Found entity 1: shift_taps_cnv" {  } { { "db/shift_taps_cnv.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/shift_taps_cnv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513573892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513573892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f8c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f8c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f8c1 " "Found entity 1: altsyncram_f8c1" {  } { { "db/altsyncram_f8c1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_f8c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513573990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513573990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qaf " "Found entity 1: cntr_qaf" {  } { { "db/cntr_qaf.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/cntr_qaf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513574116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513574116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c2c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c2c " "Found entity 1: cmpr_c2c" {  } { { "db/cmpr_c2c.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/cmpr_c2c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513574202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513574202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dqg " "Found entity 1: cntr_dqg" {  } { { "db/cntr_dqg.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/cntr_dqg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513574285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513574285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt\|altshift_taps:sreg_rtl_0 " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt\|altshift_taps:sreg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513574361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt\|altshift_taps:sreg_rtl_0 " "Instantiated megafunction \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_xcvr_10gbaser:altera_10gbaser\|av_xcvr_10gbaser_nr:av_xcvr_10gbaser_nr_inst\|csr_pcs10gbaser:pcs_map\|csr_indexed_read_only_reg:mux_errored_block_cnt\|altshift_taps:sreg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 40 " "Parameter \"WIDTH\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574363 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513574363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_snu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_snu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_snu " "Found entity 1: shift_taps_snu" {  } { { "db/shift_taps_snu.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/shift_taps_snu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513574427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513574427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fk91 " "Found entity 1: altsyncram_fk91" {  } { { "db/altsyncram_fk91.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_fk91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513574505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513574505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:rx_sc_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:rx_sc_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513574719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:rx_sc_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"qsys_10g:ETH10G_TOP_2\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:rx_sc_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 75 " "Parameter \"WIDTH_A\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 75 " "Parameter \"WIDTH_B\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574720 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513574720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_svm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_svm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_svm1 " "Found entity 1: altsyncram_svm1" {  } { { "db/altsyncram_svm1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_svm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513574790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513574790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:rx_sc_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:rx_sc_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513574975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:rx_sc_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"qsys_10g:ETH10G_TOP\|qsys_10g_eth_10g_design_example_0:eth_10g_design_example_0\|altera_avalon_sc_fifo:rx_sc_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 66 " "Parameter \"WIDTH_A\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 66 " "Parameter \"WIDTH_B\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513574975 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513574975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tvm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tvm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tvm1 " "Found entity 1: altsyncram_tvm1" {  } { { "db/altsyncram_tvm1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_tvm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513575053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513575053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP_2\|altera_avalon_dc_fifo:dc_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP_2\|altera_avalon_dc_fifo:dc_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513575232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP_2\|altera_avalon_dc_fifo:dc_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"avalon_dc_fifo:AVALON_DC_FIFO_TX_TOP_2\|altera_avalon_dc_fifo:dc_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513575232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513575232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513575232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513575232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513575232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513575232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513575232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513575232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513575232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513575232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513575232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513575232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513575232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415513575232 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415513575232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2j1 " "Found entity 1: altsyncram_u2j1" {  } { { "db/altsyncram_u2j1.tdf" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/db/altsyncram_u2j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415513575315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415513575315 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "25 " "25 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1415513577340 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v" 724 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1415513585742 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1415513585743 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v" 724 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1415513586963 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1415513586963 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v" 724 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1415513591901 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1415513591901 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/qsys_10g/synthesis/submodules/altera_avalon_sc_fifo.v" 724 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1415513593867 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1415513593867 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDHOST\[4\] VCC " "Pin \"LEDHOST\[4\]\" is stuck at VCC" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415513606987 "|CHIP|LEDHOST[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDHOST\[5\] VCC " "Pin \"LEDHOST\[5\]\" is stuck at VCC" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415513606987 "|CHIP|LEDHOST[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDHOST\[6\] VCC " "Pin \"LEDHOST\[6\]\" is stuck at VCC" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415513606987 "|CHIP|LEDHOST[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDHOST\[7\] VCC " "Pin \"LEDHOST\[7\]\" is stuck at VCC" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415513606987 "|CHIP|LEDHOST[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFPP_TX_DIS GND " "Pin \"SFPP_TX_DIS\" is stuck at GND" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415513606987 "|CHIP|SFPP_TX_DIS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFPP_RATE_SEL\[0\] VCC " "Pin \"SFPP_RATE_SEL\[0\]\" is stuck at VCC" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415513606987 "|CHIP|SFPP_RATE_SEL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFPP_RATE_SEL\[1\] GND " "Pin \"SFPP_RATE_SEL\[1\]\" is stuck at GND" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415513606987 "|CHIP|SFPP_RATE_SEL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFPP_TX_DIS_2 GND " "Pin \"SFPP_TX_DIS_2\" is stuck at GND" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415513606987 "|CHIP|SFPP_TX_DIS_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFPP_RATE_SEL_2\[0\] VCC " "Pin \"SFPP_RATE_SEL_2\[0\]\" is stuck at VCC" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415513606987 "|CHIP|SFPP_RATE_SEL_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFPP_RATE_SEL_2\[1\] GND " "Pin \"SFPP_RATE_SEL_2\[1\]\" is stuck at GND" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415513606987 "|CHIP|SFPP_RATE_SEL_2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1415513606987 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2553 " "2553 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1415513634967 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513637321 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/chip.map.smsg " "Generated suppressed messages file D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/chip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1415513640094 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 755 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 755 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1415513647998 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "55 0 2 0 0 " "Adding 55 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415513649463 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513649463 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFPP_TX_FAULT " "No output dependent on input pin \"SFPP_TX_FAULT\"" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513656948 "|CHIP|SFPP_TX_FAULT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFPP_RX_LOS " "No output dependent on input pin \"SFPP_RX_LOS\"" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513656948 "|CHIP|SFPP_RX_LOS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFPP_MOD_ABS " "No output dependent on input pin \"SFPP_MOD_ABS\"" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513656948 "|CHIP|SFPP_MOD_ABS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFPP_TX_FAULT_2 " "No output dependent on input pin \"SFPP_TX_FAULT_2\"" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513656948 "|CHIP|SFPP_TX_FAULT_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFPP_RX_LOS_2 " "No output dependent on input pin \"SFPP_RX_LOS_2\"" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513656948 "|CHIP|SFPP_RX_LOS_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFPP_MOD_ABS_2 " "No output dependent on input pin \"SFPP_MOD_ABS_2\"" {  } { { "CHIP.v" "" { Text "D:/pervices-project/10GE/jtag-test_pervices/ETH_10GBASER_DEMO_DESIGN-jtagtest/CHIP.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415513656948 "|CHIP|SFPP_MOD_ABS_2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1415513656948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41106 " "Implemented 41106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415513657205 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415513657205 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1415513657205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39217 " "Implemented 39217 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1415513657205 ""} { "Info" "ICUT_CUT_TM_RAMS" "1818 " "Implemented 1818 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1415513657205 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1415513657205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415513657205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 280 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 280 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1563 " "Peak virtual memory: 1563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415513657914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 09 01:14:17 2014 " "Processing ended: Sun Nov 09 01:14:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415513657914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:33 " "Elapsed time: 00:03:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415513657914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:20 " "Total CPU time (on all processors): 00:03:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415513657914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415513657914 ""}
