

================================================================
== Vitis HLS Report for 'matmul'
================================================================
* Date:           Fri Jun 24 10:49:48 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        matmul
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262299|   262299|  2.623 ms|  2.623 ms|  262300|  262300|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_matmul_Pipeline_readA_fu_128            |matmul_Pipeline_readA            |    65539|    65539|  0.655 ms|  0.655 ms|   65539|   65539|       no|
        |grp_matmul_Pipeline_readB_fu_136            |matmul_Pipeline_readB            |    65539|    65539|  0.655 ms|  0.655 ms|   65539|   65539|       no|
        |grp_matmul_Pipeline_nopart1_nopart2_fu_144  |matmul_Pipeline_nopart1_nopart2  |   131077|   131077|  1.311 ms|  1.311 ms|  131077|  131077|       no|
        |grp_matmul_Pipeline_writeC_fu_151           |matmul_Pipeline_writeC           |    65539|    65539|  0.655 ms|  0.655 ms|   65539|   65539|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|       3|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        8|   64|    6582|    6773|    -|
|Memory           |       12|    -|       0|       0|    0|
|Multiplexer      |        -|    -|       -|    1346|    -|
|Register         |        -|    -|     243|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |       20|   64|    6825|    8122|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        1|    7|       1|       3|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                             |control_s_axi                    |        0|   0|   157|   234|    0|
    |gmem0_m_axi_U                               |gmem0_m_axi                      |        4|   0|   512|   580|    0|
    |gmem1_m_axi_U                               |gmem1_m_axi                      |        4|   0|   512|   580|    0|
    |grp_matmul_Pipeline_nopart1_nopart2_fu_144  |matmul_Pipeline_nopart1_nopart2  |        0|  64|  1125|  3728|    0|
    |grp_matmul_Pipeline_readA_fu_128            |matmul_Pipeline_readA            |        0|   0|  1601|   352|    0|
    |grp_matmul_Pipeline_readB_fu_136            |matmul_Pipeline_readB            |        0|   0|  1601|   352|    0|
    |grp_matmul_Pipeline_writeC_fu_151           |matmul_Pipeline_writeC           |        0|   0|  1074|   947|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                                       |                                 |        8|  64|  6582|  6773|    0|
    +--------------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_V_U  |A_V_RAM_AUTO_1R1W       |        4|  0|   0|    0|  4096|   16|     1|        65536|
    |B_V_U  |B_V_RAM_1WNR_AUTO_1R1W  |        4|  0|   0|    0|  4096|   16|     1|        65536|
    |C_V_U  |C_V_RAM_AUTO_1R1W       |        4|  0|   0|    0|  4096|   16|     1|        65536|
    +-------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                        |       12|  0|   0|    0| 12288|   48|     3|       196608|
    +-------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                   |        or|   0|  0|   1|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   1|           1|           1|
    |ap_block_state73_on_subcall_done  |        or|   0|  0|   1|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   3|           3|           3|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |A_V_address0    |   13|          3|   12|         36|
    |A_V_ce0         |   13|          3|    1|          3|
    |A_V_we0         |    9|          2|    1|          2|
    |B_V_address0    |   13|          3|   12|         36|
    |B_V_ce0         |   13|          3|    1|          3|
    |B_V_ce1         |    9|          2|    1|          2|
    |B_V_we0         |    9|          2|    1|          2|
    |C_V_address0    |   13|          3|   12|         36|
    |C_V_ce0         |   13|          3|    1|          3|
    |C_V_ce1         |    9|          2|    1|          2|
    |C_V_we0         |    9|          2|    1|          2|
    |C_V_we1         |    9|          2|    1|          2|
    |ap_NS_fsm       |  769|        146|    1|        146|
    |ap_done         |    9|          2|    1|          2|
    |gmem0_ARADDR    |   13|          3|   32|         96|
    |gmem0_ARBURST   |    9|          2|    2|          4|
    |gmem0_ARCACHE   |    9|          2|    4|          8|
    |gmem0_ARID      |    9|          2|    1|          2|
    |gmem0_ARLEN     |   13|          3|   32|         96|
    |gmem0_ARLOCK    |    9|          2|    2|          4|
    |gmem0_ARPROT    |    9|          2|    3|          6|
    |gmem0_ARQOS     |    9|          2|    4|          8|
    |gmem0_ARREGION  |    9|          2|    4|          8|
    |gmem0_ARSIZE    |    9|          2|    3|          6|
    |gmem0_ARUSER    |    9|          2|    1|          2|
    |gmem0_ARVALID   |   13|          3|    1|          3|
    |gmem0_AWADDR    |   13|          3|   32|         96|
    |gmem0_AWBURST   |    9|          2|    2|          4|
    |gmem0_AWCACHE   |    9|          2|    4|          8|
    |gmem0_AWID      |    9|          2|    1|          2|
    |gmem0_AWLEN     |   13|          3|   32|         96|
    |gmem0_AWLOCK    |    9|          2|    2|          4|
    |gmem0_AWPROT    |    9|          2|    3|          6|
    |gmem0_AWQOS     |    9|          2|    4|          8|
    |gmem0_AWREGION  |    9|          2|    4|          8|
    |gmem0_AWSIZE    |    9|          2|    3|          6|
    |gmem0_AWUSER    |    9|          2|    1|          2|
    |gmem0_AWVALID   |   13|          3|    1|          3|
    |gmem0_BREADY    |   13|          3|    1|          3|
    |gmem0_RREADY    |    9|          2|    1|          2|
    |gmem0_WVALID    |    9|          2|    1|          2|
    |gmem0_blk_n_AR  |    9|          2|    1|          2|
    |gmem0_blk_n_AW  |    9|          2|    1|          2|
    |gmem0_blk_n_B   |    9|          2|    1|          2|
    |gmem1_ARADDR    |   13|          3|   32|         96|
    |gmem1_ARBURST   |    9|          2|    2|          4|
    |gmem1_ARCACHE   |    9|          2|    4|          8|
    |gmem1_ARID      |    9|          2|    1|          2|
    |gmem1_ARLEN     |   13|          3|   32|         96|
    |gmem1_ARLOCK    |    9|          2|    2|          4|
    |gmem1_ARPROT    |    9|          2|    3|          6|
    |gmem1_ARQOS     |    9|          2|    4|          8|
    |gmem1_ARREGION  |    9|          2|    4|          8|
    |gmem1_ARSIZE    |    9|          2|    3|          6|
    |gmem1_ARUSER    |    9|          2|    1|          2|
    |gmem1_ARVALID   |   13|          3|    1|          3|
    |gmem1_RREADY    |    9|          2|    1|          2|
    |gmem1_blk_n_AR  |    9|          2|    1|          2|
    +----------------+-----+-----------+-----+-----------+
    |Total           | 1346|        276|  322|       1023|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                          |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                |  145|   0|  145|          0|
    |ap_done_reg                                              |    1|   0|    1|          0|
    |ap_rst_n_inv                                             |    1|   0|    1|          0|
    |ap_rst_reg_1                                             |    1|   0|    1|          0|
    |ap_rst_reg_2                                             |    1|   0|    1|          0|
    |grp_matmul_Pipeline_nopart1_nopart2_fu_144_ap_start_reg  |    1|   0|    1|          0|
    |grp_matmul_Pipeline_readA_fu_128_ap_start_reg            |    1|   0|    1|          0|
    |grp_matmul_Pipeline_readB_fu_136_ap_start_reg            |    1|   0|    1|          0|
    |grp_matmul_Pipeline_writeC_fu_151_ap_start_reg           |    1|   0|    1|          0|
    |trunc_ln1_reg_225                                        |   30|   0|   30|          0|
    |trunc_ln4_reg_231                                        |   30|   0|   30|          0|
    |trunc_ln_reg_219                                         |   30|   0|   30|          0|
    +---------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                    |  243|   0|  243|          0|
    +---------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|        matmul|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|        matmul|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|        matmul|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|        matmul|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   32|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   32|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|         gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   32|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   32|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|         gmem1|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

