/*
 * TBM Register definitions for SMMU500 IP-XACT description for MMU500
 *
 * Copyright (c) 2019 Xilinx Inc.
 *
 * Autogenerated by xregtbm.py 2019-04-16.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#define R_SMMU500_SMMU_SCR0	0x0
#define   SMMU500_SMMU_SCR0_NSCFG_WIDTH	2
#define   SMMU500_SMMU_SCR0_NSCFG_SHIFT	28
#define   SMMU500_SMMU_SCR0_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_SCR0_WACFG_WIDTH	2
#define   SMMU500_SMMU_SCR0_WACFG_SHIFT	26
#define   SMMU500_SMMU_SCR0_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_SCR0_RACFG_WIDTH	2
#define   SMMU500_SMMU_SCR0_RACFG_SHIFT	24
#define   SMMU500_SMMU_SCR0_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_SCR0_SHCFG_WIDTH	2
#define   SMMU500_SMMU_SCR0_SHCFG_SHIFT	22
#define   SMMU500_SMMU_SCR0_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_SCR0_SMCFCFG_WIDTH	1
#define   SMMU500_SMMU_SCR0_SMCFCFG_SHIFT	21
#define   SMMU500_SMMU_SCR0_SMCFCFG_MASK	0x200000U
#define   SMMU500_SMMU_SCR0_MTCFG_WIDTH	1
#define   SMMU500_SMMU_SCR0_MTCFG_SHIFT	20
#define   SMMU500_SMMU_SCR0_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_SCR0_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_SCR0_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_SCR0_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_SCR0_BSU_WIDTH	2
#define   SMMU500_SMMU_SCR0_BSU_SHIFT	14
#define   SMMU500_SMMU_SCR0_BSU_MASK	0xc000U
#define   SMMU500_SMMU_SCR0_FB_WIDTH	1
#define   SMMU500_SMMU_SCR0_FB_SHIFT	13
#define   SMMU500_SMMU_SCR0_FB_MASK	0x2000U
#define   SMMU500_SMMU_SCR0_PTM_WIDTH	1
#define   SMMU500_SMMU_SCR0_PTM_SHIFT	12
#define   SMMU500_SMMU_SCR0_PTM_MASK	0x1000U
#define   SMMU500_SMMU_SCR0_USFCFG_WIDTH	1
#define   SMMU500_SMMU_SCR0_USFCFG_SHIFT	10
#define   SMMU500_SMMU_SCR0_USFCFG_MASK	0x400U
#define   SMMU500_SMMU_SCR0_GSE_WIDTH	1
#define   SMMU500_SMMU_SCR0_GSE_SHIFT	9
#define   SMMU500_SMMU_SCR0_GSE_MASK	0x200U
#define   SMMU500_SMMU_SCR0_STALLD_WIDTH	1
#define   SMMU500_SMMU_SCR0_STALLD_SHIFT	8
#define   SMMU500_SMMU_SCR0_STALLD_MASK	0x100U
#define   SMMU500_SMMU_SCR0_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_SCR0_TRANSIENTCFG_SHIFT	6
#define   SMMU500_SMMU_SCR0_TRANSIENTCFG_MASK	0xc0U
#define   SMMU500_SMMU_SCR0_GCFGFIE_WIDTH	1
#define   SMMU500_SMMU_SCR0_GCFGFIE_SHIFT	5
#define   SMMU500_SMMU_SCR0_GCFGFIE_MASK	0x20U
#define   SMMU500_SMMU_SCR0_GCFGFRE_WIDTH	1
#define   SMMU500_SMMU_SCR0_GCFGFRE_SHIFT	4
#define   SMMU500_SMMU_SCR0_GCFGFRE_MASK	0x10U
#define   SMMU500_SMMU_SCR0_GFIE_WIDTH	1
#define   SMMU500_SMMU_SCR0_GFIE_SHIFT	2
#define   SMMU500_SMMU_SCR0_GFIE_MASK	0x4U
#define   SMMU500_SMMU_SCR0_GFRE_WIDTH	1
#define   SMMU500_SMMU_SCR0_GFRE_SHIFT	1
#define   SMMU500_SMMU_SCR0_GFRE_MASK	0x2U
#define   SMMU500_SMMU_SCR0_CLIENTPD_WIDTH	1
#define   SMMU500_SMMU_SCR0_CLIENTPD_SHIFT	0
#define   SMMU500_SMMU_SCR0_CLIENTPD_MASK	0x1U

#define R_SMMU500_SMMU_SCR1	0x4
#define   SMMU500_SMMU_SCR1_NSCAFRO_WIDTH	1
#define   SMMU500_SMMU_SCR1_NSCAFRO_SHIFT	28
#define   SMMU500_SMMU_SCR1_NSCAFRO_MASK	0x10000000U
#define   SMMU500_SMMU_SCR1_SPMEN_WIDTH	1
#define   SMMU500_SMMU_SCR1_SPMEN_SHIFT	27
#define   SMMU500_SMMU_SCR1_SPMEN_MASK	0x8000000U
#define   SMMU500_SMMU_SCR1_SIF_WIDTH	1
#define   SMMU500_SMMU_SCR1_SIF_SHIFT	26
#define   SMMU500_SMMU_SCR1_SIF_MASK	0x4000000U
#define   SMMU500_SMMU_SCR1_GEFRO_WIDTH	1
#define   SMMU500_SMMU_SCR1_GEFRO_SHIFT	25
#define   SMMU500_SMMU_SCR1_GEFRO_MASK	0x2000000U
#define   SMMU500_SMMU_SCR1_GASRAE_WIDTH	1
#define   SMMU500_SMMU_SCR1_GASRAE_SHIFT	24
#define   SMMU500_SMMU_SCR1_GASRAE_MASK	0x1000000U
#define   SMMU500_SMMU_SCR1_NSNUMIRPTO_WIDTH	8
#define   SMMU500_SMMU_SCR1_NSNUMIRPTO_SHIFT	16
#define   SMMU500_SMMU_SCR1_NSNUMIRPTO_MASK	0xff0000U
#define   SMMU500_SMMU_SCR1_NSNUMSMRGO_WIDTH	6
#define   SMMU500_SMMU_SCR1_NSNUMSMRGO_SHIFT	8
#define   SMMU500_SMMU_SCR1_NSNUMSMRGO_MASK	0x3f00U
#define   SMMU500_SMMU_SCR1_NSNUMCBO_WIDTH	5
#define   SMMU500_SMMU_SCR1_NSNUMCBO_SHIFT	0
#define   SMMU500_SMMU_SCR1_NSNUMCBO_MASK	0x1fU

#define R_SMMU500_SMMU_SACR	0x10
#define   SMMU500_SMMU_SACR_NORMALIZE_WIDTH	1
#define   SMMU500_SMMU_SACR_NORMALIZE_SHIFT	27
#define   SMMU500_SMMU_SACR_NORMALIZE_MASK	0x8000000U
#define   SMMU500_SMMU_SACR_CACHE_LOCK_WIDTH	1
#define   SMMU500_SMMU_SACR_CACHE_LOCK_SHIFT	26
#define   SMMU500_SMMU_SACR_CACHE_LOCK_MASK	0x4000000U
#define   SMMU500_SMMU_SACR_PAGESIZE_WIDTH	1
#define   SMMU500_SMMU_SACR_PAGESIZE_SHIFT	16
#define   SMMU500_SMMU_SACR_PAGESIZE_MASK	0x10000U
#define   SMMU500_SMMU_SACR_S2CRB_TLBEN_WIDTH	1
#define   SMMU500_SMMU_SACR_S2CRB_TLBEN_SHIFT	10
#define   SMMU500_SMMU_SACR_S2CRB_TLBEN_MASK	0x400U
#define   SMMU500_SMMU_SACR_MMUDISB_TLBEN_WIDTH	1
#define   SMMU500_SMMU_SACR_MMUDISB_TLBEN_SHIFT	9
#define   SMMU500_SMMU_SACR_MMUDISB_TLBEN_MASK	0x200U
#define   SMMU500_SMMU_SACR_SMTNMB_TLBEN_WIDTH	1
#define   SMMU500_SMMU_SACR_SMTNMB_TLBEN_SHIFT	8
#define   SMMU500_SMMU_SACR_SMTNMB_TLBEN_MASK	0x100U
#define   SMMU500_SMMU_SACR_S1WC2EN_WIDTH	1
#define   SMMU500_SMMU_SACR_S1WC2EN_SHIFT	2
#define   SMMU500_SMMU_SACR_S1WC2EN_MASK	0x4U

#define R_SMMU500_SMMU_SIDR0	0x20
#define   SMMU500_SMMU_SIDR0_SES_WIDTH	1
#define   SMMU500_SMMU_SIDR0_SES_SHIFT	31
#define   SMMU500_SMMU_SIDR0_SES_MASK	0x80000000U
#define   SMMU500_SMMU_SIDR0_S1TS_WIDTH	1
#define   SMMU500_SMMU_SIDR0_S1TS_SHIFT	30
#define   SMMU500_SMMU_SIDR0_S1TS_MASK	0x40000000U
#define   SMMU500_SMMU_SIDR0_S2TS_WIDTH	1
#define   SMMU500_SMMU_SIDR0_S2TS_SHIFT	29
#define   SMMU500_SMMU_SIDR0_S2TS_MASK	0x20000000U
#define   SMMU500_SMMU_SIDR0_NTS_WIDTH	1
#define   SMMU500_SMMU_SIDR0_NTS_SHIFT	28
#define   SMMU500_SMMU_SIDR0_NTS_MASK	0x10000000U
#define   SMMU500_SMMU_SIDR0_SMS_WIDTH	1
#define   SMMU500_SMMU_SIDR0_SMS_SHIFT	27
#define   SMMU500_SMMU_SIDR0_SMS_MASK	0x8000000U
#define   SMMU500_SMMU_SIDR0_ATOSNS_WIDTH	1
#define   SMMU500_SMMU_SIDR0_ATOSNS_SHIFT	26
#define   SMMU500_SMMU_SIDR0_ATOSNS_MASK	0x4000000U
#define   SMMU500_SMMU_SIDR0_PTFS_WIDTH	2
#define   SMMU500_SMMU_SIDR0_PTFS_SHIFT	24
#define   SMMU500_SMMU_SIDR0_PTFS_MASK	0x3000000U
#define   SMMU500_SMMU_SIDR0_NUMIRPT_WIDTH	8
#define   SMMU500_SMMU_SIDR0_NUMIRPT_SHIFT	16
#define   SMMU500_SMMU_SIDR0_NUMIRPT_MASK	0xff0000U
#define   SMMU500_SMMU_SIDR0_CTTW_WIDTH	1
#define   SMMU500_SMMU_SIDR0_CTTW_SHIFT	14
#define   SMMU500_SMMU_SIDR0_CTTW_MASK	0x4000U
#define   SMMU500_SMMU_SIDR0_BTM_WIDTH	1
#define   SMMU500_SMMU_SIDR0_BTM_SHIFT	13
#define   SMMU500_SMMU_SIDR0_BTM_MASK	0x2000U
#define   SMMU500_SMMU_SIDR0_NUMSIDB_WIDTH	4
#define   SMMU500_SMMU_SIDR0_NUMSIDB_SHIFT	9
#define   SMMU500_SMMU_SIDR0_NUMSIDB_MASK	0x1e00U
#define   SMMU500_SMMU_SIDR0_NUMSMRG_WIDTH	8
#define   SMMU500_SMMU_SIDR0_NUMSMRG_SHIFT	0
#define   SMMU500_SMMU_SIDR0_NUMSMRG_MASK	0xffU

#define R_SMMU500_SMMU_SIDR1	0x24
#define   SMMU500_SMMU_SIDR1_PAGESIZE_WIDTH	1
#define   SMMU500_SMMU_SIDR1_PAGESIZE_SHIFT	31
#define   SMMU500_SMMU_SIDR1_PAGESIZE_MASK	0x80000000U
#define   SMMU500_SMMU_SIDR1_NUMPAGENDXB_WIDTH	3
#define   SMMU500_SMMU_SIDR1_NUMPAGENDXB_SHIFT	28
#define   SMMU500_SMMU_SIDR1_NUMPAGENDXB_MASK	0x70000000U
#define   SMMU500_SMMU_SIDR1_NUMS2CB_WIDTH	8
#define   SMMU500_SMMU_SIDR1_NUMS2CB_SHIFT	16
#define   SMMU500_SMMU_SIDR1_NUMS2CB_MASK	0xff0000U
#define   SMMU500_SMMU_SIDR1_SMCD_WIDTH	1
#define   SMMU500_SMMU_SIDR1_SMCD_SHIFT	15
#define   SMMU500_SMMU_SIDR1_SMCD_MASK	0x8000U
#define   SMMU500_SMMU_SIDR1_SSDTP_WIDTH	1
#define   SMMU500_SMMU_SIDR1_SSDTP_SHIFT	12
#define   SMMU500_SMMU_SIDR1_SSDTP_MASK	0x1000U
#define   SMMU500_SMMU_SIDR1_NUMSSDNDXB_WIDTH	4
#define   SMMU500_SMMU_SIDR1_NUMSSDNDXB_SHIFT	8
#define   SMMU500_SMMU_SIDR1_NUMSSDNDXB_MASK	0xf00U
#define   SMMU500_SMMU_SIDR1_NUMCB_WIDTH	8
#define   SMMU500_SMMU_SIDR1_NUMCB_SHIFT	0
#define   SMMU500_SMMU_SIDR1_NUMCB_MASK	0xffU

#define R_SMMU500_SMMU_SIDR2	0x28
#define   SMMU500_SMMU_SIDR2_PTFSV8_64KB_WIDTH	1
#define   SMMU500_SMMU_SIDR2_PTFSV8_64KB_SHIFT	14
#define   SMMU500_SMMU_SIDR2_PTFSV8_64KB_MASK	0x4000U
#define   SMMU500_SMMU_SIDR2_PTFSV8_16KB_WIDTH	1
#define   SMMU500_SMMU_SIDR2_PTFSV8_16KB_SHIFT	13
#define   SMMU500_SMMU_SIDR2_PTFSV8_16KB_MASK	0x2000U
#define   SMMU500_SMMU_SIDR2_TFSV8_4KB_WIDTH	1
#define   SMMU500_SMMU_SIDR2_TFSV8_4KB_SHIFT	12
#define   SMMU500_SMMU_SIDR2_TFSV8_4KB_MASK	0x1000U
#define   SMMU500_SMMU_SIDR2_UBS_WIDTH	4
#define   SMMU500_SMMU_SIDR2_UBS_SHIFT	8
#define   SMMU500_SMMU_SIDR2_UBS_MASK	0xf00U
#define   SMMU500_SMMU_SIDR2_OAS_WIDTH	4
#define   SMMU500_SMMU_SIDR2_OAS_SHIFT	4
#define   SMMU500_SMMU_SIDR2_OAS_MASK	0xf0U
#define   SMMU500_SMMU_SIDR2_IAS_WIDTH	4
#define   SMMU500_SMMU_SIDR2_IAS_SHIFT	0
#define   SMMU500_SMMU_SIDR2_IAS_MASK	0xfU

#define R_SMMU500_SMMU_SIDR7	0x3c
#define   SMMU500_SMMU_SIDR7_MAJOR_WIDTH	4
#define   SMMU500_SMMU_SIDR7_MAJOR_SHIFT	4
#define   SMMU500_SMMU_SIDR7_MAJOR_MASK	0xf0U
#define   SMMU500_SMMU_SIDR7_MINOR_WIDTH	4
#define   SMMU500_SMMU_SIDR7_MINOR_SHIFT	0
#define   SMMU500_SMMU_SIDR7_MINOR_MASK	0xfU

#define R_SMMU500_SMMU_SGFAR_LOW	0x40
#define   SMMU500_SMMU_SGFAR_LOW_FADDR_WIDTH	32
#define   SMMU500_SMMU_SGFAR_LOW_FADDR_SHIFT	0
#define   SMMU500_SMMU_SGFAR_LOW_FADDR_MASK	0xffffffffU

#define R_SMMU500_SMMU_SGFAR_HIGH	0x44
#define   SMMU500_SMMU_SGFAR_HIGH_FADDR_WIDTH	17
#define   SMMU500_SMMU_SGFAR_HIGH_FADDR_SHIFT	0
#define   SMMU500_SMMU_SGFAR_HIGH_FADDR_MASK	0x1ffffU

#define R_SMMU500_SMMU_SGFSR	0x48
#define   SMMU500_SMMU_SGFSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_SGFSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_SGFSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_SGFSR_UUT_WIDTH	1
#define   SMMU500_SMMU_SGFSR_UUT_SHIFT	8
#define   SMMU500_SMMU_SGFSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_SGFSR_PF_WIDTH	1
#define   SMMU500_SMMU_SGFSR_PF_SHIFT	7
#define   SMMU500_SMMU_SGFSR_PF_MASK	0x80U
#define   SMMU500_SMMU_SGFSR_EF_WIDTH	1
#define   SMMU500_SMMU_SGFSR_EF_SHIFT	6
#define   SMMU500_SMMU_SGFSR_EF_MASK	0x40U
#define   SMMU500_SMMU_SGFSR_CAF_WIDTH	1
#define   SMMU500_SMMU_SGFSR_CAF_SHIFT	5
#define   SMMU500_SMMU_SGFSR_CAF_MASK	0x20U
#define   SMMU500_SMMU_SGFSR_UCIF_WIDTH	1
#define   SMMU500_SMMU_SGFSR_UCIF_SHIFT	4
#define   SMMU500_SMMU_SGFSR_UCIF_MASK	0x10U
#define   SMMU500_SMMU_SGFSR_UCBF_WIDTH	1
#define   SMMU500_SMMU_SGFSR_UCBF_SHIFT	3
#define   SMMU500_SMMU_SGFSR_UCBF_MASK	0x8U
#define   SMMU500_SMMU_SGFSR_SMCF_WIDTH	1
#define   SMMU500_SMMU_SGFSR_SMCF_SHIFT	2
#define   SMMU500_SMMU_SGFSR_SMCF_MASK	0x4U
#define   SMMU500_SMMU_SGFSR_USF_WIDTH	1
#define   SMMU500_SMMU_SGFSR_USF_SHIFT	1
#define   SMMU500_SMMU_SGFSR_USF_MASK	0x2U
#define   SMMU500_SMMU_SGFSR_ICF_WIDTH	1
#define   SMMU500_SMMU_SGFSR_ICF_SHIFT	0
#define   SMMU500_SMMU_SGFSR_ICF_MASK	0x1U

#define R_SMMU500_SMMU_SGFSRRESTORE	0x4c
#define   SMMU500_SMMU_SGFSRRESTORE_MULTI_WIDTH	1
#define   SMMU500_SMMU_SGFSRRESTORE_MULTI_SHIFT	31
#define   SMMU500_SMMU_SGFSRRESTORE_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_SGFSRRESTORE_UUT_WIDTH	1
#define   SMMU500_SMMU_SGFSRRESTORE_UUT_SHIFT	8
#define   SMMU500_SMMU_SGFSRRESTORE_UUT_MASK	0x100U
#define   SMMU500_SMMU_SGFSRRESTORE_PF_WIDTH	1
#define   SMMU500_SMMU_SGFSRRESTORE_PF_SHIFT	7
#define   SMMU500_SMMU_SGFSRRESTORE_PF_MASK	0x80U
#define   SMMU500_SMMU_SGFSRRESTORE_EF_WIDTH	1
#define   SMMU500_SMMU_SGFSRRESTORE_EF_SHIFT	6
#define   SMMU500_SMMU_SGFSRRESTORE_EF_MASK	0x40U
#define   SMMU500_SMMU_SGFSRRESTORE_CAF_WIDTH	1
#define   SMMU500_SMMU_SGFSRRESTORE_CAF_SHIFT	5
#define   SMMU500_SMMU_SGFSRRESTORE_CAF_MASK	0x20U
#define   SMMU500_SMMU_SGFSRRESTORE_UCIF_WIDTH	1
#define   SMMU500_SMMU_SGFSRRESTORE_UCIF_SHIFT	4
#define   SMMU500_SMMU_SGFSRRESTORE_UCIF_MASK	0x10U
#define   SMMU500_SMMU_SGFSRRESTORE_UCBF_WIDTH	1
#define   SMMU500_SMMU_SGFSRRESTORE_UCBF_SHIFT	3
#define   SMMU500_SMMU_SGFSRRESTORE_UCBF_MASK	0x8U
#define   SMMU500_SMMU_SGFSRRESTORE_SMCF_WIDTH	1
#define   SMMU500_SMMU_SGFSRRESTORE_SMCF_SHIFT	2
#define   SMMU500_SMMU_SGFSRRESTORE_SMCF_MASK	0x4U
#define   SMMU500_SMMU_SGFSRRESTORE_USF_WIDTH	1
#define   SMMU500_SMMU_SGFSRRESTORE_USF_SHIFT	1
#define   SMMU500_SMMU_SGFSRRESTORE_USF_MASK	0x2U
#define   SMMU500_SMMU_SGFSRRESTORE_ICF_WIDTH	1
#define   SMMU500_SMMU_SGFSRRESTORE_ICF_SHIFT	0
#define   SMMU500_SMMU_SGFSRRESTORE_ICF_MASK	0x1U

#define R_SMMU500_SMMU_SGFSYNR0	0x50
#define   SMMU500_SMMU_SGFSYNR0_ATS_WIDTH	1
#define   SMMU500_SMMU_SGFSYNR0_ATS_SHIFT	6
#define   SMMU500_SMMU_SGFSYNR0_ATS_MASK	0x40U
#define   SMMU500_SMMU_SGFSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_SGFSYNR0_NSATTR_SHIFT	5
#define   SMMU500_SMMU_SGFSYNR0_NSATTR_MASK	0x20U
#define   SMMU500_SMMU_SGFSYNR0_NSSTATE_WIDTH	1
#define   SMMU500_SMMU_SGFSYNR0_NSSTATE_SHIFT	4
#define   SMMU500_SMMU_SGFSYNR0_NSSTATE_MASK	0x10U
#define   SMMU500_SMMU_SGFSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_SGFSYNR0_IND_SHIFT	3
#define   SMMU500_SMMU_SGFSYNR0_IND_MASK	0x8U
#define   SMMU500_SMMU_SGFSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_SGFSYNR0_PNU_SHIFT	2
#define   SMMU500_SMMU_SGFSYNR0_PNU_MASK	0x4U
#define   SMMU500_SMMU_SGFSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_SGFSYNR0_WNR_SHIFT	1
#define   SMMU500_SMMU_SGFSYNR0_WNR_MASK	0x2U

#define R_SMMU500_SMMU_SGFSYNR1	0x54
#define   SMMU500_SMMU_SGFSYNR1_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_SGFSYNR1_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_SGFSYNR1_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_SGFSYNR1_STREAMID_WIDTH	15
#define   SMMU500_SMMU_SGFSYNR1_STREAMID_SHIFT	0
#define   SMMU500_SMMU_SGFSYNR1_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_STLBIALL	0x60
#define   SMMU500_SMMU_STLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_STLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_STLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_TLBIVMID	0x64
#define   SMMU500_SMMU_TLBIVMID_VMID_WIDTH	8
#define   SMMU500_SMMU_TLBIVMID_VMID_SHIFT	0
#define   SMMU500_SMMU_TLBIVMID_VMID_MASK	0xffU

#define R_SMMU500_SMMU_TLBIALLNSNH	0x68
#define   SMMU500_SMMU_TLBIALLNSNH_BITS_WIDTH	32
#define   SMMU500_SMMU_TLBIALLNSNH_BITS_SHIFT	0
#define   SMMU500_SMMU_TLBIALLNSNH_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_STLBGSYNC	0x70
#define   SMMU500_SMMU_STLBGSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_STLBGSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_STLBGSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_STLBGSTATUS	0x74
#define   SMMU500_SMMU_STLBGSTATUS_GSACTIVE_WIDTH	1
#define   SMMU500_SMMU_STLBGSTATUS_GSACTIVE_SHIFT	0
#define   SMMU500_SMMU_STLBGSTATUS_GSACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_DBGRPTRTBU	0x80
#define   SMMU500_SMMU_DBGRPTRTBU_TBU_ID_WIDTH	3
#define   SMMU500_SMMU_DBGRPTRTBU_TBU_ID_SHIFT	24
#define   SMMU500_SMMU_DBGRPTRTBU_TBU_ID_MASK	0x7000000U
#define   SMMU500_SMMU_DBGRPTRTBU_TLB_POINTER_WIDTH	12
#define   SMMU500_SMMU_DBGRPTRTBU_TLB_POINTER_SHIFT	4
#define   SMMU500_SMMU_DBGRPTRTBU_TLB_POINTER_MASK	0xfff0U
#define   SMMU500_SMMU_DBGRPTRTBU_TLB_ENTRY_POINTER_WIDTH	4
#define   SMMU500_SMMU_DBGRPTRTBU_TLB_ENTRY_POINTER_SHIFT	0
#define   SMMU500_SMMU_DBGRPTRTBU_TLB_ENTRY_POINTER_MASK	0xfU

#define R_SMMU500_SMMU_DBGRDATATBU	0x84
#define   SMMU500_SMMU_DBGRDATATBU_BITS_WIDTH	32
#define   SMMU500_SMMU_DBGRDATATBU_BITS_SHIFT	0
#define   SMMU500_SMMU_DBGRDATATBU_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_DBGRPTRTCU	0x88
#define   SMMU500_SMMU_DBGRPTRTCU_DATASRC_WIDTH	2
#define   SMMU500_SMMU_DBGRPTRTCU_DATASRC_SHIFT	26
#define   SMMU500_SMMU_DBGRPTRTCU_DATASRC_MASK	0xc000000U
#define   SMMU500_SMMU_DBGRPTRTCU_WAY_RAM_WIDTH	2
#define   SMMU500_SMMU_DBGRPTRTCU_WAY_RAM_SHIFT	24
#define   SMMU500_SMMU_DBGRPTRTCU_WAY_RAM_MASK	0x3000000U
#define   SMMU500_SMMU_DBGRPTRTCU_TLB_POINTER_WIDTH	9
#define   SMMU500_SMMU_DBGRPTRTCU_TLB_POINTER_SHIFT	4
#define   SMMU500_SMMU_DBGRPTRTCU_TLB_POINTER_MASK	0x1ff0U
#define   SMMU500_SMMU_DBGRPTRTCU_TLB_ENTRY_POINTER_WIDTH	4
#define   SMMU500_SMMU_DBGRPTRTCU_TLB_ENTRY_POINTER_SHIFT	0
#define   SMMU500_SMMU_DBGRPTRTCU_TLB_ENTRY_POINTER_MASK	0xfU

#define R_SMMU500_SMMU_DBGRDATATCU	0x8c
#define   SMMU500_SMMU_DBGRDATATCU_BITS_WIDTH	32
#define   SMMU500_SMMU_DBGRDATATCU_BITS_SHIFT	0
#define   SMMU500_SMMU_DBGRDATATCU_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_STLBIVALM_LOW	0xa0
#define   SMMU500_SMMU_STLBIVALM_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_STLBIVALM_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_STLBIVALM_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_STLBIVALM_HIGH	0xa4
#define   SMMU500_SMMU_STLBIVALM_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_STLBIVALM_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_STLBIVALM_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_STLBIVAM_LOW	0xa8
#define   SMMU500_SMMU_STLBIVAM_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_STLBIVAM_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_STLBIVAM_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_STLBIVAM_HIGH	0xac
#define   SMMU500_SMMU_STLBIVAM_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_STLBIVAM_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_STLBIVAM_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_STLBIALLM	0xbc
#define   SMMU500_SMMU_STLBIALLM_BITS_WIDTH	32
#define   SMMU500_SMMU_STLBIALLM_BITS_SHIFT	0
#define   SMMU500_SMMU_STLBIALLM_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_NSCR0	0x400
#define   SMMU500_SMMU_NSCR0_WACFG_WIDTH	2
#define   SMMU500_SMMU_NSCR0_WACFG_SHIFT	26
#define   SMMU500_SMMU_NSCR0_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_NSCR0_RACFG_WIDTH	2
#define   SMMU500_SMMU_NSCR0_RACFG_SHIFT	24
#define   SMMU500_SMMU_NSCR0_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_NSCR0_SHCFG_WIDTH	2
#define   SMMU500_SMMU_NSCR0_SHCFG_SHIFT	22
#define   SMMU500_SMMU_NSCR0_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_NSCR0_SMCFCFG_WIDTH	1
#define   SMMU500_SMMU_NSCR0_SMCFCFG_SHIFT	21
#define   SMMU500_SMMU_NSCR0_SMCFCFG_MASK	0x200000U
#define   SMMU500_SMMU_NSCR0_MTCFG_WIDTH	1
#define   SMMU500_SMMU_NSCR0_MTCFG_SHIFT	20
#define   SMMU500_SMMU_NSCR0_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_NSCR0_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_NSCR0_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_NSCR0_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_NSCR0_BSU_WIDTH	2
#define   SMMU500_SMMU_NSCR0_BSU_SHIFT	14
#define   SMMU500_SMMU_NSCR0_BSU_MASK	0xc000U
#define   SMMU500_SMMU_NSCR0_FB_WIDTH	1
#define   SMMU500_SMMU_NSCR0_FB_SHIFT	13
#define   SMMU500_SMMU_NSCR0_FB_MASK	0x2000U
#define   SMMU500_SMMU_NSCR0_PTM_WIDTH	1
#define   SMMU500_SMMU_NSCR0_PTM_SHIFT	12
#define   SMMU500_SMMU_NSCR0_PTM_MASK	0x1000U
#define   SMMU500_SMMU_NSCR0_VMIDPNE_WIDTH	1
#define   SMMU500_SMMU_NSCR0_VMIDPNE_SHIFT	11
#define   SMMU500_SMMU_NSCR0_VMIDPNE_MASK	0x800U
#define   SMMU500_SMMU_NSCR0_USFCFG_WIDTH	1
#define   SMMU500_SMMU_NSCR0_USFCFG_SHIFT	10
#define   SMMU500_SMMU_NSCR0_USFCFG_MASK	0x400U
#define   SMMU500_SMMU_NSCR0_GSE_WIDTH	1
#define   SMMU500_SMMU_NSCR0_GSE_SHIFT	9
#define   SMMU500_SMMU_NSCR0_GSE_MASK	0x200U
#define   SMMU500_SMMU_NSCR0_STALLD_WIDTH	1
#define   SMMU500_SMMU_NSCR0_STALLD_SHIFT	8
#define   SMMU500_SMMU_NSCR0_STALLD_MASK	0x100U
#define   SMMU500_SMMU_NSCR0_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_NSCR0_TRANSIENTCFG_SHIFT	6
#define   SMMU500_SMMU_NSCR0_TRANSIENTCFG_MASK	0xc0U
#define   SMMU500_SMMU_NSCR0_GCFGFIE_WIDTH	1
#define   SMMU500_SMMU_NSCR0_GCFGFIE_SHIFT	5
#define   SMMU500_SMMU_NSCR0_GCFGFIE_MASK	0x20U
#define   SMMU500_SMMU_NSCR0_GCFGFRE_WIDTH	1
#define   SMMU500_SMMU_NSCR0_GCFGFRE_SHIFT	4
#define   SMMU500_SMMU_NSCR0_GCFGFRE_MASK	0x10U
#define   SMMU500_SMMU_NSCR0_GFIE_WIDTH	1
#define   SMMU500_SMMU_NSCR0_GFIE_SHIFT	2
#define   SMMU500_SMMU_NSCR0_GFIE_MASK	0x4U
#define   SMMU500_SMMU_NSCR0_GFRE_WIDTH	1
#define   SMMU500_SMMU_NSCR0_GFRE_SHIFT	1
#define   SMMU500_SMMU_NSCR0_GFRE_MASK	0x2U
#define   SMMU500_SMMU_NSCR0_CLIENTPD_WIDTH	1
#define   SMMU500_SMMU_NSCR0_CLIENTPD_SHIFT	0
#define   SMMU500_SMMU_NSCR0_CLIENTPD_MASK	0x1U

#define R_SMMU500_SMMU_NSACR	0x410
#define   SMMU500_SMMU_NSACR_CACHE_LOCK_WIDTH	1
#define   SMMU500_SMMU_NSACR_CACHE_LOCK_SHIFT	26
#define   SMMU500_SMMU_NSACR_CACHE_LOCK_MASK	0x4000000U
#define   SMMU500_SMMU_NSACR_DP4K_TBUDISB_WIDTH	1
#define   SMMU500_SMMU_NSACR_DP4K_TBUDISB_SHIFT	25
#define   SMMU500_SMMU_NSACR_DP4K_TBUDISB_MASK	0x2000000U
#define   SMMU500_SMMU_NSACR_DP4K_TCUDISB_WIDTH	1
#define   SMMU500_SMMU_NSACR_DP4K_TCUDISB_SHIFT	24
#define   SMMU500_SMMU_NSACR_DP4K_TCUDISB_MASK	0x1000000U
#define   SMMU500_SMMU_NSACR_S2CRB_TLBEN_WIDTH	1
#define   SMMU500_SMMU_NSACR_S2CRB_TLBEN_SHIFT	10
#define   SMMU500_SMMU_NSACR_S2CRB_TLBEN_MASK	0x400U
#define   SMMU500_SMMU_NSACR_MMUDISB_TLBEN_WIDTH	1
#define   SMMU500_SMMU_NSACR_MMUDISB_TLBEN_SHIFT	9
#define   SMMU500_SMMU_NSACR_MMUDISB_TLBEN_MASK	0x200U
#define   SMMU500_SMMU_NSACR_SMTNMB_TLBEN_WIDTH	1
#define   SMMU500_SMMU_NSACR_SMTNMB_TLBEN_SHIFT	8
#define   SMMU500_SMMU_NSACR_SMTNMB_TLBEN_MASK	0x100U
#define   SMMU500_SMMU_NSACR_IPA2PA_CEN_WIDTH	1
#define   SMMU500_SMMU_NSACR_IPA2PA_CEN_SHIFT	4
#define   SMMU500_SMMU_NSACR_IPA2PA_CEN_MASK	0x10U
#define   SMMU500_SMMU_NSACR_S2WC2EN_WIDTH	1
#define   SMMU500_SMMU_NSACR_S2WC2EN_SHIFT	3
#define   SMMU500_SMMU_NSACR_S2WC2EN_MASK	0x8U
#define   SMMU500_SMMU_NSACR_S1WC2EN_WIDTH	1
#define   SMMU500_SMMU_NSACR_S1WC2EN_SHIFT	2
#define   SMMU500_SMMU_NSACR_S1WC2EN_MASK	0x4U

#define R_SMMU500_SMMU_NSGFAR_LOW	0x440
#define   SMMU500_SMMU_NSGFAR_LOW_FADDR_WIDTH	32
#define   SMMU500_SMMU_NSGFAR_LOW_FADDR_SHIFT	0
#define   SMMU500_SMMU_NSGFAR_LOW_FADDR_MASK	0xffffffffU

#define R_SMMU500_SMMU_NSGFAR_HIGH	0x444
#define   SMMU500_SMMU_NSGFAR_HIGH_FADDR_WIDTH	17
#define   SMMU500_SMMU_NSGFAR_HIGH_FADDR_SHIFT	0
#define   SMMU500_SMMU_NSGFAR_HIGH_FADDR_MASK	0x1ffffU

#define R_SMMU500_SMMU_NSGFSR	0x448
#define   SMMU500_SMMU_NSGFSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_NSGFSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_NSGFSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_NSGFSR_UUT_WIDTH	1
#define   SMMU500_SMMU_NSGFSR_UUT_SHIFT	8
#define   SMMU500_SMMU_NSGFSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_NSGFSR_EF_WIDTH	1
#define   SMMU500_SMMU_NSGFSR_EF_SHIFT	6
#define   SMMU500_SMMU_NSGFSR_EF_MASK	0x40U
#define   SMMU500_SMMU_NSGFSR_CAF_WIDTH	1
#define   SMMU500_SMMU_NSGFSR_CAF_SHIFT	5
#define   SMMU500_SMMU_NSGFSR_CAF_MASK	0x20U
#define   SMMU500_SMMU_NSGFSR_UCIF_WIDTH	1
#define   SMMU500_SMMU_NSGFSR_UCIF_SHIFT	4
#define   SMMU500_SMMU_NSGFSR_UCIF_MASK	0x10U
#define   SMMU500_SMMU_NSGFSR_UCBF_WIDTH	1
#define   SMMU500_SMMU_NSGFSR_UCBF_SHIFT	3
#define   SMMU500_SMMU_NSGFSR_UCBF_MASK	0x8U
#define   SMMU500_SMMU_NSGFSR_SMCF_WIDTH	1
#define   SMMU500_SMMU_NSGFSR_SMCF_SHIFT	2
#define   SMMU500_SMMU_NSGFSR_SMCF_MASK	0x4U
#define   SMMU500_SMMU_NSGFSR_USF_WIDTH	1
#define   SMMU500_SMMU_NSGFSR_USF_SHIFT	1
#define   SMMU500_SMMU_NSGFSR_USF_MASK	0x2U
#define   SMMU500_SMMU_NSGFSR_ICF_WIDTH	1
#define   SMMU500_SMMU_NSGFSR_ICF_SHIFT	0
#define   SMMU500_SMMU_NSGFSR_ICF_MASK	0x1U

#define R_SMMU500_SMMU_NSGFSRRESTORE	0x44c
#define   SMMU500_SMMU_NSGFSRRESTORE_MULTI_WIDTH	1
#define   SMMU500_SMMU_NSGFSRRESTORE_MULTI_SHIFT	31
#define   SMMU500_SMMU_NSGFSRRESTORE_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_NSGFSRRESTORE_UUT_WIDTH	1
#define   SMMU500_SMMU_NSGFSRRESTORE_UUT_SHIFT	8
#define   SMMU500_SMMU_NSGFSRRESTORE_UUT_MASK	0x100U
#define   SMMU500_SMMU_NSGFSRRESTORE_EF_WIDTH	1
#define   SMMU500_SMMU_NSGFSRRESTORE_EF_SHIFT	6
#define   SMMU500_SMMU_NSGFSRRESTORE_EF_MASK	0x40U
#define   SMMU500_SMMU_NSGFSRRESTORE_CAF_WIDTH	1
#define   SMMU500_SMMU_NSGFSRRESTORE_CAF_SHIFT	5
#define   SMMU500_SMMU_NSGFSRRESTORE_CAF_MASK	0x20U
#define   SMMU500_SMMU_NSGFSRRESTORE_UCIF_WIDTH	1
#define   SMMU500_SMMU_NSGFSRRESTORE_UCIF_SHIFT	4
#define   SMMU500_SMMU_NSGFSRRESTORE_UCIF_MASK	0x10U
#define   SMMU500_SMMU_NSGFSRRESTORE_UCBF_WIDTH	1
#define   SMMU500_SMMU_NSGFSRRESTORE_UCBF_SHIFT	3
#define   SMMU500_SMMU_NSGFSRRESTORE_UCBF_MASK	0x8U
#define   SMMU500_SMMU_NSGFSRRESTORE_SMCF_WIDTH	1
#define   SMMU500_SMMU_NSGFSRRESTORE_SMCF_SHIFT	2
#define   SMMU500_SMMU_NSGFSRRESTORE_SMCF_MASK	0x4U
#define   SMMU500_SMMU_NSGFSRRESTORE_USF_WIDTH	1
#define   SMMU500_SMMU_NSGFSRRESTORE_USF_SHIFT	1
#define   SMMU500_SMMU_NSGFSRRESTORE_USF_MASK	0x2U
#define   SMMU500_SMMU_NSGFSRRESTORE_ICF_WIDTH	1
#define   SMMU500_SMMU_NSGFSRRESTORE_ICF_SHIFT	0
#define   SMMU500_SMMU_NSGFSRRESTORE_ICF_MASK	0x1U

#define R_SMMU500_SMMU_NSGFSYNR0	0x450
#define   SMMU500_SMMU_NSGFSYNR0_ATS_WIDTH	1
#define   SMMU500_SMMU_NSGFSYNR0_ATS_SHIFT	6
#define   SMMU500_SMMU_NSGFSYNR0_ATS_MASK	0x40U
#define   SMMU500_SMMU_NSGFSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_NSGFSYNR0_IND_SHIFT	3
#define   SMMU500_SMMU_NSGFSYNR0_IND_MASK	0x8U
#define   SMMU500_SMMU_NSGFSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_NSGFSYNR0_PNU_SHIFT	2
#define   SMMU500_SMMU_NSGFSYNR0_PNU_MASK	0x4U
#define   SMMU500_SMMU_NSGFSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_NSGFSYNR0_WNR_SHIFT	1
#define   SMMU500_SMMU_NSGFSYNR0_WNR_MASK	0x2U
#define   SMMU500_SMMU_NSGFSYNR0_NESTED_WIDTH	1
#define   SMMU500_SMMU_NSGFSYNR0_NESTED_SHIFT	0
#define   SMMU500_SMMU_NSGFSYNR0_NESTED_MASK	0x1U

#define R_SMMU500_SMMU_NSGFSYNDR1	0x454
#define   SMMU500_SMMU_NSGFSYNDR1_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_NSGFSYNDR1_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_NSGFSYNDR1_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_NSGFSYNDR1_STREAMID_WIDTH	15
#define   SMMU500_SMMU_NSGFSYNDR1_STREAMID_SHIFT	0
#define   SMMU500_SMMU_NSGFSYNDR1_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_NSTLBGSYNC	0x470
#define   SMMU500_SMMU_NSTLBGSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_NSTLBGSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_NSTLBGSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_NSTLBGSTATUS	0x474
#define   SMMU500_SMMU_NSTLBGSTATUS_GSACTIVE_WIDTH	1
#define   SMMU500_SMMU_NSTLBGSTATUS_GSACTIVE_SHIFT	0
#define   SMMU500_SMMU_NSTLBGSTATUS_GSACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_SMR0	0x800
#define   SMMU500_SMMU_SMR0_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR0_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR0_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR0_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR0_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR0_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR0_ID_WIDTH	15
#define   SMMU500_SMMU_SMR0_ID_SHIFT	0
#define   SMMU500_SMMU_SMR0_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR1	0x804
#define   SMMU500_SMMU_SMR1_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR1_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR1_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR1_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR1_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR1_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR1_ID_WIDTH	15
#define   SMMU500_SMMU_SMR1_ID_SHIFT	0
#define   SMMU500_SMMU_SMR1_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR2	0x808
#define   SMMU500_SMMU_SMR2_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR2_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR2_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR2_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR2_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR2_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR2_ID_WIDTH	15
#define   SMMU500_SMMU_SMR2_ID_SHIFT	0
#define   SMMU500_SMMU_SMR2_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR3	0x80c
#define   SMMU500_SMMU_SMR3_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR3_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR3_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR3_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR3_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR3_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR3_ID_WIDTH	15
#define   SMMU500_SMMU_SMR3_ID_SHIFT	0
#define   SMMU500_SMMU_SMR3_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR4	0x810
#define   SMMU500_SMMU_SMR4_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR4_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR4_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR4_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR4_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR4_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR4_ID_WIDTH	15
#define   SMMU500_SMMU_SMR4_ID_SHIFT	0
#define   SMMU500_SMMU_SMR4_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR5	0x814
#define   SMMU500_SMMU_SMR5_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR5_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR5_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR5_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR5_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR5_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR5_ID_WIDTH	15
#define   SMMU500_SMMU_SMR5_ID_SHIFT	0
#define   SMMU500_SMMU_SMR5_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR6	0x818
#define   SMMU500_SMMU_SMR6_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR6_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR6_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR6_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR6_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR6_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR6_ID_WIDTH	15
#define   SMMU500_SMMU_SMR6_ID_SHIFT	0
#define   SMMU500_SMMU_SMR6_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR7	0x81c
#define   SMMU500_SMMU_SMR7_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR7_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR7_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR7_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR7_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR7_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR7_ID_WIDTH	15
#define   SMMU500_SMMU_SMR7_ID_SHIFT	0
#define   SMMU500_SMMU_SMR7_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR8	0x820
#define   SMMU500_SMMU_SMR8_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR8_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR8_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR8_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR8_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR8_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR8_ID_WIDTH	15
#define   SMMU500_SMMU_SMR8_ID_SHIFT	0
#define   SMMU500_SMMU_SMR8_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR9	0x824
#define   SMMU500_SMMU_SMR9_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR9_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR9_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR9_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR9_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR9_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR9_ID_WIDTH	15
#define   SMMU500_SMMU_SMR9_ID_SHIFT	0
#define   SMMU500_SMMU_SMR9_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR10	0x828
#define   SMMU500_SMMU_SMR10_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR10_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR10_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR10_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR10_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR10_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR10_ID_WIDTH	15
#define   SMMU500_SMMU_SMR10_ID_SHIFT	0
#define   SMMU500_SMMU_SMR10_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR11	0x82c
#define   SMMU500_SMMU_SMR11_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR11_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR11_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR11_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR11_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR11_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR11_ID_WIDTH	15
#define   SMMU500_SMMU_SMR11_ID_SHIFT	0
#define   SMMU500_SMMU_SMR11_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR12	0x830
#define   SMMU500_SMMU_SMR12_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR12_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR12_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR12_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR12_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR12_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR12_ID_WIDTH	15
#define   SMMU500_SMMU_SMR12_ID_SHIFT	0
#define   SMMU500_SMMU_SMR12_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR13	0x834
#define   SMMU500_SMMU_SMR13_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR13_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR13_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR13_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR13_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR13_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR13_ID_WIDTH	15
#define   SMMU500_SMMU_SMR13_ID_SHIFT	0
#define   SMMU500_SMMU_SMR13_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR14	0x838
#define   SMMU500_SMMU_SMR14_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR14_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR14_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR14_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR14_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR14_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR14_ID_WIDTH	15
#define   SMMU500_SMMU_SMR14_ID_SHIFT	0
#define   SMMU500_SMMU_SMR14_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR15	0x83c
#define   SMMU500_SMMU_SMR15_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR15_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR15_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR15_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR15_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR15_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR15_ID_WIDTH	15
#define   SMMU500_SMMU_SMR15_ID_SHIFT	0
#define   SMMU500_SMMU_SMR15_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR16	0x840
#define   SMMU500_SMMU_SMR16_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR16_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR16_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR16_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR16_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR16_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR16_ID_WIDTH	15
#define   SMMU500_SMMU_SMR16_ID_SHIFT	0
#define   SMMU500_SMMU_SMR16_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR17	0x844
#define   SMMU500_SMMU_SMR17_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR17_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR17_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR17_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR17_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR17_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR17_ID_WIDTH	15
#define   SMMU500_SMMU_SMR17_ID_SHIFT	0
#define   SMMU500_SMMU_SMR17_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR18	0x848
#define   SMMU500_SMMU_SMR18_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR18_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR18_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR18_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR18_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR18_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR18_ID_WIDTH	15
#define   SMMU500_SMMU_SMR18_ID_SHIFT	0
#define   SMMU500_SMMU_SMR18_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR19	0x84c
#define   SMMU500_SMMU_SMR19_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR19_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR19_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR19_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR19_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR19_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR19_ID_WIDTH	15
#define   SMMU500_SMMU_SMR19_ID_SHIFT	0
#define   SMMU500_SMMU_SMR19_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR20	0x850
#define   SMMU500_SMMU_SMR20_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR20_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR20_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR20_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR20_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR20_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR20_ID_WIDTH	15
#define   SMMU500_SMMU_SMR20_ID_SHIFT	0
#define   SMMU500_SMMU_SMR20_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR21	0x854
#define   SMMU500_SMMU_SMR21_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR21_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR21_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR21_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR21_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR21_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR21_ID_WIDTH	15
#define   SMMU500_SMMU_SMR21_ID_SHIFT	0
#define   SMMU500_SMMU_SMR21_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR22	0x858
#define   SMMU500_SMMU_SMR22_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR22_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR22_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR22_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR22_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR22_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR22_ID_WIDTH	15
#define   SMMU500_SMMU_SMR22_ID_SHIFT	0
#define   SMMU500_SMMU_SMR22_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR23	0x85c
#define   SMMU500_SMMU_SMR23_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR23_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR23_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR23_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR23_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR23_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR23_ID_WIDTH	15
#define   SMMU500_SMMU_SMR23_ID_SHIFT	0
#define   SMMU500_SMMU_SMR23_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR24	0x860
#define   SMMU500_SMMU_SMR24_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR24_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR24_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR24_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR24_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR24_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR24_ID_WIDTH	15
#define   SMMU500_SMMU_SMR24_ID_SHIFT	0
#define   SMMU500_SMMU_SMR24_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR25	0x864
#define   SMMU500_SMMU_SMR25_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR25_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR25_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR25_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR25_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR25_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR25_ID_WIDTH	15
#define   SMMU500_SMMU_SMR25_ID_SHIFT	0
#define   SMMU500_SMMU_SMR25_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR26	0x868
#define   SMMU500_SMMU_SMR26_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR26_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR26_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR26_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR26_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR26_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR26_ID_WIDTH	15
#define   SMMU500_SMMU_SMR26_ID_SHIFT	0
#define   SMMU500_SMMU_SMR26_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR27	0x86c
#define   SMMU500_SMMU_SMR27_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR27_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR27_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR27_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR27_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR27_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR27_ID_WIDTH	15
#define   SMMU500_SMMU_SMR27_ID_SHIFT	0
#define   SMMU500_SMMU_SMR27_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR28	0x870
#define   SMMU500_SMMU_SMR28_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR28_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR28_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR28_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR28_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR28_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR28_ID_WIDTH	15
#define   SMMU500_SMMU_SMR28_ID_SHIFT	0
#define   SMMU500_SMMU_SMR28_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR29	0x874
#define   SMMU500_SMMU_SMR29_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR29_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR29_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR29_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR29_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR29_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR29_ID_WIDTH	15
#define   SMMU500_SMMU_SMR29_ID_SHIFT	0
#define   SMMU500_SMMU_SMR29_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR30	0x878
#define   SMMU500_SMMU_SMR30_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR30_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR30_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR30_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR30_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR30_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR30_ID_WIDTH	15
#define   SMMU500_SMMU_SMR30_ID_SHIFT	0
#define   SMMU500_SMMU_SMR30_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR31	0x87c
#define   SMMU500_SMMU_SMR31_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR31_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR31_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR31_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR31_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR31_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR31_ID_WIDTH	15
#define   SMMU500_SMMU_SMR31_ID_SHIFT	0
#define   SMMU500_SMMU_SMR31_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR32	0x880
#define   SMMU500_SMMU_SMR32_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR32_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR32_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR32_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR32_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR32_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR32_ID_WIDTH	15
#define   SMMU500_SMMU_SMR32_ID_SHIFT	0
#define   SMMU500_SMMU_SMR32_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR33	0x884
#define   SMMU500_SMMU_SMR33_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR33_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR33_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR33_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR33_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR33_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR33_ID_WIDTH	15
#define   SMMU500_SMMU_SMR33_ID_SHIFT	0
#define   SMMU500_SMMU_SMR33_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR34	0x888
#define   SMMU500_SMMU_SMR34_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR34_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR34_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR34_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR34_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR34_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR34_ID_WIDTH	15
#define   SMMU500_SMMU_SMR34_ID_SHIFT	0
#define   SMMU500_SMMU_SMR34_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR35	0x88c
#define   SMMU500_SMMU_SMR35_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR35_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR35_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR35_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR35_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR35_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR35_ID_WIDTH	15
#define   SMMU500_SMMU_SMR35_ID_SHIFT	0
#define   SMMU500_SMMU_SMR35_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR36	0x890
#define   SMMU500_SMMU_SMR36_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR36_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR36_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR36_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR36_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR36_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR36_ID_WIDTH	15
#define   SMMU500_SMMU_SMR36_ID_SHIFT	0
#define   SMMU500_SMMU_SMR36_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR37	0x894
#define   SMMU500_SMMU_SMR37_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR37_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR37_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR37_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR37_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR37_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR37_ID_WIDTH	15
#define   SMMU500_SMMU_SMR37_ID_SHIFT	0
#define   SMMU500_SMMU_SMR37_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR38	0x898
#define   SMMU500_SMMU_SMR38_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR38_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR38_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR38_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR38_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR38_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR38_ID_WIDTH	15
#define   SMMU500_SMMU_SMR38_ID_SHIFT	0
#define   SMMU500_SMMU_SMR38_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR39	0x89c
#define   SMMU500_SMMU_SMR39_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR39_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR39_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR39_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR39_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR39_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR39_ID_WIDTH	15
#define   SMMU500_SMMU_SMR39_ID_SHIFT	0
#define   SMMU500_SMMU_SMR39_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR40	0x8a0
#define   SMMU500_SMMU_SMR40_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR40_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR40_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR40_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR40_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR40_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR40_ID_WIDTH	15
#define   SMMU500_SMMU_SMR40_ID_SHIFT	0
#define   SMMU500_SMMU_SMR40_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR41	0x8a4
#define   SMMU500_SMMU_SMR41_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR41_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR41_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR41_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR41_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR41_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR41_ID_WIDTH	15
#define   SMMU500_SMMU_SMR41_ID_SHIFT	0
#define   SMMU500_SMMU_SMR41_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR42	0x8a8
#define   SMMU500_SMMU_SMR42_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR42_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR42_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR42_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR42_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR42_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR42_ID_WIDTH	15
#define   SMMU500_SMMU_SMR42_ID_SHIFT	0
#define   SMMU500_SMMU_SMR42_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR43	0x8ac
#define   SMMU500_SMMU_SMR43_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR43_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR43_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR43_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR43_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR43_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR43_ID_WIDTH	15
#define   SMMU500_SMMU_SMR43_ID_SHIFT	0
#define   SMMU500_SMMU_SMR43_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR44	0x8b0
#define   SMMU500_SMMU_SMR44_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR44_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR44_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR44_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR44_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR44_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR44_ID_WIDTH	15
#define   SMMU500_SMMU_SMR44_ID_SHIFT	0
#define   SMMU500_SMMU_SMR44_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR45	0x8b4
#define   SMMU500_SMMU_SMR45_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR45_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR45_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR45_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR45_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR45_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR45_ID_WIDTH	15
#define   SMMU500_SMMU_SMR45_ID_SHIFT	0
#define   SMMU500_SMMU_SMR45_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR46	0x8b8
#define   SMMU500_SMMU_SMR46_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR46_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR46_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR46_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR46_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR46_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR46_ID_WIDTH	15
#define   SMMU500_SMMU_SMR46_ID_SHIFT	0
#define   SMMU500_SMMU_SMR46_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_SMR47	0x8bc
#define   SMMU500_SMMU_SMR47_VALID_WIDTH	1
#define   SMMU500_SMMU_SMR47_VALID_SHIFT	31
#define   SMMU500_SMMU_SMR47_VALID_MASK	0x80000000U
#define   SMMU500_SMMU_SMR47_MASK_WIDTH	15
#define   SMMU500_SMMU_SMR47_MASK_SHIFT	16
#define   SMMU500_SMMU_SMR47_MASK_MASK	0x7fff0000U
#define   SMMU500_SMMU_SMR47_ID_WIDTH	15
#define   SMMU500_SMMU_SMR47_ID_SHIFT	0
#define   SMMU500_SMMU_SMR47_ID_MASK	0x7fffU

#define R_SMMU500_SMMU_S2CR0	0xc00
#define   SMMU500_SMMU_S2CR0_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR0_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR0_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR0_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR0_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR0_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR0_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR0_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR0_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR0_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR0_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR0_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR0_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR0_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR0_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR0_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR0_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR0_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR0_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR0_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR0_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR0_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR0_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR0_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR0_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR0_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR0_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR0_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR0_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR0_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR0_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR0_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR0_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR0_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR0_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR0_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR1	0xc04
#define   SMMU500_SMMU_S2CR1_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR1_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR1_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR1_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR1_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR1_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR1_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR1_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR1_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR1_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR1_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR1_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR1_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR1_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR1_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR1_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR1_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR1_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR1_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR1_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR1_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR1_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR1_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR1_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR1_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR1_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR1_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR1_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR1_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR1_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR1_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR1_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR1_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR1_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR1_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR1_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR2	0xc08
#define   SMMU500_SMMU_S2CR2_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR2_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR2_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR2_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR2_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR2_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR2_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR2_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR2_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR2_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR2_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR2_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR2_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR2_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR2_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR2_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR2_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR2_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR2_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR2_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR2_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR2_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR2_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR2_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR2_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR2_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR2_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR2_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR2_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR2_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR2_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR2_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR2_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR2_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR2_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR2_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR3	0xc0c
#define   SMMU500_SMMU_S2CR3_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR3_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR3_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR3_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR3_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR3_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR3_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR3_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR3_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR3_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR3_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR3_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR3_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR3_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR3_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR3_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR3_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR3_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR3_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR3_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR3_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR3_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR3_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR3_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR3_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR3_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR3_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR3_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR3_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR3_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR3_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR3_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR3_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR3_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR3_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR3_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR4	0xc10
#define   SMMU500_SMMU_S2CR4_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR4_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR4_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR4_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR4_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR4_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR4_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR4_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR4_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR4_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR4_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR4_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR4_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR4_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR4_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR4_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR4_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR4_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR4_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR4_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR4_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR4_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR4_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR4_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR4_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR4_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR4_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR4_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR4_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR4_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR4_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR4_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR4_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR4_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR4_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR4_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR5	0xc14
#define   SMMU500_SMMU_S2CR5_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR5_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR5_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR5_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR5_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR5_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR5_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR5_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR5_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR5_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR5_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR5_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR5_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR5_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR5_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR5_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR5_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR5_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR5_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR5_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR5_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR5_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR5_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR5_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR5_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR5_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR5_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR5_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR5_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR5_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR5_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR5_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR5_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR5_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR5_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR5_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR6	0xc18
#define   SMMU500_SMMU_S2CR6_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR6_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR6_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR6_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR6_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR6_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR6_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR6_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR6_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR6_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR6_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR6_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR6_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR6_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR6_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR6_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR6_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR6_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR6_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR6_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR6_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR6_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR6_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR6_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR6_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR6_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR6_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR6_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR6_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR6_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR6_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR6_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR6_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR6_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR6_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR6_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR7	0xc1c
#define   SMMU500_SMMU_S2CR7_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR7_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR7_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR7_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR7_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR7_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR7_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR7_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR7_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR7_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR7_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR7_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR7_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR7_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR7_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR7_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR7_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR7_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR7_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR7_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR7_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR7_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR7_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR7_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR7_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR7_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR7_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR7_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR7_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR7_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR7_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR7_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR7_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR7_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR7_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR7_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR8	0xc20
#define   SMMU500_SMMU_S2CR8_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR8_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR8_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR8_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR8_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR8_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR8_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR8_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR8_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR8_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR8_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR8_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR8_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR8_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR8_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR8_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR8_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR8_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR8_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR8_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR8_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR8_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR8_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR8_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR8_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR8_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR8_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR8_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR8_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR8_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR8_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR8_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR8_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR8_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR8_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR8_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR9	0xc24
#define   SMMU500_SMMU_S2CR9_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR9_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR9_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR9_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR9_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR9_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR9_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR9_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR9_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR9_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR9_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR9_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR9_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR9_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR9_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR9_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR9_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR9_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR9_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR9_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR9_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR9_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR9_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR9_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR9_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR9_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR9_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR9_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR9_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR9_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR9_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR9_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR9_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR9_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR9_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR9_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR10	0xc28
#define   SMMU500_SMMU_S2CR10_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR10_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR10_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR10_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR10_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR10_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR10_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR10_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR10_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR10_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR10_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR10_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR10_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR10_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR10_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR10_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR10_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR10_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR10_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR10_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR10_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR10_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR10_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR10_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR10_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR10_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR10_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR10_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR10_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR10_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR10_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR10_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR10_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR10_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR10_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR10_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR11	0xc2c
#define   SMMU500_SMMU_S2CR11_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR11_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR11_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR11_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR11_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR11_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR11_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR11_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR11_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR11_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR11_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR11_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR11_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR11_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR11_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR11_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR11_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR11_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR11_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR11_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR11_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR11_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR11_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR11_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR11_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR11_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR11_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR11_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR11_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR11_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR11_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR11_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR11_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR11_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR11_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR11_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR12	0xc30
#define   SMMU500_SMMU_S2CR12_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR12_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR12_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR12_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR12_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR12_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR12_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR12_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR12_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR12_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR12_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR12_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR12_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR12_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR12_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR12_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR12_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR12_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR12_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR12_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR12_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR12_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR12_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR12_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR12_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR12_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR12_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR12_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR12_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR12_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR12_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR12_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR12_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR12_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR12_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR12_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR13	0xc34
#define   SMMU500_SMMU_S2CR13_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR13_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR13_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR13_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR13_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR13_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR13_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR13_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR13_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR13_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR13_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR13_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR13_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR13_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR13_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR13_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR13_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR13_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR13_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR13_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR13_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR13_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR13_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR13_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR13_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR13_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR13_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR13_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR13_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR13_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR13_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR13_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR13_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR13_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR13_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR13_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR14	0xc38
#define   SMMU500_SMMU_S2CR14_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR14_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR14_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR14_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR14_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR14_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR14_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR14_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR14_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR14_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR14_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR14_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR14_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR14_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR14_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR14_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR14_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR14_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR14_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR14_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR14_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR14_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR14_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR14_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR14_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR14_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR14_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR14_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR14_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR14_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR14_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR14_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR14_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR14_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR14_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR14_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR15	0xc3c
#define   SMMU500_SMMU_S2CR15_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR15_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR15_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR15_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR15_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR15_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR15_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR15_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR15_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR15_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR15_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR15_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR15_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR15_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR15_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR15_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR15_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR15_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR15_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR15_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR15_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR15_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR15_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR15_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR15_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR15_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR15_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR15_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR15_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR15_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR15_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR15_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR15_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR15_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR15_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR15_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR16	0xc40
#define   SMMU500_SMMU_S2CR16_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR16_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR16_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR16_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR16_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR16_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR16_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR16_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR16_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR16_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR16_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR16_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR16_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR16_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR16_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR16_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR16_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR16_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR16_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR16_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR16_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR16_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR16_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR16_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR16_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR16_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR16_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR16_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR16_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR16_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR16_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR16_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR16_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR16_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR16_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR16_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR17	0xc44
#define   SMMU500_SMMU_S2CR17_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR17_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR17_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR17_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR17_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR17_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR17_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR17_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR17_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR17_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR17_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR17_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR17_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR17_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR17_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR17_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR17_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR17_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR17_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR17_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR17_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR17_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR17_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR17_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR17_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR17_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR17_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR17_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR17_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR17_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR17_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR17_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR17_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR17_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR17_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR17_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR18	0xc48
#define   SMMU500_SMMU_S2CR18_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR18_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR18_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR18_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR18_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR18_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR18_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR18_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR18_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR18_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR18_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR18_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR18_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR18_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR18_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR18_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR18_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR18_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR18_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR18_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR18_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR18_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR18_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR18_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR18_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR18_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR18_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR18_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR18_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR18_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR18_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR18_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR18_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR18_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR18_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR18_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR19	0xc4c
#define   SMMU500_SMMU_S2CR19_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR19_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR19_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR19_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR19_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR19_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR19_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR19_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR19_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR19_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR19_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR19_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR19_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR19_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR19_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR19_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR19_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR19_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR19_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR19_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR19_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR19_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR19_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR19_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR19_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR19_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR19_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR19_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR19_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR19_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR19_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR19_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR19_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR19_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR19_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR19_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR20	0xc50
#define   SMMU500_SMMU_S2CR20_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR20_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR20_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR20_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR20_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR20_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR20_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR20_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR20_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR20_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR20_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR20_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR20_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR20_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR20_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR20_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR20_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR20_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR20_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR20_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR20_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR20_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR20_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR20_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR20_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR20_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR20_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR20_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR20_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR20_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR20_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR20_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR20_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR20_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR20_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR20_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR21	0xc54
#define   SMMU500_SMMU_S2CR21_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR21_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR21_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR21_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR21_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR21_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR21_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR21_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR21_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR21_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR21_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR21_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR21_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR21_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR21_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR21_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR21_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR21_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR21_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR21_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR21_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR21_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR21_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR21_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR21_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR21_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR21_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR21_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR21_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR21_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR21_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR21_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR21_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR21_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR21_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR21_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR22	0xc58
#define   SMMU500_SMMU_S2CR22_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR22_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR22_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR22_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR22_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR22_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR22_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR22_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR22_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR22_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR22_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR22_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR22_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR22_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR22_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR22_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR22_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR22_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR22_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR22_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR22_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR22_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR22_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR22_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR22_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR22_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR22_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR22_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR22_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR22_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR22_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR22_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR22_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR22_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR22_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR22_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR23	0xc5c
#define   SMMU500_SMMU_S2CR23_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR23_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR23_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR23_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR23_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR23_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR23_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR23_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR23_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR23_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR23_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR23_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR23_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR23_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR23_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR23_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR23_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR23_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR23_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR23_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR23_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR23_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR23_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR23_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR23_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR23_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR23_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR23_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR23_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR23_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR23_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR23_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR23_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR23_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR23_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR23_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR24	0xc60
#define   SMMU500_SMMU_S2CR24_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR24_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR24_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR24_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR24_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR24_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR24_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR24_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR24_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR24_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR24_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR24_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR24_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR24_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR24_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR24_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR24_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR24_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR24_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR24_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR24_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR24_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR24_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR24_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR24_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR24_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR24_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR24_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR24_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR24_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR24_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR24_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR24_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR24_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR24_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR24_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR25	0xc64
#define   SMMU500_SMMU_S2CR25_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR25_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR25_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR25_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR25_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR25_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR25_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR25_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR25_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR25_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR25_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR25_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR25_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR25_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR25_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR25_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR25_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR25_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR25_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR25_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR25_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR25_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR25_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR25_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR25_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR25_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR25_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR25_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR25_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR25_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR25_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR25_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR25_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR25_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR25_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR25_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR26	0xc68
#define   SMMU500_SMMU_S2CR26_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR26_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR26_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR26_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR26_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR26_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR26_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR26_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR26_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR26_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR26_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR26_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR26_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR26_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR26_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR26_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR26_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR26_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR26_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR26_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR26_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR26_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR26_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR26_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR26_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR26_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR26_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR26_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR26_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR26_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR26_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR26_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR26_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR26_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR26_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR26_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR27	0xc6c
#define   SMMU500_SMMU_S2CR27_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR27_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR27_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR27_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR27_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR27_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR27_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR27_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR27_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR27_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR27_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR27_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR27_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR27_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR27_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR27_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR27_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR27_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR27_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR27_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR27_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR27_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR27_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR27_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR27_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR27_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR27_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR27_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR27_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR27_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR27_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR27_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR27_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR27_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR27_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR27_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR28	0xc70
#define   SMMU500_SMMU_S2CR28_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR28_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR28_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR28_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR28_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR28_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR28_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR28_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR28_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR28_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR28_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR28_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR28_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR28_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR28_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR28_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR28_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR28_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR28_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR28_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR28_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR28_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR28_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR28_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR28_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR28_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR28_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR28_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR28_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR28_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR28_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR28_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR28_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR28_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR28_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR28_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR29	0xc74
#define   SMMU500_SMMU_S2CR29_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR29_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR29_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR29_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR29_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR29_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR29_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR29_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR29_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR29_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR29_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR29_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR29_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR29_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR29_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR29_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR29_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR29_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR29_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR29_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR29_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR29_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR29_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR29_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR29_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR29_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR29_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR29_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR29_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR29_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR29_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR29_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR29_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR29_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR29_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR29_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR30	0xc78
#define   SMMU500_SMMU_S2CR30_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR30_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR30_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR30_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR30_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR30_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR30_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR30_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR30_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR30_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR30_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR30_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR30_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR30_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR30_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR30_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR30_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR30_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR30_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR30_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR30_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR30_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR30_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR30_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR30_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR30_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR30_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR30_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR30_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR30_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR30_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR30_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR30_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR30_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR30_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR30_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR31	0xc7c
#define   SMMU500_SMMU_S2CR31_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR31_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR31_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR31_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR31_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR31_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR31_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR31_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR31_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR31_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR31_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR31_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR31_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR31_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR31_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR31_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR31_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR31_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR31_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR31_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR31_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR31_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR31_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR31_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR31_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR31_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR31_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR31_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR31_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR31_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR31_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR31_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR31_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR31_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR31_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR31_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR32	0xc80
#define   SMMU500_SMMU_S2CR32_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR32_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR32_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR32_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR32_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR32_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR32_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR32_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR32_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR32_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR32_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR32_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR32_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR32_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR32_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR32_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR32_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR32_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR32_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR32_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR32_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR32_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR32_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR32_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR32_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR32_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR32_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR32_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR32_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR32_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR32_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR32_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR32_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR32_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR32_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR32_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR33	0xc84
#define   SMMU500_SMMU_S2CR33_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR33_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR33_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR33_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR33_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR33_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR33_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR33_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR33_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR33_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR33_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR33_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR33_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR33_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR33_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR33_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR33_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR33_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR33_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR33_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR33_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR33_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR33_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR33_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR33_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR33_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR33_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR33_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR33_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR33_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR33_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR33_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR33_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR33_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR33_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR33_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR34	0xc88
#define   SMMU500_SMMU_S2CR34_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR34_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR34_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR34_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR34_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR34_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR34_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR34_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR34_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR34_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR34_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR34_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR34_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR34_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR34_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR34_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR34_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR34_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR34_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR34_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR34_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR34_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR34_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR34_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR34_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR34_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR34_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR34_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR34_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR34_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR34_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR34_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR34_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR34_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR34_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR34_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR35	0xc8c
#define   SMMU500_SMMU_S2CR35_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR35_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR35_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR35_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR35_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR35_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR35_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR35_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR35_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR35_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR35_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR35_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR35_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR35_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR35_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR35_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR35_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR35_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR35_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR35_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR35_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR35_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR35_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR35_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR35_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR35_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR35_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR35_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR35_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR35_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR35_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR35_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR35_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR35_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR35_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR35_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR36	0xc90
#define   SMMU500_SMMU_S2CR36_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR36_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR36_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR36_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR36_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR36_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR36_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR36_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR36_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR36_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR36_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR36_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR36_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR36_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR36_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR36_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR36_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR36_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR36_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR36_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR36_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR36_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR36_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR36_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR36_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR36_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR36_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR36_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR36_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR36_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR36_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR36_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR36_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR36_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR36_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR36_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR37	0xc94
#define   SMMU500_SMMU_S2CR37_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR37_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR37_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR37_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR37_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR37_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR37_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR37_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR37_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR37_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR37_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR37_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR37_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR37_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR37_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR37_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR37_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR37_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR37_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR37_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR37_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR37_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR37_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR37_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR37_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR37_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR37_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR37_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR37_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR37_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR37_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR37_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR37_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR37_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR37_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR37_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR38	0xc98
#define   SMMU500_SMMU_S2CR38_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR38_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR38_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR38_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR38_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR38_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR38_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR38_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR38_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR38_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR38_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR38_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR38_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR38_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR38_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR38_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR38_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR38_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR38_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR38_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR38_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR38_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR38_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR38_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR38_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR38_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR38_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR38_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR38_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR38_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR38_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR38_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR38_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR38_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR38_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR38_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR39	0xc9c
#define   SMMU500_SMMU_S2CR39_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR39_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR39_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR39_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR39_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR39_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR39_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR39_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR39_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR39_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR39_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR39_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR39_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR39_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR39_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR39_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR39_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR39_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR39_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR39_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR39_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR39_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR39_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR39_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR39_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR39_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR39_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR39_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR39_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR39_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR39_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR39_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR39_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR39_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR39_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR39_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR40	0xca0
#define   SMMU500_SMMU_S2CR40_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR40_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR40_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR40_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR40_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR40_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR40_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR40_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR40_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR40_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR40_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR40_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR40_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR40_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR40_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR40_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR40_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR40_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR40_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR40_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR40_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR40_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR40_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR40_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR40_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR40_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR40_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR40_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR40_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR40_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR40_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR40_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR40_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR40_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR40_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR40_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR41	0xca4
#define   SMMU500_SMMU_S2CR41_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR41_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR41_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR41_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR41_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR41_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR41_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR41_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR41_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR41_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR41_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR41_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR41_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR41_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR41_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR41_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR41_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR41_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR41_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR41_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR41_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR41_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR41_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR41_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR41_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR41_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR41_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR41_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR41_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR41_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR41_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR41_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR41_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR41_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR41_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR41_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR42	0xca8
#define   SMMU500_SMMU_S2CR42_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR42_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR42_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR42_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR42_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR42_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR42_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR42_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR42_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR42_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR42_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR42_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR42_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR42_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR42_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR42_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR42_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR42_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR42_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR42_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR42_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR42_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR42_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR42_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR42_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR42_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR42_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR42_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR42_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR42_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR42_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR42_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR42_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR42_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR42_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR42_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR43	0xcac
#define   SMMU500_SMMU_S2CR43_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR43_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR43_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR43_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR43_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR43_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR43_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR43_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR43_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR43_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR43_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR43_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR43_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR43_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR43_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR43_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR43_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR43_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR43_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR43_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR43_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR43_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR43_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR43_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR43_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR43_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR43_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR43_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR43_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR43_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR43_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR43_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR43_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR43_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR43_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR43_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR44	0xcb0
#define   SMMU500_SMMU_S2CR44_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR44_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR44_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR44_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR44_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR44_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR44_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR44_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR44_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR44_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR44_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR44_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR44_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR44_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR44_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR44_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR44_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR44_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR44_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR44_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR44_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR44_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR44_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR44_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR44_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR44_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR44_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR44_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR44_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR44_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR44_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR44_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR44_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR44_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR44_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR44_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR45	0xcb4
#define   SMMU500_SMMU_S2CR45_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR45_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR45_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR45_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR45_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR45_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR45_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR45_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR45_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR45_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR45_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR45_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR45_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR45_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR45_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR45_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR45_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR45_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR45_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR45_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR45_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR45_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR45_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR45_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR45_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR45_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR45_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR45_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR45_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR45_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR45_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR45_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR45_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR45_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR45_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR45_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR46	0xcb8
#define   SMMU500_SMMU_S2CR46_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR46_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR46_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR46_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR46_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR46_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR46_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR46_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR46_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR46_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR46_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR46_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR46_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR46_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR46_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR46_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR46_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR46_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR46_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR46_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR46_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR46_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR46_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR46_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR46_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR46_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR46_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR46_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR46_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR46_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR46_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR46_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR46_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR46_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR46_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR46_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_S2CR47	0xcbc
#define   SMMU500_SMMU_S2CR47_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR47_TRANSIENTCFG_SHIFT	28
#define   SMMU500_SMMU_S2CR47_TRANSIENTCFG_MASK	0x30000000U
#define   SMMU500_SMMU_S2CR47_INSTCFG_1_WIDTH	1
#define   SMMU500_SMMU_S2CR47_INSTCFG_1_SHIFT	27
#define   SMMU500_SMMU_S2CR47_INSTCFG_1_MASK	0x8000000U
#define   SMMU500_SMMU_S2CR47_INSTCFG_0_FB_WIDTH	1
#define   SMMU500_SMMU_S2CR47_INSTCFG_0_FB_SHIFT	26
#define   SMMU500_SMMU_S2CR47_INSTCFG_0_FB_MASK	0x4000000U
#define   SMMU500_SMMU_S2CR47_PRIVCFG_BSU_WIDTH	2
#define   SMMU500_SMMU_S2CR47_PRIVCFG_BSU_SHIFT	24
#define   SMMU500_SMMU_S2CR47_PRIVCFG_BSU_MASK	0x3000000U
#define   SMMU500_SMMU_S2CR47_WACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR47_WACFG_SHIFT	22
#define   SMMU500_SMMU_S2CR47_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_S2CR47_RACFG_WIDTH	2
#define   SMMU500_SMMU_S2CR47_RACFG_SHIFT	20
#define   SMMU500_SMMU_S2CR47_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_S2CR47_NSCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR47_NSCFG_SHIFT	18
#define   SMMU500_SMMU_S2CR47_NSCFG_MASK	0xc0000U
#define   SMMU500_SMMU_S2CR47_TYPE_WIDTH	2
#define   SMMU500_SMMU_S2CR47_TYPE_SHIFT	16
#define   SMMU500_SMMU_S2CR47_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_S2CR47_MEM_ATTR_WIDTH	4
#define   SMMU500_SMMU_S2CR47_MEM_ATTR_SHIFT	12
#define   SMMU500_SMMU_S2CR47_MEM_ATTR_MASK	0xf000U
#define   SMMU500_SMMU_S2CR47_MTCFG_WIDTH	1
#define   SMMU500_SMMU_S2CR47_MTCFG_SHIFT	11
#define   SMMU500_SMMU_S2CR47_MTCFG_MASK	0x800U
#define   SMMU500_SMMU_S2CR47_SHCFG_WIDTH	2
#define   SMMU500_SMMU_S2CR47_SHCFG_SHIFT	8
#define   SMMU500_SMMU_S2CR47_SHCFG_MASK	0x300U
#define   SMMU500_SMMU_S2CR47_CBNDX_VMID_WIDTH	8
#define   SMMU500_SMMU_S2CR47_CBNDX_VMID_SHIFT	0
#define   SMMU500_SMMU_S2CR47_CBNDX_VMID_MASK	0xffU

#define R_SMMU500_SMMU_PIDR4	0xfd0
#define   SMMU500_SMMU_PIDR4_FOURKB_COUNT_WIDTH	4
#define   SMMU500_SMMU_PIDR4_FOURKB_COUNT_SHIFT	4
#define   SMMU500_SMMU_PIDR4_FOURKB_COUNT_MASK	0xf0U
#define   SMMU500_SMMU_PIDR4_JEP106_CONTINUATION_CODE_WIDTH	4
#define   SMMU500_SMMU_PIDR4_JEP106_CONTINUATION_CODE_SHIFT	0
#define   SMMU500_SMMU_PIDR4_JEP106_CONTINUATION_CODE_MASK	0xfU

#define R_SMMU500_SMMU_PIDR5	0xfd4
#define   SMMU500_SMMU_PIDR5___WIDTH	32
#define   SMMU500_SMMU_PIDR5___SHIFT	0
#define   SMMU500_SMMU_PIDR5___MASK	0xffffffffU

#define R_SMMU500_SMMU_PIDR6	0xfd8
#define   SMMU500_SMMU_PIDR6___WIDTH	32
#define   SMMU500_SMMU_PIDR6___SHIFT	0
#define   SMMU500_SMMU_PIDR6___MASK	0xffffffffU

#define R_SMMU500_SMMU_PIDR7	0xfdc
#define   SMMU500_SMMU_PIDR7___WIDTH	32
#define   SMMU500_SMMU_PIDR7___SHIFT	0
#define   SMMU500_SMMU_PIDR7___MASK	0xffffffffU

#define R_SMMU500_SMMU_PIDR0	0xfe0
#define   SMMU500_SMMU_PIDR0_PARTNUMBER0_WIDTH	8
#define   SMMU500_SMMU_PIDR0_PARTNUMBER0_SHIFT	0
#define   SMMU500_SMMU_PIDR0_PARTNUMBER0_MASK	0xffU

#define R_SMMU500_SMMU_PIDR1	0xfe4
#define   SMMU500_SMMU_PIDR1_JEP106_IDENTITY_CODE_WIDTH	4
#define   SMMU500_SMMU_PIDR1_JEP106_IDENTITY_CODE_SHIFT	4
#define   SMMU500_SMMU_PIDR1_JEP106_IDENTITY_CODE_MASK	0xf0U
#define   SMMU500_SMMU_PIDR1_PARTNUMBER1_WIDTH	4
#define   SMMU500_SMMU_PIDR1_PARTNUMBER1_SHIFT	0
#define   SMMU500_SMMU_PIDR1_PARTNUMBER1_MASK	0xfU

#define R_SMMU500_SMMU_PIDR2	0xfe8
#define   SMMU500_SMMU_PIDR2_ARCHITECTURE_REVISION_WIDTH	4
#define   SMMU500_SMMU_PIDR2_ARCHITECTURE_REVISION_SHIFT	4
#define   SMMU500_SMMU_PIDR2_ARCHITECTURE_REVISION_MASK	0xf0U
#define   SMMU500_SMMU_PIDR2_JEDEC_WIDTH	1
#define   SMMU500_SMMU_PIDR2_JEDEC_SHIFT	3
#define   SMMU500_SMMU_PIDR2_JEDEC_MASK	0x8U
#define   SMMU500_SMMU_PIDR2_JEP106_IDENTITY_CODE_WIDTH	3
#define   SMMU500_SMMU_PIDR2_JEP106_IDENTITY_CODE_SHIFT	0
#define   SMMU500_SMMU_PIDR2_JEP106_IDENTITY_CODE_MASK	0x7U

#define R_SMMU500_SMMU_PIDR3	0xfec
#define   SMMU500_SMMU_PIDR3_REVAND_WIDTH	4
#define   SMMU500_SMMU_PIDR3_REVAND_SHIFT	4
#define   SMMU500_SMMU_PIDR3_REVAND_MASK	0xf0U
#define   SMMU500_SMMU_PIDR3_CUSTOMER_MODIFIED_WIDTH	4
#define   SMMU500_SMMU_PIDR3_CUSTOMER_MODIFIED_SHIFT	0
#define   SMMU500_SMMU_PIDR3_CUSTOMER_MODIFIED_MASK	0xfU

#define R_SMMU500_SMMU_CIDR0	0xff0
#define   SMMU500_SMMU_CIDR0_PREAMBLE_WIDTH	8
#define   SMMU500_SMMU_CIDR0_PREAMBLE_SHIFT	0
#define   SMMU500_SMMU_CIDR0_PREAMBLE_MASK	0xffU

#define R_SMMU500_SMMU_CIDR1	0xff4
#define   SMMU500_SMMU_CIDR1_PREAMBLE_WIDTH	8
#define   SMMU500_SMMU_CIDR1_PREAMBLE_SHIFT	0
#define   SMMU500_SMMU_CIDR1_PREAMBLE_MASK	0xffU

#define R_SMMU500_SMMU_CIDR2	0xff8
#define   SMMU500_SMMU_CIDR2_PREAMBLE_WIDTH	8
#define   SMMU500_SMMU_CIDR2_PREAMBLE_SHIFT	0
#define   SMMU500_SMMU_CIDR2_PREAMBLE_MASK	0xffU

#define R_SMMU500_SMMU_CIDR3	0xffc
#define   SMMU500_SMMU_CIDR3_PREAMBLE_WIDTH	8
#define   SMMU500_SMMU_CIDR3_PREAMBLE_SHIFT	0
#define   SMMU500_SMMU_CIDR3_PREAMBLE_MASK	0xffU

#define R_SMMU500_SMMU_CBAR0	0x1000
#define   SMMU500_SMMU_CBAR0_IRPTNDX_WIDTH	8
#define   SMMU500_SMMU_CBAR0_IRPTNDX_SHIFT	24
#define   SMMU500_SMMU_CBAR0_IRPTNDX_MASK	0xff000000U
#define   SMMU500_SMMU_CBAR0_WACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR0_WACFG_SHIFT	22
#define   SMMU500_SMMU_CBAR0_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_CBAR0_RACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR0_RACFG_SHIFT	20
#define   SMMU500_SMMU_CBAR0_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_CBAR0_BSU_WIDTH	2
#define   SMMU500_SMMU_CBAR0_BSU_SHIFT	18
#define   SMMU500_SMMU_CBAR0_BSU_MASK	0xc0000U
#define   SMMU500_SMMU_CBAR0_TYPE_WIDTH	2
#define   SMMU500_SMMU_CBAR0_TYPE_SHIFT	16
#define   SMMU500_SMMU_CBAR0_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_CBAR0_MEMATTR_CBNDX_7_4_WIDTH	4
#define   SMMU500_SMMU_CBAR0_MEMATTR_CBNDX_7_4_SHIFT	12
#define   SMMU500_SMMU_CBAR0_MEMATTR_CBNDX_7_4_MASK	0xf000U
#define   SMMU500_SMMU_CBAR0_FB_CBNDX_3_WIDTH	1
#define   SMMU500_SMMU_CBAR0_FB_CBNDX_3_SHIFT	11
#define   SMMU500_SMMU_CBAR0_FB_CBNDX_3_MASK	0x800U
#define   SMMU500_SMMU_CBAR0_HYPC_CBNDX_2_WIDTH	1
#define   SMMU500_SMMU_CBAR0_HYPC_CBNDX_2_SHIFT	10
#define   SMMU500_SMMU_CBAR0_HYPC_CBNDX_2_MASK	0x400U
#define   SMMU500_SMMU_CBAR0_BPSHCFG_CBNDX_1_0_WIDTH	2
#define   SMMU500_SMMU_CBAR0_BPSHCFG_CBNDX_1_0_SHIFT	8
#define   SMMU500_SMMU_CBAR0_BPSHCFG_CBNDX_1_0_MASK	0x300U
#define   SMMU500_SMMU_CBAR0_VMID_WIDTH	8
#define   SMMU500_SMMU_CBAR0_VMID_SHIFT	0
#define   SMMU500_SMMU_CBAR0_VMID_MASK	0xffU

#define R_SMMU500_SMMU_CBAR1	0x1004
#define   SMMU500_SMMU_CBAR1_IRPTNDX_WIDTH	8
#define   SMMU500_SMMU_CBAR1_IRPTNDX_SHIFT	24
#define   SMMU500_SMMU_CBAR1_IRPTNDX_MASK	0xff000000U
#define   SMMU500_SMMU_CBAR1_WACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR1_WACFG_SHIFT	22
#define   SMMU500_SMMU_CBAR1_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_CBAR1_RACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR1_RACFG_SHIFT	20
#define   SMMU500_SMMU_CBAR1_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_CBAR1_BSU_WIDTH	2
#define   SMMU500_SMMU_CBAR1_BSU_SHIFT	18
#define   SMMU500_SMMU_CBAR1_BSU_MASK	0xc0000U
#define   SMMU500_SMMU_CBAR1_TYPE_WIDTH	2
#define   SMMU500_SMMU_CBAR1_TYPE_SHIFT	16
#define   SMMU500_SMMU_CBAR1_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_CBAR1_MEMATTR_CBNDX_7_4_WIDTH	4
#define   SMMU500_SMMU_CBAR1_MEMATTR_CBNDX_7_4_SHIFT	12
#define   SMMU500_SMMU_CBAR1_MEMATTR_CBNDX_7_4_MASK	0xf000U
#define   SMMU500_SMMU_CBAR1_FB_CBNDX_3_WIDTH	1
#define   SMMU500_SMMU_CBAR1_FB_CBNDX_3_SHIFT	11
#define   SMMU500_SMMU_CBAR1_FB_CBNDX_3_MASK	0x800U
#define   SMMU500_SMMU_CBAR1_HYPC_CBNDX_2_WIDTH	1
#define   SMMU500_SMMU_CBAR1_HYPC_CBNDX_2_SHIFT	10
#define   SMMU500_SMMU_CBAR1_HYPC_CBNDX_2_MASK	0x400U
#define   SMMU500_SMMU_CBAR1_BPSHCFG_CBNDX_1_0_WIDTH	2
#define   SMMU500_SMMU_CBAR1_BPSHCFG_CBNDX_1_0_SHIFT	8
#define   SMMU500_SMMU_CBAR1_BPSHCFG_CBNDX_1_0_MASK	0x300U
#define   SMMU500_SMMU_CBAR1_VMID_WIDTH	8
#define   SMMU500_SMMU_CBAR1_VMID_SHIFT	0
#define   SMMU500_SMMU_CBAR1_VMID_MASK	0xffU

#define R_SMMU500_SMMU_CBAR2	0x1008
#define   SMMU500_SMMU_CBAR2_IRPTNDX_WIDTH	8
#define   SMMU500_SMMU_CBAR2_IRPTNDX_SHIFT	24
#define   SMMU500_SMMU_CBAR2_IRPTNDX_MASK	0xff000000U
#define   SMMU500_SMMU_CBAR2_WACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR2_WACFG_SHIFT	22
#define   SMMU500_SMMU_CBAR2_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_CBAR2_RACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR2_RACFG_SHIFT	20
#define   SMMU500_SMMU_CBAR2_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_CBAR2_BSU_WIDTH	2
#define   SMMU500_SMMU_CBAR2_BSU_SHIFT	18
#define   SMMU500_SMMU_CBAR2_BSU_MASK	0xc0000U
#define   SMMU500_SMMU_CBAR2_TYPE_WIDTH	2
#define   SMMU500_SMMU_CBAR2_TYPE_SHIFT	16
#define   SMMU500_SMMU_CBAR2_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_CBAR2_MEMATTR_CBNDX_7_4_WIDTH	4
#define   SMMU500_SMMU_CBAR2_MEMATTR_CBNDX_7_4_SHIFT	12
#define   SMMU500_SMMU_CBAR2_MEMATTR_CBNDX_7_4_MASK	0xf000U
#define   SMMU500_SMMU_CBAR2_FB_CBNDX_3_WIDTH	1
#define   SMMU500_SMMU_CBAR2_FB_CBNDX_3_SHIFT	11
#define   SMMU500_SMMU_CBAR2_FB_CBNDX_3_MASK	0x800U
#define   SMMU500_SMMU_CBAR2_HYPC_CBNDX_2_WIDTH	1
#define   SMMU500_SMMU_CBAR2_HYPC_CBNDX_2_SHIFT	10
#define   SMMU500_SMMU_CBAR2_HYPC_CBNDX_2_MASK	0x400U
#define   SMMU500_SMMU_CBAR2_BPSHCFG_CBNDX_1_0_WIDTH	2
#define   SMMU500_SMMU_CBAR2_BPSHCFG_CBNDX_1_0_SHIFT	8
#define   SMMU500_SMMU_CBAR2_BPSHCFG_CBNDX_1_0_MASK	0x300U
#define   SMMU500_SMMU_CBAR2_VMID_WIDTH	8
#define   SMMU500_SMMU_CBAR2_VMID_SHIFT	0
#define   SMMU500_SMMU_CBAR2_VMID_MASK	0xffU

#define R_SMMU500_SMMU_CBAR3	0x100c
#define   SMMU500_SMMU_CBAR3_IRPTNDX_WIDTH	8
#define   SMMU500_SMMU_CBAR3_IRPTNDX_SHIFT	24
#define   SMMU500_SMMU_CBAR3_IRPTNDX_MASK	0xff000000U
#define   SMMU500_SMMU_CBAR3_WACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR3_WACFG_SHIFT	22
#define   SMMU500_SMMU_CBAR3_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_CBAR3_RACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR3_RACFG_SHIFT	20
#define   SMMU500_SMMU_CBAR3_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_CBAR3_BSU_WIDTH	2
#define   SMMU500_SMMU_CBAR3_BSU_SHIFT	18
#define   SMMU500_SMMU_CBAR3_BSU_MASK	0xc0000U
#define   SMMU500_SMMU_CBAR3_TYPE_WIDTH	2
#define   SMMU500_SMMU_CBAR3_TYPE_SHIFT	16
#define   SMMU500_SMMU_CBAR3_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_CBAR3_MEMATTR_CBNDX_7_4_WIDTH	4
#define   SMMU500_SMMU_CBAR3_MEMATTR_CBNDX_7_4_SHIFT	12
#define   SMMU500_SMMU_CBAR3_MEMATTR_CBNDX_7_4_MASK	0xf000U
#define   SMMU500_SMMU_CBAR3_FB_CBNDX_3_WIDTH	1
#define   SMMU500_SMMU_CBAR3_FB_CBNDX_3_SHIFT	11
#define   SMMU500_SMMU_CBAR3_FB_CBNDX_3_MASK	0x800U
#define   SMMU500_SMMU_CBAR3_HYPC_CBNDX_2_WIDTH	1
#define   SMMU500_SMMU_CBAR3_HYPC_CBNDX_2_SHIFT	10
#define   SMMU500_SMMU_CBAR3_HYPC_CBNDX_2_MASK	0x400U
#define   SMMU500_SMMU_CBAR3_BPSHCFG_CBNDX_1_0_WIDTH	2
#define   SMMU500_SMMU_CBAR3_BPSHCFG_CBNDX_1_0_SHIFT	8
#define   SMMU500_SMMU_CBAR3_BPSHCFG_CBNDX_1_0_MASK	0x300U
#define   SMMU500_SMMU_CBAR3_VMID_WIDTH	8
#define   SMMU500_SMMU_CBAR3_VMID_SHIFT	0
#define   SMMU500_SMMU_CBAR3_VMID_MASK	0xffU

#define R_SMMU500_SMMU_CBAR4	0x1010
#define   SMMU500_SMMU_CBAR4_IRPTNDX_WIDTH	8
#define   SMMU500_SMMU_CBAR4_IRPTNDX_SHIFT	24
#define   SMMU500_SMMU_CBAR4_IRPTNDX_MASK	0xff000000U
#define   SMMU500_SMMU_CBAR4_WACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR4_WACFG_SHIFT	22
#define   SMMU500_SMMU_CBAR4_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_CBAR4_RACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR4_RACFG_SHIFT	20
#define   SMMU500_SMMU_CBAR4_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_CBAR4_BSU_WIDTH	2
#define   SMMU500_SMMU_CBAR4_BSU_SHIFT	18
#define   SMMU500_SMMU_CBAR4_BSU_MASK	0xc0000U
#define   SMMU500_SMMU_CBAR4_TYPE_WIDTH	2
#define   SMMU500_SMMU_CBAR4_TYPE_SHIFT	16
#define   SMMU500_SMMU_CBAR4_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_CBAR4_MEMATTR_CBNDX_7_4_WIDTH	4
#define   SMMU500_SMMU_CBAR4_MEMATTR_CBNDX_7_4_SHIFT	12
#define   SMMU500_SMMU_CBAR4_MEMATTR_CBNDX_7_4_MASK	0xf000U
#define   SMMU500_SMMU_CBAR4_FB_CBNDX_3_WIDTH	1
#define   SMMU500_SMMU_CBAR4_FB_CBNDX_3_SHIFT	11
#define   SMMU500_SMMU_CBAR4_FB_CBNDX_3_MASK	0x800U
#define   SMMU500_SMMU_CBAR4_HYPC_CBNDX_2_WIDTH	1
#define   SMMU500_SMMU_CBAR4_HYPC_CBNDX_2_SHIFT	10
#define   SMMU500_SMMU_CBAR4_HYPC_CBNDX_2_MASK	0x400U
#define   SMMU500_SMMU_CBAR4_BPSHCFG_CBNDX_1_0_WIDTH	2
#define   SMMU500_SMMU_CBAR4_BPSHCFG_CBNDX_1_0_SHIFT	8
#define   SMMU500_SMMU_CBAR4_BPSHCFG_CBNDX_1_0_MASK	0x300U
#define   SMMU500_SMMU_CBAR4_VMID_WIDTH	8
#define   SMMU500_SMMU_CBAR4_VMID_SHIFT	0
#define   SMMU500_SMMU_CBAR4_VMID_MASK	0xffU

#define R_SMMU500_SMMU_CBAR5	0x1014
#define   SMMU500_SMMU_CBAR5_IRPTNDX_WIDTH	8
#define   SMMU500_SMMU_CBAR5_IRPTNDX_SHIFT	24
#define   SMMU500_SMMU_CBAR5_IRPTNDX_MASK	0xff000000U
#define   SMMU500_SMMU_CBAR5_WACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR5_WACFG_SHIFT	22
#define   SMMU500_SMMU_CBAR5_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_CBAR5_RACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR5_RACFG_SHIFT	20
#define   SMMU500_SMMU_CBAR5_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_CBAR5_BSU_WIDTH	2
#define   SMMU500_SMMU_CBAR5_BSU_SHIFT	18
#define   SMMU500_SMMU_CBAR5_BSU_MASK	0xc0000U
#define   SMMU500_SMMU_CBAR5_TYPE_WIDTH	2
#define   SMMU500_SMMU_CBAR5_TYPE_SHIFT	16
#define   SMMU500_SMMU_CBAR5_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_CBAR5_MEMATTR_CBNDX_7_4_WIDTH	4
#define   SMMU500_SMMU_CBAR5_MEMATTR_CBNDX_7_4_SHIFT	12
#define   SMMU500_SMMU_CBAR5_MEMATTR_CBNDX_7_4_MASK	0xf000U
#define   SMMU500_SMMU_CBAR5_FB_CBNDX_3_WIDTH	1
#define   SMMU500_SMMU_CBAR5_FB_CBNDX_3_SHIFT	11
#define   SMMU500_SMMU_CBAR5_FB_CBNDX_3_MASK	0x800U
#define   SMMU500_SMMU_CBAR5_HYPC_CBNDX_2_WIDTH	1
#define   SMMU500_SMMU_CBAR5_HYPC_CBNDX_2_SHIFT	10
#define   SMMU500_SMMU_CBAR5_HYPC_CBNDX_2_MASK	0x400U
#define   SMMU500_SMMU_CBAR5_BPSHCFG_CBNDX_1_0_WIDTH	2
#define   SMMU500_SMMU_CBAR5_BPSHCFG_CBNDX_1_0_SHIFT	8
#define   SMMU500_SMMU_CBAR5_BPSHCFG_CBNDX_1_0_MASK	0x300U
#define   SMMU500_SMMU_CBAR5_VMID_WIDTH	8
#define   SMMU500_SMMU_CBAR5_VMID_SHIFT	0
#define   SMMU500_SMMU_CBAR5_VMID_MASK	0xffU

#define R_SMMU500_SMMU_CBAR6	0x1018
#define   SMMU500_SMMU_CBAR6_IRPTNDX_WIDTH	8
#define   SMMU500_SMMU_CBAR6_IRPTNDX_SHIFT	24
#define   SMMU500_SMMU_CBAR6_IRPTNDX_MASK	0xff000000U
#define   SMMU500_SMMU_CBAR6_WACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR6_WACFG_SHIFT	22
#define   SMMU500_SMMU_CBAR6_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_CBAR6_RACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR6_RACFG_SHIFT	20
#define   SMMU500_SMMU_CBAR6_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_CBAR6_BSU_WIDTH	2
#define   SMMU500_SMMU_CBAR6_BSU_SHIFT	18
#define   SMMU500_SMMU_CBAR6_BSU_MASK	0xc0000U
#define   SMMU500_SMMU_CBAR6_TYPE_WIDTH	2
#define   SMMU500_SMMU_CBAR6_TYPE_SHIFT	16
#define   SMMU500_SMMU_CBAR6_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_CBAR6_MEMATTR_CBNDX_7_4_WIDTH	4
#define   SMMU500_SMMU_CBAR6_MEMATTR_CBNDX_7_4_SHIFT	12
#define   SMMU500_SMMU_CBAR6_MEMATTR_CBNDX_7_4_MASK	0xf000U
#define   SMMU500_SMMU_CBAR6_FB_CBNDX_3_WIDTH	1
#define   SMMU500_SMMU_CBAR6_FB_CBNDX_3_SHIFT	11
#define   SMMU500_SMMU_CBAR6_FB_CBNDX_3_MASK	0x800U
#define   SMMU500_SMMU_CBAR6_HYPC_CBNDX_2_WIDTH	1
#define   SMMU500_SMMU_CBAR6_HYPC_CBNDX_2_SHIFT	10
#define   SMMU500_SMMU_CBAR6_HYPC_CBNDX_2_MASK	0x400U
#define   SMMU500_SMMU_CBAR6_BPSHCFG_CBNDX_1_0_WIDTH	2
#define   SMMU500_SMMU_CBAR6_BPSHCFG_CBNDX_1_0_SHIFT	8
#define   SMMU500_SMMU_CBAR6_BPSHCFG_CBNDX_1_0_MASK	0x300U
#define   SMMU500_SMMU_CBAR6_VMID_WIDTH	8
#define   SMMU500_SMMU_CBAR6_VMID_SHIFT	0
#define   SMMU500_SMMU_CBAR6_VMID_MASK	0xffU

#define R_SMMU500_SMMU_CBAR7	0x101c
#define   SMMU500_SMMU_CBAR7_IRPTNDX_WIDTH	8
#define   SMMU500_SMMU_CBAR7_IRPTNDX_SHIFT	24
#define   SMMU500_SMMU_CBAR7_IRPTNDX_MASK	0xff000000U
#define   SMMU500_SMMU_CBAR7_WACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR7_WACFG_SHIFT	22
#define   SMMU500_SMMU_CBAR7_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_CBAR7_RACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR7_RACFG_SHIFT	20
#define   SMMU500_SMMU_CBAR7_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_CBAR7_BSU_WIDTH	2
#define   SMMU500_SMMU_CBAR7_BSU_SHIFT	18
#define   SMMU500_SMMU_CBAR7_BSU_MASK	0xc0000U
#define   SMMU500_SMMU_CBAR7_TYPE_WIDTH	2
#define   SMMU500_SMMU_CBAR7_TYPE_SHIFT	16
#define   SMMU500_SMMU_CBAR7_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_CBAR7_MEMATTR_CBNDX_7_4_WIDTH	4
#define   SMMU500_SMMU_CBAR7_MEMATTR_CBNDX_7_4_SHIFT	12
#define   SMMU500_SMMU_CBAR7_MEMATTR_CBNDX_7_4_MASK	0xf000U
#define   SMMU500_SMMU_CBAR7_FB_CBNDX_3_WIDTH	1
#define   SMMU500_SMMU_CBAR7_FB_CBNDX_3_SHIFT	11
#define   SMMU500_SMMU_CBAR7_FB_CBNDX_3_MASK	0x800U
#define   SMMU500_SMMU_CBAR7_HYPC_CBNDX_2_WIDTH	1
#define   SMMU500_SMMU_CBAR7_HYPC_CBNDX_2_SHIFT	10
#define   SMMU500_SMMU_CBAR7_HYPC_CBNDX_2_MASK	0x400U
#define   SMMU500_SMMU_CBAR7_BPSHCFG_CBNDX_1_0_WIDTH	2
#define   SMMU500_SMMU_CBAR7_BPSHCFG_CBNDX_1_0_SHIFT	8
#define   SMMU500_SMMU_CBAR7_BPSHCFG_CBNDX_1_0_MASK	0x300U
#define   SMMU500_SMMU_CBAR7_VMID_WIDTH	8
#define   SMMU500_SMMU_CBAR7_VMID_SHIFT	0
#define   SMMU500_SMMU_CBAR7_VMID_MASK	0xffU

#define R_SMMU500_SMMU_CBAR8	0x1020
#define   SMMU500_SMMU_CBAR8_IRPTNDX_WIDTH	8
#define   SMMU500_SMMU_CBAR8_IRPTNDX_SHIFT	24
#define   SMMU500_SMMU_CBAR8_IRPTNDX_MASK	0xff000000U
#define   SMMU500_SMMU_CBAR8_WACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR8_WACFG_SHIFT	22
#define   SMMU500_SMMU_CBAR8_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_CBAR8_RACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR8_RACFG_SHIFT	20
#define   SMMU500_SMMU_CBAR8_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_CBAR8_BSU_WIDTH	2
#define   SMMU500_SMMU_CBAR8_BSU_SHIFT	18
#define   SMMU500_SMMU_CBAR8_BSU_MASK	0xc0000U
#define   SMMU500_SMMU_CBAR8_TYPE_WIDTH	2
#define   SMMU500_SMMU_CBAR8_TYPE_SHIFT	16
#define   SMMU500_SMMU_CBAR8_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_CBAR8_MEMATTR_CBNDX_7_4_WIDTH	4
#define   SMMU500_SMMU_CBAR8_MEMATTR_CBNDX_7_4_SHIFT	12
#define   SMMU500_SMMU_CBAR8_MEMATTR_CBNDX_7_4_MASK	0xf000U
#define   SMMU500_SMMU_CBAR8_FB_CBNDX_3_WIDTH	1
#define   SMMU500_SMMU_CBAR8_FB_CBNDX_3_SHIFT	11
#define   SMMU500_SMMU_CBAR8_FB_CBNDX_3_MASK	0x800U
#define   SMMU500_SMMU_CBAR8_HYPC_CBNDX_2_WIDTH	1
#define   SMMU500_SMMU_CBAR8_HYPC_CBNDX_2_SHIFT	10
#define   SMMU500_SMMU_CBAR8_HYPC_CBNDX_2_MASK	0x400U
#define   SMMU500_SMMU_CBAR8_BPSHCFG_CBNDX_1_0_WIDTH	2
#define   SMMU500_SMMU_CBAR8_BPSHCFG_CBNDX_1_0_SHIFT	8
#define   SMMU500_SMMU_CBAR8_BPSHCFG_CBNDX_1_0_MASK	0x300U
#define   SMMU500_SMMU_CBAR8_VMID_WIDTH	8
#define   SMMU500_SMMU_CBAR8_VMID_SHIFT	0
#define   SMMU500_SMMU_CBAR8_VMID_MASK	0xffU

#define R_SMMU500_SMMU_CBAR9	0x1024
#define   SMMU500_SMMU_CBAR9_IRPTNDX_WIDTH	8
#define   SMMU500_SMMU_CBAR9_IRPTNDX_SHIFT	24
#define   SMMU500_SMMU_CBAR9_IRPTNDX_MASK	0xff000000U
#define   SMMU500_SMMU_CBAR9_WACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR9_WACFG_SHIFT	22
#define   SMMU500_SMMU_CBAR9_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_CBAR9_RACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR9_RACFG_SHIFT	20
#define   SMMU500_SMMU_CBAR9_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_CBAR9_BSU_WIDTH	2
#define   SMMU500_SMMU_CBAR9_BSU_SHIFT	18
#define   SMMU500_SMMU_CBAR9_BSU_MASK	0xc0000U
#define   SMMU500_SMMU_CBAR9_TYPE_WIDTH	2
#define   SMMU500_SMMU_CBAR9_TYPE_SHIFT	16
#define   SMMU500_SMMU_CBAR9_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_CBAR9_MEMATTR_CBNDX_7_4_WIDTH	4
#define   SMMU500_SMMU_CBAR9_MEMATTR_CBNDX_7_4_SHIFT	12
#define   SMMU500_SMMU_CBAR9_MEMATTR_CBNDX_7_4_MASK	0xf000U
#define   SMMU500_SMMU_CBAR9_FB_CBNDX_3_WIDTH	1
#define   SMMU500_SMMU_CBAR9_FB_CBNDX_3_SHIFT	11
#define   SMMU500_SMMU_CBAR9_FB_CBNDX_3_MASK	0x800U
#define   SMMU500_SMMU_CBAR9_HYPC_CBNDX_2_WIDTH	1
#define   SMMU500_SMMU_CBAR9_HYPC_CBNDX_2_SHIFT	10
#define   SMMU500_SMMU_CBAR9_HYPC_CBNDX_2_MASK	0x400U
#define   SMMU500_SMMU_CBAR9_BPSHCFG_CBNDX_1_0_WIDTH	2
#define   SMMU500_SMMU_CBAR9_BPSHCFG_CBNDX_1_0_SHIFT	8
#define   SMMU500_SMMU_CBAR9_BPSHCFG_CBNDX_1_0_MASK	0x300U
#define   SMMU500_SMMU_CBAR9_VMID_WIDTH	8
#define   SMMU500_SMMU_CBAR9_VMID_SHIFT	0
#define   SMMU500_SMMU_CBAR9_VMID_MASK	0xffU

#define R_SMMU500_SMMU_CBAR10	0x1028
#define   SMMU500_SMMU_CBAR10_IRPTNDX_WIDTH	8
#define   SMMU500_SMMU_CBAR10_IRPTNDX_SHIFT	24
#define   SMMU500_SMMU_CBAR10_IRPTNDX_MASK	0xff000000U
#define   SMMU500_SMMU_CBAR10_WACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR10_WACFG_SHIFT	22
#define   SMMU500_SMMU_CBAR10_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_CBAR10_RACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR10_RACFG_SHIFT	20
#define   SMMU500_SMMU_CBAR10_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_CBAR10_BSU_WIDTH	2
#define   SMMU500_SMMU_CBAR10_BSU_SHIFT	18
#define   SMMU500_SMMU_CBAR10_BSU_MASK	0xc0000U
#define   SMMU500_SMMU_CBAR10_TYPE_WIDTH	2
#define   SMMU500_SMMU_CBAR10_TYPE_SHIFT	16
#define   SMMU500_SMMU_CBAR10_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_CBAR10_MEMATTR_CBNDX_7_4_WIDTH	4
#define   SMMU500_SMMU_CBAR10_MEMATTR_CBNDX_7_4_SHIFT	12
#define   SMMU500_SMMU_CBAR10_MEMATTR_CBNDX_7_4_MASK	0xf000U
#define   SMMU500_SMMU_CBAR10_FB_CBNDX_3_WIDTH	1
#define   SMMU500_SMMU_CBAR10_FB_CBNDX_3_SHIFT	11
#define   SMMU500_SMMU_CBAR10_FB_CBNDX_3_MASK	0x800U
#define   SMMU500_SMMU_CBAR10_HYPC_CBNDX_2_WIDTH	1
#define   SMMU500_SMMU_CBAR10_HYPC_CBNDX_2_SHIFT	10
#define   SMMU500_SMMU_CBAR10_HYPC_CBNDX_2_MASK	0x400U
#define   SMMU500_SMMU_CBAR10_BPSHCFG_CBNDX_1_0_WIDTH	2
#define   SMMU500_SMMU_CBAR10_BPSHCFG_CBNDX_1_0_SHIFT	8
#define   SMMU500_SMMU_CBAR10_BPSHCFG_CBNDX_1_0_MASK	0x300U
#define   SMMU500_SMMU_CBAR10_VMID_WIDTH	8
#define   SMMU500_SMMU_CBAR10_VMID_SHIFT	0
#define   SMMU500_SMMU_CBAR10_VMID_MASK	0xffU

#define R_SMMU500_SMMU_CBAR11	0x102c
#define   SMMU500_SMMU_CBAR11_IRPTNDX_WIDTH	8
#define   SMMU500_SMMU_CBAR11_IRPTNDX_SHIFT	24
#define   SMMU500_SMMU_CBAR11_IRPTNDX_MASK	0xff000000U
#define   SMMU500_SMMU_CBAR11_WACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR11_WACFG_SHIFT	22
#define   SMMU500_SMMU_CBAR11_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_CBAR11_RACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR11_RACFG_SHIFT	20
#define   SMMU500_SMMU_CBAR11_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_CBAR11_BSU_WIDTH	2
#define   SMMU500_SMMU_CBAR11_BSU_SHIFT	18
#define   SMMU500_SMMU_CBAR11_BSU_MASK	0xc0000U
#define   SMMU500_SMMU_CBAR11_TYPE_WIDTH	2
#define   SMMU500_SMMU_CBAR11_TYPE_SHIFT	16
#define   SMMU500_SMMU_CBAR11_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_CBAR11_MEMATTR_CBNDX_7_4_WIDTH	4
#define   SMMU500_SMMU_CBAR11_MEMATTR_CBNDX_7_4_SHIFT	12
#define   SMMU500_SMMU_CBAR11_MEMATTR_CBNDX_7_4_MASK	0xf000U
#define   SMMU500_SMMU_CBAR11_FB_CBNDX_3_WIDTH	1
#define   SMMU500_SMMU_CBAR11_FB_CBNDX_3_SHIFT	11
#define   SMMU500_SMMU_CBAR11_FB_CBNDX_3_MASK	0x800U
#define   SMMU500_SMMU_CBAR11_HYPC_CBNDX_2_WIDTH	1
#define   SMMU500_SMMU_CBAR11_HYPC_CBNDX_2_SHIFT	10
#define   SMMU500_SMMU_CBAR11_HYPC_CBNDX_2_MASK	0x400U
#define   SMMU500_SMMU_CBAR11_BPSHCFG_CBNDX_1_0_WIDTH	2
#define   SMMU500_SMMU_CBAR11_BPSHCFG_CBNDX_1_0_SHIFT	8
#define   SMMU500_SMMU_CBAR11_BPSHCFG_CBNDX_1_0_MASK	0x300U
#define   SMMU500_SMMU_CBAR11_VMID_WIDTH	8
#define   SMMU500_SMMU_CBAR11_VMID_SHIFT	0
#define   SMMU500_SMMU_CBAR11_VMID_MASK	0xffU

#define R_SMMU500_SMMU_CBAR12	0x1030
#define   SMMU500_SMMU_CBAR12_IRPTNDX_WIDTH	8
#define   SMMU500_SMMU_CBAR12_IRPTNDX_SHIFT	24
#define   SMMU500_SMMU_CBAR12_IRPTNDX_MASK	0xff000000U
#define   SMMU500_SMMU_CBAR12_WACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR12_WACFG_SHIFT	22
#define   SMMU500_SMMU_CBAR12_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_CBAR12_RACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR12_RACFG_SHIFT	20
#define   SMMU500_SMMU_CBAR12_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_CBAR12_BSU_WIDTH	2
#define   SMMU500_SMMU_CBAR12_BSU_SHIFT	18
#define   SMMU500_SMMU_CBAR12_BSU_MASK	0xc0000U
#define   SMMU500_SMMU_CBAR12_TYPE_WIDTH	2
#define   SMMU500_SMMU_CBAR12_TYPE_SHIFT	16
#define   SMMU500_SMMU_CBAR12_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_CBAR12_MEMATTR_CBNDX_7_4_WIDTH	4
#define   SMMU500_SMMU_CBAR12_MEMATTR_CBNDX_7_4_SHIFT	12
#define   SMMU500_SMMU_CBAR12_MEMATTR_CBNDX_7_4_MASK	0xf000U
#define   SMMU500_SMMU_CBAR12_FB_CBNDX_3_WIDTH	1
#define   SMMU500_SMMU_CBAR12_FB_CBNDX_3_SHIFT	11
#define   SMMU500_SMMU_CBAR12_FB_CBNDX_3_MASK	0x800U
#define   SMMU500_SMMU_CBAR12_HYPC_CBNDX_2_WIDTH	1
#define   SMMU500_SMMU_CBAR12_HYPC_CBNDX_2_SHIFT	10
#define   SMMU500_SMMU_CBAR12_HYPC_CBNDX_2_MASK	0x400U
#define   SMMU500_SMMU_CBAR12_BPSHCFG_CBNDX_1_0_WIDTH	2
#define   SMMU500_SMMU_CBAR12_BPSHCFG_CBNDX_1_0_SHIFT	8
#define   SMMU500_SMMU_CBAR12_BPSHCFG_CBNDX_1_0_MASK	0x300U
#define   SMMU500_SMMU_CBAR12_VMID_WIDTH	8
#define   SMMU500_SMMU_CBAR12_VMID_SHIFT	0
#define   SMMU500_SMMU_CBAR12_VMID_MASK	0xffU

#define R_SMMU500_SMMU_CBAR13	0x1034
#define   SMMU500_SMMU_CBAR13_IRPTNDX_WIDTH	8
#define   SMMU500_SMMU_CBAR13_IRPTNDX_SHIFT	24
#define   SMMU500_SMMU_CBAR13_IRPTNDX_MASK	0xff000000U
#define   SMMU500_SMMU_CBAR13_WACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR13_WACFG_SHIFT	22
#define   SMMU500_SMMU_CBAR13_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_CBAR13_RACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR13_RACFG_SHIFT	20
#define   SMMU500_SMMU_CBAR13_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_CBAR13_BSU_WIDTH	2
#define   SMMU500_SMMU_CBAR13_BSU_SHIFT	18
#define   SMMU500_SMMU_CBAR13_BSU_MASK	0xc0000U
#define   SMMU500_SMMU_CBAR13_TYPE_WIDTH	2
#define   SMMU500_SMMU_CBAR13_TYPE_SHIFT	16
#define   SMMU500_SMMU_CBAR13_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_CBAR13_MEMATTR_CBNDX_7_4_WIDTH	4
#define   SMMU500_SMMU_CBAR13_MEMATTR_CBNDX_7_4_SHIFT	12
#define   SMMU500_SMMU_CBAR13_MEMATTR_CBNDX_7_4_MASK	0xf000U
#define   SMMU500_SMMU_CBAR13_FB_CBNDX_3_WIDTH	1
#define   SMMU500_SMMU_CBAR13_FB_CBNDX_3_SHIFT	11
#define   SMMU500_SMMU_CBAR13_FB_CBNDX_3_MASK	0x800U
#define   SMMU500_SMMU_CBAR13_HYPC_CBNDX_2_WIDTH	1
#define   SMMU500_SMMU_CBAR13_HYPC_CBNDX_2_SHIFT	10
#define   SMMU500_SMMU_CBAR13_HYPC_CBNDX_2_MASK	0x400U
#define   SMMU500_SMMU_CBAR13_BPSHCFG_CBNDX_1_0_WIDTH	2
#define   SMMU500_SMMU_CBAR13_BPSHCFG_CBNDX_1_0_SHIFT	8
#define   SMMU500_SMMU_CBAR13_BPSHCFG_CBNDX_1_0_MASK	0x300U
#define   SMMU500_SMMU_CBAR13_VMID_WIDTH	8
#define   SMMU500_SMMU_CBAR13_VMID_SHIFT	0
#define   SMMU500_SMMU_CBAR13_VMID_MASK	0xffU

#define R_SMMU500_SMMU_CBAR14	0x1038
#define   SMMU500_SMMU_CBAR14_IRPTNDX_WIDTH	8
#define   SMMU500_SMMU_CBAR14_IRPTNDX_SHIFT	24
#define   SMMU500_SMMU_CBAR14_IRPTNDX_MASK	0xff000000U
#define   SMMU500_SMMU_CBAR14_WACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR14_WACFG_SHIFT	22
#define   SMMU500_SMMU_CBAR14_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_CBAR14_RACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR14_RACFG_SHIFT	20
#define   SMMU500_SMMU_CBAR14_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_CBAR14_BSU_WIDTH	2
#define   SMMU500_SMMU_CBAR14_BSU_SHIFT	18
#define   SMMU500_SMMU_CBAR14_BSU_MASK	0xc0000U
#define   SMMU500_SMMU_CBAR14_TYPE_WIDTH	2
#define   SMMU500_SMMU_CBAR14_TYPE_SHIFT	16
#define   SMMU500_SMMU_CBAR14_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_CBAR14_MEMATTR_CBNDX_7_4_WIDTH	4
#define   SMMU500_SMMU_CBAR14_MEMATTR_CBNDX_7_4_SHIFT	12
#define   SMMU500_SMMU_CBAR14_MEMATTR_CBNDX_7_4_MASK	0xf000U
#define   SMMU500_SMMU_CBAR14_FB_CBNDX_3_WIDTH	1
#define   SMMU500_SMMU_CBAR14_FB_CBNDX_3_SHIFT	11
#define   SMMU500_SMMU_CBAR14_FB_CBNDX_3_MASK	0x800U
#define   SMMU500_SMMU_CBAR14_HYPC_CBNDX_2_WIDTH	1
#define   SMMU500_SMMU_CBAR14_HYPC_CBNDX_2_SHIFT	10
#define   SMMU500_SMMU_CBAR14_HYPC_CBNDX_2_MASK	0x400U
#define   SMMU500_SMMU_CBAR14_BPSHCFG_CBNDX_1_0_WIDTH	2
#define   SMMU500_SMMU_CBAR14_BPSHCFG_CBNDX_1_0_SHIFT	8
#define   SMMU500_SMMU_CBAR14_BPSHCFG_CBNDX_1_0_MASK	0x300U
#define   SMMU500_SMMU_CBAR14_VMID_WIDTH	8
#define   SMMU500_SMMU_CBAR14_VMID_SHIFT	0
#define   SMMU500_SMMU_CBAR14_VMID_MASK	0xffU

#define R_SMMU500_SMMU_CBAR15	0x103c
#define   SMMU500_SMMU_CBAR15_IRPTNDX_WIDTH	8
#define   SMMU500_SMMU_CBAR15_IRPTNDX_SHIFT	24
#define   SMMU500_SMMU_CBAR15_IRPTNDX_MASK	0xff000000U
#define   SMMU500_SMMU_CBAR15_WACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR15_WACFG_SHIFT	22
#define   SMMU500_SMMU_CBAR15_WACFG_MASK	0xc00000U
#define   SMMU500_SMMU_CBAR15_RACFG_WIDTH	2
#define   SMMU500_SMMU_CBAR15_RACFG_SHIFT	20
#define   SMMU500_SMMU_CBAR15_RACFG_MASK	0x300000U
#define   SMMU500_SMMU_CBAR15_BSU_WIDTH	2
#define   SMMU500_SMMU_CBAR15_BSU_SHIFT	18
#define   SMMU500_SMMU_CBAR15_BSU_MASK	0xc0000U
#define   SMMU500_SMMU_CBAR15_TYPE_WIDTH	2
#define   SMMU500_SMMU_CBAR15_TYPE_SHIFT	16
#define   SMMU500_SMMU_CBAR15_TYPE_MASK	0x30000U
#define   SMMU500_SMMU_CBAR15_MEMATTR_CBNDX_7_4_WIDTH	4
#define   SMMU500_SMMU_CBAR15_MEMATTR_CBNDX_7_4_SHIFT	12
#define   SMMU500_SMMU_CBAR15_MEMATTR_CBNDX_7_4_MASK	0xf000U
#define   SMMU500_SMMU_CBAR15_FB_CBNDX_3_WIDTH	1
#define   SMMU500_SMMU_CBAR15_FB_CBNDX_3_SHIFT	11
#define   SMMU500_SMMU_CBAR15_FB_CBNDX_3_MASK	0x800U
#define   SMMU500_SMMU_CBAR15_HYPC_CBNDX_2_WIDTH	1
#define   SMMU500_SMMU_CBAR15_HYPC_CBNDX_2_SHIFT	10
#define   SMMU500_SMMU_CBAR15_HYPC_CBNDX_2_MASK	0x400U
#define   SMMU500_SMMU_CBAR15_BPSHCFG_CBNDX_1_0_WIDTH	2
#define   SMMU500_SMMU_CBAR15_BPSHCFG_CBNDX_1_0_SHIFT	8
#define   SMMU500_SMMU_CBAR15_BPSHCFG_CBNDX_1_0_MASK	0x300U
#define   SMMU500_SMMU_CBAR15_VMID_WIDTH	8
#define   SMMU500_SMMU_CBAR15_VMID_SHIFT	0
#define   SMMU500_SMMU_CBAR15_VMID_MASK	0xffU

#define R_SMMU500_SMMU_CBFRSYNRA0	0x1400
#define   SMMU500_SMMU_CBFRSYNRA0_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA0_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_CBFRSYNRA0_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_CBFRSYNRA0_STREAMID_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA0_STREAMID_SHIFT	0
#define   SMMU500_SMMU_CBFRSYNRA0_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_CBFRSYNRA1	0x1404
#define   SMMU500_SMMU_CBFRSYNRA1_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA1_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_CBFRSYNRA1_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_CBFRSYNRA1_STREAMID_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA1_STREAMID_SHIFT	0
#define   SMMU500_SMMU_CBFRSYNRA1_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_CBFRSYNRA2	0x1408
#define   SMMU500_SMMU_CBFRSYNRA2_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA2_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_CBFRSYNRA2_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_CBFRSYNRA2_STREAMID_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA2_STREAMID_SHIFT	0
#define   SMMU500_SMMU_CBFRSYNRA2_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_CBFRSYNRA3	0x140c
#define   SMMU500_SMMU_CBFRSYNRA3_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA3_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_CBFRSYNRA3_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_CBFRSYNRA3_STREAMID_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA3_STREAMID_SHIFT	0
#define   SMMU500_SMMU_CBFRSYNRA3_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_CBFRSYNRA4	0x1410
#define   SMMU500_SMMU_CBFRSYNRA4_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA4_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_CBFRSYNRA4_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_CBFRSYNRA4_STREAMID_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA4_STREAMID_SHIFT	0
#define   SMMU500_SMMU_CBFRSYNRA4_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_CBFRSYNRA5	0x1414
#define   SMMU500_SMMU_CBFRSYNRA5_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA5_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_CBFRSYNRA5_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_CBFRSYNRA5_STREAMID_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA5_STREAMID_SHIFT	0
#define   SMMU500_SMMU_CBFRSYNRA5_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_CBFRSYNRA6	0x1418
#define   SMMU500_SMMU_CBFRSYNRA6_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA6_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_CBFRSYNRA6_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_CBFRSYNRA6_STREAMID_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA6_STREAMID_SHIFT	0
#define   SMMU500_SMMU_CBFRSYNRA6_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_CBFRSYNRA7	0x141c
#define   SMMU500_SMMU_CBFRSYNRA7_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA7_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_CBFRSYNRA7_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_CBFRSYNRA7_STREAMID_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA7_STREAMID_SHIFT	0
#define   SMMU500_SMMU_CBFRSYNRA7_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_CBFRSYNRA8	0x1420
#define   SMMU500_SMMU_CBFRSYNRA8_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA8_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_CBFRSYNRA8_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_CBFRSYNRA8_STREAMID_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA8_STREAMID_SHIFT	0
#define   SMMU500_SMMU_CBFRSYNRA8_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_CBFRSYNRA9	0x1424
#define   SMMU500_SMMU_CBFRSYNRA9_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA9_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_CBFRSYNRA9_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_CBFRSYNRA9_STREAMID_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA9_STREAMID_SHIFT	0
#define   SMMU500_SMMU_CBFRSYNRA9_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_CBFRSYNRA10	0x1428
#define   SMMU500_SMMU_CBFRSYNRA10_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA10_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_CBFRSYNRA10_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_CBFRSYNRA10_STREAMID_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA10_STREAMID_SHIFT	0
#define   SMMU500_SMMU_CBFRSYNRA10_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_CBFRSYNRA11	0x142c
#define   SMMU500_SMMU_CBFRSYNRA11_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA11_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_CBFRSYNRA11_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_CBFRSYNRA11_STREAMID_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA11_STREAMID_SHIFT	0
#define   SMMU500_SMMU_CBFRSYNRA11_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_CBFRSYNRA12	0x1430
#define   SMMU500_SMMU_CBFRSYNRA12_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA12_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_CBFRSYNRA12_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_CBFRSYNRA12_STREAMID_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA12_STREAMID_SHIFT	0
#define   SMMU500_SMMU_CBFRSYNRA12_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_CBFRSYNRA13	0x1434
#define   SMMU500_SMMU_CBFRSYNRA13_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA13_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_CBFRSYNRA13_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_CBFRSYNRA13_STREAMID_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA13_STREAMID_SHIFT	0
#define   SMMU500_SMMU_CBFRSYNRA13_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_CBFRSYNRA14	0x1438
#define   SMMU500_SMMU_CBFRSYNRA14_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA14_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_CBFRSYNRA14_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_CBFRSYNRA14_STREAMID_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA14_STREAMID_SHIFT	0
#define   SMMU500_SMMU_CBFRSYNRA14_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_CBFRSYNRA15	0x143c
#define   SMMU500_SMMU_CBFRSYNRA15_SSD_INDEX_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA15_SSD_INDEX_SHIFT	16
#define   SMMU500_SMMU_CBFRSYNRA15_SSD_INDEX_MASK	0x7fff0000U
#define   SMMU500_SMMU_CBFRSYNRA15_STREAMID_WIDTH	15
#define   SMMU500_SMMU_CBFRSYNRA15_STREAMID_SHIFT	0
#define   SMMU500_SMMU_CBFRSYNRA15_STREAMID_MASK	0x7fffU

#define R_SMMU500_SMMU_CBA2R0	0x1800
#define   SMMU500_SMMU_CBA2R0_MONC_WIDTH	1
#define   SMMU500_SMMU_CBA2R0_MONC_SHIFT	1
#define   SMMU500_SMMU_CBA2R0_MONC_MASK	0x2U
#define   SMMU500_SMMU_CBA2R0_VA64_WIDTH	1
#define   SMMU500_SMMU_CBA2R0_VA64_SHIFT	0
#define   SMMU500_SMMU_CBA2R0_VA64_MASK	0x1U

#define R_SMMU500_SMMU_CBA2R1	0x1804
#define   SMMU500_SMMU_CBA2R1_MONC_WIDTH	1
#define   SMMU500_SMMU_CBA2R1_MONC_SHIFT	1
#define   SMMU500_SMMU_CBA2R1_MONC_MASK	0x2U
#define   SMMU500_SMMU_CBA2R1_VA64_WIDTH	1
#define   SMMU500_SMMU_CBA2R1_VA64_SHIFT	0
#define   SMMU500_SMMU_CBA2R1_VA64_MASK	0x1U

#define R_SMMU500_SMMU_CBA2R2	0x1808
#define   SMMU500_SMMU_CBA2R2_MONC_WIDTH	1
#define   SMMU500_SMMU_CBA2R2_MONC_SHIFT	1
#define   SMMU500_SMMU_CBA2R2_MONC_MASK	0x2U
#define   SMMU500_SMMU_CBA2R2_VA64_WIDTH	1
#define   SMMU500_SMMU_CBA2R2_VA64_SHIFT	0
#define   SMMU500_SMMU_CBA2R2_VA64_MASK	0x1U

#define R_SMMU500_SMMU_CBA2R3	0x180c
#define   SMMU500_SMMU_CBA2R3_MONC_WIDTH	1
#define   SMMU500_SMMU_CBA2R3_MONC_SHIFT	1
#define   SMMU500_SMMU_CBA2R3_MONC_MASK	0x2U
#define   SMMU500_SMMU_CBA2R3_VA64_WIDTH	1
#define   SMMU500_SMMU_CBA2R3_VA64_SHIFT	0
#define   SMMU500_SMMU_CBA2R3_VA64_MASK	0x1U

#define R_SMMU500_SMMU_CBA2R4	0x1810
#define   SMMU500_SMMU_CBA2R4_MONC_WIDTH	1
#define   SMMU500_SMMU_CBA2R4_MONC_SHIFT	1
#define   SMMU500_SMMU_CBA2R4_MONC_MASK	0x2U
#define   SMMU500_SMMU_CBA2R4_VA64_WIDTH	1
#define   SMMU500_SMMU_CBA2R4_VA64_SHIFT	0
#define   SMMU500_SMMU_CBA2R4_VA64_MASK	0x1U

#define R_SMMU500_SMMU_CBA2R5	0x1814
#define   SMMU500_SMMU_CBA2R5_MONC_WIDTH	1
#define   SMMU500_SMMU_CBA2R5_MONC_SHIFT	1
#define   SMMU500_SMMU_CBA2R5_MONC_MASK	0x2U
#define   SMMU500_SMMU_CBA2R5_VA64_WIDTH	1
#define   SMMU500_SMMU_CBA2R5_VA64_SHIFT	0
#define   SMMU500_SMMU_CBA2R5_VA64_MASK	0x1U

#define R_SMMU500_SMMU_CBA2R6	0x1818
#define   SMMU500_SMMU_CBA2R6_MONC_WIDTH	1
#define   SMMU500_SMMU_CBA2R6_MONC_SHIFT	1
#define   SMMU500_SMMU_CBA2R6_MONC_MASK	0x2U
#define   SMMU500_SMMU_CBA2R6_VA64_WIDTH	1
#define   SMMU500_SMMU_CBA2R6_VA64_SHIFT	0
#define   SMMU500_SMMU_CBA2R6_VA64_MASK	0x1U

#define R_SMMU500_SMMU_CBA2R7	0x181c
#define   SMMU500_SMMU_CBA2R7_MONC_WIDTH	1
#define   SMMU500_SMMU_CBA2R7_MONC_SHIFT	1
#define   SMMU500_SMMU_CBA2R7_MONC_MASK	0x2U
#define   SMMU500_SMMU_CBA2R7_VA64_WIDTH	1
#define   SMMU500_SMMU_CBA2R7_VA64_SHIFT	0
#define   SMMU500_SMMU_CBA2R7_VA64_MASK	0x1U

#define R_SMMU500_SMMU_CBA2R8	0x1820
#define   SMMU500_SMMU_CBA2R8_MONC_WIDTH	1
#define   SMMU500_SMMU_CBA2R8_MONC_SHIFT	1
#define   SMMU500_SMMU_CBA2R8_MONC_MASK	0x2U
#define   SMMU500_SMMU_CBA2R8_VA64_WIDTH	1
#define   SMMU500_SMMU_CBA2R8_VA64_SHIFT	0
#define   SMMU500_SMMU_CBA2R8_VA64_MASK	0x1U

#define R_SMMU500_SMMU_CBA2R9	0x1824
#define   SMMU500_SMMU_CBA2R9_MONC_WIDTH	1
#define   SMMU500_SMMU_CBA2R9_MONC_SHIFT	1
#define   SMMU500_SMMU_CBA2R9_MONC_MASK	0x2U
#define   SMMU500_SMMU_CBA2R9_VA64_WIDTH	1
#define   SMMU500_SMMU_CBA2R9_VA64_SHIFT	0
#define   SMMU500_SMMU_CBA2R9_VA64_MASK	0x1U

#define R_SMMU500_SMMU_CBA2R10	0x1828
#define   SMMU500_SMMU_CBA2R10_MONC_WIDTH	1
#define   SMMU500_SMMU_CBA2R10_MONC_SHIFT	1
#define   SMMU500_SMMU_CBA2R10_MONC_MASK	0x2U
#define   SMMU500_SMMU_CBA2R10_VA64_WIDTH	1
#define   SMMU500_SMMU_CBA2R10_VA64_SHIFT	0
#define   SMMU500_SMMU_CBA2R10_VA64_MASK	0x1U

#define R_SMMU500_SMMU_CBA2R11	0x182c
#define   SMMU500_SMMU_CBA2R11_MONC_WIDTH	1
#define   SMMU500_SMMU_CBA2R11_MONC_SHIFT	1
#define   SMMU500_SMMU_CBA2R11_MONC_MASK	0x2U
#define   SMMU500_SMMU_CBA2R11_VA64_WIDTH	1
#define   SMMU500_SMMU_CBA2R11_VA64_SHIFT	0
#define   SMMU500_SMMU_CBA2R11_VA64_MASK	0x1U

#define R_SMMU500_SMMU_CBA2R12	0x1830
#define   SMMU500_SMMU_CBA2R12_MONC_WIDTH	1
#define   SMMU500_SMMU_CBA2R12_MONC_SHIFT	1
#define   SMMU500_SMMU_CBA2R12_MONC_MASK	0x2U
#define   SMMU500_SMMU_CBA2R12_VA64_WIDTH	1
#define   SMMU500_SMMU_CBA2R12_VA64_SHIFT	0
#define   SMMU500_SMMU_CBA2R12_VA64_MASK	0x1U

#define R_SMMU500_SMMU_CBA2R13	0x1834
#define   SMMU500_SMMU_CBA2R13_MONC_WIDTH	1
#define   SMMU500_SMMU_CBA2R13_MONC_SHIFT	1
#define   SMMU500_SMMU_CBA2R13_MONC_MASK	0x2U
#define   SMMU500_SMMU_CBA2R13_VA64_WIDTH	1
#define   SMMU500_SMMU_CBA2R13_VA64_SHIFT	0
#define   SMMU500_SMMU_CBA2R13_VA64_MASK	0x1U

#define R_SMMU500_SMMU_CBA2R14	0x1838
#define   SMMU500_SMMU_CBA2R14_MONC_WIDTH	1
#define   SMMU500_SMMU_CBA2R14_MONC_SHIFT	1
#define   SMMU500_SMMU_CBA2R14_MONC_MASK	0x2U
#define   SMMU500_SMMU_CBA2R14_VA64_WIDTH	1
#define   SMMU500_SMMU_CBA2R14_VA64_SHIFT	0
#define   SMMU500_SMMU_CBA2R14_VA64_MASK	0x1U

#define R_SMMU500_SMMU_CBA2R15	0x183c
#define   SMMU500_SMMU_CBA2R15_MONC_WIDTH	1
#define   SMMU500_SMMU_CBA2R15_MONC_SHIFT	1
#define   SMMU500_SMMU_CBA2R15_MONC_MASK	0x2U
#define   SMMU500_SMMU_CBA2R15_VA64_WIDTH	1
#define   SMMU500_SMMU_CBA2R15_VA64_SHIFT	0
#define   SMMU500_SMMU_CBA2R15_VA64_MASK	0x1U

#define R_SMMU500_SMMU_ITCTRL	0x2000
#define   SMMU500_SMMU_ITCTRL_TBU_INDEX_WIDTH	3
#define   SMMU500_SMMU_ITCTRL_TBU_INDEX_SHIFT	4
#define   SMMU500_SMMU_ITCTRL_TBU_INDEX_MASK	0x70U
#define   SMMU500_SMMU_ITCTRL_MODULE_WIDTH	1
#define   SMMU500_SMMU_ITCTRL_MODULE_SHIFT	3
#define   SMMU500_SMMU_ITCTRL_MODULE_MASK	0x8U
#define   SMMU500_SMMU_ITCTRL_RAM_DATA_WIDTH	1
#define   SMMU500_SMMU_ITCTRL_RAM_DATA_SHIFT	2
#define   SMMU500_SMMU_ITCTRL_RAM_DATA_MASK	0x4U
#define   SMMU500_SMMU_ITCTRL_RAM_MODE_WIDTH	1
#define   SMMU500_SMMU_ITCTRL_RAM_MODE_SHIFT	1
#define   SMMU500_SMMU_ITCTRL_RAM_MODE_MASK	0x2U
#define   SMMU500_SMMU_ITCTRL_INTGMODE_WIDTH	1
#define   SMMU500_SMMU_ITCTRL_INTGMODE_SHIFT	0
#define   SMMU500_SMMU_ITCTRL_INTGMODE_MASK	0x1U

#define R_SMMU500_SMMU_ITIP	0x2004
#define   SMMU500_SMMU_ITIP_SPINDEN_WIDTH	1
#define   SMMU500_SMMU_ITIP_SPINDEN_SHIFT	0
#define   SMMU500_SMMU_ITIP_SPINDEN_MASK	0x1U

#define R_SMMU500_SMMU_ITOP_GLBL	0x2008
#define   SMMU500_SMMU_ITOP_GLBL_TCU_RAM_DATA_WIDTH	4
#define   SMMU500_SMMU_ITOP_GLBL_TCU_RAM_DATA_SHIFT	16
#define   SMMU500_SMMU_ITOP_GLBL_TCU_RAM_DATA_MASK	0xf0000U
#define   SMMU500_SMMU_ITOP_GLBL_GLBLSF1_WIDTH	1
#define   SMMU500_SMMU_ITOP_GLBL_GLBLSF1_SHIFT	9
#define   SMMU500_SMMU_ITOP_GLBL_GLBLSF1_MASK	0x200U
#define   SMMU500_SMMU_ITOP_GLBL_GLBLNSF1_WIDTH	1
#define   SMMU500_SMMU_ITOP_GLBL_GLBLNSF1_SHIFT	1
#define   SMMU500_SMMU_ITOP_GLBL_GLBLNSF1_MASK	0x2U

#define R_SMMU500_SMMU_ITOP_PERF_INDEX	0x200c
#define   SMMU500_SMMU_ITOP_PERF_INDEX_WAY_IPA2PA_PF_WIDTH	2
#define   SMMU500_SMMU_ITOP_PERF_INDEX_WAY_IPA2PA_PF_SHIFT	30
#define   SMMU500_SMMU_ITOP_PERF_INDEX_WAY_IPA2PA_PF_MASK	0xc0000000U
#define   SMMU500_SMMU_ITOP_PERF_INDEX_IPA2PA_PF_INDEX_WIDTH	7
#define   SMMU500_SMMU_ITOP_PERF_INDEX_IPA2PA_PF_INDEX_SHIFT	16
#define   SMMU500_SMMU_ITOP_PERF_INDEX_IPA2PA_PF_INDEX_MASK	0x7f0000U
#define   SMMU500_SMMU_ITOP_PERF_INDEX_WAY_MTLB_WC_WIDTH	2
#define   SMMU500_SMMU_ITOP_PERF_INDEX_WAY_MTLB_WC_SHIFT	14
#define   SMMU500_SMMU_ITOP_PERF_INDEX_WAY_MTLB_WC_MASK	0xc000U
#define   SMMU500_SMMU_ITOP_PERF_INDEX_MTLB_WC_INDEX_WIDTH	12
#define   SMMU500_SMMU_ITOP_PERF_INDEX_MTLB_WC_INDEX_SHIFT	0
#define   SMMU500_SMMU_ITOP_PERF_INDEX_MTLB_WC_INDEX_MASK	0xfffU

#define R_SMMU500_SMMU_ITOP_CXT0TO31_RAM0	0x2010
#define   SMMU500_SMMU_ITOP_CXT0TO31_RAM0_RAM_DATA_WIDTH	32
#define   SMMU500_SMMU_ITOP_CXT0TO31_RAM0_RAM_DATA_SHIFT	0
#define   SMMU500_SMMU_ITOP_CXT0TO31_RAM0_RAM_DATA_MASK	0xffffffffU

#define R_SMMU500_SMMU_TBUQOS0	0x2100
#define   SMMU500_SMMU_TBUQOS0_QOSTBU5_WIDTH	4
#define   SMMU500_SMMU_TBUQOS0_QOSTBU5_SHIFT	20
#define   SMMU500_SMMU_TBUQOS0_QOSTBU5_MASK	0xf00000U
#define   SMMU500_SMMU_TBUQOS0_QOSTBU4_WIDTH	4
#define   SMMU500_SMMU_TBUQOS0_QOSTBU4_SHIFT	16
#define   SMMU500_SMMU_TBUQOS0_QOSTBU4_MASK	0xf0000U
#define   SMMU500_SMMU_TBUQOS0_QOSTBU3_WIDTH	4
#define   SMMU500_SMMU_TBUQOS0_QOSTBU3_SHIFT	12
#define   SMMU500_SMMU_TBUQOS0_QOSTBU3_MASK	0xf000U
#define   SMMU500_SMMU_TBUQOS0_QOSTBU2_WIDTH	4
#define   SMMU500_SMMU_TBUQOS0_QOSTBU2_SHIFT	8
#define   SMMU500_SMMU_TBUQOS0_QOSTBU2_MASK	0xf00U
#define   SMMU500_SMMU_TBUQOS0_QOSTBU1_WIDTH	4
#define   SMMU500_SMMU_TBUQOS0_QOSTBU1_SHIFT	4
#define   SMMU500_SMMU_TBUQOS0_QOSTBU1_MASK	0xf0U
#define   SMMU500_SMMU_TBUQOS0_QOSTBU0_WIDTH	4
#define   SMMU500_SMMU_TBUQOS0_QOSTBU0_SHIFT	0
#define   SMMU500_SMMU_TBUQOS0_QOSTBU0_MASK	0xfU

#define R_SMMU500_SMMU_PER	0x2200
#define   SMMU500_SMMU_PER_PER_TCU_WIDTH	8
#define   SMMU500_SMMU_PER_PER_TCU_SHIFT	8
#define   SMMU500_SMMU_PER_PER_TCU_MASK	0xff00U
#define   SMMU500_SMMU_PER_PER_TBU_WIDTH	8
#define   SMMU500_SMMU_PER_PER_TBU_SHIFT	0
#define   SMMU500_SMMU_PER_PER_TBU_MASK	0xffU

#define R_SMMU500_SMMU_TBU_PWR_STATUS	0x2204
#define   SMMU500_SMMU_TBU_PWR_STATUS_STATE_WIDTH	32
#define   SMMU500_SMMU_TBU_PWR_STATUS_STATE_SHIFT	0
#define   SMMU500_SMMU_TBU_PWR_STATUS_STATE_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR0	0x3000
#define   SMMU500_PMEVCNTR0_PMN0_WIDTH	32
#define   SMMU500_PMEVCNTR0_PMN0_SHIFT	0
#define   SMMU500_PMEVCNTR0_PMN0_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR1	0x3004
#define   SMMU500_PMEVCNTR1_PMN1_WIDTH	32
#define   SMMU500_PMEVCNTR1_PMN1_SHIFT	0
#define   SMMU500_PMEVCNTR1_PMN1_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR2	0x3008
#define   SMMU500_PMEVCNTR2_PMN2_WIDTH	32
#define   SMMU500_PMEVCNTR2_PMN2_SHIFT	0
#define   SMMU500_PMEVCNTR2_PMN2_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR3	0x300c
#define   SMMU500_PMEVCNTR3_PMN3_WIDTH	32
#define   SMMU500_PMEVCNTR3_PMN3_SHIFT	0
#define   SMMU500_PMEVCNTR3_PMN3_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR4	0x3010
#define   SMMU500_PMEVCNTR4_PMN0_WIDTH	32
#define   SMMU500_PMEVCNTR4_PMN0_SHIFT	0
#define   SMMU500_PMEVCNTR4_PMN0_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR5	0x3014
#define   SMMU500_PMEVCNTR5_PMN1_WIDTH	32
#define   SMMU500_PMEVCNTR5_PMN1_SHIFT	0
#define   SMMU500_PMEVCNTR5_PMN1_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR6	0x3018
#define   SMMU500_PMEVCNTR6_PMN2_WIDTH	32
#define   SMMU500_PMEVCNTR6_PMN2_SHIFT	0
#define   SMMU500_PMEVCNTR6_PMN2_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR7	0x301c
#define   SMMU500_PMEVCNTR7_PMN3_WIDTH	32
#define   SMMU500_PMEVCNTR7_PMN3_SHIFT	0
#define   SMMU500_PMEVCNTR7_PMN3_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR8	0x3020
#define   SMMU500_PMEVCNTR8_PMN0_WIDTH	32
#define   SMMU500_PMEVCNTR8_PMN0_SHIFT	0
#define   SMMU500_PMEVCNTR8_PMN0_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR9	0x3024
#define   SMMU500_PMEVCNTR9_PMN1_WIDTH	32
#define   SMMU500_PMEVCNTR9_PMN1_SHIFT	0
#define   SMMU500_PMEVCNTR9_PMN1_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR10	0x3028
#define   SMMU500_PMEVCNTR10_PMN2_WIDTH	32
#define   SMMU500_PMEVCNTR10_PMN2_SHIFT	0
#define   SMMU500_PMEVCNTR10_PMN2_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR11	0x302c
#define   SMMU500_PMEVCNTR11_PMN3_WIDTH	32
#define   SMMU500_PMEVCNTR11_PMN3_SHIFT	0
#define   SMMU500_PMEVCNTR11_PMN3_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR12	0x3030
#define   SMMU500_PMEVCNTR12_PMN0_WIDTH	32
#define   SMMU500_PMEVCNTR12_PMN0_SHIFT	0
#define   SMMU500_PMEVCNTR12_PMN0_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR13	0x3034
#define   SMMU500_PMEVCNTR13_PMN1_WIDTH	32
#define   SMMU500_PMEVCNTR13_PMN1_SHIFT	0
#define   SMMU500_PMEVCNTR13_PMN1_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR14	0x3038
#define   SMMU500_PMEVCNTR14_PMN2_WIDTH	32
#define   SMMU500_PMEVCNTR14_PMN2_SHIFT	0
#define   SMMU500_PMEVCNTR14_PMN2_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR15	0x303c
#define   SMMU500_PMEVCNTR15_PMN3_WIDTH	32
#define   SMMU500_PMEVCNTR15_PMN3_SHIFT	0
#define   SMMU500_PMEVCNTR15_PMN3_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR16	0x3040
#define   SMMU500_PMEVCNTR16_PMN0_WIDTH	32
#define   SMMU500_PMEVCNTR16_PMN0_SHIFT	0
#define   SMMU500_PMEVCNTR16_PMN0_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR17	0x3044
#define   SMMU500_PMEVCNTR17_PMN1_WIDTH	32
#define   SMMU500_PMEVCNTR17_PMN1_SHIFT	0
#define   SMMU500_PMEVCNTR17_PMN1_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR18	0x3048
#define   SMMU500_PMEVCNTR18_PMN2_WIDTH	32
#define   SMMU500_PMEVCNTR18_PMN2_SHIFT	0
#define   SMMU500_PMEVCNTR18_PMN2_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR19	0x304c
#define   SMMU500_PMEVCNTR19_PMN3_WIDTH	32
#define   SMMU500_PMEVCNTR19_PMN3_SHIFT	0
#define   SMMU500_PMEVCNTR19_PMN3_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR20	0x3050
#define   SMMU500_PMEVCNTR20_PMN0_WIDTH	32
#define   SMMU500_PMEVCNTR20_PMN0_SHIFT	0
#define   SMMU500_PMEVCNTR20_PMN0_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR21	0x3054
#define   SMMU500_PMEVCNTR21_PMN1_WIDTH	32
#define   SMMU500_PMEVCNTR21_PMN1_SHIFT	0
#define   SMMU500_PMEVCNTR21_PMN1_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR22	0x3058
#define   SMMU500_PMEVCNTR22_PMN2_WIDTH	32
#define   SMMU500_PMEVCNTR22_PMN2_SHIFT	0
#define   SMMU500_PMEVCNTR22_PMN2_MASK	0xffffffffU

#define R_SMMU500_PMEVCNTR23	0x305c
#define   SMMU500_PMEVCNTR23_PMN3_WIDTH	32
#define   SMMU500_PMEVCNTR23_PMN3_SHIFT	0
#define   SMMU500_PMEVCNTR23_PMN3_MASK	0xffffffffU

#define R_SMMU500_PMEVTYPER0	0x3400
#define   SMMU500_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER1	0x3404
#define   SMMU500_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER2	0x3408
#define   SMMU500_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER3	0x340c
#define   SMMU500_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER4	0x3410
#define   SMMU500_PMEVTYPER4_P_WIDTH	1
#define   SMMU500_PMEVTYPER4_P_SHIFT	31
#define   SMMU500_PMEVTYPER4_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER4_U_WIDTH	1
#define   SMMU500_PMEVTYPER4_U_SHIFT	30
#define   SMMU500_PMEVTYPER4_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER4_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER4_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER4_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER4_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER4_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER4_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER4_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER4_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER4_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER5	0x3414
#define   SMMU500_PMEVTYPER5_P_WIDTH	1
#define   SMMU500_PMEVTYPER5_P_SHIFT	31
#define   SMMU500_PMEVTYPER5_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER5_U_WIDTH	1
#define   SMMU500_PMEVTYPER5_U_SHIFT	30
#define   SMMU500_PMEVTYPER5_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER5_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER5_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER5_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER5_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER5_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER5_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER5_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER5_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER5_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER6	0x3418
#define   SMMU500_PMEVTYPER6_P_WIDTH	1
#define   SMMU500_PMEVTYPER6_P_SHIFT	31
#define   SMMU500_PMEVTYPER6_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER6_U_WIDTH	1
#define   SMMU500_PMEVTYPER6_U_SHIFT	30
#define   SMMU500_PMEVTYPER6_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER6_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER6_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER6_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER6_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER6_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER6_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER6_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER6_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER6_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER7	0x341c
#define   SMMU500_PMEVTYPER7_P_WIDTH	1
#define   SMMU500_PMEVTYPER7_P_SHIFT	31
#define   SMMU500_PMEVTYPER7_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER7_U_WIDTH	1
#define   SMMU500_PMEVTYPER7_U_SHIFT	30
#define   SMMU500_PMEVTYPER7_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER7_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER7_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER7_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER7_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER7_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER7_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER7_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER7_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER7_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER8	0x3420
#define   SMMU500_PMEVTYPER8_P_WIDTH	1
#define   SMMU500_PMEVTYPER8_P_SHIFT	31
#define   SMMU500_PMEVTYPER8_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER8_U_WIDTH	1
#define   SMMU500_PMEVTYPER8_U_SHIFT	30
#define   SMMU500_PMEVTYPER8_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER8_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER8_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER8_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER8_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER8_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER8_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER8_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER8_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER8_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER9	0x3424
#define   SMMU500_PMEVTYPER9_P_WIDTH	1
#define   SMMU500_PMEVTYPER9_P_SHIFT	31
#define   SMMU500_PMEVTYPER9_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER9_U_WIDTH	1
#define   SMMU500_PMEVTYPER9_U_SHIFT	30
#define   SMMU500_PMEVTYPER9_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER9_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER9_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER9_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER9_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER9_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER9_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER9_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER9_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER9_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER10	0x3428
#define   SMMU500_PMEVTYPER10_P_WIDTH	1
#define   SMMU500_PMEVTYPER10_P_SHIFT	31
#define   SMMU500_PMEVTYPER10_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER10_U_WIDTH	1
#define   SMMU500_PMEVTYPER10_U_SHIFT	30
#define   SMMU500_PMEVTYPER10_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER10_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER10_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER10_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER10_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER10_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER10_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER10_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER10_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER10_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER11	0x342c
#define   SMMU500_PMEVTYPER11_P_WIDTH	1
#define   SMMU500_PMEVTYPER11_P_SHIFT	31
#define   SMMU500_PMEVTYPER11_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER11_U_WIDTH	1
#define   SMMU500_PMEVTYPER11_U_SHIFT	30
#define   SMMU500_PMEVTYPER11_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER11_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER11_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER11_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER11_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER11_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER11_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER11_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER11_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER11_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER12	0x3430
#define   SMMU500_PMEVTYPER12_P_WIDTH	1
#define   SMMU500_PMEVTYPER12_P_SHIFT	31
#define   SMMU500_PMEVTYPER12_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER12_U_WIDTH	1
#define   SMMU500_PMEVTYPER12_U_SHIFT	30
#define   SMMU500_PMEVTYPER12_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER12_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER12_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER12_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER12_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER12_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER12_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER12_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER12_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER12_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER13	0x3434
#define   SMMU500_PMEVTYPER13_P_WIDTH	1
#define   SMMU500_PMEVTYPER13_P_SHIFT	31
#define   SMMU500_PMEVTYPER13_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER13_U_WIDTH	1
#define   SMMU500_PMEVTYPER13_U_SHIFT	30
#define   SMMU500_PMEVTYPER13_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER13_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER13_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER13_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER13_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER13_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER13_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER13_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER13_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER13_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER14	0x3438
#define   SMMU500_PMEVTYPER14_P_WIDTH	1
#define   SMMU500_PMEVTYPER14_P_SHIFT	31
#define   SMMU500_PMEVTYPER14_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER14_U_WIDTH	1
#define   SMMU500_PMEVTYPER14_U_SHIFT	30
#define   SMMU500_PMEVTYPER14_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER14_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER14_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER14_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER14_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER14_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER14_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER14_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER14_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER14_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER15	0x343c
#define   SMMU500_PMEVTYPER15_P_WIDTH	1
#define   SMMU500_PMEVTYPER15_P_SHIFT	31
#define   SMMU500_PMEVTYPER15_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER15_U_WIDTH	1
#define   SMMU500_PMEVTYPER15_U_SHIFT	30
#define   SMMU500_PMEVTYPER15_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER15_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER15_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER15_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER15_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER15_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER15_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER15_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER15_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER15_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER16	0x3440
#define   SMMU500_PMEVTYPER16_P_WIDTH	1
#define   SMMU500_PMEVTYPER16_P_SHIFT	31
#define   SMMU500_PMEVTYPER16_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER16_U_WIDTH	1
#define   SMMU500_PMEVTYPER16_U_SHIFT	30
#define   SMMU500_PMEVTYPER16_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER16_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER16_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER16_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER16_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER16_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER16_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER16_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER16_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER16_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER17	0x3444
#define   SMMU500_PMEVTYPER17_P_WIDTH	1
#define   SMMU500_PMEVTYPER17_P_SHIFT	31
#define   SMMU500_PMEVTYPER17_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER17_U_WIDTH	1
#define   SMMU500_PMEVTYPER17_U_SHIFT	30
#define   SMMU500_PMEVTYPER17_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER17_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER17_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER17_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER17_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER17_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER17_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER17_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER17_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER17_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER18	0x3448
#define   SMMU500_PMEVTYPER18_P_WIDTH	1
#define   SMMU500_PMEVTYPER18_P_SHIFT	31
#define   SMMU500_PMEVTYPER18_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER18_U_WIDTH	1
#define   SMMU500_PMEVTYPER18_U_SHIFT	30
#define   SMMU500_PMEVTYPER18_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER18_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER18_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER18_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER18_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER18_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER18_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER18_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER18_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER18_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER19	0x344c
#define   SMMU500_PMEVTYPER19_P_WIDTH	1
#define   SMMU500_PMEVTYPER19_P_SHIFT	31
#define   SMMU500_PMEVTYPER19_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER19_U_WIDTH	1
#define   SMMU500_PMEVTYPER19_U_SHIFT	30
#define   SMMU500_PMEVTYPER19_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER19_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER19_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER19_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER19_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER19_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER19_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER19_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER19_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER19_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER20	0x3450
#define   SMMU500_PMEVTYPER20_P_WIDTH	1
#define   SMMU500_PMEVTYPER20_P_SHIFT	31
#define   SMMU500_PMEVTYPER20_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER20_U_WIDTH	1
#define   SMMU500_PMEVTYPER20_U_SHIFT	30
#define   SMMU500_PMEVTYPER20_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER20_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER20_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER20_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER20_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER20_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER20_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER20_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER20_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER20_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER21	0x3454
#define   SMMU500_PMEVTYPER21_P_WIDTH	1
#define   SMMU500_PMEVTYPER21_P_SHIFT	31
#define   SMMU500_PMEVTYPER21_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER21_U_WIDTH	1
#define   SMMU500_PMEVTYPER21_U_SHIFT	30
#define   SMMU500_PMEVTYPER21_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER21_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER21_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER21_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER21_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER21_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER21_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER21_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER21_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER21_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER22	0x3458
#define   SMMU500_PMEVTYPER22_P_WIDTH	1
#define   SMMU500_PMEVTYPER22_P_SHIFT	31
#define   SMMU500_PMEVTYPER22_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER22_U_WIDTH	1
#define   SMMU500_PMEVTYPER22_U_SHIFT	30
#define   SMMU500_PMEVTYPER22_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER22_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER22_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER22_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER22_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER22_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER22_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER22_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER22_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER22_EVENT_MASK	0x1fU

#define R_SMMU500_PMEVTYPER23	0x345c
#define   SMMU500_PMEVTYPER23_P_WIDTH	1
#define   SMMU500_PMEVTYPER23_P_SHIFT	31
#define   SMMU500_PMEVTYPER23_P_MASK	0x80000000U
#define   SMMU500_PMEVTYPER23_U_WIDTH	1
#define   SMMU500_PMEVTYPER23_U_SHIFT	30
#define   SMMU500_PMEVTYPER23_U_MASK	0x40000000U
#define   SMMU500_PMEVTYPER23_NSP_WIDTH	1
#define   SMMU500_PMEVTYPER23_NSP_SHIFT	29
#define   SMMU500_PMEVTYPER23_NSP_MASK	0x20000000U
#define   SMMU500_PMEVTYPER23_NSU_WIDTH	1
#define   SMMU500_PMEVTYPER23_NSU_SHIFT	28
#define   SMMU500_PMEVTYPER23_NSU_MASK	0x10000000U
#define   SMMU500_PMEVTYPER23_EVENT_WIDTH	5
#define   SMMU500_PMEVTYPER23_EVENT_SHIFT	0
#define   SMMU500_PMEVTYPER23_EVENT_MASK	0x1fU

#define R_SMMU500_PMCGCR0	0x3800
#define   SMMU500_PMCGCR0_CGNC_WIDTH	4
#define   SMMU500_PMCGCR0_CGNC_SHIFT	24
#define   SMMU500_PMCGCR0_CGNC_MASK	0xf000000U
#define   SMMU500_PMCGCR0_SIDG_WIDTH	7
#define   SMMU500_PMCGCR0_SIDG_SHIFT	16
#define   SMMU500_PMCGCR0_SIDG_MASK	0x7f0000U
#define   SMMU500_PMCGCR0_X_WIDTH	1
#define   SMMU500_PMCGCR0_X_SHIFT	12
#define   SMMU500_PMCGCR0_X_MASK	0x1000U
#define   SMMU500_PMCGCR0_E_WIDTH	1
#define   SMMU500_PMCGCR0_E_SHIFT	11
#define   SMMU500_PMCGCR0_E_MASK	0x800U
#define   SMMU500_PMCGCR0_CBAEN_WIDTH	1
#define   SMMU500_PMCGCR0_CBAEN_SHIFT	10
#define   SMMU500_PMCGCR0_CBAEN_MASK	0x400U
#define   SMMU500_PMCGCR0_TCEFCFG_WIDTH	2
#define   SMMU500_PMCGCR0_TCEFCFG_SHIFT	8
#define   SMMU500_PMCGCR0_TCEFCFG_MASK	0x300U
#define   SMMU500_PMCGCR0_NDX_WIDTH	4
#define   SMMU500_PMCGCR0_NDX_SHIFT	0
#define   SMMU500_PMCGCR0_NDX_MASK	0xfU

#define R_SMMU500_PMCGCR1	0x3804
#define   SMMU500_PMCGCR1_CGNC_WIDTH	4
#define   SMMU500_PMCGCR1_CGNC_SHIFT	24
#define   SMMU500_PMCGCR1_CGNC_MASK	0xf000000U
#define   SMMU500_PMCGCR1_SIDG_WIDTH	7
#define   SMMU500_PMCGCR1_SIDG_SHIFT	16
#define   SMMU500_PMCGCR1_SIDG_MASK	0x7f0000U
#define   SMMU500_PMCGCR1_X_WIDTH	1
#define   SMMU500_PMCGCR1_X_SHIFT	12
#define   SMMU500_PMCGCR1_X_MASK	0x1000U
#define   SMMU500_PMCGCR1_E_WIDTH	1
#define   SMMU500_PMCGCR1_E_SHIFT	11
#define   SMMU500_PMCGCR1_E_MASK	0x800U
#define   SMMU500_PMCGCR1_CBAEN_WIDTH	1
#define   SMMU500_PMCGCR1_CBAEN_SHIFT	10
#define   SMMU500_PMCGCR1_CBAEN_MASK	0x400U
#define   SMMU500_PMCGCR1_TCEFCFG_WIDTH	2
#define   SMMU500_PMCGCR1_TCEFCFG_SHIFT	8
#define   SMMU500_PMCGCR1_TCEFCFG_MASK	0x300U
#define   SMMU500_PMCGCR1_NDX_WIDTH	4
#define   SMMU500_PMCGCR1_NDX_SHIFT	0
#define   SMMU500_PMCGCR1_NDX_MASK	0xfU

#define R_SMMU500_PMCGCR2	0x3808
#define   SMMU500_PMCGCR2_CGNC_WIDTH	4
#define   SMMU500_PMCGCR2_CGNC_SHIFT	24
#define   SMMU500_PMCGCR2_CGNC_MASK	0xf000000U
#define   SMMU500_PMCGCR2_SIDG_WIDTH	7
#define   SMMU500_PMCGCR2_SIDG_SHIFT	16
#define   SMMU500_PMCGCR2_SIDG_MASK	0x7f0000U
#define   SMMU500_PMCGCR2_X_WIDTH	1
#define   SMMU500_PMCGCR2_X_SHIFT	12
#define   SMMU500_PMCGCR2_X_MASK	0x1000U
#define   SMMU500_PMCGCR2_E_WIDTH	1
#define   SMMU500_PMCGCR2_E_SHIFT	11
#define   SMMU500_PMCGCR2_E_MASK	0x800U
#define   SMMU500_PMCGCR2_CBAEN_WIDTH	1
#define   SMMU500_PMCGCR2_CBAEN_SHIFT	10
#define   SMMU500_PMCGCR2_CBAEN_MASK	0x400U
#define   SMMU500_PMCGCR2_TCEFCFG_WIDTH	2
#define   SMMU500_PMCGCR2_TCEFCFG_SHIFT	8
#define   SMMU500_PMCGCR2_TCEFCFG_MASK	0x300U
#define   SMMU500_PMCGCR2_NDX_WIDTH	4
#define   SMMU500_PMCGCR2_NDX_SHIFT	0
#define   SMMU500_PMCGCR2_NDX_MASK	0xfU

#define R_SMMU500_PMCGCR3	0x380c
#define   SMMU500_PMCGCR3_CGNC_WIDTH	4
#define   SMMU500_PMCGCR3_CGNC_SHIFT	24
#define   SMMU500_PMCGCR3_CGNC_MASK	0xf000000U
#define   SMMU500_PMCGCR3_SIDG_WIDTH	7
#define   SMMU500_PMCGCR3_SIDG_SHIFT	16
#define   SMMU500_PMCGCR3_SIDG_MASK	0x7f0000U
#define   SMMU500_PMCGCR3_X_WIDTH	1
#define   SMMU500_PMCGCR3_X_SHIFT	12
#define   SMMU500_PMCGCR3_X_MASK	0x1000U
#define   SMMU500_PMCGCR3_E_WIDTH	1
#define   SMMU500_PMCGCR3_E_SHIFT	11
#define   SMMU500_PMCGCR3_E_MASK	0x800U
#define   SMMU500_PMCGCR3_CBAEN_WIDTH	1
#define   SMMU500_PMCGCR3_CBAEN_SHIFT	10
#define   SMMU500_PMCGCR3_CBAEN_MASK	0x400U
#define   SMMU500_PMCGCR3_TCEFCFG_WIDTH	2
#define   SMMU500_PMCGCR3_TCEFCFG_SHIFT	8
#define   SMMU500_PMCGCR3_TCEFCFG_MASK	0x300U
#define   SMMU500_PMCGCR3_NDX_WIDTH	4
#define   SMMU500_PMCGCR3_NDX_SHIFT	0
#define   SMMU500_PMCGCR3_NDX_MASK	0xfU

#define R_SMMU500_PMCGCR4	0x3810
#define   SMMU500_PMCGCR4_CGNC_WIDTH	4
#define   SMMU500_PMCGCR4_CGNC_SHIFT	24
#define   SMMU500_PMCGCR4_CGNC_MASK	0xf000000U
#define   SMMU500_PMCGCR4_SIDG_WIDTH	7
#define   SMMU500_PMCGCR4_SIDG_SHIFT	16
#define   SMMU500_PMCGCR4_SIDG_MASK	0x7f0000U
#define   SMMU500_PMCGCR4_X_WIDTH	1
#define   SMMU500_PMCGCR4_X_SHIFT	12
#define   SMMU500_PMCGCR4_X_MASK	0x1000U
#define   SMMU500_PMCGCR4_E_WIDTH	1
#define   SMMU500_PMCGCR4_E_SHIFT	11
#define   SMMU500_PMCGCR4_E_MASK	0x800U
#define   SMMU500_PMCGCR4_CBAEN_WIDTH	1
#define   SMMU500_PMCGCR4_CBAEN_SHIFT	10
#define   SMMU500_PMCGCR4_CBAEN_MASK	0x400U
#define   SMMU500_PMCGCR4_TCEFCFG_WIDTH	2
#define   SMMU500_PMCGCR4_TCEFCFG_SHIFT	8
#define   SMMU500_PMCGCR4_TCEFCFG_MASK	0x300U
#define   SMMU500_PMCGCR4_NDX_WIDTH	4
#define   SMMU500_PMCGCR4_NDX_SHIFT	0
#define   SMMU500_PMCGCR4_NDX_MASK	0xfU

#define R_SMMU500_PMCGCR5	0x3814
#define   SMMU500_PMCGCR5_CGNC_WIDTH	4
#define   SMMU500_PMCGCR5_CGNC_SHIFT	24
#define   SMMU500_PMCGCR5_CGNC_MASK	0xf000000U
#define   SMMU500_PMCGCR5_SIDG_WIDTH	7
#define   SMMU500_PMCGCR5_SIDG_SHIFT	16
#define   SMMU500_PMCGCR5_SIDG_MASK	0x7f0000U
#define   SMMU500_PMCGCR5_X_WIDTH	1
#define   SMMU500_PMCGCR5_X_SHIFT	12
#define   SMMU500_PMCGCR5_X_MASK	0x1000U
#define   SMMU500_PMCGCR5_E_WIDTH	1
#define   SMMU500_PMCGCR5_E_SHIFT	11
#define   SMMU500_PMCGCR5_E_MASK	0x800U
#define   SMMU500_PMCGCR5_CBAEN_WIDTH	1
#define   SMMU500_PMCGCR5_CBAEN_SHIFT	10
#define   SMMU500_PMCGCR5_CBAEN_MASK	0x400U
#define   SMMU500_PMCGCR5_TCEFCFG_WIDTH	2
#define   SMMU500_PMCGCR5_TCEFCFG_SHIFT	8
#define   SMMU500_PMCGCR5_TCEFCFG_MASK	0x300U
#define   SMMU500_PMCGCR5_NDX_WIDTH	4
#define   SMMU500_PMCGCR5_NDX_SHIFT	0
#define   SMMU500_PMCGCR5_NDX_MASK	0xfU

#define R_SMMU500_PMCGSMR0	0x3a00
#define   SMMU500_PMCGSMR0_MASK_WIDTH	10
#define   SMMU500_PMCGSMR0_MASK_SHIFT	16
#define   SMMU500_PMCGSMR0_MASK_MASK	0x3ff0000U
#define   SMMU500_PMCGSMR0_ID_WIDTH	10
#define   SMMU500_PMCGSMR0_ID_SHIFT	0
#define   SMMU500_PMCGSMR0_ID_MASK	0x3ffU

#define R_SMMU500_PMCGSMR1	0x3a04
#define   SMMU500_PMCGSMR1_MASK_WIDTH	10
#define   SMMU500_PMCGSMR1_MASK_SHIFT	16
#define   SMMU500_PMCGSMR1_MASK_MASK	0x3ff0000U
#define   SMMU500_PMCGSMR1_ID_WIDTH	10
#define   SMMU500_PMCGSMR1_ID_SHIFT	0
#define   SMMU500_PMCGSMR1_ID_MASK	0x3ffU

#define R_SMMU500_PMCGSMR2	0x3a08
#define   SMMU500_PMCGSMR2_MASK_WIDTH	10
#define   SMMU500_PMCGSMR2_MASK_SHIFT	16
#define   SMMU500_PMCGSMR2_MASK_MASK	0x3ff0000U
#define   SMMU500_PMCGSMR2_ID_WIDTH	10
#define   SMMU500_PMCGSMR2_ID_SHIFT	0
#define   SMMU500_PMCGSMR2_ID_MASK	0x3ffU

#define R_SMMU500_PMCGSMR3	0x3a0c
#define   SMMU500_PMCGSMR3_MASK_WIDTH	10
#define   SMMU500_PMCGSMR3_MASK_SHIFT	16
#define   SMMU500_PMCGSMR3_MASK_MASK	0x3ff0000U
#define   SMMU500_PMCGSMR3_ID_WIDTH	10
#define   SMMU500_PMCGSMR3_ID_SHIFT	0
#define   SMMU500_PMCGSMR3_ID_MASK	0x3ffU

#define R_SMMU500_PMCGSMR4	0x3a10
#define   SMMU500_PMCGSMR4_MASK_WIDTH	10
#define   SMMU500_PMCGSMR4_MASK_SHIFT	16
#define   SMMU500_PMCGSMR4_MASK_MASK	0x3ff0000U
#define   SMMU500_PMCGSMR4_ID_WIDTH	10
#define   SMMU500_PMCGSMR4_ID_SHIFT	0
#define   SMMU500_PMCGSMR4_ID_MASK	0x3ffU

#define R_SMMU500_PMCGSMR5	0x3a14
#define   SMMU500_PMCGSMR5_MASK_WIDTH	10
#define   SMMU500_PMCGSMR5_MASK_SHIFT	16
#define   SMMU500_PMCGSMR5_MASK_MASK	0x3ff0000U
#define   SMMU500_PMCGSMR5_ID_WIDTH	10
#define   SMMU500_PMCGSMR5_ID_SHIFT	0
#define   SMMU500_PMCGSMR5_ID_MASK	0x3ffU

#define R_SMMU500_PMCNTENSET	0x3c00
#define   SMMU500_PMCNTENSET_P23_WIDTH	1
#define   SMMU500_PMCNTENSET_P23_SHIFT	23
#define   SMMU500_PMCNTENSET_P23_MASK	0x800000U
#define   SMMU500_PMCNTENSET_P22_WIDTH	1
#define   SMMU500_PMCNTENSET_P22_SHIFT	22
#define   SMMU500_PMCNTENSET_P22_MASK	0x400000U
#define   SMMU500_PMCNTENSET_P21_WIDTH	1
#define   SMMU500_PMCNTENSET_P21_SHIFT	21
#define   SMMU500_PMCNTENSET_P21_MASK	0x200000U
#define   SMMU500_PMCNTENSET_P20_WIDTH	1
#define   SMMU500_PMCNTENSET_P20_SHIFT	20
#define   SMMU500_PMCNTENSET_P20_MASK	0x100000U
#define   SMMU500_PMCNTENSET_P19_WIDTH	1
#define   SMMU500_PMCNTENSET_P19_SHIFT	19
#define   SMMU500_PMCNTENSET_P19_MASK	0x80000U
#define   SMMU500_PMCNTENSET_P18_WIDTH	1
#define   SMMU500_PMCNTENSET_P18_SHIFT	18
#define   SMMU500_PMCNTENSET_P18_MASK	0x40000U
#define   SMMU500_PMCNTENSET_P17_WIDTH	1
#define   SMMU500_PMCNTENSET_P17_SHIFT	17
#define   SMMU500_PMCNTENSET_P17_MASK	0x20000U
#define   SMMU500_PMCNTENSET_P16_WIDTH	1
#define   SMMU500_PMCNTENSET_P16_SHIFT	16
#define   SMMU500_PMCNTENSET_P16_MASK	0x10000U
#define   SMMU500_PMCNTENSET_P15_WIDTH	1
#define   SMMU500_PMCNTENSET_P15_SHIFT	15
#define   SMMU500_PMCNTENSET_P15_MASK	0x8000U
#define   SMMU500_PMCNTENSET_P14_WIDTH	1
#define   SMMU500_PMCNTENSET_P14_SHIFT	14
#define   SMMU500_PMCNTENSET_P14_MASK	0x4000U
#define   SMMU500_PMCNTENSET_P13_WIDTH	1
#define   SMMU500_PMCNTENSET_P13_SHIFT	13
#define   SMMU500_PMCNTENSET_P13_MASK	0x2000U
#define   SMMU500_PMCNTENSET_P12_WIDTH	1
#define   SMMU500_PMCNTENSET_P12_SHIFT	12
#define   SMMU500_PMCNTENSET_P12_MASK	0x1000U
#define   SMMU500_PMCNTENSET_P11_WIDTH	1
#define   SMMU500_PMCNTENSET_P11_SHIFT	11
#define   SMMU500_PMCNTENSET_P11_MASK	0x800U
#define   SMMU500_PMCNTENSET_P10_WIDTH	1
#define   SMMU500_PMCNTENSET_P10_SHIFT	10
#define   SMMU500_PMCNTENSET_P10_MASK	0x400U
#define   SMMU500_PMCNTENSET_P9_WIDTH	1
#define   SMMU500_PMCNTENSET_P9_SHIFT	9
#define   SMMU500_PMCNTENSET_P9_MASK	0x200U
#define   SMMU500_PMCNTENSET_P8_WIDTH	1
#define   SMMU500_PMCNTENSET_P8_SHIFT	8
#define   SMMU500_PMCNTENSET_P8_MASK	0x100U
#define   SMMU500_PMCNTENSET_P7_WIDTH	1
#define   SMMU500_PMCNTENSET_P7_SHIFT	7
#define   SMMU500_PMCNTENSET_P7_MASK	0x80U
#define   SMMU500_PMCNTENSET_P6_WIDTH	1
#define   SMMU500_PMCNTENSET_P6_SHIFT	6
#define   SMMU500_PMCNTENSET_P6_MASK	0x40U
#define   SMMU500_PMCNTENSET_P5_WIDTH	1
#define   SMMU500_PMCNTENSET_P5_SHIFT	5
#define   SMMU500_PMCNTENSET_P5_MASK	0x20U
#define   SMMU500_PMCNTENSET_P4_WIDTH	1
#define   SMMU500_PMCNTENSET_P4_SHIFT	4
#define   SMMU500_PMCNTENSET_P4_MASK	0x10U
#define   SMMU500_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_PMCNTENCLR	0x3c20
#define   SMMU500_PMCNTENCLR_P23_WIDTH	1
#define   SMMU500_PMCNTENCLR_P23_SHIFT	23
#define   SMMU500_PMCNTENCLR_P23_MASK	0x800000U
#define   SMMU500_PMCNTENCLR_P22_WIDTH	1
#define   SMMU500_PMCNTENCLR_P22_SHIFT	22
#define   SMMU500_PMCNTENCLR_P22_MASK	0x400000U
#define   SMMU500_PMCNTENCLR_P21_WIDTH	1
#define   SMMU500_PMCNTENCLR_P21_SHIFT	21
#define   SMMU500_PMCNTENCLR_P21_MASK	0x200000U
#define   SMMU500_PMCNTENCLR_P20_WIDTH	1
#define   SMMU500_PMCNTENCLR_P20_SHIFT	20
#define   SMMU500_PMCNTENCLR_P20_MASK	0x100000U
#define   SMMU500_PMCNTENCLR_P19_WIDTH	1
#define   SMMU500_PMCNTENCLR_P19_SHIFT	19
#define   SMMU500_PMCNTENCLR_P19_MASK	0x80000U
#define   SMMU500_PMCNTENCLR_P18_WIDTH	1
#define   SMMU500_PMCNTENCLR_P18_SHIFT	18
#define   SMMU500_PMCNTENCLR_P18_MASK	0x40000U
#define   SMMU500_PMCNTENCLR_P17_WIDTH	1
#define   SMMU500_PMCNTENCLR_P17_SHIFT	17
#define   SMMU500_PMCNTENCLR_P17_MASK	0x20000U
#define   SMMU500_PMCNTENCLR_P16_WIDTH	1
#define   SMMU500_PMCNTENCLR_P16_SHIFT	16
#define   SMMU500_PMCNTENCLR_P16_MASK	0x10000U
#define   SMMU500_PMCNTENCLR_P15_WIDTH	1
#define   SMMU500_PMCNTENCLR_P15_SHIFT	15
#define   SMMU500_PMCNTENCLR_P15_MASK	0x8000U
#define   SMMU500_PMCNTENCLR_P14_WIDTH	1
#define   SMMU500_PMCNTENCLR_P14_SHIFT	14
#define   SMMU500_PMCNTENCLR_P14_MASK	0x4000U
#define   SMMU500_PMCNTENCLR_P13_WIDTH	1
#define   SMMU500_PMCNTENCLR_P13_SHIFT	13
#define   SMMU500_PMCNTENCLR_P13_MASK	0x2000U
#define   SMMU500_PMCNTENCLR_P12_WIDTH	1
#define   SMMU500_PMCNTENCLR_P12_SHIFT	12
#define   SMMU500_PMCNTENCLR_P12_MASK	0x1000U
#define   SMMU500_PMCNTENCLR_P11_WIDTH	1
#define   SMMU500_PMCNTENCLR_P11_SHIFT	11
#define   SMMU500_PMCNTENCLR_P11_MASK	0x800U
#define   SMMU500_PMCNTENCLR_P10_WIDTH	1
#define   SMMU500_PMCNTENCLR_P10_SHIFT	10
#define   SMMU500_PMCNTENCLR_P10_MASK	0x400U
#define   SMMU500_PMCNTENCLR_P9_WIDTH	1
#define   SMMU500_PMCNTENCLR_P9_SHIFT	9
#define   SMMU500_PMCNTENCLR_P9_MASK	0x200U
#define   SMMU500_PMCNTENCLR_P8_WIDTH	1
#define   SMMU500_PMCNTENCLR_P8_SHIFT	8
#define   SMMU500_PMCNTENCLR_P8_MASK	0x100U
#define   SMMU500_PMCNTENCLR_P7_WIDTH	1
#define   SMMU500_PMCNTENCLR_P7_SHIFT	7
#define   SMMU500_PMCNTENCLR_P7_MASK	0x80U
#define   SMMU500_PMCNTENCLR_P6_WIDTH	1
#define   SMMU500_PMCNTENCLR_P6_SHIFT	6
#define   SMMU500_PMCNTENCLR_P6_MASK	0x40U
#define   SMMU500_PMCNTENCLR_P5_WIDTH	1
#define   SMMU500_PMCNTENCLR_P5_SHIFT	5
#define   SMMU500_PMCNTENCLR_P5_MASK	0x20U
#define   SMMU500_PMCNTENCLR_P4_WIDTH	1
#define   SMMU500_PMCNTENCLR_P4_SHIFT	4
#define   SMMU500_PMCNTENCLR_P4_MASK	0x10U
#define   SMMU500_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_PMINTENSET	0x3c40
#define   SMMU500_PMINTENSET_P23_WIDTH	1
#define   SMMU500_PMINTENSET_P23_SHIFT	23
#define   SMMU500_PMINTENSET_P23_MASK	0x800000U
#define   SMMU500_PMINTENSET_P22_WIDTH	1
#define   SMMU500_PMINTENSET_P22_SHIFT	22
#define   SMMU500_PMINTENSET_P22_MASK	0x400000U
#define   SMMU500_PMINTENSET_P21_WIDTH	1
#define   SMMU500_PMINTENSET_P21_SHIFT	21
#define   SMMU500_PMINTENSET_P21_MASK	0x200000U
#define   SMMU500_PMINTENSET_P20_WIDTH	1
#define   SMMU500_PMINTENSET_P20_SHIFT	20
#define   SMMU500_PMINTENSET_P20_MASK	0x100000U
#define   SMMU500_PMINTENSET_P19_WIDTH	1
#define   SMMU500_PMINTENSET_P19_SHIFT	19
#define   SMMU500_PMINTENSET_P19_MASK	0x80000U
#define   SMMU500_PMINTENSET_P18_WIDTH	1
#define   SMMU500_PMINTENSET_P18_SHIFT	18
#define   SMMU500_PMINTENSET_P18_MASK	0x40000U
#define   SMMU500_PMINTENSET_P17_WIDTH	1
#define   SMMU500_PMINTENSET_P17_SHIFT	17
#define   SMMU500_PMINTENSET_P17_MASK	0x20000U
#define   SMMU500_PMINTENSET_P16_WIDTH	1
#define   SMMU500_PMINTENSET_P16_SHIFT	16
#define   SMMU500_PMINTENSET_P16_MASK	0x10000U
#define   SMMU500_PMINTENSET_P15_WIDTH	1
#define   SMMU500_PMINTENSET_P15_SHIFT	15
#define   SMMU500_PMINTENSET_P15_MASK	0x8000U
#define   SMMU500_PMINTENSET_P14_WIDTH	1
#define   SMMU500_PMINTENSET_P14_SHIFT	14
#define   SMMU500_PMINTENSET_P14_MASK	0x4000U
#define   SMMU500_PMINTENSET_P13_WIDTH	1
#define   SMMU500_PMINTENSET_P13_SHIFT	13
#define   SMMU500_PMINTENSET_P13_MASK	0x2000U
#define   SMMU500_PMINTENSET_P12_WIDTH	1
#define   SMMU500_PMINTENSET_P12_SHIFT	12
#define   SMMU500_PMINTENSET_P12_MASK	0x1000U
#define   SMMU500_PMINTENSET_P11_WIDTH	1
#define   SMMU500_PMINTENSET_P11_SHIFT	11
#define   SMMU500_PMINTENSET_P11_MASK	0x800U
#define   SMMU500_PMINTENSET_P10_WIDTH	1
#define   SMMU500_PMINTENSET_P10_SHIFT	10
#define   SMMU500_PMINTENSET_P10_MASK	0x400U
#define   SMMU500_PMINTENSET_P9_WIDTH	1
#define   SMMU500_PMINTENSET_P9_SHIFT	9
#define   SMMU500_PMINTENSET_P9_MASK	0x200U
#define   SMMU500_PMINTENSET_P8_WIDTH	1
#define   SMMU500_PMINTENSET_P8_SHIFT	8
#define   SMMU500_PMINTENSET_P8_MASK	0x100U
#define   SMMU500_PMINTENSET_P7_WIDTH	1
#define   SMMU500_PMINTENSET_P7_SHIFT	7
#define   SMMU500_PMINTENSET_P7_MASK	0x80U
#define   SMMU500_PMINTENSET_P6_WIDTH	1
#define   SMMU500_PMINTENSET_P6_SHIFT	6
#define   SMMU500_PMINTENSET_P6_MASK	0x40U
#define   SMMU500_PMINTENSET_P5_WIDTH	1
#define   SMMU500_PMINTENSET_P5_SHIFT	5
#define   SMMU500_PMINTENSET_P5_MASK	0x20U
#define   SMMU500_PMINTENSET_P4_WIDTH	1
#define   SMMU500_PMINTENSET_P4_SHIFT	4
#define   SMMU500_PMINTENSET_P4_MASK	0x10U
#define   SMMU500_PMINTENSET_P3_WIDTH	1
#define   SMMU500_PMINTENSET_P3_SHIFT	3
#define   SMMU500_PMINTENSET_P3_MASK	0x8U
#define   SMMU500_PMINTENSET_P2_WIDTH	1
#define   SMMU500_PMINTENSET_P2_SHIFT	2
#define   SMMU500_PMINTENSET_P2_MASK	0x4U
#define   SMMU500_PMINTENSET_P1_WIDTH	1
#define   SMMU500_PMINTENSET_P1_SHIFT	1
#define   SMMU500_PMINTENSET_P1_MASK	0x2U
#define   SMMU500_PMINTENSET_P0_WIDTH	1
#define   SMMU500_PMINTENSET_P0_SHIFT	0
#define   SMMU500_PMINTENSET_P0_MASK	0x1U

#define R_SMMU500_PMINTENCLR	0x3c60
#define   SMMU500_PMINTENCLR_P23_WIDTH	1
#define   SMMU500_PMINTENCLR_P23_SHIFT	23
#define   SMMU500_PMINTENCLR_P23_MASK	0x800000U
#define   SMMU500_PMINTENCLR_P22_WIDTH	1
#define   SMMU500_PMINTENCLR_P22_SHIFT	22
#define   SMMU500_PMINTENCLR_P22_MASK	0x400000U
#define   SMMU500_PMINTENCLR_P21_WIDTH	1
#define   SMMU500_PMINTENCLR_P21_SHIFT	21
#define   SMMU500_PMINTENCLR_P21_MASK	0x200000U
#define   SMMU500_PMINTENCLR_P20_WIDTH	1
#define   SMMU500_PMINTENCLR_P20_SHIFT	20
#define   SMMU500_PMINTENCLR_P20_MASK	0x100000U
#define   SMMU500_PMINTENCLR_P19_WIDTH	1
#define   SMMU500_PMINTENCLR_P19_SHIFT	19
#define   SMMU500_PMINTENCLR_P19_MASK	0x80000U
#define   SMMU500_PMINTENCLR_P18_WIDTH	1
#define   SMMU500_PMINTENCLR_P18_SHIFT	18
#define   SMMU500_PMINTENCLR_P18_MASK	0x40000U
#define   SMMU500_PMINTENCLR_P17_WIDTH	1
#define   SMMU500_PMINTENCLR_P17_SHIFT	17
#define   SMMU500_PMINTENCLR_P17_MASK	0x20000U
#define   SMMU500_PMINTENCLR_P16_WIDTH	1
#define   SMMU500_PMINTENCLR_P16_SHIFT	16
#define   SMMU500_PMINTENCLR_P16_MASK	0x10000U
#define   SMMU500_PMINTENCLR_P15_WIDTH	1
#define   SMMU500_PMINTENCLR_P15_SHIFT	15
#define   SMMU500_PMINTENCLR_P15_MASK	0x8000U
#define   SMMU500_PMINTENCLR_P14_WIDTH	1
#define   SMMU500_PMINTENCLR_P14_SHIFT	14
#define   SMMU500_PMINTENCLR_P14_MASK	0x4000U
#define   SMMU500_PMINTENCLR_P13_WIDTH	1
#define   SMMU500_PMINTENCLR_P13_SHIFT	13
#define   SMMU500_PMINTENCLR_P13_MASK	0x2000U
#define   SMMU500_PMINTENCLR_P12_WIDTH	1
#define   SMMU500_PMINTENCLR_P12_SHIFT	12
#define   SMMU500_PMINTENCLR_P12_MASK	0x1000U
#define   SMMU500_PMINTENCLR_P11_WIDTH	1
#define   SMMU500_PMINTENCLR_P11_SHIFT	11
#define   SMMU500_PMINTENCLR_P11_MASK	0x800U
#define   SMMU500_PMINTENCLR_P10_WIDTH	1
#define   SMMU500_PMINTENCLR_P10_SHIFT	10
#define   SMMU500_PMINTENCLR_P10_MASK	0x400U
#define   SMMU500_PMINTENCLR_P9_WIDTH	1
#define   SMMU500_PMINTENCLR_P9_SHIFT	9
#define   SMMU500_PMINTENCLR_P9_MASK	0x200U
#define   SMMU500_PMINTENCLR_P8_WIDTH	1
#define   SMMU500_PMINTENCLR_P8_SHIFT	8
#define   SMMU500_PMINTENCLR_P8_MASK	0x100U
#define   SMMU500_PMINTENCLR_P7_WIDTH	1
#define   SMMU500_PMINTENCLR_P7_SHIFT	7
#define   SMMU500_PMINTENCLR_P7_MASK	0x80U
#define   SMMU500_PMINTENCLR_P6_WIDTH	1
#define   SMMU500_PMINTENCLR_P6_SHIFT	6
#define   SMMU500_PMINTENCLR_P6_MASK	0x40U
#define   SMMU500_PMINTENCLR_P5_WIDTH	1
#define   SMMU500_PMINTENCLR_P5_SHIFT	5
#define   SMMU500_PMINTENCLR_P5_MASK	0x20U
#define   SMMU500_PMINTENCLR_P4_WIDTH	1
#define   SMMU500_PMINTENCLR_P4_SHIFT	4
#define   SMMU500_PMINTENCLR_P4_MASK	0x10U
#define   SMMU500_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_PMOVSCLR	0x3c80
#define   SMMU500_PMOVSCLR_P23_WIDTH	1
#define   SMMU500_PMOVSCLR_P23_SHIFT	23
#define   SMMU500_PMOVSCLR_P23_MASK	0x800000U
#define   SMMU500_PMOVSCLR_P22_WIDTH	1
#define   SMMU500_PMOVSCLR_P22_SHIFT	22
#define   SMMU500_PMOVSCLR_P22_MASK	0x400000U
#define   SMMU500_PMOVSCLR_P21_WIDTH	1
#define   SMMU500_PMOVSCLR_P21_SHIFT	21
#define   SMMU500_PMOVSCLR_P21_MASK	0x200000U
#define   SMMU500_PMOVSCLR_P20_WIDTH	1
#define   SMMU500_PMOVSCLR_P20_SHIFT	20
#define   SMMU500_PMOVSCLR_P20_MASK	0x100000U
#define   SMMU500_PMOVSCLR_P19_WIDTH	1
#define   SMMU500_PMOVSCLR_P19_SHIFT	19
#define   SMMU500_PMOVSCLR_P19_MASK	0x80000U
#define   SMMU500_PMOVSCLR_P18_WIDTH	1
#define   SMMU500_PMOVSCLR_P18_SHIFT	18
#define   SMMU500_PMOVSCLR_P18_MASK	0x40000U
#define   SMMU500_PMOVSCLR_P17_WIDTH	1
#define   SMMU500_PMOVSCLR_P17_SHIFT	17
#define   SMMU500_PMOVSCLR_P17_MASK	0x20000U
#define   SMMU500_PMOVSCLR_P16_WIDTH	1
#define   SMMU500_PMOVSCLR_P16_SHIFT	16
#define   SMMU500_PMOVSCLR_P16_MASK	0x10000U
#define   SMMU500_PMOVSCLR_P15_WIDTH	1
#define   SMMU500_PMOVSCLR_P15_SHIFT	15
#define   SMMU500_PMOVSCLR_P15_MASK	0x8000U
#define   SMMU500_PMOVSCLR_P14_WIDTH	1
#define   SMMU500_PMOVSCLR_P14_SHIFT	14
#define   SMMU500_PMOVSCLR_P14_MASK	0x4000U
#define   SMMU500_PMOVSCLR_P13_WIDTH	1
#define   SMMU500_PMOVSCLR_P13_SHIFT	13
#define   SMMU500_PMOVSCLR_P13_MASK	0x2000U
#define   SMMU500_PMOVSCLR_P12_WIDTH	1
#define   SMMU500_PMOVSCLR_P12_SHIFT	12
#define   SMMU500_PMOVSCLR_P12_MASK	0x1000U
#define   SMMU500_PMOVSCLR_P11_WIDTH	1
#define   SMMU500_PMOVSCLR_P11_SHIFT	11
#define   SMMU500_PMOVSCLR_P11_MASK	0x800U
#define   SMMU500_PMOVSCLR_P10_WIDTH	1
#define   SMMU500_PMOVSCLR_P10_SHIFT	10
#define   SMMU500_PMOVSCLR_P10_MASK	0x400U
#define   SMMU500_PMOVSCLR_P9_WIDTH	1
#define   SMMU500_PMOVSCLR_P9_SHIFT	9
#define   SMMU500_PMOVSCLR_P9_MASK	0x200U
#define   SMMU500_PMOVSCLR_P8_WIDTH	1
#define   SMMU500_PMOVSCLR_P8_SHIFT	8
#define   SMMU500_PMOVSCLR_P8_MASK	0x100U
#define   SMMU500_PMOVSCLR_P7_WIDTH	1
#define   SMMU500_PMOVSCLR_P7_SHIFT	7
#define   SMMU500_PMOVSCLR_P7_MASK	0x80U
#define   SMMU500_PMOVSCLR_P6_WIDTH	1
#define   SMMU500_PMOVSCLR_P6_SHIFT	6
#define   SMMU500_PMOVSCLR_P6_MASK	0x40U
#define   SMMU500_PMOVSCLR_P5_WIDTH	1
#define   SMMU500_PMOVSCLR_P5_SHIFT	5
#define   SMMU500_PMOVSCLR_P5_MASK	0x20U
#define   SMMU500_PMOVSCLR_P4_WIDTH	1
#define   SMMU500_PMOVSCLR_P4_SHIFT	4
#define   SMMU500_PMOVSCLR_P4_MASK	0x10U
#define   SMMU500_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_PMOVSSET	0x3cc0
#define   SMMU500_PMOVSSET_P23_WIDTH	1
#define   SMMU500_PMOVSSET_P23_SHIFT	23
#define   SMMU500_PMOVSSET_P23_MASK	0x800000U
#define   SMMU500_PMOVSSET_P22_WIDTH	1
#define   SMMU500_PMOVSSET_P22_SHIFT	22
#define   SMMU500_PMOVSSET_P22_MASK	0x400000U
#define   SMMU500_PMOVSSET_P21_WIDTH	1
#define   SMMU500_PMOVSSET_P21_SHIFT	21
#define   SMMU500_PMOVSSET_P21_MASK	0x200000U
#define   SMMU500_PMOVSSET_P20_WIDTH	1
#define   SMMU500_PMOVSSET_P20_SHIFT	20
#define   SMMU500_PMOVSSET_P20_MASK	0x100000U
#define   SMMU500_PMOVSSET_P19_WIDTH	1
#define   SMMU500_PMOVSSET_P19_SHIFT	19
#define   SMMU500_PMOVSSET_P19_MASK	0x80000U
#define   SMMU500_PMOVSSET_P18_WIDTH	1
#define   SMMU500_PMOVSSET_P18_SHIFT	18
#define   SMMU500_PMOVSSET_P18_MASK	0x40000U
#define   SMMU500_PMOVSSET_P17_WIDTH	1
#define   SMMU500_PMOVSSET_P17_SHIFT	17
#define   SMMU500_PMOVSSET_P17_MASK	0x20000U
#define   SMMU500_PMOVSSET_P16_WIDTH	1
#define   SMMU500_PMOVSSET_P16_SHIFT	16
#define   SMMU500_PMOVSSET_P16_MASK	0x10000U
#define   SMMU500_PMOVSSET_P15_WIDTH	1
#define   SMMU500_PMOVSSET_P15_SHIFT	15
#define   SMMU500_PMOVSSET_P15_MASK	0x8000U
#define   SMMU500_PMOVSSET_P14_WIDTH	1
#define   SMMU500_PMOVSSET_P14_SHIFT	14
#define   SMMU500_PMOVSSET_P14_MASK	0x4000U
#define   SMMU500_PMOVSSET_P13_WIDTH	1
#define   SMMU500_PMOVSSET_P13_SHIFT	13
#define   SMMU500_PMOVSSET_P13_MASK	0x2000U
#define   SMMU500_PMOVSSET_P12_WIDTH	1
#define   SMMU500_PMOVSSET_P12_SHIFT	12
#define   SMMU500_PMOVSSET_P12_MASK	0x1000U
#define   SMMU500_PMOVSSET_P11_WIDTH	1
#define   SMMU500_PMOVSSET_P11_SHIFT	11
#define   SMMU500_PMOVSSET_P11_MASK	0x800U
#define   SMMU500_PMOVSSET_P10_WIDTH	1
#define   SMMU500_PMOVSSET_P10_SHIFT	10
#define   SMMU500_PMOVSSET_P10_MASK	0x400U
#define   SMMU500_PMOVSSET_P9_WIDTH	1
#define   SMMU500_PMOVSSET_P9_SHIFT	9
#define   SMMU500_PMOVSSET_P9_MASK	0x200U
#define   SMMU500_PMOVSSET_P8_WIDTH	1
#define   SMMU500_PMOVSSET_P8_SHIFT	8
#define   SMMU500_PMOVSSET_P8_MASK	0x100U
#define   SMMU500_PMOVSSET_P7_WIDTH	1
#define   SMMU500_PMOVSSET_P7_SHIFT	7
#define   SMMU500_PMOVSSET_P7_MASK	0x80U
#define   SMMU500_PMOVSSET_P6_WIDTH	1
#define   SMMU500_PMOVSSET_P6_SHIFT	6
#define   SMMU500_PMOVSSET_P6_MASK	0x40U
#define   SMMU500_PMOVSSET_P5_WIDTH	1
#define   SMMU500_PMOVSSET_P5_SHIFT	5
#define   SMMU500_PMOVSSET_P5_MASK	0x20U
#define   SMMU500_PMOVSSET_P4_WIDTH	1
#define   SMMU500_PMOVSSET_P4_SHIFT	4
#define   SMMU500_PMOVSSET_P4_MASK	0x10U
#define   SMMU500_PMOVSSET_P3_WIDTH	1
#define   SMMU500_PMOVSSET_P3_SHIFT	3
#define   SMMU500_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_PMOVSSET_P2_WIDTH	1
#define   SMMU500_PMOVSSET_P2_SHIFT	2
#define   SMMU500_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_PMOVSSET_P1_WIDTH	1
#define   SMMU500_PMOVSSET_P1_SHIFT	1
#define   SMMU500_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_PMOVSSET_P0_WIDTH	1
#define   SMMU500_PMOVSSET_P0_SHIFT	0
#define   SMMU500_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_PMCFGR	0x3e00
#define   SMMU500_PMCFGR_NCG_WIDTH	8
#define   SMMU500_PMCFGR_NCG_SHIFT	24
#define   SMMU500_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_PMCFGR_UEN_WIDTH	1
#define   SMMU500_PMCFGR_UEN_SHIFT	19
#define   SMMU500_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_PMCFGR_EX_WIDTH	1
#define   SMMU500_PMCFGR_EX_SHIFT	16
#define   SMMU500_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_PMCFGR_CCD_WIDTH	1
#define   SMMU500_PMCFGR_CCD_SHIFT	15
#define   SMMU500_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_PMCFGR_CC_WIDTH	1
#define   SMMU500_PMCFGR_CC_SHIFT	14
#define   SMMU500_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_PMCFGR_N_WIDTH	8
#define   SMMU500_PMCFGR_N_SHIFT	0
#define   SMMU500_PMCFGR_N_MASK	0xffU

#define R_SMMU500_PMCR	0x3e04
#define   SMMU500_PMCR_IMP_WIDTH	8
#define   SMMU500_PMCR_IMP_SHIFT	24
#define   SMMU500_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_PMCR_X_WIDTH	1
#define   SMMU500_PMCR_X_SHIFT	4
#define   SMMU500_PMCR_X_MASK	0x10U
#define   SMMU500_PMCR_P_WIDTH	1
#define   SMMU500_PMCR_P_SHIFT	1
#define   SMMU500_PMCR_P_MASK	0x2U
#define   SMMU500_PMCR_E_WIDTH	1
#define   SMMU500_PMCR_E_SHIFT	0
#define   SMMU500_PMCR_E_MASK	0x1U

#define R_SMMU500_PMCEID0	0x3e20
#define   SMMU500_PMCEID0_EVENT0X12_WIDTH	1
#define   SMMU500_PMCEID0_EVENT0X12_SHIFT	17
#define   SMMU500_PMCEID0_EVENT0X12_MASK	0x20000U
#define   SMMU500_PMCEID0_EVENT0X11_WIDTH	1
#define   SMMU500_PMCEID0_EVENT0X11_SHIFT	16
#define   SMMU500_PMCEID0_EVENT0X11_MASK	0x10000U
#define   SMMU500_PMCEID0_EVENT0X10_WIDTH	1
#define   SMMU500_PMCEID0_EVENT0X10_SHIFT	15
#define   SMMU500_PMCEID0_EVENT0X10_MASK	0x8000U
#define   SMMU500_PMCEID0_EVENT0X0A_WIDTH	1
#define   SMMU500_PMCEID0_EVENT0X0A_SHIFT	9
#define   SMMU500_PMCEID0_EVENT0X0A_MASK	0x200U
#define   SMMU500_PMCEID0_EVENT0X09_WIDTH	1
#define   SMMU500_PMCEID0_EVENT0X09_SHIFT	8
#define   SMMU500_PMCEID0_EVENT0X09_MASK	0x100U
#define   SMMU500_PMCEID0_EVENT0X08_WIDTH	1
#define   SMMU500_PMCEID0_EVENT0X08_SHIFT	7
#define   SMMU500_PMCEID0_EVENT0X08_MASK	0x80U
#define   SMMU500_PMCEID0_EVENT0X01_WIDTH	1
#define   SMMU500_PMCEID0_EVENT0X01_SHIFT	1
#define   SMMU500_PMCEID0_EVENT0X01_MASK	0x2U
#define   SMMU500_PMCEID0_EVENT0X00_WIDTH	1
#define   SMMU500_PMCEID0_EVENT0X00_SHIFT	0
#define   SMMU500_PMCEID0_EVENT0X00_MASK	0x1U

#define R_SMMU500_PMAUTHSTATUS	0x3fb8
#define   SMMU500_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_PMAUTHSTATUS_NSE_MASK	0x1U

#define R_SMMU500_PMDEVTYPE	0x3fcc
#define   SMMU500_PMDEVTYPE_T_WIDTH	4
#define   SMMU500_PMDEVTYPE_T_SHIFT	4
#define   SMMU500_PMDEVTYPE_T_MASK	0xf0U
#define   SMMU500_PMDEVTYPE_C_WIDTH	4
#define   SMMU500_PMDEVTYPE_C_SHIFT	0
#define   SMMU500_PMDEVTYPE_C_MASK	0xfU

#define R_SMMU500_SMMU_CB0_SCTLR	0x10000
#define   SMMU500_SMMU_CB0_SCTLR_NSCFG_WIDTH	2
#define   SMMU500_SMMU_CB0_SCTLR_NSCFG_SHIFT	28
#define   SMMU500_SMMU_CB0_SCTLR_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_CB0_SCTLR_WACFG_WIDTH	2
#define   SMMU500_SMMU_CB0_SCTLR_WACFG_SHIFT	26
#define   SMMU500_SMMU_CB0_SCTLR_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_CB0_SCTLR_RACFG_WIDTH	2
#define   SMMU500_SMMU_CB0_SCTLR_RACFG_SHIFT	24
#define   SMMU500_SMMU_CB0_SCTLR_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_CB0_SCTLR_SHCFG_WIDTH	2
#define   SMMU500_SMMU_CB0_SCTLR_SHCFG_SHIFT	22
#define   SMMU500_SMMU_CB0_SCTLR_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_CB0_SCTLR_FB_WIDTH	1
#define   SMMU500_SMMU_CB0_SCTLR_FB_SHIFT	21
#define   SMMU500_SMMU_CB0_SCTLR_FB_MASK	0x200000U
#define   SMMU500_SMMU_CB0_SCTLR_MTCFG_WIDTH	1
#define   SMMU500_SMMU_CB0_SCTLR_MTCFG_SHIFT	20
#define   SMMU500_SMMU_CB0_SCTLR_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_CB0_SCTLR_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_CB0_SCTLR_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_CB0_SCTLR_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_CB0_SCTLR_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_CB0_SCTLR_TRANSIENTCFG_SHIFT	14
#define   SMMU500_SMMU_CB0_SCTLR_TRANSIENTCFG_MASK	0xc000U
#define   SMMU500_SMMU_CB0_SCTLR_PTW_WIDTH	1
#define   SMMU500_SMMU_CB0_SCTLR_PTW_SHIFT	13
#define   SMMU500_SMMU_CB0_SCTLR_PTW_MASK	0x2000U
#define   SMMU500_SMMU_CB0_SCTLR_ASIDPNE_WIDTH	1
#define   SMMU500_SMMU_CB0_SCTLR_ASIDPNE_SHIFT	12
#define   SMMU500_SMMU_CB0_SCTLR_ASIDPNE_MASK	0x1000U
#define   SMMU500_SMMU_CB0_SCTLR_UWXN_WIDTH	1
#define   SMMU500_SMMU_CB0_SCTLR_UWXN_SHIFT	10
#define   SMMU500_SMMU_CB0_SCTLR_UWXN_MASK	0x400U
#define   SMMU500_SMMU_CB0_SCTLR_WXN_WIDTH	1
#define   SMMU500_SMMU_CB0_SCTLR_WXN_SHIFT	9
#define   SMMU500_SMMU_CB0_SCTLR_WXN_MASK	0x200U
#define   SMMU500_SMMU_CB0_SCTLR_HUPCF_WIDTH	1
#define   SMMU500_SMMU_CB0_SCTLR_HUPCF_SHIFT	8
#define   SMMU500_SMMU_CB0_SCTLR_HUPCF_MASK	0x100U
#define   SMMU500_SMMU_CB0_SCTLR_CFCFG_WIDTH	1
#define   SMMU500_SMMU_CB0_SCTLR_CFCFG_SHIFT	7
#define   SMMU500_SMMU_CB0_SCTLR_CFCFG_MASK	0x80U
#define   SMMU500_SMMU_CB0_SCTLR_CFIE_WIDTH	1
#define   SMMU500_SMMU_CB0_SCTLR_CFIE_SHIFT	6
#define   SMMU500_SMMU_CB0_SCTLR_CFIE_MASK	0x40U
#define   SMMU500_SMMU_CB0_SCTLR_CFRE_WIDTH	1
#define   SMMU500_SMMU_CB0_SCTLR_CFRE_SHIFT	5
#define   SMMU500_SMMU_CB0_SCTLR_CFRE_MASK	0x20U
#define   SMMU500_SMMU_CB0_SCTLR_E_WIDTH	1
#define   SMMU500_SMMU_CB0_SCTLR_E_SHIFT	4
#define   SMMU500_SMMU_CB0_SCTLR_E_MASK	0x10U
#define   SMMU500_SMMU_CB0_SCTLR_AFFD_WIDTH	1
#define   SMMU500_SMMU_CB0_SCTLR_AFFD_SHIFT	3
#define   SMMU500_SMMU_CB0_SCTLR_AFFD_MASK	0x8U
#define   SMMU500_SMMU_CB0_SCTLR_AFE_WIDTH	1
#define   SMMU500_SMMU_CB0_SCTLR_AFE_SHIFT	2
#define   SMMU500_SMMU_CB0_SCTLR_AFE_MASK	0x4U
#define   SMMU500_SMMU_CB0_SCTLR_TRE_WIDTH	1
#define   SMMU500_SMMU_CB0_SCTLR_TRE_SHIFT	1
#define   SMMU500_SMMU_CB0_SCTLR_TRE_MASK	0x2U
#define   SMMU500_SMMU_CB0_SCTLR_M_WIDTH	1
#define   SMMU500_SMMU_CB0_SCTLR_M_SHIFT	0
#define   SMMU500_SMMU_CB0_SCTLR_M_MASK	0x1U

#define R_SMMU500_SMMU_CB0_ACTLR	0x10004
#define   SMMU500_SMMU_CB0_ACTLR_CPRE_WIDTH	1
#define   SMMU500_SMMU_CB0_ACTLR_CPRE_SHIFT	1
#define   SMMU500_SMMU_CB0_ACTLR_CPRE_MASK	0x2U
#define   SMMU500_SMMU_CB0_ACTLR_CMTLB_WIDTH	1
#define   SMMU500_SMMU_CB0_ACTLR_CMTLB_SHIFT	0
#define   SMMU500_SMMU_CB0_ACTLR_CMTLB_MASK	0x1U

#define R_SMMU500_SMMU_CB0_RESUME	0x10008
#define   SMMU500_SMMU_CB0_RESUME_TNR_WIDTH	1
#define   SMMU500_SMMU_CB0_RESUME_TNR_SHIFT	0
#define   SMMU500_SMMU_CB0_RESUME_TNR_MASK	0x1U

#define R_SMMU500_SMMU_CB0_TCR2	0x10010
#define   SMMU500_SMMU_CB0_TCR2_NSCFG1_WIDTH	1
#define   SMMU500_SMMU_CB0_TCR2_NSCFG1_SHIFT	30
#define   SMMU500_SMMU_CB0_TCR2_NSCFG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB0_TCR2_SEP_WIDTH	3
#define   SMMU500_SMMU_CB0_TCR2_SEP_SHIFT	15
#define   SMMU500_SMMU_CB0_TCR2_SEP_MASK	0x38000U
#define   SMMU500_SMMU_CB0_TCR2_NSCFG0_WIDTH	1
#define   SMMU500_SMMU_CB0_TCR2_NSCFG0_SHIFT	14
#define   SMMU500_SMMU_CB0_TCR2_NSCFG0_MASK	0x4000U
#define   SMMU500_SMMU_CB0_TCR2_TBI1_WIDTH	1
#define   SMMU500_SMMU_CB0_TCR2_TBI1_SHIFT	6
#define   SMMU500_SMMU_CB0_TCR2_TBI1_MASK	0x40U
#define   SMMU500_SMMU_CB0_TCR2_TBI0_WIDTH	1
#define   SMMU500_SMMU_CB0_TCR2_TBI0_SHIFT	5
#define   SMMU500_SMMU_CB0_TCR2_TBI0_MASK	0x20U
#define   SMMU500_SMMU_CB0_TCR2_AS_WIDTH	1
#define   SMMU500_SMMU_CB0_TCR2_AS_SHIFT	4
#define   SMMU500_SMMU_CB0_TCR2_AS_MASK	0x10U
#define   SMMU500_SMMU_CB0_TCR2_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB0_TCR2_PASIZE_SHIFT	0
#define   SMMU500_SMMU_CB0_TCR2_PASIZE_MASK	0x7U

#define R_SMMU500_SMMU_CB0_TTBR0_LOW	0x10020
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB0_TTBR0_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB0_TTBR0_HIGH	0x10024
#define   SMMU500_SMMU_CB0_TTBR0_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB0_TTBR0_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB0_TTBR0_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB0_TTBR0_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB0_TTBR0_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB0_TTBR0_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB0_TTBR1_LOW	0x10028
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB0_TTBR1_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB0_TTBR1_HIGH	0x1002c
#define   SMMU500_SMMU_CB0_TTBR1_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB0_TTBR1_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB0_TTBR1_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB0_TTBR1_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB0_TTBR1_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB0_TTBR1_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB0_TCR_LPAE	0x10030
#define   SMMU500_SMMU_CB0_TCR_LPAE_EAE_WIDTH	1
#define   SMMU500_SMMU_CB0_TCR_LPAE_EAE_SHIFT	31
#define   SMMU500_SMMU_CB0_TCR_LPAE_EAE_MASK	0x80000000U
#define   SMMU500_SMMU_CB0_TCR_LPAE_NSCFG1_TG1_WIDTH	1
#define   SMMU500_SMMU_CB0_TCR_LPAE_NSCFG1_TG1_SHIFT	30
#define   SMMU500_SMMU_CB0_TCR_LPAE_NSCFG1_TG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB0_TCR_LPAE_SH1_WIDTH	2
#define   SMMU500_SMMU_CB0_TCR_LPAE_SH1_SHIFT	28
#define   SMMU500_SMMU_CB0_TCR_LPAE_SH1_MASK	0x30000000U
#define   SMMU500_SMMU_CB0_TCR_LPAE_ORGN1_WIDTH	2
#define   SMMU500_SMMU_CB0_TCR_LPAE_ORGN1_SHIFT	26
#define   SMMU500_SMMU_CB0_TCR_LPAE_ORGN1_MASK	0xc000000U
#define   SMMU500_SMMU_CB0_TCR_LPAE_IRGN1_WIDTH	2
#define   SMMU500_SMMU_CB0_TCR_LPAE_IRGN1_SHIFT	24
#define   SMMU500_SMMU_CB0_TCR_LPAE_IRGN1_MASK	0x3000000U
#define   SMMU500_SMMU_CB0_TCR_LPAE_EPD1_WIDTH	1
#define   SMMU500_SMMU_CB0_TCR_LPAE_EPD1_SHIFT	23
#define   SMMU500_SMMU_CB0_TCR_LPAE_EPD1_MASK	0x800000U
#define   SMMU500_SMMU_CB0_TCR_LPAE_A1_WIDTH	1
#define   SMMU500_SMMU_CB0_TCR_LPAE_A1_SHIFT	22
#define   SMMU500_SMMU_CB0_TCR_LPAE_A1_MASK	0x400000U
#define   SMMU500_SMMU_CB0_TCR_LPAE_T1SZ_5_3_WIDTH	3
#define   SMMU500_SMMU_CB0_TCR_LPAE_T1SZ_5_3_SHIFT	19
#define   SMMU500_SMMU_CB0_TCR_LPAE_T1SZ_5_3_MASK	0x380000U
#define   SMMU500_SMMU_CB0_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB0_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT	16
#define   SMMU500_SMMU_CB0_TCR_LPAE_T1SZ_2_0_PASIZE_MASK	0x70000U
#define   SMMU500_SMMU_CB0_TCR_LPAE_NSCFG0_TG0_WIDTH	1
#define   SMMU500_SMMU_CB0_TCR_LPAE_NSCFG0_TG0_SHIFT	14
#define   SMMU500_SMMU_CB0_TCR_LPAE_NSCFG0_TG0_MASK	0x4000U
#define   SMMU500_SMMU_CB0_TCR_LPAE_SH0_WIDTH	2
#define   SMMU500_SMMU_CB0_TCR_LPAE_SH0_SHIFT	12
#define   SMMU500_SMMU_CB0_TCR_LPAE_SH0_MASK	0x3000U
#define   SMMU500_SMMU_CB0_TCR_LPAE_ORGN0_WIDTH	2
#define   SMMU500_SMMU_CB0_TCR_LPAE_ORGN0_SHIFT	10
#define   SMMU500_SMMU_CB0_TCR_LPAE_ORGN0_MASK	0xc00U
#define   SMMU500_SMMU_CB0_TCR_LPAE_IRGN0_WIDTH	2
#define   SMMU500_SMMU_CB0_TCR_LPAE_IRGN0_SHIFT	8
#define   SMMU500_SMMU_CB0_TCR_LPAE_IRGN0_MASK	0x300U
#define   SMMU500_SMMU_CB0_TCR_LPAE_SL0_1_EPD0_WIDTH	1
#define   SMMU500_SMMU_CB0_TCR_LPAE_SL0_1_EPD0_SHIFT	7
#define   SMMU500_SMMU_CB0_TCR_LPAE_SL0_1_EPD0_MASK	0x80U
#define   SMMU500_SMMU_CB0_TCR_LPAE_SL0_0_WIDTH	1
#define   SMMU500_SMMU_CB0_TCR_LPAE_SL0_0_SHIFT	6
#define   SMMU500_SMMU_CB0_TCR_LPAE_SL0_0_MASK	0x40U
#define   SMMU500_SMMU_CB0_TCR_LPAE_PD1_T0SZ_5_WIDTH	1
#define   SMMU500_SMMU_CB0_TCR_LPAE_PD1_T0SZ_5_SHIFT	5
#define   SMMU500_SMMU_CB0_TCR_LPAE_PD1_T0SZ_5_MASK	0x20U
#define   SMMU500_SMMU_CB0_TCR_LPAE_S_PD0_T0SZ_4_WIDTH	1
#define   SMMU500_SMMU_CB0_TCR_LPAE_S_PD0_T0SZ_4_SHIFT	4
#define   SMMU500_SMMU_CB0_TCR_LPAE_S_PD0_T0SZ_4_MASK	0x10U
#define   SMMU500_SMMU_CB0_TCR_LPAE_T0SZ_3_0_WIDTH	4
#define   SMMU500_SMMU_CB0_TCR_LPAE_T0SZ_3_0_SHIFT	0
#define   SMMU500_SMMU_CB0_TCR_LPAE_T0SZ_3_0_MASK	0xfU

#define R_SMMU500_SMMU_CB0_CONTEXTIDR	0x10034
#define   SMMU500_SMMU_CB0_CONTEXTIDR_PROCID_WIDTH	24
#define   SMMU500_SMMU_CB0_CONTEXTIDR_PROCID_SHIFT	8
#define   SMMU500_SMMU_CB0_CONTEXTIDR_PROCID_MASK	0xffffff00U
#define   SMMU500_SMMU_CB0_CONTEXTIDR_ASID_WIDTH	8
#define   SMMU500_SMMU_CB0_CONTEXTIDR_ASID_SHIFT	0
#define   SMMU500_SMMU_CB0_CONTEXTIDR_ASID_MASK	0xffU

#define R_SMMU500_SMMU_CB0_PRRR_MAIR0	0x10038
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS7_WIDTH	1
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS7_SHIFT	31
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS7_MASK	0x80000000U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS6_WIDTH	1
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS6_SHIFT	30
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS6_MASK	0x40000000U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS5_WIDTH	1
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS5_SHIFT	29
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS5_MASK	0x20000000U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS4_WIDTH	1
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS4_SHIFT	28
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS4_MASK	0x10000000U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS3_WIDTH	1
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS3_SHIFT	27
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS3_MASK	0x8000000U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS2_WIDTH	1
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS2_SHIFT	26
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS2_MASK	0x4000000U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS1_WIDTH	1
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS1_SHIFT	25
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS1_MASK	0x2000000U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS0_WIDTH	1
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS0_SHIFT	24
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NOS0_MASK	0x1000000U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NS1_WIDTH	1
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NS1_SHIFT	19
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NS1_MASK	0x80000U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NS0_WIDTH	1
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NS0_SHIFT	18
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_NS0_MASK	0x40000U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_DS1_WIDTH	1
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_DS1_SHIFT	17
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_DS1_MASK	0x20000U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_DS0_WIDTH	1
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_DS0_SHIFT	16
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_DS0_MASK	0x10000U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR7_WIDTH	2
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR7_SHIFT	14
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR7_MASK	0xc000U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR6_WIDTH	2
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR6_SHIFT	12
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR6_MASK	0x3000U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR5_WIDTH	2
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR5_SHIFT	10
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR5_MASK	0xc00U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR4_WIDTH	2
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR4_SHIFT	8
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR4_MASK	0x300U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR3_WIDTH	2
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR3_SHIFT	6
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR3_MASK	0xc0U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR2_WIDTH	2
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR2_SHIFT	4
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR2_MASK	0x30U
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR1_WIDTH	2
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR1_SHIFT	2
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR1_MASK	0xcU
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR0_WIDTH	2
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR0_SHIFT	0
#define   SMMU500_SMMU_CB0_PRRR_MAIR0_TR0_MASK	0x3U

#define R_SMMU500_SMMU_CB0_NMRR_MAIR1	0x1003c
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR7_WIDTH	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR7_SHIFT	30
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR7_MASK	0xc0000000U
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR6_WIDTH	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR6_SHIFT	28
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR6_MASK	0x30000000U
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR5_WIDTH	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR5_SHIFT	26
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR5_MASK	0xc000000U
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR4_WIDTH	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR4_SHIFT	24
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR4_MASK	0x3000000U
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR3_WIDTH	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR3_SHIFT	22
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR3_MASK	0xc00000U
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR2_WIDTH	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR2_SHIFT	20
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR2_MASK	0x300000U
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR1_WIDTH	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR1_SHIFT	18
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR1_MASK	0xc0000U
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR0_WIDTH	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR0_SHIFT	16
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_OR0_MASK	0x30000U
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR7_WIDTH	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR7_SHIFT	14
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR7_MASK	0xc000U
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR6_WIDTH	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR6_SHIFT	12
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR6_MASK	0x3000U
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR5_WIDTH	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR5_SHIFT	10
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR5_MASK	0xc00U
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR4_WIDTH	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR4_SHIFT	8
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR4_MASK	0x300U
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR3_WIDTH	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR3_SHIFT	6
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR3_MASK	0xc0U
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR2_WIDTH	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR2_SHIFT	4
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR2_MASK	0x30U
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR1_WIDTH	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR1_SHIFT	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR1_MASK	0xcU
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR0_WIDTH	2
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR0_SHIFT	0
#define   SMMU500_SMMU_CB0_NMRR_MAIR1_IR0_MASK	0x3U

#define R_SMMU500_SMMU_CB0_FSR	0x10058
#define   SMMU500_SMMU_CB0_FSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_CB0_FSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_CB0_FSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_CB0_FSR_SS_WIDTH	1
#define   SMMU500_SMMU_CB0_FSR_SS_SHIFT	30
#define   SMMU500_SMMU_CB0_FSR_SS_MASK	0x40000000U
#define   SMMU500_SMMU_CB0_FSR_FORMAT_WIDTH	2
#define   SMMU500_SMMU_CB0_FSR_FORMAT_SHIFT	9
#define   SMMU500_SMMU_CB0_FSR_FORMAT_MASK	0x600U
#define   SMMU500_SMMU_CB0_FSR_UUT_WIDTH	1
#define   SMMU500_SMMU_CB0_FSR_UUT_SHIFT	8
#define   SMMU500_SMMU_CB0_FSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_CB0_FSR_ASF_WIDTH	1
#define   SMMU500_SMMU_CB0_FSR_ASF_SHIFT	7
#define   SMMU500_SMMU_CB0_FSR_ASF_MASK	0x80U
#define   SMMU500_SMMU_CB0_FSR_TLBLKF_WIDTH	1
#define   SMMU500_SMMU_CB0_FSR_TLBLKF_SHIFT	6
#define   SMMU500_SMMU_CB0_FSR_TLBLKF_MASK	0x40U
#define   SMMU500_SMMU_CB0_FSR_TLBMCF_WIDTH	1
#define   SMMU500_SMMU_CB0_FSR_TLBMCF_SHIFT	5
#define   SMMU500_SMMU_CB0_FSR_TLBMCF_MASK	0x20U
#define   SMMU500_SMMU_CB0_FSR_EF_WIDTH	1
#define   SMMU500_SMMU_CB0_FSR_EF_SHIFT	4
#define   SMMU500_SMMU_CB0_FSR_EF_MASK	0x10U
#define   SMMU500_SMMU_CB0_FSR_PF_WIDTH	1
#define   SMMU500_SMMU_CB0_FSR_PF_SHIFT	3
#define   SMMU500_SMMU_CB0_FSR_PF_MASK	0x8U
#define   SMMU500_SMMU_CB0_FSR_AFF_WIDTH	1
#define   SMMU500_SMMU_CB0_FSR_AFF_SHIFT	2
#define   SMMU500_SMMU_CB0_FSR_AFF_MASK	0x4U
#define   SMMU500_SMMU_CB0_FSR_TF_WIDTH	1
#define   SMMU500_SMMU_CB0_FSR_TF_SHIFT	1
#define   SMMU500_SMMU_CB0_FSR_TF_MASK	0x2U

#define R_SMMU500_SMMU_CB0_FSRRESTORE	0x1005c
#define   SMMU500_SMMU_CB0_FSRRESTORE_BITS_WIDTH	32
#define   SMMU500_SMMU_CB0_FSRRESTORE_BITS_SHIFT	0
#define   SMMU500_SMMU_CB0_FSRRESTORE_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB0_FAR_LOW	0x10060
#define   SMMU500_SMMU_CB0_FAR_LOW_BITS_WIDTH	32
#define   SMMU500_SMMU_CB0_FAR_LOW_BITS_SHIFT	0
#define   SMMU500_SMMU_CB0_FAR_LOW_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB0_FAR_HIGH	0x10064
#define   SMMU500_SMMU_CB0_FAR_HIGH_BITS_WIDTH	17
#define   SMMU500_SMMU_CB0_FAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB0_FAR_HIGH_BITS_MASK	0x1ffffU

#define R_SMMU500_SMMU_CB0_FSYNR0	0x10068
#define   SMMU500_SMMU_CB0_FSYNR0_S1CBNDX_WIDTH	4
#define   SMMU500_SMMU_CB0_FSYNR0_S1CBNDX_SHIFT	16
#define   SMMU500_SMMU_CB0_FSYNR0_S1CBNDX_MASK	0xf0000U
#define   SMMU500_SMMU_CB0_FSYNR0_AFR_WIDTH	1
#define   SMMU500_SMMU_CB0_FSYNR0_AFR_SHIFT	11
#define   SMMU500_SMMU_CB0_FSYNR0_AFR_MASK	0x800U
#define   SMMU500_SMMU_CB0_FSYNR0_PTWF_WIDTH	1
#define   SMMU500_SMMU_CB0_FSYNR0_PTWF_SHIFT	10
#define   SMMU500_SMMU_CB0_FSYNR0_PTWF_MASK	0x400U
#define   SMMU500_SMMU_CB0_FSYNR0_ATOF_WIDTH	1
#define   SMMU500_SMMU_CB0_FSYNR0_ATOF_SHIFT	9
#define   SMMU500_SMMU_CB0_FSYNR0_ATOF_MASK	0x200U
#define   SMMU500_SMMU_CB0_FSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_CB0_FSYNR0_NSATTR_SHIFT	8
#define   SMMU500_SMMU_CB0_FSYNR0_NSATTR_MASK	0x100U
#define   SMMU500_SMMU_CB0_FSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_CB0_FSYNR0_IND_SHIFT	6
#define   SMMU500_SMMU_CB0_FSYNR0_IND_MASK	0x40U
#define   SMMU500_SMMU_CB0_FSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_CB0_FSYNR0_PNU_SHIFT	5
#define   SMMU500_SMMU_CB0_FSYNR0_PNU_MASK	0x20U
#define   SMMU500_SMMU_CB0_FSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_CB0_FSYNR0_WNR_SHIFT	4
#define   SMMU500_SMMU_CB0_FSYNR0_WNR_MASK	0x10U
#define   SMMU500_SMMU_CB0_FSYNR0_PLVL_WIDTH	2
#define   SMMU500_SMMU_CB0_FSYNR0_PLVL_SHIFT	0
#define   SMMU500_SMMU_CB0_FSYNR0_PLVL_MASK	0x3U

#define R_SMMU500_SMMU_CB0_IPAFAR_LOW	0x10070
#define   SMMU500_SMMU_CB0_IPAFAR_LOW_IPAFAR_L_WIDTH	20
#define   SMMU500_SMMU_CB0_IPAFAR_LOW_IPAFAR_L_SHIFT	12
#define   SMMU500_SMMU_CB0_IPAFAR_LOW_IPAFAR_L_MASK	0xfffff000U
#define   SMMU500_SMMU_CB0_IPAFAR_LOW_FAR_RO_WIDTH	12
#define   SMMU500_SMMU_CB0_IPAFAR_LOW_FAR_RO_SHIFT	0
#define   SMMU500_SMMU_CB0_IPAFAR_LOW_FAR_RO_MASK	0xfffU

#define R_SMMU500_SMMU_CB0_IPAFAR_HIGH	0x10074
#define   SMMU500_SMMU_CB0_IPAFAR_HIGH_BITS_WIDTH	16
#define   SMMU500_SMMU_CB0_IPAFAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB0_IPAFAR_HIGH_BITS_MASK	0xffffU

#define R_SMMU500_SMMU_CB0_TLBIVA_LOW	0x10600
#define   SMMU500_SMMU_CB0_TLBIVA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB0_TLBIVA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB0_TLBIVA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB0_TLBIVA_HIGH	0x10604
#define   SMMU500_SMMU_CB0_TLBIVA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB0_TLBIVA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB0_TLBIVA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB0_TLBIVA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB0_TLBIVA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB0_TLBIVA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB0_TLBIVAA_LOW	0x10608
#define   SMMU500_SMMU_CB0_TLBIVAA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB0_TLBIVAA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB0_TLBIVAA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB0_TLBIVAA_HIGH	0x1060c
#define   SMMU500_SMMU_CB0_TLBIVAA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB0_TLBIVAA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB0_TLBIVAA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB0_TLBIVAA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB0_TLBIVAA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB0_TLBIVAA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB0_TLBIASID	0x10610
#define   SMMU500_SMMU_CB0_TLBIASID_ASID_WIDTH	16
#define   SMMU500_SMMU_CB0_TLBIASID_ASID_SHIFT	0
#define   SMMU500_SMMU_CB0_TLBIASID_ASID_MASK	0xffffU

#define R_SMMU500_SMMU_CB0_TLBIALL	0x10618
#define   SMMU500_SMMU_CB0_TLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_CB0_TLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_CB0_TLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB0_TLBIVAL_LOW	0x10620
#define   SMMU500_SMMU_CB0_TLBIVAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB0_TLBIVAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB0_TLBIVAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB0_TLBIVAL_HIGH	0x10624
#define   SMMU500_SMMU_CB0_TLBIVAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB0_TLBIVAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB0_TLBIVAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB0_TLBIVAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB0_TLBIVAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB0_TLBIVAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB0_TLBIVAAL_LOW	0x10628
#define   SMMU500_SMMU_CB0_TLBIVAAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB0_TLBIVAAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB0_TLBIVAAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB0_TLBIVAAL_HIGH	0x1062c
#define   SMMU500_SMMU_CB0_TLBIVAAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB0_TLBIVAAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB0_TLBIVAAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB0_TLBIVAAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB0_TLBIVAAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB0_TLBIVAAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB0_TLBIIPAS2_LOW	0x10630
#define   SMMU500_SMMU_CB0_TLBIIPAS2_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB0_TLBIIPAS2_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB0_TLBIIPAS2_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB0_TLBIIPAS2_HIGH	0x10634
#define   SMMU500_SMMU_CB0_TLBIIPAS2_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB0_TLBIIPAS2_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB0_TLBIIPAS2_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB0_TLBIIPAS2L_LOW	0x10638
#define   SMMU500_SMMU_CB0_TLBIIPAS2L_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB0_TLBIIPAS2L_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB0_TLBIIPAS2L_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB0_TLBIIPAS2L_HIGH	0x1063c
#define   SMMU500_SMMU_CB0_TLBIIPAS2L_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB0_TLBIIPAS2L_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB0_TLBIIPAS2L_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB0_TLBSYNC	0x107f0
#define   SMMU500_SMMU_CB0_TLBSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_CB0_TLBSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_CB0_TLBSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB0_TLBSTATUS	0x107f4
#define   SMMU500_SMMU_CB0_TLBSTATUS_SACTIVE_WIDTH	1
#define   SMMU500_SMMU_CB0_TLBSTATUS_SACTIVE_SHIFT	0
#define   SMMU500_SMMU_CB0_TLBSTATUS_SACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_CB0_PMEVCNTR0	0x10e00
#define   SMMU500_SMMU_CB0_PMEVCNTR0_BITS_WIDTH	32
#define   SMMU500_SMMU_CB0_PMEVCNTR0_BITS_SHIFT	0
#define   SMMU500_SMMU_CB0_PMEVCNTR0_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB0_PMEVCNTR1	0x10e04
#define   SMMU500_SMMU_CB0_PMEVCNTR1_BITS_WIDTH	32
#define   SMMU500_SMMU_CB0_PMEVCNTR1_BITS_SHIFT	0
#define   SMMU500_SMMU_CB0_PMEVCNTR1_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB0_PMEVCNTR2	0x10e08
#define   SMMU500_SMMU_CB0_PMEVCNTR2_BITS_WIDTH	32
#define   SMMU500_SMMU_CB0_PMEVCNTR2_BITS_SHIFT	0
#define   SMMU500_SMMU_CB0_PMEVCNTR2_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB0_PMEVCNTR3	0x10e0c
#define   SMMU500_SMMU_CB0_PMEVCNTR3_BITS_WIDTH	32
#define   SMMU500_SMMU_CB0_PMEVCNTR3_BITS_SHIFT	0
#define   SMMU500_SMMU_CB0_PMEVCNTR3_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB0_PMEVTYPER0	0x10e80
#define   SMMU500_SMMU_CB0_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_SMMU_CB0_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_SMMU_CB0_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB0_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_SMMU_CB0_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_SMMU_CB0_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB0_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_SMMU_CB0_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_SMMU_CB0_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB0_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_SMMU_CB0_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_SMMU_CB0_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB0_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB0_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB0_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB0_PMEVTYPER1	0x10e84
#define   SMMU500_SMMU_CB0_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_SMMU_CB0_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_SMMU_CB0_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB0_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_SMMU_CB0_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_SMMU_CB0_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB0_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_SMMU_CB0_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_SMMU_CB0_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB0_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_SMMU_CB0_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_SMMU_CB0_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB0_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB0_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB0_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB0_PMEVTYPER2	0x10e88
#define   SMMU500_SMMU_CB0_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_SMMU_CB0_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_SMMU_CB0_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB0_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_SMMU_CB0_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_SMMU_CB0_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB0_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_SMMU_CB0_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_SMMU_CB0_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB0_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_SMMU_CB0_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_SMMU_CB0_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB0_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB0_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB0_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB0_PMEVTYPER3	0x10e8c
#define   SMMU500_SMMU_CB0_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_SMMU_CB0_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_SMMU_CB0_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB0_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_SMMU_CB0_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_SMMU_CB0_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB0_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_SMMU_CB0_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_SMMU_CB0_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB0_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_SMMU_CB0_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_SMMU_CB0_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB0_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB0_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB0_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB0_PMCFGR	0x10f00
#define   SMMU500_SMMU_CB0_PMCFGR_NCG_WIDTH	8
#define   SMMU500_SMMU_CB0_PMCFGR_NCG_SHIFT	24
#define   SMMU500_SMMU_CB0_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_SMMU_CB0_PMCFGR_UEN_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCFGR_UEN_SHIFT	19
#define   SMMU500_SMMU_CB0_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_SMMU_CB0_PMCFGR_EX_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCFGR_EX_SHIFT	16
#define   SMMU500_SMMU_CB0_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_SMMU_CB0_PMCFGR_CCD_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCFGR_CCD_SHIFT	15
#define   SMMU500_SMMU_CB0_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_SMMU_CB0_PMCFGR_CC_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCFGR_CC_SHIFT	14
#define   SMMU500_SMMU_CB0_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_SMMU_CB0_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_SMMU_CB0_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_SMMU_CB0_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_SMMU_CB0_PMCFGR_N_WIDTH	8
#define   SMMU500_SMMU_CB0_PMCFGR_N_SHIFT	0
#define   SMMU500_SMMU_CB0_PMCFGR_N_MASK	0xffU

#define R_SMMU500_SMMU_CB0_PMCR	0x10f04
#define   SMMU500_SMMU_CB0_PMCR_IMP_WIDTH	8
#define   SMMU500_SMMU_CB0_PMCR_IMP_SHIFT	24
#define   SMMU500_SMMU_CB0_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_SMMU_CB0_PMCR_X_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCR_X_SHIFT	4
#define   SMMU500_SMMU_CB0_PMCR_X_MASK	0x10U
#define   SMMU500_SMMU_CB0_PMCR_P_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCR_P_SHIFT	1
#define   SMMU500_SMMU_CB0_PMCR_P_MASK	0x2U
#define   SMMU500_SMMU_CB0_PMCR_E_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCR_E_SHIFT	0
#define   SMMU500_SMMU_CB0_PMCR_E_MASK	0x1U

#define R_SMMU500_SMMU_CB0_PMCEID	0x10f20
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X12_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X12_SHIFT	17
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X12_MASK	0x20000U
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X11_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X11_SHIFT	16
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X11_MASK	0x10000U
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X10_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X10_SHIFT	15
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X10_MASK	0x8000U
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X0A_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X0A_SHIFT	9
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X0A_MASK	0x200U
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X09_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X09_SHIFT	8
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X09_MASK	0x100U
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X08_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X08_SHIFT	7
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X08_MASK	0x80U
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X01_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X01_SHIFT	1
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X01_MASK	0x2U
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X00_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X00_SHIFT	0
#define   SMMU500_SMMU_CB0_PMCEID_EVENT0X00_MASK	0x1U

#define R_SMMU500_SMMU_CB0_PMCNTENSE	0x10f40
#define   SMMU500_SMMU_CB0_PMCNTENSE_P3_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCNTENSE_P3_SHIFT	3
#define   SMMU500_SMMU_CB0_PMCNTENSE_P3_MASK	0x8U
#define   SMMU500_SMMU_CB0_PMCNTENSE_P2_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCNTENSE_P2_SHIFT	2
#define   SMMU500_SMMU_CB0_PMCNTENSE_P2_MASK	0x4U
#define   SMMU500_SMMU_CB0_PMCNTENSE_P1_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCNTENSE_P1_SHIFT	1
#define   SMMU500_SMMU_CB0_PMCNTENSE_P1_MASK	0x2U
#define   SMMU500_SMMU_CB0_PMCNTENSE_P0_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCNTENSE_P0_SHIFT	0
#define   SMMU500_SMMU_CB0_PMCNTENSE_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB0_PMCNTENCLR	0x10f44
#define   SMMU500_SMMU_CB0_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB0_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB0_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB0_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB0_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB0_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB0_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB0_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB0_PMCNTENSET	0x10f48
#define   SMMU500_SMMU_CB0_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB0_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB0_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB0_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB0_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB0_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB0_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB0_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB0_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB0_PMINTENCLR	0x10f4c
#define   SMMU500_SMMU_CB0_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB0_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB0_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB0_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB0_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB0_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB0_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB0_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB0_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB0_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB0_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB0_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB0_PMOVSCLR	0x10f50
#define   SMMU500_SMMU_CB0_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB0_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB0_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB0_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB0_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB0_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB0_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB0_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB0_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB0_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB0_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB0_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB0_PMOVSSET	0x10f58
#define   SMMU500_SMMU_CB0_PMOVSSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB0_PMOVSSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB0_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB0_PMOVSSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB0_PMOVSSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB0_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB0_PMOVSSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB0_PMOVSSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB0_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB0_PMOVSSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB0_PMOVSSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB0_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB0_PMAUTHSTATUS	0x10fb8
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_SMMU_CB0_PMAUTHSTATUS_NSE_MASK	0x1U

#define R_SMMU500_SMMU_CB1_SCTLR	0x11000
#define   SMMU500_SMMU_CB1_SCTLR_NSCFG_WIDTH	2
#define   SMMU500_SMMU_CB1_SCTLR_NSCFG_SHIFT	28
#define   SMMU500_SMMU_CB1_SCTLR_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_CB1_SCTLR_WACFG_WIDTH	2
#define   SMMU500_SMMU_CB1_SCTLR_WACFG_SHIFT	26
#define   SMMU500_SMMU_CB1_SCTLR_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_CB1_SCTLR_RACFG_WIDTH	2
#define   SMMU500_SMMU_CB1_SCTLR_RACFG_SHIFT	24
#define   SMMU500_SMMU_CB1_SCTLR_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_CB1_SCTLR_SHCFG_WIDTH	2
#define   SMMU500_SMMU_CB1_SCTLR_SHCFG_SHIFT	22
#define   SMMU500_SMMU_CB1_SCTLR_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_CB1_SCTLR_FB_WIDTH	1
#define   SMMU500_SMMU_CB1_SCTLR_FB_SHIFT	21
#define   SMMU500_SMMU_CB1_SCTLR_FB_MASK	0x200000U
#define   SMMU500_SMMU_CB1_SCTLR_MTCFG_WIDTH	1
#define   SMMU500_SMMU_CB1_SCTLR_MTCFG_SHIFT	20
#define   SMMU500_SMMU_CB1_SCTLR_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_CB1_SCTLR_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_CB1_SCTLR_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_CB1_SCTLR_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_CB1_SCTLR_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_CB1_SCTLR_TRANSIENTCFG_SHIFT	14
#define   SMMU500_SMMU_CB1_SCTLR_TRANSIENTCFG_MASK	0xc000U
#define   SMMU500_SMMU_CB1_SCTLR_PTW_WIDTH	1
#define   SMMU500_SMMU_CB1_SCTLR_PTW_SHIFT	13
#define   SMMU500_SMMU_CB1_SCTLR_PTW_MASK	0x2000U
#define   SMMU500_SMMU_CB1_SCTLR_ASIDPNE_WIDTH	1
#define   SMMU500_SMMU_CB1_SCTLR_ASIDPNE_SHIFT	12
#define   SMMU500_SMMU_CB1_SCTLR_ASIDPNE_MASK	0x1000U
#define   SMMU500_SMMU_CB1_SCTLR_UWXN_WIDTH	1
#define   SMMU500_SMMU_CB1_SCTLR_UWXN_SHIFT	10
#define   SMMU500_SMMU_CB1_SCTLR_UWXN_MASK	0x400U
#define   SMMU500_SMMU_CB1_SCTLR_WXN_WIDTH	1
#define   SMMU500_SMMU_CB1_SCTLR_WXN_SHIFT	9
#define   SMMU500_SMMU_CB1_SCTLR_WXN_MASK	0x200U
#define   SMMU500_SMMU_CB1_SCTLR_HUPCF_WIDTH	1
#define   SMMU500_SMMU_CB1_SCTLR_HUPCF_SHIFT	8
#define   SMMU500_SMMU_CB1_SCTLR_HUPCF_MASK	0x100U
#define   SMMU500_SMMU_CB1_SCTLR_CFCFG_WIDTH	1
#define   SMMU500_SMMU_CB1_SCTLR_CFCFG_SHIFT	7
#define   SMMU500_SMMU_CB1_SCTLR_CFCFG_MASK	0x80U
#define   SMMU500_SMMU_CB1_SCTLR_CFIE_WIDTH	1
#define   SMMU500_SMMU_CB1_SCTLR_CFIE_SHIFT	6
#define   SMMU500_SMMU_CB1_SCTLR_CFIE_MASK	0x40U
#define   SMMU500_SMMU_CB1_SCTLR_CFRE_WIDTH	1
#define   SMMU500_SMMU_CB1_SCTLR_CFRE_SHIFT	5
#define   SMMU500_SMMU_CB1_SCTLR_CFRE_MASK	0x20U
#define   SMMU500_SMMU_CB1_SCTLR_E_WIDTH	1
#define   SMMU500_SMMU_CB1_SCTLR_E_SHIFT	4
#define   SMMU500_SMMU_CB1_SCTLR_E_MASK	0x10U
#define   SMMU500_SMMU_CB1_SCTLR_AFFD_WIDTH	1
#define   SMMU500_SMMU_CB1_SCTLR_AFFD_SHIFT	3
#define   SMMU500_SMMU_CB1_SCTLR_AFFD_MASK	0x8U
#define   SMMU500_SMMU_CB1_SCTLR_AFE_WIDTH	1
#define   SMMU500_SMMU_CB1_SCTLR_AFE_SHIFT	2
#define   SMMU500_SMMU_CB1_SCTLR_AFE_MASK	0x4U
#define   SMMU500_SMMU_CB1_SCTLR_TRE_WIDTH	1
#define   SMMU500_SMMU_CB1_SCTLR_TRE_SHIFT	1
#define   SMMU500_SMMU_CB1_SCTLR_TRE_MASK	0x2U
#define   SMMU500_SMMU_CB1_SCTLR_M_WIDTH	1
#define   SMMU500_SMMU_CB1_SCTLR_M_SHIFT	0
#define   SMMU500_SMMU_CB1_SCTLR_M_MASK	0x1U

#define R_SMMU500_SMMU_CB1_ACTLR	0x11004
#define   SMMU500_SMMU_CB1_ACTLR_CPRE_WIDTH	1
#define   SMMU500_SMMU_CB1_ACTLR_CPRE_SHIFT	1
#define   SMMU500_SMMU_CB1_ACTLR_CPRE_MASK	0x2U
#define   SMMU500_SMMU_CB1_ACTLR_CMTLB_WIDTH	1
#define   SMMU500_SMMU_CB1_ACTLR_CMTLB_SHIFT	0
#define   SMMU500_SMMU_CB1_ACTLR_CMTLB_MASK	0x1U

#define R_SMMU500_SMMU_CB1_RESUME	0x11008
#define   SMMU500_SMMU_CB1_RESUME_TNR_WIDTH	1
#define   SMMU500_SMMU_CB1_RESUME_TNR_SHIFT	0
#define   SMMU500_SMMU_CB1_RESUME_TNR_MASK	0x1U

#define R_SMMU500_SMMU_CB1_TCR2	0x11010
#define   SMMU500_SMMU_CB1_TCR2_NSCFG1_WIDTH	1
#define   SMMU500_SMMU_CB1_TCR2_NSCFG1_SHIFT	30
#define   SMMU500_SMMU_CB1_TCR2_NSCFG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB1_TCR2_SEP_WIDTH	3
#define   SMMU500_SMMU_CB1_TCR2_SEP_SHIFT	15
#define   SMMU500_SMMU_CB1_TCR2_SEP_MASK	0x38000U
#define   SMMU500_SMMU_CB1_TCR2_NSCFG0_WIDTH	1
#define   SMMU500_SMMU_CB1_TCR2_NSCFG0_SHIFT	14
#define   SMMU500_SMMU_CB1_TCR2_NSCFG0_MASK	0x4000U
#define   SMMU500_SMMU_CB1_TCR2_TBI1_WIDTH	1
#define   SMMU500_SMMU_CB1_TCR2_TBI1_SHIFT	6
#define   SMMU500_SMMU_CB1_TCR2_TBI1_MASK	0x40U
#define   SMMU500_SMMU_CB1_TCR2_TBI0_WIDTH	1
#define   SMMU500_SMMU_CB1_TCR2_TBI0_SHIFT	5
#define   SMMU500_SMMU_CB1_TCR2_TBI0_MASK	0x20U
#define   SMMU500_SMMU_CB1_TCR2_AS_WIDTH	1
#define   SMMU500_SMMU_CB1_TCR2_AS_SHIFT	4
#define   SMMU500_SMMU_CB1_TCR2_AS_MASK	0x10U
#define   SMMU500_SMMU_CB1_TCR2_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB1_TCR2_PASIZE_SHIFT	0
#define   SMMU500_SMMU_CB1_TCR2_PASIZE_MASK	0x7U

#define R_SMMU500_SMMU_CB1_TTBR0_LOW	0x11020
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB1_TTBR0_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB1_TTBR0_HIGH	0x11024
#define   SMMU500_SMMU_CB1_TTBR0_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB1_TTBR0_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB1_TTBR0_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB1_TTBR0_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB1_TTBR0_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB1_TTBR0_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB1_TTBR1_LOW	0x11028
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB1_TTBR1_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB1_TTBR1_HIGH	0x1102c
#define   SMMU500_SMMU_CB1_TTBR1_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB1_TTBR1_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB1_TTBR1_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB1_TTBR1_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB1_TTBR1_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB1_TTBR1_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB1_TCR_LPAE	0x11030
#define   SMMU500_SMMU_CB1_TCR_LPAE_EAE_WIDTH	1
#define   SMMU500_SMMU_CB1_TCR_LPAE_EAE_SHIFT	31
#define   SMMU500_SMMU_CB1_TCR_LPAE_EAE_MASK	0x80000000U
#define   SMMU500_SMMU_CB1_TCR_LPAE_NSCFG1_TG1_WIDTH	1
#define   SMMU500_SMMU_CB1_TCR_LPAE_NSCFG1_TG1_SHIFT	30
#define   SMMU500_SMMU_CB1_TCR_LPAE_NSCFG1_TG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB1_TCR_LPAE_SH1_WIDTH	2
#define   SMMU500_SMMU_CB1_TCR_LPAE_SH1_SHIFT	28
#define   SMMU500_SMMU_CB1_TCR_LPAE_SH1_MASK	0x30000000U
#define   SMMU500_SMMU_CB1_TCR_LPAE_ORGN1_WIDTH	2
#define   SMMU500_SMMU_CB1_TCR_LPAE_ORGN1_SHIFT	26
#define   SMMU500_SMMU_CB1_TCR_LPAE_ORGN1_MASK	0xc000000U
#define   SMMU500_SMMU_CB1_TCR_LPAE_IRGN1_WIDTH	2
#define   SMMU500_SMMU_CB1_TCR_LPAE_IRGN1_SHIFT	24
#define   SMMU500_SMMU_CB1_TCR_LPAE_IRGN1_MASK	0x3000000U
#define   SMMU500_SMMU_CB1_TCR_LPAE_EPD1_WIDTH	1
#define   SMMU500_SMMU_CB1_TCR_LPAE_EPD1_SHIFT	23
#define   SMMU500_SMMU_CB1_TCR_LPAE_EPD1_MASK	0x800000U
#define   SMMU500_SMMU_CB1_TCR_LPAE_A1_WIDTH	1
#define   SMMU500_SMMU_CB1_TCR_LPAE_A1_SHIFT	22
#define   SMMU500_SMMU_CB1_TCR_LPAE_A1_MASK	0x400000U
#define   SMMU500_SMMU_CB1_TCR_LPAE_T1SZ_5_3_WIDTH	3
#define   SMMU500_SMMU_CB1_TCR_LPAE_T1SZ_5_3_SHIFT	19
#define   SMMU500_SMMU_CB1_TCR_LPAE_T1SZ_5_3_MASK	0x380000U
#define   SMMU500_SMMU_CB1_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB1_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT	16
#define   SMMU500_SMMU_CB1_TCR_LPAE_T1SZ_2_0_PASIZE_MASK	0x70000U
#define   SMMU500_SMMU_CB1_TCR_LPAE_NSCFG0_TG0_WIDTH	1
#define   SMMU500_SMMU_CB1_TCR_LPAE_NSCFG0_TG0_SHIFT	14
#define   SMMU500_SMMU_CB1_TCR_LPAE_NSCFG0_TG0_MASK	0x4000U
#define   SMMU500_SMMU_CB1_TCR_LPAE_SH0_WIDTH	2
#define   SMMU500_SMMU_CB1_TCR_LPAE_SH0_SHIFT	12
#define   SMMU500_SMMU_CB1_TCR_LPAE_SH0_MASK	0x3000U
#define   SMMU500_SMMU_CB1_TCR_LPAE_ORGN0_WIDTH	2
#define   SMMU500_SMMU_CB1_TCR_LPAE_ORGN0_SHIFT	10
#define   SMMU500_SMMU_CB1_TCR_LPAE_ORGN0_MASK	0xc00U
#define   SMMU500_SMMU_CB1_TCR_LPAE_IRGN0_WIDTH	2
#define   SMMU500_SMMU_CB1_TCR_LPAE_IRGN0_SHIFT	8
#define   SMMU500_SMMU_CB1_TCR_LPAE_IRGN0_MASK	0x300U
#define   SMMU500_SMMU_CB1_TCR_LPAE_SL0_1_EPD0_WIDTH	1
#define   SMMU500_SMMU_CB1_TCR_LPAE_SL0_1_EPD0_SHIFT	7
#define   SMMU500_SMMU_CB1_TCR_LPAE_SL0_1_EPD0_MASK	0x80U
#define   SMMU500_SMMU_CB1_TCR_LPAE_SL0_0_WIDTH	1
#define   SMMU500_SMMU_CB1_TCR_LPAE_SL0_0_SHIFT	6
#define   SMMU500_SMMU_CB1_TCR_LPAE_SL0_0_MASK	0x40U
#define   SMMU500_SMMU_CB1_TCR_LPAE_PD1_T0SZ_5_WIDTH	1
#define   SMMU500_SMMU_CB1_TCR_LPAE_PD1_T0SZ_5_SHIFT	5
#define   SMMU500_SMMU_CB1_TCR_LPAE_PD1_T0SZ_5_MASK	0x20U
#define   SMMU500_SMMU_CB1_TCR_LPAE_S_PD0_T0SZ_4_WIDTH	1
#define   SMMU500_SMMU_CB1_TCR_LPAE_S_PD0_T0SZ_4_SHIFT	4
#define   SMMU500_SMMU_CB1_TCR_LPAE_S_PD0_T0SZ_4_MASK	0x10U
#define   SMMU500_SMMU_CB1_TCR_LPAE_T0SZ_3_0_WIDTH	4
#define   SMMU500_SMMU_CB1_TCR_LPAE_T0SZ_3_0_SHIFT	0
#define   SMMU500_SMMU_CB1_TCR_LPAE_T0SZ_3_0_MASK	0xfU

#define R_SMMU500_SMMU_CB1_CONTEXTIDR	0x11034
#define   SMMU500_SMMU_CB1_CONTEXTIDR_PROCID_WIDTH	24
#define   SMMU500_SMMU_CB1_CONTEXTIDR_PROCID_SHIFT	8
#define   SMMU500_SMMU_CB1_CONTEXTIDR_PROCID_MASK	0xffffff00U
#define   SMMU500_SMMU_CB1_CONTEXTIDR_ASID_WIDTH	8
#define   SMMU500_SMMU_CB1_CONTEXTIDR_ASID_SHIFT	0
#define   SMMU500_SMMU_CB1_CONTEXTIDR_ASID_MASK	0xffU

#define R_SMMU500_SMMU_CB1_PRRR_MAIR0	0x11038
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS7_WIDTH	1
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS7_SHIFT	31
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS7_MASK	0x80000000U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS6_WIDTH	1
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS6_SHIFT	30
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS6_MASK	0x40000000U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS5_WIDTH	1
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS5_SHIFT	29
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS5_MASK	0x20000000U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS4_WIDTH	1
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS4_SHIFT	28
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS4_MASK	0x10000000U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS3_WIDTH	1
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS3_SHIFT	27
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS3_MASK	0x8000000U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS2_WIDTH	1
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS2_SHIFT	26
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS2_MASK	0x4000000U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS1_WIDTH	1
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS1_SHIFT	25
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS1_MASK	0x2000000U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS0_WIDTH	1
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS0_SHIFT	24
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NOS0_MASK	0x1000000U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NS1_WIDTH	1
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NS1_SHIFT	19
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NS1_MASK	0x80000U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NS0_WIDTH	1
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NS0_SHIFT	18
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_NS0_MASK	0x40000U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_DS1_WIDTH	1
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_DS1_SHIFT	17
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_DS1_MASK	0x20000U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_DS0_WIDTH	1
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_DS0_SHIFT	16
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_DS0_MASK	0x10000U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR7_WIDTH	2
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR7_SHIFT	14
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR7_MASK	0xc000U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR6_WIDTH	2
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR6_SHIFT	12
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR6_MASK	0x3000U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR5_WIDTH	2
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR5_SHIFT	10
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR5_MASK	0xc00U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR4_WIDTH	2
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR4_SHIFT	8
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR4_MASK	0x300U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR3_WIDTH	2
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR3_SHIFT	6
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR3_MASK	0xc0U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR2_WIDTH	2
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR2_SHIFT	4
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR2_MASK	0x30U
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR1_WIDTH	2
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR1_SHIFT	2
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR1_MASK	0xcU
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR0_WIDTH	2
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR0_SHIFT	0
#define   SMMU500_SMMU_CB1_PRRR_MAIR0_TR0_MASK	0x3U

#define R_SMMU500_SMMU_CB1_NMRR_MAIR1	0x1103c
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR7_WIDTH	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR7_SHIFT	30
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR7_MASK	0xc0000000U
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR6_WIDTH	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR6_SHIFT	28
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR6_MASK	0x30000000U
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR5_WIDTH	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR5_SHIFT	26
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR5_MASK	0xc000000U
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR4_WIDTH	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR4_SHIFT	24
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR4_MASK	0x3000000U
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR3_WIDTH	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR3_SHIFT	22
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR3_MASK	0xc00000U
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR2_WIDTH	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR2_SHIFT	20
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR2_MASK	0x300000U
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR1_WIDTH	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR1_SHIFT	18
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR1_MASK	0xc0000U
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR0_WIDTH	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR0_SHIFT	16
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_OR0_MASK	0x30000U
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR7_WIDTH	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR7_SHIFT	14
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR7_MASK	0xc000U
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR6_WIDTH	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR6_SHIFT	12
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR6_MASK	0x3000U
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR5_WIDTH	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR5_SHIFT	10
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR5_MASK	0xc00U
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR4_WIDTH	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR4_SHIFT	8
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR4_MASK	0x300U
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR3_WIDTH	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR3_SHIFT	6
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR3_MASK	0xc0U
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR2_WIDTH	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR2_SHIFT	4
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR2_MASK	0x30U
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR1_WIDTH	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR1_SHIFT	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR1_MASK	0xcU
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR0_WIDTH	2
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR0_SHIFT	0
#define   SMMU500_SMMU_CB1_NMRR_MAIR1_IR0_MASK	0x3U

#define R_SMMU500_SMMU_CB1_FSR	0x11058
#define   SMMU500_SMMU_CB1_FSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_CB1_FSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_CB1_FSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_CB1_FSR_SS_WIDTH	1
#define   SMMU500_SMMU_CB1_FSR_SS_SHIFT	30
#define   SMMU500_SMMU_CB1_FSR_SS_MASK	0x40000000U
#define   SMMU500_SMMU_CB1_FSR_FORMAT_WIDTH	2
#define   SMMU500_SMMU_CB1_FSR_FORMAT_SHIFT	9
#define   SMMU500_SMMU_CB1_FSR_FORMAT_MASK	0x600U
#define   SMMU500_SMMU_CB1_FSR_UUT_WIDTH	1
#define   SMMU500_SMMU_CB1_FSR_UUT_SHIFT	8
#define   SMMU500_SMMU_CB1_FSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_CB1_FSR_ASF_WIDTH	1
#define   SMMU500_SMMU_CB1_FSR_ASF_SHIFT	7
#define   SMMU500_SMMU_CB1_FSR_ASF_MASK	0x80U
#define   SMMU500_SMMU_CB1_FSR_TLBLKF_WIDTH	1
#define   SMMU500_SMMU_CB1_FSR_TLBLKF_SHIFT	6
#define   SMMU500_SMMU_CB1_FSR_TLBLKF_MASK	0x40U
#define   SMMU500_SMMU_CB1_FSR_TLBMCF_WIDTH	1
#define   SMMU500_SMMU_CB1_FSR_TLBMCF_SHIFT	5
#define   SMMU500_SMMU_CB1_FSR_TLBMCF_MASK	0x20U
#define   SMMU500_SMMU_CB1_FSR_EF_WIDTH	1
#define   SMMU500_SMMU_CB1_FSR_EF_SHIFT	4
#define   SMMU500_SMMU_CB1_FSR_EF_MASK	0x10U
#define   SMMU500_SMMU_CB1_FSR_PF_WIDTH	1
#define   SMMU500_SMMU_CB1_FSR_PF_SHIFT	3
#define   SMMU500_SMMU_CB1_FSR_PF_MASK	0x8U
#define   SMMU500_SMMU_CB1_FSR_AFF_WIDTH	1
#define   SMMU500_SMMU_CB1_FSR_AFF_SHIFT	2
#define   SMMU500_SMMU_CB1_FSR_AFF_MASK	0x4U
#define   SMMU500_SMMU_CB1_FSR_TF_WIDTH	1
#define   SMMU500_SMMU_CB1_FSR_TF_SHIFT	1
#define   SMMU500_SMMU_CB1_FSR_TF_MASK	0x2U

#define R_SMMU500_SMMU_CB1_FSRRESTORE	0x1105c
#define   SMMU500_SMMU_CB1_FSRRESTORE_BITS_WIDTH	32
#define   SMMU500_SMMU_CB1_FSRRESTORE_BITS_SHIFT	0
#define   SMMU500_SMMU_CB1_FSRRESTORE_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB1_FAR_LOW	0x11060
#define   SMMU500_SMMU_CB1_FAR_LOW_BITS_WIDTH	32
#define   SMMU500_SMMU_CB1_FAR_LOW_BITS_SHIFT	0
#define   SMMU500_SMMU_CB1_FAR_LOW_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB1_FAR_HIGH	0x11064
#define   SMMU500_SMMU_CB1_FAR_HIGH_BITS_WIDTH	17
#define   SMMU500_SMMU_CB1_FAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB1_FAR_HIGH_BITS_MASK	0x1ffffU

#define R_SMMU500_SMMU_CB1_FSYNR0	0x11068
#define   SMMU500_SMMU_CB1_FSYNR0_S1CBNDX_WIDTH	4
#define   SMMU500_SMMU_CB1_FSYNR0_S1CBNDX_SHIFT	16
#define   SMMU500_SMMU_CB1_FSYNR0_S1CBNDX_MASK	0xf0000U
#define   SMMU500_SMMU_CB1_FSYNR0_AFR_WIDTH	1
#define   SMMU500_SMMU_CB1_FSYNR0_AFR_SHIFT	11
#define   SMMU500_SMMU_CB1_FSYNR0_AFR_MASK	0x800U
#define   SMMU500_SMMU_CB1_FSYNR0_PTWF_WIDTH	1
#define   SMMU500_SMMU_CB1_FSYNR0_PTWF_SHIFT	10
#define   SMMU500_SMMU_CB1_FSYNR0_PTWF_MASK	0x400U
#define   SMMU500_SMMU_CB1_FSYNR0_ATOF_WIDTH	1
#define   SMMU500_SMMU_CB1_FSYNR0_ATOF_SHIFT	9
#define   SMMU500_SMMU_CB1_FSYNR0_ATOF_MASK	0x200U
#define   SMMU500_SMMU_CB1_FSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_CB1_FSYNR0_NSATTR_SHIFT	8
#define   SMMU500_SMMU_CB1_FSYNR0_NSATTR_MASK	0x100U
#define   SMMU500_SMMU_CB1_FSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_CB1_FSYNR0_IND_SHIFT	6
#define   SMMU500_SMMU_CB1_FSYNR0_IND_MASK	0x40U
#define   SMMU500_SMMU_CB1_FSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_CB1_FSYNR0_PNU_SHIFT	5
#define   SMMU500_SMMU_CB1_FSYNR0_PNU_MASK	0x20U
#define   SMMU500_SMMU_CB1_FSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_CB1_FSYNR0_WNR_SHIFT	4
#define   SMMU500_SMMU_CB1_FSYNR0_WNR_MASK	0x10U
#define   SMMU500_SMMU_CB1_FSYNR0_PLVL_WIDTH	2
#define   SMMU500_SMMU_CB1_FSYNR0_PLVL_SHIFT	0
#define   SMMU500_SMMU_CB1_FSYNR0_PLVL_MASK	0x3U

#define R_SMMU500_SMMU_CB1_IPAFAR_LOW	0x11070
#define   SMMU500_SMMU_CB1_IPAFAR_LOW_IPAFAR_L_WIDTH	20
#define   SMMU500_SMMU_CB1_IPAFAR_LOW_IPAFAR_L_SHIFT	12
#define   SMMU500_SMMU_CB1_IPAFAR_LOW_IPAFAR_L_MASK	0xfffff000U
#define   SMMU500_SMMU_CB1_IPAFAR_LOW_FAR_RO_WIDTH	12
#define   SMMU500_SMMU_CB1_IPAFAR_LOW_FAR_RO_SHIFT	0
#define   SMMU500_SMMU_CB1_IPAFAR_LOW_FAR_RO_MASK	0xfffU

#define R_SMMU500_SMMU_CB1_IPAFAR_HIGH	0x11074
#define   SMMU500_SMMU_CB1_IPAFAR_HIGH_BITS_WIDTH	16
#define   SMMU500_SMMU_CB1_IPAFAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB1_IPAFAR_HIGH_BITS_MASK	0xffffU

#define R_SMMU500_SMMU_CB1_TLBIVA_LOW	0x11600
#define   SMMU500_SMMU_CB1_TLBIVA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB1_TLBIVA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB1_TLBIVA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB1_TLBIVA_HIGH	0x11604
#define   SMMU500_SMMU_CB1_TLBIVA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB1_TLBIVA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB1_TLBIVA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB1_TLBIVA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB1_TLBIVA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB1_TLBIVA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB1_TLBIVAA_LOW	0x11608
#define   SMMU500_SMMU_CB1_TLBIVAA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB1_TLBIVAA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB1_TLBIVAA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB1_TLBIVAA_HIGH	0x1160c
#define   SMMU500_SMMU_CB1_TLBIVAA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB1_TLBIVAA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB1_TLBIVAA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB1_TLBIVAA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB1_TLBIVAA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB1_TLBIVAA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB1_TLBIASID	0x11610
#define   SMMU500_SMMU_CB1_TLBIASID_ASID_WIDTH	16
#define   SMMU500_SMMU_CB1_TLBIASID_ASID_SHIFT	0
#define   SMMU500_SMMU_CB1_TLBIASID_ASID_MASK	0xffffU

#define R_SMMU500_SMMU_CB1_TLBIALL	0x11618
#define   SMMU500_SMMU_CB1_TLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_CB1_TLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_CB1_TLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB1_TLBIVAL_LOW	0x11620
#define   SMMU500_SMMU_CB1_TLBIVAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB1_TLBIVAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB1_TLBIVAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB1_TLBIVAL_HIGH	0x11624
#define   SMMU500_SMMU_CB1_TLBIVAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB1_TLBIVAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB1_TLBIVAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB1_TLBIVAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB1_TLBIVAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB1_TLBIVAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB1_TLBIVAAL_LOW	0x11628
#define   SMMU500_SMMU_CB1_TLBIVAAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB1_TLBIVAAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB1_TLBIVAAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB1_TLBIVAAL_HIGH	0x1162c
#define   SMMU500_SMMU_CB1_TLBIVAAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB1_TLBIVAAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB1_TLBIVAAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB1_TLBIVAAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB1_TLBIVAAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB1_TLBIVAAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB1_TLBIIPAS2_LOW	0x11630
#define   SMMU500_SMMU_CB1_TLBIIPAS2_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB1_TLBIIPAS2_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB1_TLBIIPAS2_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB1_TLBIIPAS2_HIGH	0x11634
#define   SMMU500_SMMU_CB1_TLBIIPAS2_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB1_TLBIIPAS2_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB1_TLBIIPAS2_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB1_TLBIIPAS2L_LOW	0x11638
#define   SMMU500_SMMU_CB1_TLBIIPAS2L_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB1_TLBIIPAS2L_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB1_TLBIIPAS2L_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB1_TLBIIPAS2L_HIGH	0x1163c
#define   SMMU500_SMMU_CB1_TLBIIPAS2L_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB1_TLBIIPAS2L_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB1_TLBIIPAS2L_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB1_TLBSYNC	0x117f0
#define   SMMU500_SMMU_CB1_TLBSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_CB1_TLBSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_CB1_TLBSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB1_TLBSTATUS	0x117f4
#define   SMMU500_SMMU_CB1_TLBSTATUS_SACTIVE_WIDTH	1
#define   SMMU500_SMMU_CB1_TLBSTATUS_SACTIVE_SHIFT	0
#define   SMMU500_SMMU_CB1_TLBSTATUS_SACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_CB1_PMEVCNTR0	0x11e00
#define   SMMU500_SMMU_CB1_PMEVCNTR0_BITS_WIDTH	32
#define   SMMU500_SMMU_CB1_PMEVCNTR0_BITS_SHIFT	0
#define   SMMU500_SMMU_CB1_PMEVCNTR0_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB1_PMEVCNTR1	0x11e04
#define   SMMU500_SMMU_CB1_PMEVCNTR1_BITS_WIDTH	32
#define   SMMU500_SMMU_CB1_PMEVCNTR1_BITS_SHIFT	0
#define   SMMU500_SMMU_CB1_PMEVCNTR1_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB1_PMEVCNTR2	0x11e08
#define   SMMU500_SMMU_CB1_PMEVCNTR2_BITS_WIDTH	32
#define   SMMU500_SMMU_CB1_PMEVCNTR2_BITS_SHIFT	0
#define   SMMU500_SMMU_CB1_PMEVCNTR2_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB1_PMEVCNTR3	0x11e0c
#define   SMMU500_SMMU_CB1_PMEVCNTR3_BITS_WIDTH	32
#define   SMMU500_SMMU_CB1_PMEVCNTR3_BITS_SHIFT	0
#define   SMMU500_SMMU_CB1_PMEVCNTR3_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB1_PMEVTYPER0	0x11e80
#define   SMMU500_SMMU_CB1_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_SMMU_CB1_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_SMMU_CB1_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB1_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_SMMU_CB1_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_SMMU_CB1_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB1_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_SMMU_CB1_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_SMMU_CB1_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB1_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_SMMU_CB1_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_SMMU_CB1_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB1_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB1_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB1_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB1_PMEVTYPER1	0x11e84
#define   SMMU500_SMMU_CB1_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_SMMU_CB1_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_SMMU_CB1_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB1_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_SMMU_CB1_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_SMMU_CB1_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB1_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_SMMU_CB1_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_SMMU_CB1_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB1_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_SMMU_CB1_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_SMMU_CB1_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB1_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB1_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB1_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB1_PMEVTYPER2	0x11e88
#define   SMMU500_SMMU_CB1_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_SMMU_CB1_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_SMMU_CB1_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB1_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_SMMU_CB1_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_SMMU_CB1_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB1_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_SMMU_CB1_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_SMMU_CB1_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB1_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_SMMU_CB1_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_SMMU_CB1_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB1_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB1_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB1_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB1_PMEVTYPER3	0x11e8c
#define   SMMU500_SMMU_CB1_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_SMMU_CB1_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_SMMU_CB1_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB1_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_SMMU_CB1_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_SMMU_CB1_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB1_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_SMMU_CB1_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_SMMU_CB1_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB1_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_SMMU_CB1_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_SMMU_CB1_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB1_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB1_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB1_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB1_PMCFGR	0x11f00
#define   SMMU500_SMMU_CB1_PMCFGR_NCG_WIDTH	8
#define   SMMU500_SMMU_CB1_PMCFGR_NCG_SHIFT	24
#define   SMMU500_SMMU_CB1_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_SMMU_CB1_PMCFGR_UEN_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCFGR_UEN_SHIFT	19
#define   SMMU500_SMMU_CB1_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_SMMU_CB1_PMCFGR_EX_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCFGR_EX_SHIFT	16
#define   SMMU500_SMMU_CB1_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_SMMU_CB1_PMCFGR_CCD_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCFGR_CCD_SHIFT	15
#define   SMMU500_SMMU_CB1_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_SMMU_CB1_PMCFGR_CC_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCFGR_CC_SHIFT	14
#define   SMMU500_SMMU_CB1_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_SMMU_CB1_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_SMMU_CB1_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_SMMU_CB1_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_SMMU_CB1_PMCFGR_N_WIDTH	8
#define   SMMU500_SMMU_CB1_PMCFGR_N_SHIFT	0
#define   SMMU500_SMMU_CB1_PMCFGR_N_MASK	0xffU

#define R_SMMU500_SMMU_CB1_PMCR	0x11f04
#define   SMMU500_SMMU_CB1_PMCR_IMP_WIDTH	8
#define   SMMU500_SMMU_CB1_PMCR_IMP_SHIFT	24
#define   SMMU500_SMMU_CB1_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_SMMU_CB1_PMCR_X_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCR_X_SHIFT	4
#define   SMMU500_SMMU_CB1_PMCR_X_MASK	0x10U
#define   SMMU500_SMMU_CB1_PMCR_P_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCR_P_SHIFT	1
#define   SMMU500_SMMU_CB1_PMCR_P_MASK	0x2U
#define   SMMU500_SMMU_CB1_PMCR_E_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCR_E_SHIFT	0
#define   SMMU500_SMMU_CB1_PMCR_E_MASK	0x1U

#define R_SMMU500_SMMU_CB1_PMCEID	0x11f20
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X12_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X12_SHIFT	17
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X12_MASK	0x20000U
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X11_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X11_SHIFT	16
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X11_MASK	0x10000U
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X10_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X10_SHIFT	15
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X10_MASK	0x8000U
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X0A_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X0A_SHIFT	9
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X0A_MASK	0x200U
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X09_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X09_SHIFT	8
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X09_MASK	0x100U
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X08_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X08_SHIFT	7
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X08_MASK	0x80U
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X01_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X01_SHIFT	1
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X01_MASK	0x2U
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X00_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X00_SHIFT	0
#define   SMMU500_SMMU_CB1_PMCEID_EVENT0X00_MASK	0x1U

#define R_SMMU500_SMMU_CB1_PMCNTENSE	0x11f40
#define   SMMU500_SMMU_CB1_PMCNTENSE_P3_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCNTENSE_P3_SHIFT	3
#define   SMMU500_SMMU_CB1_PMCNTENSE_P3_MASK	0x8U
#define   SMMU500_SMMU_CB1_PMCNTENSE_P2_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCNTENSE_P2_SHIFT	2
#define   SMMU500_SMMU_CB1_PMCNTENSE_P2_MASK	0x4U
#define   SMMU500_SMMU_CB1_PMCNTENSE_P1_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCNTENSE_P1_SHIFT	1
#define   SMMU500_SMMU_CB1_PMCNTENSE_P1_MASK	0x2U
#define   SMMU500_SMMU_CB1_PMCNTENSE_P0_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCNTENSE_P0_SHIFT	0
#define   SMMU500_SMMU_CB1_PMCNTENSE_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB1_PMCNTENCLR	0x11f44
#define   SMMU500_SMMU_CB1_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB1_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB1_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB1_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB1_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB1_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB1_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB1_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB1_PMCNTENSET	0x11f48
#define   SMMU500_SMMU_CB1_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB1_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB1_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB1_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB1_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB1_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB1_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB1_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB1_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB1_PMINTENCLR	0x11f4c
#define   SMMU500_SMMU_CB1_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB1_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB1_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB1_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB1_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB1_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB1_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB1_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB1_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB1_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB1_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB1_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB1_PMOVSCLR	0x11f50
#define   SMMU500_SMMU_CB1_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB1_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB1_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB1_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB1_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB1_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB1_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB1_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB1_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB1_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB1_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB1_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB1_PMOVSSET	0x11f58
#define   SMMU500_SMMU_CB1_PMOVSSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB1_PMOVSSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB1_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB1_PMOVSSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB1_PMOVSSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB1_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB1_PMOVSSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB1_PMOVSSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB1_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB1_PMOVSSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB1_PMOVSSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB1_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB1_PMAUTHSTATUS	0x11fb8
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_SMMU_CB1_PMAUTHSTATUS_NSE_MASK	0x1U

#define R_SMMU500_SMMU_CB2_SCTLR	0x12000
#define   SMMU500_SMMU_CB2_SCTLR_NSCFG_WIDTH	2
#define   SMMU500_SMMU_CB2_SCTLR_NSCFG_SHIFT	28
#define   SMMU500_SMMU_CB2_SCTLR_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_CB2_SCTLR_WACFG_WIDTH	2
#define   SMMU500_SMMU_CB2_SCTLR_WACFG_SHIFT	26
#define   SMMU500_SMMU_CB2_SCTLR_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_CB2_SCTLR_RACFG_WIDTH	2
#define   SMMU500_SMMU_CB2_SCTLR_RACFG_SHIFT	24
#define   SMMU500_SMMU_CB2_SCTLR_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_CB2_SCTLR_SHCFG_WIDTH	2
#define   SMMU500_SMMU_CB2_SCTLR_SHCFG_SHIFT	22
#define   SMMU500_SMMU_CB2_SCTLR_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_CB2_SCTLR_FB_WIDTH	1
#define   SMMU500_SMMU_CB2_SCTLR_FB_SHIFT	21
#define   SMMU500_SMMU_CB2_SCTLR_FB_MASK	0x200000U
#define   SMMU500_SMMU_CB2_SCTLR_MTCFG_WIDTH	1
#define   SMMU500_SMMU_CB2_SCTLR_MTCFG_SHIFT	20
#define   SMMU500_SMMU_CB2_SCTLR_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_CB2_SCTLR_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_CB2_SCTLR_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_CB2_SCTLR_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_CB2_SCTLR_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_CB2_SCTLR_TRANSIENTCFG_SHIFT	14
#define   SMMU500_SMMU_CB2_SCTLR_TRANSIENTCFG_MASK	0xc000U
#define   SMMU500_SMMU_CB2_SCTLR_PTW_WIDTH	1
#define   SMMU500_SMMU_CB2_SCTLR_PTW_SHIFT	13
#define   SMMU500_SMMU_CB2_SCTLR_PTW_MASK	0x2000U
#define   SMMU500_SMMU_CB2_SCTLR_ASIDPNE_WIDTH	1
#define   SMMU500_SMMU_CB2_SCTLR_ASIDPNE_SHIFT	12
#define   SMMU500_SMMU_CB2_SCTLR_ASIDPNE_MASK	0x1000U
#define   SMMU500_SMMU_CB2_SCTLR_UWXN_WIDTH	1
#define   SMMU500_SMMU_CB2_SCTLR_UWXN_SHIFT	10
#define   SMMU500_SMMU_CB2_SCTLR_UWXN_MASK	0x400U
#define   SMMU500_SMMU_CB2_SCTLR_WXN_WIDTH	1
#define   SMMU500_SMMU_CB2_SCTLR_WXN_SHIFT	9
#define   SMMU500_SMMU_CB2_SCTLR_WXN_MASK	0x200U
#define   SMMU500_SMMU_CB2_SCTLR_HUPCF_WIDTH	1
#define   SMMU500_SMMU_CB2_SCTLR_HUPCF_SHIFT	8
#define   SMMU500_SMMU_CB2_SCTLR_HUPCF_MASK	0x100U
#define   SMMU500_SMMU_CB2_SCTLR_CFCFG_WIDTH	1
#define   SMMU500_SMMU_CB2_SCTLR_CFCFG_SHIFT	7
#define   SMMU500_SMMU_CB2_SCTLR_CFCFG_MASK	0x80U
#define   SMMU500_SMMU_CB2_SCTLR_CFIE_WIDTH	1
#define   SMMU500_SMMU_CB2_SCTLR_CFIE_SHIFT	6
#define   SMMU500_SMMU_CB2_SCTLR_CFIE_MASK	0x40U
#define   SMMU500_SMMU_CB2_SCTLR_CFRE_WIDTH	1
#define   SMMU500_SMMU_CB2_SCTLR_CFRE_SHIFT	5
#define   SMMU500_SMMU_CB2_SCTLR_CFRE_MASK	0x20U
#define   SMMU500_SMMU_CB2_SCTLR_E_WIDTH	1
#define   SMMU500_SMMU_CB2_SCTLR_E_SHIFT	4
#define   SMMU500_SMMU_CB2_SCTLR_E_MASK	0x10U
#define   SMMU500_SMMU_CB2_SCTLR_AFFD_WIDTH	1
#define   SMMU500_SMMU_CB2_SCTLR_AFFD_SHIFT	3
#define   SMMU500_SMMU_CB2_SCTLR_AFFD_MASK	0x8U
#define   SMMU500_SMMU_CB2_SCTLR_AFE_WIDTH	1
#define   SMMU500_SMMU_CB2_SCTLR_AFE_SHIFT	2
#define   SMMU500_SMMU_CB2_SCTLR_AFE_MASK	0x4U
#define   SMMU500_SMMU_CB2_SCTLR_TRE_WIDTH	1
#define   SMMU500_SMMU_CB2_SCTLR_TRE_SHIFT	1
#define   SMMU500_SMMU_CB2_SCTLR_TRE_MASK	0x2U
#define   SMMU500_SMMU_CB2_SCTLR_M_WIDTH	1
#define   SMMU500_SMMU_CB2_SCTLR_M_SHIFT	0
#define   SMMU500_SMMU_CB2_SCTLR_M_MASK	0x1U

#define R_SMMU500_SMMU_CB2_ACTLR	0x12004
#define   SMMU500_SMMU_CB2_ACTLR_CPRE_WIDTH	1
#define   SMMU500_SMMU_CB2_ACTLR_CPRE_SHIFT	1
#define   SMMU500_SMMU_CB2_ACTLR_CPRE_MASK	0x2U
#define   SMMU500_SMMU_CB2_ACTLR_CMTLB_WIDTH	1
#define   SMMU500_SMMU_CB2_ACTLR_CMTLB_SHIFT	0
#define   SMMU500_SMMU_CB2_ACTLR_CMTLB_MASK	0x1U

#define R_SMMU500_SMMU_CB2_RESUME	0x12008
#define   SMMU500_SMMU_CB2_RESUME_TNR_WIDTH	1
#define   SMMU500_SMMU_CB2_RESUME_TNR_SHIFT	0
#define   SMMU500_SMMU_CB2_RESUME_TNR_MASK	0x1U

#define R_SMMU500_SMMU_CB2_TCR2	0x12010
#define   SMMU500_SMMU_CB2_TCR2_NSCFG1_WIDTH	1
#define   SMMU500_SMMU_CB2_TCR2_NSCFG1_SHIFT	30
#define   SMMU500_SMMU_CB2_TCR2_NSCFG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB2_TCR2_SEP_WIDTH	3
#define   SMMU500_SMMU_CB2_TCR2_SEP_SHIFT	15
#define   SMMU500_SMMU_CB2_TCR2_SEP_MASK	0x38000U
#define   SMMU500_SMMU_CB2_TCR2_NSCFG0_WIDTH	1
#define   SMMU500_SMMU_CB2_TCR2_NSCFG0_SHIFT	14
#define   SMMU500_SMMU_CB2_TCR2_NSCFG0_MASK	0x4000U
#define   SMMU500_SMMU_CB2_TCR2_TBI1_WIDTH	1
#define   SMMU500_SMMU_CB2_TCR2_TBI1_SHIFT	6
#define   SMMU500_SMMU_CB2_TCR2_TBI1_MASK	0x40U
#define   SMMU500_SMMU_CB2_TCR2_TBI0_WIDTH	1
#define   SMMU500_SMMU_CB2_TCR2_TBI0_SHIFT	5
#define   SMMU500_SMMU_CB2_TCR2_TBI0_MASK	0x20U
#define   SMMU500_SMMU_CB2_TCR2_AS_WIDTH	1
#define   SMMU500_SMMU_CB2_TCR2_AS_SHIFT	4
#define   SMMU500_SMMU_CB2_TCR2_AS_MASK	0x10U
#define   SMMU500_SMMU_CB2_TCR2_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB2_TCR2_PASIZE_SHIFT	0
#define   SMMU500_SMMU_CB2_TCR2_PASIZE_MASK	0x7U

#define R_SMMU500_SMMU_CB2_TTBR0_LOW	0x12020
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB2_TTBR0_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB2_TTBR0_HIGH	0x12024
#define   SMMU500_SMMU_CB2_TTBR0_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB2_TTBR0_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB2_TTBR0_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB2_TTBR0_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB2_TTBR0_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB2_TTBR0_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB2_TTBR1_LOW	0x12028
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB2_TTBR1_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB2_TTBR1_HIGH	0x1202c
#define   SMMU500_SMMU_CB2_TTBR1_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB2_TTBR1_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB2_TTBR1_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB2_TTBR1_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB2_TTBR1_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB2_TTBR1_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB2_TCR_LPAE	0x12030
#define   SMMU500_SMMU_CB2_TCR_LPAE_EAE_WIDTH	1
#define   SMMU500_SMMU_CB2_TCR_LPAE_EAE_SHIFT	31
#define   SMMU500_SMMU_CB2_TCR_LPAE_EAE_MASK	0x80000000U
#define   SMMU500_SMMU_CB2_TCR_LPAE_NSCFG1_TG1_WIDTH	1
#define   SMMU500_SMMU_CB2_TCR_LPAE_NSCFG1_TG1_SHIFT	30
#define   SMMU500_SMMU_CB2_TCR_LPAE_NSCFG1_TG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB2_TCR_LPAE_SH1_WIDTH	2
#define   SMMU500_SMMU_CB2_TCR_LPAE_SH1_SHIFT	28
#define   SMMU500_SMMU_CB2_TCR_LPAE_SH1_MASK	0x30000000U
#define   SMMU500_SMMU_CB2_TCR_LPAE_ORGN1_WIDTH	2
#define   SMMU500_SMMU_CB2_TCR_LPAE_ORGN1_SHIFT	26
#define   SMMU500_SMMU_CB2_TCR_LPAE_ORGN1_MASK	0xc000000U
#define   SMMU500_SMMU_CB2_TCR_LPAE_IRGN1_WIDTH	2
#define   SMMU500_SMMU_CB2_TCR_LPAE_IRGN1_SHIFT	24
#define   SMMU500_SMMU_CB2_TCR_LPAE_IRGN1_MASK	0x3000000U
#define   SMMU500_SMMU_CB2_TCR_LPAE_EPD1_WIDTH	1
#define   SMMU500_SMMU_CB2_TCR_LPAE_EPD1_SHIFT	23
#define   SMMU500_SMMU_CB2_TCR_LPAE_EPD1_MASK	0x800000U
#define   SMMU500_SMMU_CB2_TCR_LPAE_A1_WIDTH	1
#define   SMMU500_SMMU_CB2_TCR_LPAE_A1_SHIFT	22
#define   SMMU500_SMMU_CB2_TCR_LPAE_A1_MASK	0x400000U
#define   SMMU500_SMMU_CB2_TCR_LPAE_T1SZ_5_3_WIDTH	3
#define   SMMU500_SMMU_CB2_TCR_LPAE_T1SZ_5_3_SHIFT	19
#define   SMMU500_SMMU_CB2_TCR_LPAE_T1SZ_5_3_MASK	0x380000U
#define   SMMU500_SMMU_CB2_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB2_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT	16
#define   SMMU500_SMMU_CB2_TCR_LPAE_T1SZ_2_0_PASIZE_MASK	0x70000U
#define   SMMU500_SMMU_CB2_TCR_LPAE_NSCFG0_TG0_WIDTH	1
#define   SMMU500_SMMU_CB2_TCR_LPAE_NSCFG0_TG0_SHIFT	14
#define   SMMU500_SMMU_CB2_TCR_LPAE_NSCFG0_TG0_MASK	0x4000U
#define   SMMU500_SMMU_CB2_TCR_LPAE_SH0_WIDTH	2
#define   SMMU500_SMMU_CB2_TCR_LPAE_SH0_SHIFT	12
#define   SMMU500_SMMU_CB2_TCR_LPAE_SH0_MASK	0x3000U
#define   SMMU500_SMMU_CB2_TCR_LPAE_ORGN0_WIDTH	2
#define   SMMU500_SMMU_CB2_TCR_LPAE_ORGN0_SHIFT	10
#define   SMMU500_SMMU_CB2_TCR_LPAE_ORGN0_MASK	0xc00U
#define   SMMU500_SMMU_CB2_TCR_LPAE_IRGN0_WIDTH	2
#define   SMMU500_SMMU_CB2_TCR_LPAE_IRGN0_SHIFT	8
#define   SMMU500_SMMU_CB2_TCR_LPAE_IRGN0_MASK	0x300U
#define   SMMU500_SMMU_CB2_TCR_LPAE_SL0_1_EPD0_WIDTH	1
#define   SMMU500_SMMU_CB2_TCR_LPAE_SL0_1_EPD0_SHIFT	7
#define   SMMU500_SMMU_CB2_TCR_LPAE_SL0_1_EPD0_MASK	0x80U
#define   SMMU500_SMMU_CB2_TCR_LPAE_SL0_0_WIDTH	1
#define   SMMU500_SMMU_CB2_TCR_LPAE_SL0_0_SHIFT	6
#define   SMMU500_SMMU_CB2_TCR_LPAE_SL0_0_MASK	0x40U
#define   SMMU500_SMMU_CB2_TCR_LPAE_PD1_T0SZ_5_WIDTH	1
#define   SMMU500_SMMU_CB2_TCR_LPAE_PD1_T0SZ_5_SHIFT	5
#define   SMMU500_SMMU_CB2_TCR_LPAE_PD1_T0SZ_5_MASK	0x20U
#define   SMMU500_SMMU_CB2_TCR_LPAE_S_PD0_T0SZ_4_WIDTH	1
#define   SMMU500_SMMU_CB2_TCR_LPAE_S_PD0_T0SZ_4_SHIFT	4
#define   SMMU500_SMMU_CB2_TCR_LPAE_S_PD0_T0SZ_4_MASK	0x10U
#define   SMMU500_SMMU_CB2_TCR_LPAE_T0SZ_3_0_WIDTH	4
#define   SMMU500_SMMU_CB2_TCR_LPAE_T0SZ_3_0_SHIFT	0
#define   SMMU500_SMMU_CB2_TCR_LPAE_T0SZ_3_0_MASK	0xfU

#define R_SMMU500_SMMU_CB2_CONTEXTIDR	0x12034
#define   SMMU500_SMMU_CB2_CONTEXTIDR_PROCID_WIDTH	24
#define   SMMU500_SMMU_CB2_CONTEXTIDR_PROCID_SHIFT	8
#define   SMMU500_SMMU_CB2_CONTEXTIDR_PROCID_MASK	0xffffff00U
#define   SMMU500_SMMU_CB2_CONTEXTIDR_ASID_WIDTH	8
#define   SMMU500_SMMU_CB2_CONTEXTIDR_ASID_SHIFT	0
#define   SMMU500_SMMU_CB2_CONTEXTIDR_ASID_MASK	0xffU

#define R_SMMU500_SMMU_CB2_PRRR_MAIR0	0x12038
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS7_WIDTH	1
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS7_SHIFT	31
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS7_MASK	0x80000000U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS6_WIDTH	1
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS6_SHIFT	30
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS6_MASK	0x40000000U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS5_WIDTH	1
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS5_SHIFT	29
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS5_MASK	0x20000000U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS4_WIDTH	1
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS4_SHIFT	28
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS4_MASK	0x10000000U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS3_WIDTH	1
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS3_SHIFT	27
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS3_MASK	0x8000000U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS2_WIDTH	1
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS2_SHIFT	26
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS2_MASK	0x4000000U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS1_WIDTH	1
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS1_SHIFT	25
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS1_MASK	0x2000000U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS0_WIDTH	1
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS0_SHIFT	24
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NOS0_MASK	0x1000000U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NS1_WIDTH	1
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NS1_SHIFT	19
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NS1_MASK	0x80000U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NS0_WIDTH	1
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NS0_SHIFT	18
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_NS0_MASK	0x40000U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_DS1_WIDTH	1
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_DS1_SHIFT	17
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_DS1_MASK	0x20000U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_DS0_WIDTH	1
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_DS0_SHIFT	16
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_DS0_MASK	0x10000U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR7_WIDTH	2
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR7_SHIFT	14
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR7_MASK	0xc000U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR6_WIDTH	2
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR6_SHIFT	12
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR6_MASK	0x3000U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR5_WIDTH	2
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR5_SHIFT	10
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR5_MASK	0xc00U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR4_WIDTH	2
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR4_SHIFT	8
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR4_MASK	0x300U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR3_WIDTH	2
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR3_SHIFT	6
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR3_MASK	0xc0U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR2_WIDTH	2
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR2_SHIFT	4
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR2_MASK	0x30U
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR1_WIDTH	2
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR1_SHIFT	2
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR1_MASK	0xcU
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR0_WIDTH	2
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR0_SHIFT	0
#define   SMMU500_SMMU_CB2_PRRR_MAIR0_TR0_MASK	0x3U

#define R_SMMU500_SMMU_CB2_NMRR_MAIR1	0x1203c
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR7_WIDTH	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR7_SHIFT	30
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR7_MASK	0xc0000000U
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR6_WIDTH	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR6_SHIFT	28
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR6_MASK	0x30000000U
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR5_WIDTH	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR5_SHIFT	26
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR5_MASK	0xc000000U
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR4_WIDTH	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR4_SHIFT	24
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR4_MASK	0x3000000U
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR3_WIDTH	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR3_SHIFT	22
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR3_MASK	0xc00000U
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR2_WIDTH	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR2_SHIFT	20
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR2_MASK	0x300000U
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR1_WIDTH	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR1_SHIFT	18
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR1_MASK	0xc0000U
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR0_WIDTH	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR0_SHIFT	16
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_OR0_MASK	0x30000U
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR7_WIDTH	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR7_SHIFT	14
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR7_MASK	0xc000U
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR6_WIDTH	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR6_SHIFT	12
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR6_MASK	0x3000U
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR5_WIDTH	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR5_SHIFT	10
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR5_MASK	0xc00U
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR4_WIDTH	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR4_SHIFT	8
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR4_MASK	0x300U
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR3_WIDTH	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR3_SHIFT	6
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR3_MASK	0xc0U
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR2_WIDTH	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR2_SHIFT	4
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR2_MASK	0x30U
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR1_WIDTH	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR1_SHIFT	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR1_MASK	0xcU
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR0_WIDTH	2
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR0_SHIFT	0
#define   SMMU500_SMMU_CB2_NMRR_MAIR1_IR0_MASK	0x3U

#define R_SMMU500_SMMU_CB2_FSR	0x12058
#define   SMMU500_SMMU_CB2_FSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_CB2_FSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_CB2_FSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_CB2_FSR_SS_WIDTH	1
#define   SMMU500_SMMU_CB2_FSR_SS_SHIFT	30
#define   SMMU500_SMMU_CB2_FSR_SS_MASK	0x40000000U
#define   SMMU500_SMMU_CB2_FSR_FORMAT_WIDTH	2
#define   SMMU500_SMMU_CB2_FSR_FORMAT_SHIFT	9
#define   SMMU500_SMMU_CB2_FSR_FORMAT_MASK	0x600U
#define   SMMU500_SMMU_CB2_FSR_UUT_WIDTH	1
#define   SMMU500_SMMU_CB2_FSR_UUT_SHIFT	8
#define   SMMU500_SMMU_CB2_FSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_CB2_FSR_ASF_WIDTH	1
#define   SMMU500_SMMU_CB2_FSR_ASF_SHIFT	7
#define   SMMU500_SMMU_CB2_FSR_ASF_MASK	0x80U
#define   SMMU500_SMMU_CB2_FSR_TLBLKF_WIDTH	1
#define   SMMU500_SMMU_CB2_FSR_TLBLKF_SHIFT	6
#define   SMMU500_SMMU_CB2_FSR_TLBLKF_MASK	0x40U
#define   SMMU500_SMMU_CB2_FSR_TLBMCF_WIDTH	1
#define   SMMU500_SMMU_CB2_FSR_TLBMCF_SHIFT	5
#define   SMMU500_SMMU_CB2_FSR_TLBMCF_MASK	0x20U
#define   SMMU500_SMMU_CB2_FSR_EF_WIDTH	1
#define   SMMU500_SMMU_CB2_FSR_EF_SHIFT	4
#define   SMMU500_SMMU_CB2_FSR_EF_MASK	0x10U
#define   SMMU500_SMMU_CB2_FSR_PF_WIDTH	1
#define   SMMU500_SMMU_CB2_FSR_PF_SHIFT	3
#define   SMMU500_SMMU_CB2_FSR_PF_MASK	0x8U
#define   SMMU500_SMMU_CB2_FSR_AFF_WIDTH	1
#define   SMMU500_SMMU_CB2_FSR_AFF_SHIFT	2
#define   SMMU500_SMMU_CB2_FSR_AFF_MASK	0x4U
#define   SMMU500_SMMU_CB2_FSR_TF_WIDTH	1
#define   SMMU500_SMMU_CB2_FSR_TF_SHIFT	1
#define   SMMU500_SMMU_CB2_FSR_TF_MASK	0x2U

#define R_SMMU500_SMMU_CB2_FSRRESTORE	0x1205c
#define   SMMU500_SMMU_CB2_FSRRESTORE_BITS_WIDTH	32
#define   SMMU500_SMMU_CB2_FSRRESTORE_BITS_SHIFT	0
#define   SMMU500_SMMU_CB2_FSRRESTORE_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB2_FAR_LOW	0x12060
#define   SMMU500_SMMU_CB2_FAR_LOW_BITS_WIDTH	32
#define   SMMU500_SMMU_CB2_FAR_LOW_BITS_SHIFT	0
#define   SMMU500_SMMU_CB2_FAR_LOW_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB2_FAR_HIGH	0x12064
#define   SMMU500_SMMU_CB2_FAR_HIGH_BITS_WIDTH	17
#define   SMMU500_SMMU_CB2_FAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB2_FAR_HIGH_BITS_MASK	0x1ffffU

#define R_SMMU500_SMMU_CB2_FSYNR0	0x12068
#define   SMMU500_SMMU_CB2_FSYNR0_S1CBNDX_WIDTH	4
#define   SMMU500_SMMU_CB2_FSYNR0_S1CBNDX_SHIFT	16
#define   SMMU500_SMMU_CB2_FSYNR0_S1CBNDX_MASK	0xf0000U
#define   SMMU500_SMMU_CB2_FSYNR0_AFR_WIDTH	1
#define   SMMU500_SMMU_CB2_FSYNR0_AFR_SHIFT	11
#define   SMMU500_SMMU_CB2_FSYNR0_AFR_MASK	0x800U
#define   SMMU500_SMMU_CB2_FSYNR0_PTWF_WIDTH	1
#define   SMMU500_SMMU_CB2_FSYNR0_PTWF_SHIFT	10
#define   SMMU500_SMMU_CB2_FSYNR0_PTWF_MASK	0x400U
#define   SMMU500_SMMU_CB2_FSYNR0_ATOF_WIDTH	1
#define   SMMU500_SMMU_CB2_FSYNR0_ATOF_SHIFT	9
#define   SMMU500_SMMU_CB2_FSYNR0_ATOF_MASK	0x200U
#define   SMMU500_SMMU_CB2_FSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_CB2_FSYNR0_NSATTR_SHIFT	8
#define   SMMU500_SMMU_CB2_FSYNR0_NSATTR_MASK	0x100U
#define   SMMU500_SMMU_CB2_FSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_CB2_FSYNR0_IND_SHIFT	6
#define   SMMU500_SMMU_CB2_FSYNR0_IND_MASK	0x40U
#define   SMMU500_SMMU_CB2_FSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_CB2_FSYNR0_PNU_SHIFT	5
#define   SMMU500_SMMU_CB2_FSYNR0_PNU_MASK	0x20U
#define   SMMU500_SMMU_CB2_FSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_CB2_FSYNR0_WNR_SHIFT	4
#define   SMMU500_SMMU_CB2_FSYNR0_WNR_MASK	0x10U
#define   SMMU500_SMMU_CB2_FSYNR0_PLVL_WIDTH	2
#define   SMMU500_SMMU_CB2_FSYNR0_PLVL_SHIFT	0
#define   SMMU500_SMMU_CB2_FSYNR0_PLVL_MASK	0x3U

#define R_SMMU500_SMMU_CB2_IPAFAR_LOW	0x12070
#define   SMMU500_SMMU_CB2_IPAFAR_LOW_IPAFAR_L_WIDTH	20
#define   SMMU500_SMMU_CB2_IPAFAR_LOW_IPAFAR_L_SHIFT	12
#define   SMMU500_SMMU_CB2_IPAFAR_LOW_IPAFAR_L_MASK	0xfffff000U
#define   SMMU500_SMMU_CB2_IPAFAR_LOW_FAR_RO_WIDTH	12
#define   SMMU500_SMMU_CB2_IPAFAR_LOW_FAR_RO_SHIFT	0
#define   SMMU500_SMMU_CB2_IPAFAR_LOW_FAR_RO_MASK	0xfffU

#define R_SMMU500_SMMU_CB2_IPAFAR_HIGH	0x12074
#define   SMMU500_SMMU_CB2_IPAFAR_HIGH_BITS_WIDTH	16
#define   SMMU500_SMMU_CB2_IPAFAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB2_IPAFAR_HIGH_BITS_MASK	0xffffU

#define R_SMMU500_SMMU_CB2_TLBIVA_LOW	0x12600
#define   SMMU500_SMMU_CB2_TLBIVA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB2_TLBIVA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB2_TLBIVA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB2_TLBIVA_HIGH	0x12604
#define   SMMU500_SMMU_CB2_TLBIVA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB2_TLBIVA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB2_TLBIVA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB2_TLBIVA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB2_TLBIVA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB2_TLBIVA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB2_TLBIVAA_LOW	0x12608
#define   SMMU500_SMMU_CB2_TLBIVAA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB2_TLBIVAA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB2_TLBIVAA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB2_TLBIVAA_HIGH	0x1260c
#define   SMMU500_SMMU_CB2_TLBIVAA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB2_TLBIVAA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB2_TLBIVAA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB2_TLBIVAA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB2_TLBIVAA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB2_TLBIVAA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB2_TLBIASID	0x12610
#define   SMMU500_SMMU_CB2_TLBIASID_ASID_WIDTH	16
#define   SMMU500_SMMU_CB2_TLBIASID_ASID_SHIFT	0
#define   SMMU500_SMMU_CB2_TLBIASID_ASID_MASK	0xffffU

#define R_SMMU500_SMMU_CB2_TLBIALL	0x12618
#define   SMMU500_SMMU_CB2_TLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_CB2_TLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_CB2_TLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB2_TLBIVAL_LOW	0x12620
#define   SMMU500_SMMU_CB2_TLBIVAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB2_TLBIVAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB2_TLBIVAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB2_TLBIVAL_HIGH	0x12624
#define   SMMU500_SMMU_CB2_TLBIVAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB2_TLBIVAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB2_TLBIVAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB2_TLBIVAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB2_TLBIVAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB2_TLBIVAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB2_TLBIVAAL_LOW	0x12628
#define   SMMU500_SMMU_CB2_TLBIVAAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB2_TLBIVAAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB2_TLBIVAAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB2_TLBIVAAL_HIGH	0x1262c
#define   SMMU500_SMMU_CB2_TLBIVAAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB2_TLBIVAAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB2_TLBIVAAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB2_TLBIVAAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB2_TLBIVAAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB2_TLBIVAAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB2_TLBIIPAS2_LOW	0x12630
#define   SMMU500_SMMU_CB2_TLBIIPAS2_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB2_TLBIIPAS2_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB2_TLBIIPAS2_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB2_TLBIIPAS2_HIGH	0x12634
#define   SMMU500_SMMU_CB2_TLBIIPAS2_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB2_TLBIIPAS2_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB2_TLBIIPAS2_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB2_TLBIIPAS2L_LOW	0x12638
#define   SMMU500_SMMU_CB2_TLBIIPAS2L_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB2_TLBIIPAS2L_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB2_TLBIIPAS2L_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB2_TLBIIPAS2L_HIGH	0x1263c
#define   SMMU500_SMMU_CB2_TLBIIPAS2L_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB2_TLBIIPAS2L_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB2_TLBIIPAS2L_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB2_TLBSYNC	0x127f0
#define   SMMU500_SMMU_CB2_TLBSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_CB2_TLBSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_CB2_TLBSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB2_TLBSTATUS	0x127f4
#define   SMMU500_SMMU_CB2_TLBSTATUS_SACTIVE_WIDTH	1
#define   SMMU500_SMMU_CB2_TLBSTATUS_SACTIVE_SHIFT	0
#define   SMMU500_SMMU_CB2_TLBSTATUS_SACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_CB2_PMEVCNTR0	0x12e00
#define   SMMU500_SMMU_CB2_PMEVCNTR0_BITS_WIDTH	32
#define   SMMU500_SMMU_CB2_PMEVCNTR0_BITS_SHIFT	0
#define   SMMU500_SMMU_CB2_PMEVCNTR0_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB2_PMEVCNTR1	0x12e04
#define   SMMU500_SMMU_CB2_PMEVCNTR1_BITS_WIDTH	32
#define   SMMU500_SMMU_CB2_PMEVCNTR1_BITS_SHIFT	0
#define   SMMU500_SMMU_CB2_PMEVCNTR1_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB2_PMEVCNTR2	0x12e08
#define   SMMU500_SMMU_CB2_PMEVCNTR2_BITS_WIDTH	32
#define   SMMU500_SMMU_CB2_PMEVCNTR2_BITS_SHIFT	0
#define   SMMU500_SMMU_CB2_PMEVCNTR2_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB2_PMEVCNTR3	0x12e0c
#define   SMMU500_SMMU_CB2_PMEVCNTR3_BITS_WIDTH	32
#define   SMMU500_SMMU_CB2_PMEVCNTR3_BITS_SHIFT	0
#define   SMMU500_SMMU_CB2_PMEVCNTR3_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB2_PMEVTYPER0	0x12e80
#define   SMMU500_SMMU_CB2_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_SMMU_CB2_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_SMMU_CB2_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB2_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_SMMU_CB2_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_SMMU_CB2_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB2_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_SMMU_CB2_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_SMMU_CB2_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB2_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_SMMU_CB2_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_SMMU_CB2_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB2_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB2_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB2_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB2_PMEVTYPER1	0x12e84
#define   SMMU500_SMMU_CB2_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_SMMU_CB2_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_SMMU_CB2_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB2_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_SMMU_CB2_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_SMMU_CB2_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB2_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_SMMU_CB2_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_SMMU_CB2_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB2_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_SMMU_CB2_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_SMMU_CB2_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB2_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB2_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB2_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB2_PMEVTYPER2	0x12e88
#define   SMMU500_SMMU_CB2_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_SMMU_CB2_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_SMMU_CB2_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB2_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_SMMU_CB2_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_SMMU_CB2_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB2_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_SMMU_CB2_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_SMMU_CB2_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB2_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_SMMU_CB2_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_SMMU_CB2_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB2_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB2_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB2_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB2_PMEVTYPER3	0x12e8c
#define   SMMU500_SMMU_CB2_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_SMMU_CB2_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_SMMU_CB2_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB2_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_SMMU_CB2_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_SMMU_CB2_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB2_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_SMMU_CB2_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_SMMU_CB2_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB2_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_SMMU_CB2_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_SMMU_CB2_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB2_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB2_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB2_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB2_PMCFGR	0x12f00
#define   SMMU500_SMMU_CB2_PMCFGR_NCG_WIDTH	8
#define   SMMU500_SMMU_CB2_PMCFGR_NCG_SHIFT	24
#define   SMMU500_SMMU_CB2_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_SMMU_CB2_PMCFGR_UEN_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCFGR_UEN_SHIFT	19
#define   SMMU500_SMMU_CB2_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_SMMU_CB2_PMCFGR_EX_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCFGR_EX_SHIFT	16
#define   SMMU500_SMMU_CB2_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_SMMU_CB2_PMCFGR_CCD_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCFGR_CCD_SHIFT	15
#define   SMMU500_SMMU_CB2_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_SMMU_CB2_PMCFGR_CC_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCFGR_CC_SHIFT	14
#define   SMMU500_SMMU_CB2_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_SMMU_CB2_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_SMMU_CB2_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_SMMU_CB2_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_SMMU_CB2_PMCFGR_N_WIDTH	8
#define   SMMU500_SMMU_CB2_PMCFGR_N_SHIFT	0
#define   SMMU500_SMMU_CB2_PMCFGR_N_MASK	0xffU

#define R_SMMU500_SMMU_CB2_PMCR	0x12f04
#define   SMMU500_SMMU_CB2_PMCR_IMP_WIDTH	8
#define   SMMU500_SMMU_CB2_PMCR_IMP_SHIFT	24
#define   SMMU500_SMMU_CB2_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_SMMU_CB2_PMCR_X_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCR_X_SHIFT	4
#define   SMMU500_SMMU_CB2_PMCR_X_MASK	0x10U
#define   SMMU500_SMMU_CB2_PMCR_P_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCR_P_SHIFT	1
#define   SMMU500_SMMU_CB2_PMCR_P_MASK	0x2U
#define   SMMU500_SMMU_CB2_PMCR_E_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCR_E_SHIFT	0
#define   SMMU500_SMMU_CB2_PMCR_E_MASK	0x1U

#define R_SMMU500_SMMU_CB2_PMCEID	0x12f20
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X12_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X12_SHIFT	17
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X12_MASK	0x20000U
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X11_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X11_SHIFT	16
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X11_MASK	0x10000U
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X10_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X10_SHIFT	15
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X10_MASK	0x8000U
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X0A_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X0A_SHIFT	9
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X0A_MASK	0x200U
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X09_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X09_SHIFT	8
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X09_MASK	0x100U
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X08_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X08_SHIFT	7
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X08_MASK	0x80U
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X01_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X01_SHIFT	1
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X01_MASK	0x2U
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X00_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X00_SHIFT	0
#define   SMMU500_SMMU_CB2_PMCEID_EVENT0X00_MASK	0x1U

#define R_SMMU500_SMMU_CB2_PMCNTENSE	0x12f40
#define   SMMU500_SMMU_CB2_PMCNTENSE_P3_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCNTENSE_P3_SHIFT	3
#define   SMMU500_SMMU_CB2_PMCNTENSE_P3_MASK	0x8U
#define   SMMU500_SMMU_CB2_PMCNTENSE_P2_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCNTENSE_P2_SHIFT	2
#define   SMMU500_SMMU_CB2_PMCNTENSE_P2_MASK	0x4U
#define   SMMU500_SMMU_CB2_PMCNTENSE_P1_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCNTENSE_P1_SHIFT	1
#define   SMMU500_SMMU_CB2_PMCNTENSE_P1_MASK	0x2U
#define   SMMU500_SMMU_CB2_PMCNTENSE_P0_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCNTENSE_P0_SHIFT	0
#define   SMMU500_SMMU_CB2_PMCNTENSE_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB2_PMCNTENCLR	0x12f44
#define   SMMU500_SMMU_CB2_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB2_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB2_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB2_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB2_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB2_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB2_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB2_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB2_PMCNTENSET	0x12f48
#define   SMMU500_SMMU_CB2_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB2_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB2_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB2_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB2_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB2_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB2_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB2_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB2_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB2_PMINTENCLR	0x12f4c
#define   SMMU500_SMMU_CB2_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB2_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB2_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB2_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB2_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB2_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB2_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB2_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB2_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB2_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB2_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB2_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB2_PMOVSCLR	0x12f50
#define   SMMU500_SMMU_CB2_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB2_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB2_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB2_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB2_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB2_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB2_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB2_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB2_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB2_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB2_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB2_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB2_PMOVSSET	0x12f58
#define   SMMU500_SMMU_CB2_PMOVSSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB2_PMOVSSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB2_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB2_PMOVSSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB2_PMOVSSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB2_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB2_PMOVSSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB2_PMOVSSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB2_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB2_PMOVSSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB2_PMOVSSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB2_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB2_PMAUTHSTATUS	0x12fb8
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_SMMU_CB2_PMAUTHSTATUS_NSE_MASK	0x1U

#define R_SMMU500_SMMU_CB3_SCTLR	0x13000
#define   SMMU500_SMMU_CB3_SCTLR_NSCFG_WIDTH	2
#define   SMMU500_SMMU_CB3_SCTLR_NSCFG_SHIFT	28
#define   SMMU500_SMMU_CB3_SCTLR_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_CB3_SCTLR_WACFG_WIDTH	2
#define   SMMU500_SMMU_CB3_SCTLR_WACFG_SHIFT	26
#define   SMMU500_SMMU_CB3_SCTLR_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_CB3_SCTLR_RACFG_WIDTH	2
#define   SMMU500_SMMU_CB3_SCTLR_RACFG_SHIFT	24
#define   SMMU500_SMMU_CB3_SCTLR_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_CB3_SCTLR_SHCFG_WIDTH	2
#define   SMMU500_SMMU_CB3_SCTLR_SHCFG_SHIFT	22
#define   SMMU500_SMMU_CB3_SCTLR_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_CB3_SCTLR_FB_WIDTH	1
#define   SMMU500_SMMU_CB3_SCTLR_FB_SHIFT	21
#define   SMMU500_SMMU_CB3_SCTLR_FB_MASK	0x200000U
#define   SMMU500_SMMU_CB3_SCTLR_MTCFG_WIDTH	1
#define   SMMU500_SMMU_CB3_SCTLR_MTCFG_SHIFT	20
#define   SMMU500_SMMU_CB3_SCTLR_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_CB3_SCTLR_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_CB3_SCTLR_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_CB3_SCTLR_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_CB3_SCTLR_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_CB3_SCTLR_TRANSIENTCFG_SHIFT	14
#define   SMMU500_SMMU_CB3_SCTLR_TRANSIENTCFG_MASK	0xc000U
#define   SMMU500_SMMU_CB3_SCTLR_PTW_WIDTH	1
#define   SMMU500_SMMU_CB3_SCTLR_PTW_SHIFT	13
#define   SMMU500_SMMU_CB3_SCTLR_PTW_MASK	0x2000U
#define   SMMU500_SMMU_CB3_SCTLR_ASIDPNE_WIDTH	1
#define   SMMU500_SMMU_CB3_SCTLR_ASIDPNE_SHIFT	12
#define   SMMU500_SMMU_CB3_SCTLR_ASIDPNE_MASK	0x1000U
#define   SMMU500_SMMU_CB3_SCTLR_UWXN_WIDTH	1
#define   SMMU500_SMMU_CB3_SCTLR_UWXN_SHIFT	10
#define   SMMU500_SMMU_CB3_SCTLR_UWXN_MASK	0x400U
#define   SMMU500_SMMU_CB3_SCTLR_WXN_WIDTH	1
#define   SMMU500_SMMU_CB3_SCTLR_WXN_SHIFT	9
#define   SMMU500_SMMU_CB3_SCTLR_WXN_MASK	0x200U
#define   SMMU500_SMMU_CB3_SCTLR_HUPCF_WIDTH	1
#define   SMMU500_SMMU_CB3_SCTLR_HUPCF_SHIFT	8
#define   SMMU500_SMMU_CB3_SCTLR_HUPCF_MASK	0x100U
#define   SMMU500_SMMU_CB3_SCTLR_CFCFG_WIDTH	1
#define   SMMU500_SMMU_CB3_SCTLR_CFCFG_SHIFT	7
#define   SMMU500_SMMU_CB3_SCTLR_CFCFG_MASK	0x80U
#define   SMMU500_SMMU_CB3_SCTLR_CFIE_WIDTH	1
#define   SMMU500_SMMU_CB3_SCTLR_CFIE_SHIFT	6
#define   SMMU500_SMMU_CB3_SCTLR_CFIE_MASK	0x40U
#define   SMMU500_SMMU_CB3_SCTLR_CFRE_WIDTH	1
#define   SMMU500_SMMU_CB3_SCTLR_CFRE_SHIFT	5
#define   SMMU500_SMMU_CB3_SCTLR_CFRE_MASK	0x20U
#define   SMMU500_SMMU_CB3_SCTLR_E_WIDTH	1
#define   SMMU500_SMMU_CB3_SCTLR_E_SHIFT	4
#define   SMMU500_SMMU_CB3_SCTLR_E_MASK	0x10U
#define   SMMU500_SMMU_CB3_SCTLR_AFFD_WIDTH	1
#define   SMMU500_SMMU_CB3_SCTLR_AFFD_SHIFT	3
#define   SMMU500_SMMU_CB3_SCTLR_AFFD_MASK	0x8U
#define   SMMU500_SMMU_CB3_SCTLR_AFE_WIDTH	1
#define   SMMU500_SMMU_CB3_SCTLR_AFE_SHIFT	2
#define   SMMU500_SMMU_CB3_SCTLR_AFE_MASK	0x4U
#define   SMMU500_SMMU_CB3_SCTLR_TRE_WIDTH	1
#define   SMMU500_SMMU_CB3_SCTLR_TRE_SHIFT	1
#define   SMMU500_SMMU_CB3_SCTLR_TRE_MASK	0x2U
#define   SMMU500_SMMU_CB3_SCTLR_M_WIDTH	1
#define   SMMU500_SMMU_CB3_SCTLR_M_SHIFT	0
#define   SMMU500_SMMU_CB3_SCTLR_M_MASK	0x1U

#define R_SMMU500_SMMU_CB3_ACTLR	0x13004
#define   SMMU500_SMMU_CB3_ACTLR_CPRE_WIDTH	1
#define   SMMU500_SMMU_CB3_ACTLR_CPRE_SHIFT	1
#define   SMMU500_SMMU_CB3_ACTLR_CPRE_MASK	0x2U
#define   SMMU500_SMMU_CB3_ACTLR_CMTLB_WIDTH	1
#define   SMMU500_SMMU_CB3_ACTLR_CMTLB_SHIFT	0
#define   SMMU500_SMMU_CB3_ACTLR_CMTLB_MASK	0x1U

#define R_SMMU500_SMMU_CB3_RESUME	0x13008
#define   SMMU500_SMMU_CB3_RESUME_TNR_WIDTH	1
#define   SMMU500_SMMU_CB3_RESUME_TNR_SHIFT	0
#define   SMMU500_SMMU_CB3_RESUME_TNR_MASK	0x1U

#define R_SMMU500_SMMU_CB3_TCR2	0x13010
#define   SMMU500_SMMU_CB3_TCR2_NSCFG1_WIDTH	1
#define   SMMU500_SMMU_CB3_TCR2_NSCFG1_SHIFT	30
#define   SMMU500_SMMU_CB3_TCR2_NSCFG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB3_TCR2_SEP_WIDTH	3
#define   SMMU500_SMMU_CB3_TCR2_SEP_SHIFT	15
#define   SMMU500_SMMU_CB3_TCR2_SEP_MASK	0x38000U
#define   SMMU500_SMMU_CB3_TCR2_NSCFG0_WIDTH	1
#define   SMMU500_SMMU_CB3_TCR2_NSCFG0_SHIFT	14
#define   SMMU500_SMMU_CB3_TCR2_NSCFG0_MASK	0x4000U
#define   SMMU500_SMMU_CB3_TCR2_TBI1_WIDTH	1
#define   SMMU500_SMMU_CB3_TCR2_TBI1_SHIFT	6
#define   SMMU500_SMMU_CB3_TCR2_TBI1_MASK	0x40U
#define   SMMU500_SMMU_CB3_TCR2_TBI0_WIDTH	1
#define   SMMU500_SMMU_CB3_TCR2_TBI0_SHIFT	5
#define   SMMU500_SMMU_CB3_TCR2_TBI0_MASK	0x20U
#define   SMMU500_SMMU_CB3_TCR2_AS_WIDTH	1
#define   SMMU500_SMMU_CB3_TCR2_AS_SHIFT	4
#define   SMMU500_SMMU_CB3_TCR2_AS_MASK	0x10U
#define   SMMU500_SMMU_CB3_TCR2_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB3_TCR2_PASIZE_SHIFT	0
#define   SMMU500_SMMU_CB3_TCR2_PASIZE_MASK	0x7U

#define R_SMMU500_SMMU_CB3_TTBR0_LOW	0x13020
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB3_TTBR0_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB3_TTBR0_HIGH	0x13024
#define   SMMU500_SMMU_CB3_TTBR0_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB3_TTBR0_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB3_TTBR0_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB3_TTBR0_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB3_TTBR0_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB3_TTBR0_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB3_TTBR1_LOW	0x13028
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB3_TTBR1_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB3_TTBR1_HIGH	0x1302c
#define   SMMU500_SMMU_CB3_TTBR1_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB3_TTBR1_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB3_TTBR1_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB3_TTBR1_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB3_TTBR1_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB3_TTBR1_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB3_TCR_LPAE	0x13030
#define   SMMU500_SMMU_CB3_TCR_LPAE_EAE_WIDTH	1
#define   SMMU500_SMMU_CB3_TCR_LPAE_EAE_SHIFT	31
#define   SMMU500_SMMU_CB3_TCR_LPAE_EAE_MASK	0x80000000U
#define   SMMU500_SMMU_CB3_TCR_LPAE_NSCFG1_TG1_WIDTH	1
#define   SMMU500_SMMU_CB3_TCR_LPAE_NSCFG1_TG1_SHIFT	30
#define   SMMU500_SMMU_CB3_TCR_LPAE_NSCFG1_TG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB3_TCR_LPAE_SH1_WIDTH	2
#define   SMMU500_SMMU_CB3_TCR_LPAE_SH1_SHIFT	28
#define   SMMU500_SMMU_CB3_TCR_LPAE_SH1_MASK	0x30000000U
#define   SMMU500_SMMU_CB3_TCR_LPAE_ORGN1_WIDTH	2
#define   SMMU500_SMMU_CB3_TCR_LPAE_ORGN1_SHIFT	26
#define   SMMU500_SMMU_CB3_TCR_LPAE_ORGN1_MASK	0xc000000U
#define   SMMU500_SMMU_CB3_TCR_LPAE_IRGN1_WIDTH	2
#define   SMMU500_SMMU_CB3_TCR_LPAE_IRGN1_SHIFT	24
#define   SMMU500_SMMU_CB3_TCR_LPAE_IRGN1_MASK	0x3000000U
#define   SMMU500_SMMU_CB3_TCR_LPAE_EPD1_WIDTH	1
#define   SMMU500_SMMU_CB3_TCR_LPAE_EPD1_SHIFT	23
#define   SMMU500_SMMU_CB3_TCR_LPAE_EPD1_MASK	0x800000U
#define   SMMU500_SMMU_CB3_TCR_LPAE_A1_WIDTH	1
#define   SMMU500_SMMU_CB3_TCR_LPAE_A1_SHIFT	22
#define   SMMU500_SMMU_CB3_TCR_LPAE_A1_MASK	0x400000U
#define   SMMU500_SMMU_CB3_TCR_LPAE_T1SZ_5_3_WIDTH	3
#define   SMMU500_SMMU_CB3_TCR_LPAE_T1SZ_5_3_SHIFT	19
#define   SMMU500_SMMU_CB3_TCR_LPAE_T1SZ_5_3_MASK	0x380000U
#define   SMMU500_SMMU_CB3_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB3_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT	16
#define   SMMU500_SMMU_CB3_TCR_LPAE_T1SZ_2_0_PASIZE_MASK	0x70000U
#define   SMMU500_SMMU_CB3_TCR_LPAE_NSCFG0_TG0_WIDTH	1
#define   SMMU500_SMMU_CB3_TCR_LPAE_NSCFG0_TG0_SHIFT	14
#define   SMMU500_SMMU_CB3_TCR_LPAE_NSCFG0_TG0_MASK	0x4000U
#define   SMMU500_SMMU_CB3_TCR_LPAE_SH0_WIDTH	2
#define   SMMU500_SMMU_CB3_TCR_LPAE_SH0_SHIFT	12
#define   SMMU500_SMMU_CB3_TCR_LPAE_SH0_MASK	0x3000U
#define   SMMU500_SMMU_CB3_TCR_LPAE_ORGN0_WIDTH	2
#define   SMMU500_SMMU_CB3_TCR_LPAE_ORGN0_SHIFT	10
#define   SMMU500_SMMU_CB3_TCR_LPAE_ORGN0_MASK	0xc00U
#define   SMMU500_SMMU_CB3_TCR_LPAE_IRGN0_WIDTH	2
#define   SMMU500_SMMU_CB3_TCR_LPAE_IRGN0_SHIFT	8
#define   SMMU500_SMMU_CB3_TCR_LPAE_IRGN0_MASK	0x300U
#define   SMMU500_SMMU_CB3_TCR_LPAE_SL0_1_EPD0_WIDTH	1
#define   SMMU500_SMMU_CB3_TCR_LPAE_SL0_1_EPD0_SHIFT	7
#define   SMMU500_SMMU_CB3_TCR_LPAE_SL0_1_EPD0_MASK	0x80U
#define   SMMU500_SMMU_CB3_TCR_LPAE_SL0_0_WIDTH	1
#define   SMMU500_SMMU_CB3_TCR_LPAE_SL0_0_SHIFT	6
#define   SMMU500_SMMU_CB3_TCR_LPAE_SL0_0_MASK	0x40U
#define   SMMU500_SMMU_CB3_TCR_LPAE_PD1_T0SZ_5_WIDTH	1
#define   SMMU500_SMMU_CB3_TCR_LPAE_PD1_T0SZ_5_SHIFT	5
#define   SMMU500_SMMU_CB3_TCR_LPAE_PD1_T0SZ_5_MASK	0x20U
#define   SMMU500_SMMU_CB3_TCR_LPAE_S_PD0_T0SZ_4_WIDTH	1
#define   SMMU500_SMMU_CB3_TCR_LPAE_S_PD0_T0SZ_4_SHIFT	4
#define   SMMU500_SMMU_CB3_TCR_LPAE_S_PD0_T0SZ_4_MASK	0x10U
#define   SMMU500_SMMU_CB3_TCR_LPAE_T0SZ_3_0_WIDTH	4
#define   SMMU500_SMMU_CB3_TCR_LPAE_T0SZ_3_0_SHIFT	0
#define   SMMU500_SMMU_CB3_TCR_LPAE_T0SZ_3_0_MASK	0xfU

#define R_SMMU500_SMMU_CB3_CONTEXTIDR	0x13034
#define   SMMU500_SMMU_CB3_CONTEXTIDR_PROCID_WIDTH	24
#define   SMMU500_SMMU_CB3_CONTEXTIDR_PROCID_SHIFT	8
#define   SMMU500_SMMU_CB3_CONTEXTIDR_PROCID_MASK	0xffffff00U
#define   SMMU500_SMMU_CB3_CONTEXTIDR_ASID_WIDTH	8
#define   SMMU500_SMMU_CB3_CONTEXTIDR_ASID_SHIFT	0
#define   SMMU500_SMMU_CB3_CONTEXTIDR_ASID_MASK	0xffU

#define R_SMMU500_SMMU_CB3_PRRR_MAIR0	0x13038
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS7_WIDTH	1
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS7_SHIFT	31
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS7_MASK	0x80000000U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS6_WIDTH	1
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS6_SHIFT	30
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS6_MASK	0x40000000U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS5_WIDTH	1
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS5_SHIFT	29
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS5_MASK	0x20000000U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS4_WIDTH	1
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS4_SHIFT	28
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS4_MASK	0x10000000U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS3_WIDTH	1
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS3_SHIFT	27
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS3_MASK	0x8000000U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS2_WIDTH	1
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS2_SHIFT	26
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS2_MASK	0x4000000U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS1_WIDTH	1
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS1_SHIFT	25
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS1_MASK	0x2000000U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS0_WIDTH	1
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS0_SHIFT	24
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NOS0_MASK	0x1000000U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NS1_WIDTH	1
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NS1_SHIFT	19
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NS1_MASK	0x80000U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NS0_WIDTH	1
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NS0_SHIFT	18
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_NS0_MASK	0x40000U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_DS1_WIDTH	1
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_DS1_SHIFT	17
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_DS1_MASK	0x20000U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_DS0_WIDTH	1
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_DS0_SHIFT	16
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_DS0_MASK	0x10000U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR7_WIDTH	2
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR7_SHIFT	14
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR7_MASK	0xc000U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR6_WIDTH	2
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR6_SHIFT	12
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR6_MASK	0x3000U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR5_WIDTH	2
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR5_SHIFT	10
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR5_MASK	0xc00U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR4_WIDTH	2
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR4_SHIFT	8
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR4_MASK	0x300U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR3_WIDTH	2
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR3_SHIFT	6
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR3_MASK	0xc0U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR2_WIDTH	2
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR2_SHIFT	4
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR2_MASK	0x30U
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR1_WIDTH	2
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR1_SHIFT	2
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR1_MASK	0xcU
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR0_WIDTH	2
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR0_SHIFT	0
#define   SMMU500_SMMU_CB3_PRRR_MAIR0_TR0_MASK	0x3U

#define R_SMMU500_SMMU_CB3_NMRR_MAIR1	0x1303c
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR7_WIDTH	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR7_SHIFT	30
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR7_MASK	0xc0000000U
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR6_WIDTH	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR6_SHIFT	28
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR6_MASK	0x30000000U
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR5_WIDTH	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR5_SHIFT	26
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR5_MASK	0xc000000U
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR4_WIDTH	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR4_SHIFT	24
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR4_MASK	0x3000000U
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR3_WIDTH	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR3_SHIFT	22
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR3_MASK	0xc00000U
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR2_WIDTH	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR2_SHIFT	20
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR2_MASK	0x300000U
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR1_WIDTH	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR1_SHIFT	18
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR1_MASK	0xc0000U
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR0_WIDTH	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR0_SHIFT	16
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_OR0_MASK	0x30000U
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR7_WIDTH	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR7_SHIFT	14
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR7_MASK	0xc000U
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR6_WIDTH	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR6_SHIFT	12
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR6_MASK	0x3000U
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR5_WIDTH	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR5_SHIFT	10
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR5_MASK	0xc00U
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR4_WIDTH	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR4_SHIFT	8
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR4_MASK	0x300U
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR3_WIDTH	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR3_SHIFT	6
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR3_MASK	0xc0U
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR2_WIDTH	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR2_SHIFT	4
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR2_MASK	0x30U
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR1_WIDTH	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR1_SHIFT	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR1_MASK	0xcU
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR0_WIDTH	2
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR0_SHIFT	0
#define   SMMU500_SMMU_CB3_NMRR_MAIR1_IR0_MASK	0x3U

#define R_SMMU500_SMMU_CB3_FSR	0x13058
#define   SMMU500_SMMU_CB3_FSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_CB3_FSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_CB3_FSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_CB3_FSR_SS_WIDTH	1
#define   SMMU500_SMMU_CB3_FSR_SS_SHIFT	30
#define   SMMU500_SMMU_CB3_FSR_SS_MASK	0x40000000U
#define   SMMU500_SMMU_CB3_FSR_FORMAT_WIDTH	2
#define   SMMU500_SMMU_CB3_FSR_FORMAT_SHIFT	9
#define   SMMU500_SMMU_CB3_FSR_FORMAT_MASK	0x600U
#define   SMMU500_SMMU_CB3_FSR_UUT_WIDTH	1
#define   SMMU500_SMMU_CB3_FSR_UUT_SHIFT	8
#define   SMMU500_SMMU_CB3_FSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_CB3_FSR_ASF_WIDTH	1
#define   SMMU500_SMMU_CB3_FSR_ASF_SHIFT	7
#define   SMMU500_SMMU_CB3_FSR_ASF_MASK	0x80U
#define   SMMU500_SMMU_CB3_FSR_TLBLKF_WIDTH	1
#define   SMMU500_SMMU_CB3_FSR_TLBLKF_SHIFT	6
#define   SMMU500_SMMU_CB3_FSR_TLBLKF_MASK	0x40U
#define   SMMU500_SMMU_CB3_FSR_TLBMCF_WIDTH	1
#define   SMMU500_SMMU_CB3_FSR_TLBMCF_SHIFT	5
#define   SMMU500_SMMU_CB3_FSR_TLBMCF_MASK	0x20U
#define   SMMU500_SMMU_CB3_FSR_EF_WIDTH	1
#define   SMMU500_SMMU_CB3_FSR_EF_SHIFT	4
#define   SMMU500_SMMU_CB3_FSR_EF_MASK	0x10U
#define   SMMU500_SMMU_CB3_FSR_PF_WIDTH	1
#define   SMMU500_SMMU_CB3_FSR_PF_SHIFT	3
#define   SMMU500_SMMU_CB3_FSR_PF_MASK	0x8U
#define   SMMU500_SMMU_CB3_FSR_AFF_WIDTH	1
#define   SMMU500_SMMU_CB3_FSR_AFF_SHIFT	2
#define   SMMU500_SMMU_CB3_FSR_AFF_MASK	0x4U
#define   SMMU500_SMMU_CB3_FSR_TF_WIDTH	1
#define   SMMU500_SMMU_CB3_FSR_TF_SHIFT	1
#define   SMMU500_SMMU_CB3_FSR_TF_MASK	0x2U

#define R_SMMU500_SMMU_CB3_FSRRESTORE	0x1305c
#define   SMMU500_SMMU_CB3_FSRRESTORE_BITS_WIDTH	32
#define   SMMU500_SMMU_CB3_FSRRESTORE_BITS_SHIFT	0
#define   SMMU500_SMMU_CB3_FSRRESTORE_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB3_FAR_LOW	0x13060
#define   SMMU500_SMMU_CB3_FAR_LOW_BITS_WIDTH	32
#define   SMMU500_SMMU_CB3_FAR_LOW_BITS_SHIFT	0
#define   SMMU500_SMMU_CB3_FAR_LOW_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB3_FAR_HIGH	0x13064
#define   SMMU500_SMMU_CB3_FAR_HIGH_BITS_WIDTH	17
#define   SMMU500_SMMU_CB3_FAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB3_FAR_HIGH_BITS_MASK	0x1ffffU

#define R_SMMU500_SMMU_CB3_FSYNR0	0x13068
#define   SMMU500_SMMU_CB3_FSYNR0_S1CBNDX_WIDTH	4
#define   SMMU500_SMMU_CB3_FSYNR0_S1CBNDX_SHIFT	16
#define   SMMU500_SMMU_CB3_FSYNR0_S1CBNDX_MASK	0xf0000U
#define   SMMU500_SMMU_CB3_FSYNR0_AFR_WIDTH	1
#define   SMMU500_SMMU_CB3_FSYNR0_AFR_SHIFT	11
#define   SMMU500_SMMU_CB3_FSYNR0_AFR_MASK	0x800U
#define   SMMU500_SMMU_CB3_FSYNR0_PTWF_WIDTH	1
#define   SMMU500_SMMU_CB3_FSYNR0_PTWF_SHIFT	10
#define   SMMU500_SMMU_CB3_FSYNR0_PTWF_MASK	0x400U
#define   SMMU500_SMMU_CB3_FSYNR0_ATOF_WIDTH	1
#define   SMMU500_SMMU_CB3_FSYNR0_ATOF_SHIFT	9
#define   SMMU500_SMMU_CB3_FSYNR0_ATOF_MASK	0x200U
#define   SMMU500_SMMU_CB3_FSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_CB3_FSYNR0_NSATTR_SHIFT	8
#define   SMMU500_SMMU_CB3_FSYNR0_NSATTR_MASK	0x100U
#define   SMMU500_SMMU_CB3_FSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_CB3_FSYNR0_IND_SHIFT	6
#define   SMMU500_SMMU_CB3_FSYNR0_IND_MASK	0x40U
#define   SMMU500_SMMU_CB3_FSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_CB3_FSYNR0_PNU_SHIFT	5
#define   SMMU500_SMMU_CB3_FSYNR0_PNU_MASK	0x20U
#define   SMMU500_SMMU_CB3_FSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_CB3_FSYNR0_WNR_SHIFT	4
#define   SMMU500_SMMU_CB3_FSYNR0_WNR_MASK	0x10U
#define   SMMU500_SMMU_CB3_FSYNR0_PLVL_WIDTH	2
#define   SMMU500_SMMU_CB3_FSYNR0_PLVL_SHIFT	0
#define   SMMU500_SMMU_CB3_FSYNR0_PLVL_MASK	0x3U

#define R_SMMU500_SMMU_CB3_IPAFAR_LOW	0x13070
#define   SMMU500_SMMU_CB3_IPAFAR_LOW_IPAFAR_L_WIDTH	20
#define   SMMU500_SMMU_CB3_IPAFAR_LOW_IPAFAR_L_SHIFT	12
#define   SMMU500_SMMU_CB3_IPAFAR_LOW_IPAFAR_L_MASK	0xfffff000U
#define   SMMU500_SMMU_CB3_IPAFAR_LOW_FAR_RO_WIDTH	12
#define   SMMU500_SMMU_CB3_IPAFAR_LOW_FAR_RO_SHIFT	0
#define   SMMU500_SMMU_CB3_IPAFAR_LOW_FAR_RO_MASK	0xfffU

#define R_SMMU500_SMMU_CB3_IPAFAR_HIGH	0x13074
#define   SMMU500_SMMU_CB3_IPAFAR_HIGH_BITS_WIDTH	16
#define   SMMU500_SMMU_CB3_IPAFAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB3_IPAFAR_HIGH_BITS_MASK	0xffffU

#define R_SMMU500_SMMU_CB3_TLBIVA_LOW	0x13600
#define   SMMU500_SMMU_CB3_TLBIVA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB3_TLBIVA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB3_TLBIVA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB3_TLBIVA_HIGH	0x13604
#define   SMMU500_SMMU_CB3_TLBIVA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB3_TLBIVA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB3_TLBIVA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB3_TLBIVA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB3_TLBIVA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB3_TLBIVA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB3_TLBIVAA_LOW	0x13608
#define   SMMU500_SMMU_CB3_TLBIVAA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB3_TLBIVAA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB3_TLBIVAA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB3_TLBIVAA_HIGH	0x1360c
#define   SMMU500_SMMU_CB3_TLBIVAA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB3_TLBIVAA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB3_TLBIVAA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB3_TLBIVAA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB3_TLBIVAA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB3_TLBIVAA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB3_TLBIASID	0x13610
#define   SMMU500_SMMU_CB3_TLBIASID_ASID_WIDTH	16
#define   SMMU500_SMMU_CB3_TLBIASID_ASID_SHIFT	0
#define   SMMU500_SMMU_CB3_TLBIASID_ASID_MASK	0xffffU

#define R_SMMU500_SMMU_CB3_TLBIALL	0x13618
#define   SMMU500_SMMU_CB3_TLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_CB3_TLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_CB3_TLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB3_TLBIVAL_LOW	0x13620
#define   SMMU500_SMMU_CB3_TLBIVAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB3_TLBIVAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB3_TLBIVAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB3_TLBIVAL_HIGH	0x13624
#define   SMMU500_SMMU_CB3_TLBIVAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB3_TLBIVAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB3_TLBIVAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB3_TLBIVAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB3_TLBIVAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB3_TLBIVAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB3_TLBIVAAL_LOW	0x13628
#define   SMMU500_SMMU_CB3_TLBIVAAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB3_TLBIVAAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB3_TLBIVAAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB3_TLBIVAAL_HIGH	0x1362c
#define   SMMU500_SMMU_CB3_TLBIVAAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB3_TLBIVAAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB3_TLBIVAAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB3_TLBIVAAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB3_TLBIVAAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB3_TLBIVAAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB3_TLBIIPAS2_LOW	0x13630
#define   SMMU500_SMMU_CB3_TLBIIPAS2_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB3_TLBIIPAS2_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB3_TLBIIPAS2_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB3_TLBIIPAS2_HIGH	0x13634
#define   SMMU500_SMMU_CB3_TLBIIPAS2_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB3_TLBIIPAS2_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB3_TLBIIPAS2_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB3_TLBIIPAS2L_LOW	0x13638
#define   SMMU500_SMMU_CB3_TLBIIPAS2L_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB3_TLBIIPAS2L_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB3_TLBIIPAS2L_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB3_TLBIIPAS2L_HIGH	0x1363c
#define   SMMU500_SMMU_CB3_TLBIIPAS2L_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB3_TLBIIPAS2L_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB3_TLBIIPAS2L_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB3_TLBSYNC	0x137f0
#define   SMMU500_SMMU_CB3_TLBSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_CB3_TLBSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_CB3_TLBSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB3_TLBSTATUS	0x137f4
#define   SMMU500_SMMU_CB3_TLBSTATUS_SACTIVE_WIDTH	1
#define   SMMU500_SMMU_CB3_TLBSTATUS_SACTIVE_SHIFT	0
#define   SMMU500_SMMU_CB3_TLBSTATUS_SACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_CB3_PMEVCNTR0	0x13e00
#define   SMMU500_SMMU_CB3_PMEVCNTR0_BITS_WIDTH	32
#define   SMMU500_SMMU_CB3_PMEVCNTR0_BITS_SHIFT	0
#define   SMMU500_SMMU_CB3_PMEVCNTR0_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB3_PMEVCNTR1	0x13e04
#define   SMMU500_SMMU_CB3_PMEVCNTR1_BITS_WIDTH	32
#define   SMMU500_SMMU_CB3_PMEVCNTR1_BITS_SHIFT	0
#define   SMMU500_SMMU_CB3_PMEVCNTR1_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB3_PMEVCNTR2	0x13e08
#define   SMMU500_SMMU_CB3_PMEVCNTR2_BITS_WIDTH	32
#define   SMMU500_SMMU_CB3_PMEVCNTR2_BITS_SHIFT	0
#define   SMMU500_SMMU_CB3_PMEVCNTR2_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB3_PMEVCNTR3	0x13e0c
#define   SMMU500_SMMU_CB3_PMEVCNTR3_BITS_WIDTH	32
#define   SMMU500_SMMU_CB3_PMEVCNTR3_BITS_SHIFT	0
#define   SMMU500_SMMU_CB3_PMEVCNTR3_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB3_PMEVTYPER0	0x13e80
#define   SMMU500_SMMU_CB3_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_SMMU_CB3_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_SMMU_CB3_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB3_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_SMMU_CB3_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_SMMU_CB3_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB3_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_SMMU_CB3_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_SMMU_CB3_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB3_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_SMMU_CB3_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_SMMU_CB3_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB3_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB3_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB3_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB3_PMEVTYPER1	0x13e84
#define   SMMU500_SMMU_CB3_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_SMMU_CB3_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_SMMU_CB3_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB3_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_SMMU_CB3_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_SMMU_CB3_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB3_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_SMMU_CB3_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_SMMU_CB3_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB3_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_SMMU_CB3_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_SMMU_CB3_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB3_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB3_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB3_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB3_PMEVTYPER2	0x13e88
#define   SMMU500_SMMU_CB3_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_SMMU_CB3_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_SMMU_CB3_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB3_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_SMMU_CB3_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_SMMU_CB3_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB3_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_SMMU_CB3_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_SMMU_CB3_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB3_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_SMMU_CB3_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_SMMU_CB3_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB3_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB3_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB3_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB3_PMEVTYPER3	0x13e8c
#define   SMMU500_SMMU_CB3_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_SMMU_CB3_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_SMMU_CB3_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB3_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_SMMU_CB3_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_SMMU_CB3_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB3_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_SMMU_CB3_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_SMMU_CB3_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB3_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_SMMU_CB3_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_SMMU_CB3_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB3_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB3_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB3_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB3_PMCFGR	0x13f00
#define   SMMU500_SMMU_CB3_PMCFGR_NCG_WIDTH	8
#define   SMMU500_SMMU_CB3_PMCFGR_NCG_SHIFT	24
#define   SMMU500_SMMU_CB3_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_SMMU_CB3_PMCFGR_UEN_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCFGR_UEN_SHIFT	19
#define   SMMU500_SMMU_CB3_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_SMMU_CB3_PMCFGR_EX_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCFGR_EX_SHIFT	16
#define   SMMU500_SMMU_CB3_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_SMMU_CB3_PMCFGR_CCD_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCFGR_CCD_SHIFT	15
#define   SMMU500_SMMU_CB3_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_SMMU_CB3_PMCFGR_CC_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCFGR_CC_SHIFT	14
#define   SMMU500_SMMU_CB3_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_SMMU_CB3_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_SMMU_CB3_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_SMMU_CB3_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_SMMU_CB3_PMCFGR_N_WIDTH	8
#define   SMMU500_SMMU_CB3_PMCFGR_N_SHIFT	0
#define   SMMU500_SMMU_CB3_PMCFGR_N_MASK	0xffU

#define R_SMMU500_SMMU_CB3_PMCR	0x13f04
#define   SMMU500_SMMU_CB3_PMCR_IMP_WIDTH	8
#define   SMMU500_SMMU_CB3_PMCR_IMP_SHIFT	24
#define   SMMU500_SMMU_CB3_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_SMMU_CB3_PMCR_X_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCR_X_SHIFT	4
#define   SMMU500_SMMU_CB3_PMCR_X_MASK	0x10U
#define   SMMU500_SMMU_CB3_PMCR_P_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCR_P_SHIFT	1
#define   SMMU500_SMMU_CB3_PMCR_P_MASK	0x2U
#define   SMMU500_SMMU_CB3_PMCR_E_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCR_E_SHIFT	0
#define   SMMU500_SMMU_CB3_PMCR_E_MASK	0x1U

#define R_SMMU500_SMMU_CB3_PMCEID	0x13f20
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X12_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X12_SHIFT	17
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X12_MASK	0x20000U
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X11_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X11_SHIFT	16
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X11_MASK	0x10000U
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X10_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X10_SHIFT	15
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X10_MASK	0x8000U
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X0A_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X0A_SHIFT	9
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X0A_MASK	0x200U
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X09_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X09_SHIFT	8
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X09_MASK	0x100U
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X08_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X08_SHIFT	7
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X08_MASK	0x80U
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X01_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X01_SHIFT	1
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X01_MASK	0x2U
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X00_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X00_SHIFT	0
#define   SMMU500_SMMU_CB3_PMCEID_EVENT0X00_MASK	0x1U

#define R_SMMU500_SMMU_CB3_PMCNTENSE	0x13f40
#define   SMMU500_SMMU_CB3_PMCNTENSE_P3_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCNTENSE_P3_SHIFT	3
#define   SMMU500_SMMU_CB3_PMCNTENSE_P3_MASK	0x8U
#define   SMMU500_SMMU_CB3_PMCNTENSE_P2_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCNTENSE_P2_SHIFT	2
#define   SMMU500_SMMU_CB3_PMCNTENSE_P2_MASK	0x4U
#define   SMMU500_SMMU_CB3_PMCNTENSE_P1_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCNTENSE_P1_SHIFT	1
#define   SMMU500_SMMU_CB3_PMCNTENSE_P1_MASK	0x2U
#define   SMMU500_SMMU_CB3_PMCNTENSE_P0_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCNTENSE_P0_SHIFT	0
#define   SMMU500_SMMU_CB3_PMCNTENSE_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB3_PMCNTENCLR	0x13f44
#define   SMMU500_SMMU_CB3_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB3_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB3_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB3_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB3_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB3_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB3_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB3_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB3_PMCNTENSET	0x13f48
#define   SMMU500_SMMU_CB3_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB3_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB3_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB3_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB3_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB3_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB3_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB3_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB3_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB3_PMINTENCLR	0x13f4c
#define   SMMU500_SMMU_CB3_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB3_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB3_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB3_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB3_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB3_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB3_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB3_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB3_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB3_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB3_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB3_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB3_PMOVSCLR	0x13f50
#define   SMMU500_SMMU_CB3_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB3_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB3_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB3_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB3_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB3_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB3_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB3_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB3_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB3_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB3_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB3_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB3_PMOVSSET	0x13f58
#define   SMMU500_SMMU_CB3_PMOVSSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB3_PMOVSSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB3_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB3_PMOVSSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB3_PMOVSSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB3_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB3_PMOVSSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB3_PMOVSSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB3_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB3_PMOVSSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB3_PMOVSSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB3_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB3_PMAUTHSTATUS	0x13fb8
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_SMMU_CB3_PMAUTHSTATUS_NSE_MASK	0x1U

#define R_SMMU500_SMMU_CB4_SCTLR	0x14000
#define   SMMU500_SMMU_CB4_SCTLR_NSCFG_WIDTH	2
#define   SMMU500_SMMU_CB4_SCTLR_NSCFG_SHIFT	28
#define   SMMU500_SMMU_CB4_SCTLR_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_CB4_SCTLR_WACFG_WIDTH	2
#define   SMMU500_SMMU_CB4_SCTLR_WACFG_SHIFT	26
#define   SMMU500_SMMU_CB4_SCTLR_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_CB4_SCTLR_RACFG_WIDTH	2
#define   SMMU500_SMMU_CB4_SCTLR_RACFG_SHIFT	24
#define   SMMU500_SMMU_CB4_SCTLR_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_CB4_SCTLR_SHCFG_WIDTH	2
#define   SMMU500_SMMU_CB4_SCTLR_SHCFG_SHIFT	22
#define   SMMU500_SMMU_CB4_SCTLR_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_CB4_SCTLR_FB_WIDTH	1
#define   SMMU500_SMMU_CB4_SCTLR_FB_SHIFT	21
#define   SMMU500_SMMU_CB4_SCTLR_FB_MASK	0x200000U
#define   SMMU500_SMMU_CB4_SCTLR_MTCFG_WIDTH	1
#define   SMMU500_SMMU_CB4_SCTLR_MTCFG_SHIFT	20
#define   SMMU500_SMMU_CB4_SCTLR_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_CB4_SCTLR_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_CB4_SCTLR_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_CB4_SCTLR_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_CB4_SCTLR_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_CB4_SCTLR_TRANSIENTCFG_SHIFT	14
#define   SMMU500_SMMU_CB4_SCTLR_TRANSIENTCFG_MASK	0xc000U
#define   SMMU500_SMMU_CB4_SCTLR_PTW_WIDTH	1
#define   SMMU500_SMMU_CB4_SCTLR_PTW_SHIFT	13
#define   SMMU500_SMMU_CB4_SCTLR_PTW_MASK	0x2000U
#define   SMMU500_SMMU_CB4_SCTLR_ASIDPNE_WIDTH	1
#define   SMMU500_SMMU_CB4_SCTLR_ASIDPNE_SHIFT	12
#define   SMMU500_SMMU_CB4_SCTLR_ASIDPNE_MASK	0x1000U
#define   SMMU500_SMMU_CB4_SCTLR_UWXN_WIDTH	1
#define   SMMU500_SMMU_CB4_SCTLR_UWXN_SHIFT	10
#define   SMMU500_SMMU_CB4_SCTLR_UWXN_MASK	0x400U
#define   SMMU500_SMMU_CB4_SCTLR_WXN_WIDTH	1
#define   SMMU500_SMMU_CB4_SCTLR_WXN_SHIFT	9
#define   SMMU500_SMMU_CB4_SCTLR_WXN_MASK	0x200U
#define   SMMU500_SMMU_CB4_SCTLR_HUPCF_WIDTH	1
#define   SMMU500_SMMU_CB4_SCTLR_HUPCF_SHIFT	8
#define   SMMU500_SMMU_CB4_SCTLR_HUPCF_MASK	0x100U
#define   SMMU500_SMMU_CB4_SCTLR_CFCFG_WIDTH	1
#define   SMMU500_SMMU_CB4_SCTLR_CFCFG_SHIFT	7
#define   SMMU500_SMMU_CB4_SCTLR_CFCFG_MASK	0x80U
#define   SMMU500_SMMU_CB4_SCTLR_CFIE_WIDTH	1
#define   SMMU500_SMMU_CB4_SCTLR_CFIE_SHIFT	6
#define   SMMU500_SMMU_CB4_SCTLR_CFIE_MASK	0x40U
#define   SMMU500_SMMU_CB4_SCTLR_CFRE_WIDTH	1
#define   SMMU500_SMMU_CB4_SCTLR_CFRE_SHIFT	5
#define   SMMU500_SMMU_CB4_SCTLR_CFRE_MASK	0x20U
#define   SMMU500_SMMU_CB4_SCTLR_E_WIDTH	1
#define   SMMU500_SMMU_CB4_SCTLR_E_SHIFT	4
#define   SMMU500_SMMU_CB4_SCTLR_E_MASK	0x10U
#define   SMMU500_SMMU_CB4_SCTLR_AFFD_WIDTH	1
#define   SMMU500_SMMU_CB4_SCTLR_AFFD_SHIFT	3
#define   SMMU500_SMMU_CB4_SCTLR_AFFD_MASK	0x8U
#define   SMMU500_SMMU_CB4_SCTLR_AFE_WIDTH	1
#define   SMMU500_SMMU_CB4_SCTLR_AFE_SHIFT	2
#define   SMMU500_SMMU_CB4_SCTLR_AFE_MASK	0x4U
#define   SMMU500_SMMU_CB4_SCTLR_TRE_WIDTH	1
#define   SMMU500_SMMU_CB4_SCTLR_TRE_SHIFT	1
#define   SMMU500_SMMU_CB4_SCTLR_TRE_MASK	0x2U
#define   SMMU500_SMMU_CB4_SCTLR_M_WIDTH	1
#define   SMMU500_SMMU_CB4_SCTLR_M_SHIFT	0
#define   SMMU500_SMMU_CB4_SCTLR_M_MASK	0x1U

#define R_SMMU500_SMMU_CB4_ACTLR	0x14004
#define   SMMU500_SMMU_CB4_ACTLR_CPRE_WIDTH	1
#define   SMMU500_SMMU_CB4_ACTLR_CPRE_SHIFT	1
#define   SMMU500_SMMU_CB4_ACTLR_CPRE_MASK	0x2U
#define   SMMU500_SMMU_CB4_ACTLR_CMTLB_WIDTH	1
#define   SMMU500_SMMU_CB4_ACTLR_CMTLB_SHIFT	0
#define   SMMU500_SMMU_CB4_ACTLR_CMTLB_MASK	0x1U

#define R_SMMU500_SMMU_CB4_RESUME	0x14008
#define   SMMU500_SMMU_CB4_RESUME_TNR_WIDTH	1
#define   SMMU500_SMMU_CB4_RESUME_TNR_SHIFT	0
#define   SMMU500_SMMU_CB4_RESUME_TNR_MASK	0x1U

#define R_SMMU500_SMMU_CB4_TCR2	0x14010
#define   SMMU500_SMMU_CB4_TCR2_NSCFG1_WIDTH	1
#define   SMMU500_SMMU_CB4_TCR2_NSCFG1_SHIFT	30
#define   SMMU500_SMMU_CB4_TCR2_NSCFG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB4_TCR2_SEP_WIDTH	3
#define   SMMU500_SMMU_CB4_TCR2_SEP_SHIFT	15
#define   SMMU500_SMMU_CB4_TCR2_SEP_MASK	0x38000U
#define   SMMU500_SMMU_CB4_TCR2_NSCFG0_WIDTH	1
#define   SMMU500_SMMU_CB4_TCR2_NSCFG0_SHIFT	14
#define   SMMU500_SMMU_CB4_TCR2_NSCFG0_MASK	0x4000U
#define   SMMU500_SMMU_CB4_TCR2_TBI1_WIDTH	1
#define   SMMU500_SMMU_CB4_TCR2_TBI1_SHIFT	6
#define   SMMU500_SMMU_CB4_TCR2_TBI1_MASK	0x40U
#define   SMMU500_SMMU_CB4_TCR2_TBI0_WIDTH	1
#define   SMMU500_SMMU_CB4_TCR2_TBI0_SHIFT	5
#define   SMMU500_SMMU_CB4_TCR2_TBI0_MASK	0x20U
#define   SMMU500_SMMU_CB4_TCR2_AS_WIDTH	1
#define   SMMU500_SMMU_CB4_TCR2_AS_SHIFT	4
#define   SMMU500_SMMU_CB4_TCR2_AS_MASK	0x10U
#define   SMMU500_SMMU_CB4_TCR2_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB4_TCR2_PASIZE_SHIFT	0
#define   SMMU500_SMMU_CB4_TCR2_PASIZE_MASK	0x7U

#define R_SMMU500_SMMU_CB4_TTBR0_LOW	0x14020
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB4_TTBR0_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB4_TTBR0_HIGH	0x14024
#define   SMMU500_SMMU_CB4_TTBR0_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB4_TTBR0_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB4_TTBR0_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB4_TTBR0_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB4_TTBR0_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB4_TTBR0_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB4_TTBR1_LOW	0x14028
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB4_TTBR1_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB4_TTBR1_HIGH	0x1402c
#define   SMMU500_SMMU_CB4_TTBR1_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB4_TTBR1_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB4_TTBR1_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB4_TTBR1_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB4_TTBR1_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB4_TTBR1_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB4_TCR_LPAE	0x14030
#define   SMMU500_SMMU_CB4_TCR_LPAE_EAE_WIDTH	1
#define   SMMU500_SMMU_CB4_TCR_LPAE_EAE_SHIFT	31
#define   SMMU500_SMMU_CB4_TCR_LPAE_EAE_MASK	0x80000000U
#define   SMMU500_SMMU_CB4_TCR_LPAE_NSCFG1_TG1_WIDTH	1
#define   SMMU500_SMMU_CB4_TCR_LPAE_NSCFG1_TG1_SHIFT	30
#define   SMMU500_SMMU_CB4_TCR_LPAE_NSCFG1_TG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB4_TCR_LPAE_SH1_WIDTH	2
#define   SMMU500_SMMU_CB4_TCR_LPAE_SH1_SHIFT	28
#define   SMMU500_SMMU_CB4_TCR_LPAE_SH1_MASK	0x30000000U
#define   SMMU500_SMMU_CB4_TCR_LPAE_ORGN1_WIDTH	2
#define   SMMU500_SMMU_CB4_TCR_LPAE_ORGN1_SHIFT	26
#define   SMMU500_SMMU_CB4_TCR_LPAE_ORGN1_MASK	0xc000000U
#define   SMMU500_SMMU_CB4_TCR_LPAE_IRGN1_WIDTH	2
#define   SMMU500_SMMU_CB4_TCR_LPAE_IRGN1_SHIFT	24
#define   SMMU500_SMMU_CB4_TCR_LPAE_IRGN1_MASK	0x3000000U
#define   SMMU500_SMMU_CB4_TCR_LPAE_EPD1_WIDTH	1
#define   SMMU500_SMMU_CB4_TCR_LPAE_EPD1_SHIFT	23
#define   SMMU500_SMMU_CB4_TCR_LPAE_EPD1_MASK	0x800000U
#define   SMMU500_SMMU_CB4_TCR_LPAE_A1_WIDTH	1
#define   SMMU500_SMMU_CB4_TCR_LPAE_A1_SHIFT	22
#define   SMMU500_SMMU_CB4_TCR_LPAE_A1_MASK	0x400000U
#define   SMMU500_SMMU_CB4_TCR_LPAE_T1SZ_5_3_WIDTH	3
#define   SMMU500_SMMU_CB4_TCR_LPAE_T1SZ_5_3_SHIFT	19
#define   SMMU500_SMMU_CB4_TCR_LPAE_T1SZ_5_3_MASK	0x380000U
#define   SMMU500_SMMU_CB4_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB4_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT	16
#define   SMMU500_SMMU_CB4_TCR_LPAE_T1SZ_2_0_PASIZE_MASK	0x70000U
#define   SMMU500_SMMU_CB4_TCR_LPAE_NSCFG0_TG0_WIDTH	1
#define   SMMU500_SMMU_CB4_TCR_LPAE_NSCFG0_TG0_SHIFT	14
#define   SMMU500_SMMU_CB4_TCR_LPAE_NSCFG0_TG0_MASK	0x4000U
#define   SMMU500_SMMU_CB4_TCR_LPAE_SH0_WIDTH	2
#define   SMMU500_SMMU_CB4_TCR_LPAE_SH0_SHIFT	12
#define   SMMU500_SMMU_CB4_TCR_LPAE_SH0_MASK	0x3000U
#define   SMMU500_SMMU_CB4_TCR_LPAE_ORGN0_WIDTH	2
#define   SMMU500_SMMU_CB4_TCR_LPAE_ORGN0_SHIFT	10
#define   SMMU500_SMMU_CB4_TCR_LPAE_ORGN0_MASK	0xc00U
#define   SMMU500_SMMU_CB4_TCR_LPAE_IRGN0_WIDTH	2
#define   SMMU500_SMMU_CB4_TCR_LPAE_IRGN0_SHIFT	8
#define   SMMU500_SMMU_CB4_TCR_LPAE_IRGN0_MASK	0x300U
#define   SMMU500_SMMU_CB4_TCR_LPAE_SL0_1_EPD0_WIDTH	1
#define   SMMU500_SMMU_CB4_TCR_LPAE_SL0_1_EPD0_SHIFT	7
#define   SMMU500_SMMU_CB4_TCR_LPAE_SL0_1_EPD0_MASK	0x80U
#define   SMMU500_SMMU_CB4_TCR_LPAE_SL0_0_WIDTH	1
#define   SMMU500_SMMU_CB4_TCR_LPAE_SL0_0_SHIFT	6
#define   SMMU500_SMMU_CB4_TCR_LPAE_SL0_0_MASK	0x40U
#define   SMMU500_SMMU_CB4_TCR_LPAE_PD1_T0SZ_5_WIDTH	1
#define   SMMU500_SMMU_CB4_TCR_LPAE_PD1_T0SZ_5_SHIFT	5
#define   SMMU500_SMMU_CB4_TCR_LPAE_PD1_T0SZ_5_MASK	0x20U
#define   SMMU500_SMMU_CB4_TCR_LPAE_S_PD0_T0SZ_4_WIDTH	1
#define   SMMU500_SMMU_CB4_TCR_LPAE_S_PD0_T0SZ_4_SHIFT	4
#define   SMMU500_SMMU_CB4_TCR_LPAE_S_PD0_T0SZ_4_MASK	0x10U
#define   SMMU500_SMMU_CB4_TCR_LPAE_T0SZ_3_0_WIDTH	4
#define   SMMU500_SMMU_CB4_TCR_LPAE_T0SZ_3_0_SHIFT	0
#define   SMMU500_SMMU_CB4_TCR_LPAE_T0SZ_3_0_MASK	0xfU

#define R_SMMU500_SMMU_CB4_CONTEXTIDR	0x14034
#define   SMMU500_SMMU_CB4_CONTEXTIDR_PROCID_WIDTH	24
#define   SMMU500_SMMU_CB4_CONTEXTIDR_PROCID_SHIFT	8
#define   SMMU500_SMMU_CB4_CONTEXTIDR_PROCID_MASK	0xffffff00U
#define   SMMU500_SMMU_CB4_CONTEXTIDR_ASID_WIDTH	8
#define   SMMU500_SMMU_CB4_CONTEXTIDR_ASID_SHIFT	0
#define   SMMU500_SMMU_CB4_CONTEXTIDR_ASID_MASK	0xffU

#define R_SMMU500_SMMU_CB4_PRRR_MAIR0	0x14038
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS7_WIDTH	1
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS7_SHIFT	31
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS7_MASK	0x80000000U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS6_WIDTH	1
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS6_SHIFT	30
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS6_MASK	0x40000000U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS5_WIDTH	1
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS5_SHIFT	29
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS5_MASK	0x20000000U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS4_WIDTH	1
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS4_SHIFT	28
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS4_MASK	0x10000000U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS3_WIDTH	1
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS3_SHIFT	27
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS3_MASK	0x8000000U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS2_WIDTH	1
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS2_SHIFT	26
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS2_MASK	0x4000000U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS1_WIDTH	1
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS1_SHIFT	25
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS1_MASK	0x2000000U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS0_WIDTH	1
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS0_SHIFT	24
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NOS0_MASK	0x1000000U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NS1_WIDTH	1
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NS1_SHIFT	19
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NS1_MASK	0x80000U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NS0_WIDTH	1
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NS0_SHIFT	18
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_NS0_MASK	0x40000U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_DS1_WIDTH	1
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_DS1_SHIFT	17
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_DS1_MASK	0x20000U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_DS0_WIDTH	1
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_DS0_SHIFT	16
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_DS0_MASK	0x10000U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR7_WIDTH	2
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR7_SHIFT	14
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR7_MASK	0xc000U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR6_WIDTH	2
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR6_SHIFT	12
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR6_MASK	0x3000U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR5_WIDTH	2
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR5_SHIFT	10
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR5_MASK	0xc00U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR4_WIDTH	2
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR4_SHIFT	8
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR4_MASK	0x300U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR3_WIDTH	2
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR3_SHIFT	6
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR3_MASK	0xc0U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR2_WIDTH	2
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR2_SHIFT	4
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR2_MASK	0x30U
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR1_WIDTH	2
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR1_SHIFT	2
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR1_MASK	0xcU
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR0_WIDTH	2
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR0_SHIFT	0
#define   SMMU500_SMMU_CB4_PRRR_MAIR0_TR0_MASK	0x3U

#define R_SMMU500_SMMU_CB4_NMRR_MAIR1	0x1403c
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR7_WIDTH	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR7_SHIFT	30
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR7_MASK	0xc0000000U
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR6_WIDTH	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR6_SHIFT	28
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR6_MASK	0x30000000U
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR5_WIDTH	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR5_SHIFT	26
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR5_MASK	0xc000000U
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR4_WIDTH	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR4_SHIFT	24
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR4_MASK	0x3000000U
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR3_WIDTH	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR3_SHIFT	22
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR3_MASK	0xc00000U
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR2_WIDTH	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR2_SHIFT	20
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR2_MASK	0x300000U
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR1_WIDTH	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR1_SHIFT	18
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR1_MASK	0xc0000U
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR0_WIDTH	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR0_SHIFT	16
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_OR0_MASK	0x30000U
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR7_WIDTH	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR7_SHIFT	14
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR7_MASK	0xc000U
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR6_WIDTH	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR6_SHIFT	12
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR6_MASK	0x3000U
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR5_WIDTH	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR5_SHIFT	10
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR5_MASK	0xc00U
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR4_WIDTH	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR4_SHIFT	8
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR4_MASK	0x300U
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR3_WIDTH	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR3_SHIFT	6
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR3_MASK	0xc0U
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR2_WIDTH	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR2_SHIFT	4
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR2_MASK	0x30U
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR1_WIDTH	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR1_SHIFT	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR1_MASK	0xcU
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR0_WIDTH	2
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR0_SHIFT	0
#define   SMMU500_SMMU_CB4_NMRR_MAIR1_IR0_MASK	0x3U

#define R_SMMU500_SMMU_CB4_FSR	0x14058
#define   SMMU500_SMMU_CB4_FSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_CB4_FSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_CB4_FSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_CB4_FSR_SS_WIDTH	1
#define   SMMU500_SMMU_CB4_FSR_SS_SHIFT	30
#define   SMMU500_SMMU_CB4_FSR_SS_MASK	0x40000000U
#define   SMMU500_SMMU_CB4_FSR_FORMAT_WIDTH	2
#define   SMMU500_SMMU_CB4_FSR_FORMAT_SHIFT	9
#define   SMMU500_SMMU_CB4_FSR_FORMAT_MASK	0x600U
#define   SMMU500_SMMU_CB4_FSR_UUT_WIDTH	1
#define   SMMU500_SMMU_CB4_FSR_UUT_SHIFT	8
#define   SMMU500_SMMU_CB4_FSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_CB4_FSR_ASF_WIDTH	1
#define   SMMU500_SMMU_CB4_FSR_ASF_SHIFT	7
#define   SMMU500_SMMU_CB4_FSR_ASF_MASK	0x80U
#define   SMMU500_SMMU_CB4_FSR_TLBLKF_WIDTH	1
#define   SMMU500_SMMU_CB4_FSR_TLBLKF_SHIFT	6
#define   SMMU500_SMMU_CB4_FSR_TLBLKF_MASK	0x40U
#define   SMMU500_SMMU_CB4_FSR_TLBMCF_WIDTH	1
#define   SMMU500_SMMU_CB4_FSR_TLBMCF_SHIFT	5
#define   SMMU500_SMMU_CB4_FSR_TLBMCF_MASK	0x20U
#define   SMMU500_SMMU_CB4_FSR_EF_WIDTH	1
#define   SMMU500_SMMU_CB4_FSR_EF_SHIFT	4
#define   SMMU500_SMMU_CB4_FSR_EF_MASK	0x10U
#define   SMMU500_SMMU_CB4_FSR_PF_WIDTH	1
#define   SMMU500_SMMU_CB4_FSR_PF_SHIFT	3
#define   SMMU500_SMMU_CB4_FSR_PF_MASK	0x8U
#define   SMMU500_SMMU_CB4_FSR_AFF_WIDTH	1
#define   SMMU500_SMMU_CB4_FSR_AFF_SHIFT	2
#define   SMMU500_SMMU_CB4_FSR_AFF_MASK	0x4U
#define   SMMU500_SMMU_CB4_FSR_TF_WIDTH	1
#define   SMMU500_SMMU_CB4_FSR_TF_SHIFT	1
#define   SMMU500_SMMU_CB4_FSR_TF_MASK	0x2U

#define R_SMMU500_SMMU_CB4_FSRRESTORE	0x1405c
#define   SMMU500_SMMU_CB4_FSRRESTORE_BITS_WIDTH	32
#define   SMMU500_SMMU_CB4_FSRRESTORE_BITS_SHIFT	0
#define   SMMU500_SMMU_CB4_FSRRESTORE_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB4_FAR_LOW	0x14060
#define   SMMU500_SMMU_CB4_FAR_LOW_BITS_WIDTH	32
#define   SMMU500_SMMU_CB4_FAR_LOW_BITS_SHIFT	0
#define   SMMU500_SMMU_CB4_FAR_LOW_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB4_FAR_HIGH	0x14064
#define   SMMU500_SMMU_CB4_FAR_HIGH_BITS_WIDTH	17
#define   SMMU500_SMMU_CB4_FAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB4_FAR_HIGH_BITS_MASK	0x1ffffU

#define R_SMMU500_SMMU_CB4_FSYNR0	0x14068
#define   SMMU500_SMMU_CB4_FSYNR0_S1CBNDX_WIDTH	4
#define   SMMU500_SMMU_CB4_FSYNR0_S1CBNDX_SHIFT	16
#define   SMMU500_SMMU_CB4_FSYNR0_S1CBNDX_MASK	0xf0000U
#define   SMMU500_SMMU_CB4_FSYNR0_AFR_WIDTH	1
#define   SMMU500_SMMU_CB4_FSYNR0_AFR_SHIFT	11
#define   SMMU500_SMMU_CB4_FSYNR0_AFR_MASK	0x800U
#define   SMMU500_SMMU_CB4_FSYNR0_PTWF_WIDTH	1
#define   SMMU500_SMMU_CB4_FSYNR0_PTWF_SHIFT	10
#define   SMMU500_SMMU_CB4_FSYNR0_PTWF_MASK	0x400U
#define   SMMU500_SMMU_CB4_FSYNR0_ATOF_WIDTH	1
#define   SMMU500_SMMU_CB4_FSYNR0_ATOF_SHIFT	9
#define   SMMU500_SMMU_CB4_FSYNR0_ATOF_MASK	0x200U
#define   SMMU500_SMMU_CB4_FSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_CB4_FSYNR0_NSATTR_SHIFT	8
#define   SMMU500_SMMU_CB4_FSYNR0_NSATTR_MASK	0x100U
#define   SMMU500_SMMU_CB4_FSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_CB4_FSYNR0_IND_SHIFT	6
#define   SMMU500_SMMU_CB4_FSYNR0_IND_MASK	0x40U
#define   SMMU500_SMMU_CB4_FSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_CB4_FSYNR0_PNU_SHIFT	5
#define   SMMU500_SMMU_CB4_FSYNR0_PNU_MASK	0x20U
#define   SMMU500_SMMU_CB4_FSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_CB4_FSYNR0_WNR_SHIFT	4
#define   SMMU500_SMMU_CB4_FSYNR0_WNR_MASK	0x10U
#define   SMMU500_SMMU_CB4_FSYNR0_PLVL_WIDTH	2
#define   SMMU500_SMMU_CB4_FSYNR0_PLVL_SHIFT	0
#define   SMMU500_SMMU_CB4_FSYNR0_PLVL_MASK	0x3U

#define R_SMMU500_SMMU_CB4_IPAFAR_LOW	0x14070
#define   SMMU500_SMMU_CB4_IPAFAR_LOW_IPAFAR_L_WIDTH	20
#define   SMMU500_SMMU_CB4_IPAFAR_LOW_IPAFAR_L_SHIFT	12
#define   SMMU500_SMMU_CB4_IPAFAR_LOW_IPAFAR_L_MASK	0xfffff000U
#define   SMMU500_SMMU_CB4_IPAFAR_LOW_FAR_RO_WIDTH	12
#define   SMMU500_SMMU_CB4_IPAFAR_LOW_FAR_RO_SHIFT	0
#define   SMMU500_SMMU_CB4_IPAFAR_LOW_FAR_RO_MASK	0xfffU

#define R_SMMU500_SMMU_CB4_IPAFAR_HIGH	0x14074
#define   SMMU500_SMMU_CB4_IPAFAR_HIGH_BITS_WIDTH	16
#define   SMMU500_SMMU_CB4_IPAFAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB4_IPAFAR_HIGH_BITS_MASK	0xffffU

#define R_SMMU500_SMMU_CB4_TLBIVA_LOW	0x14600
#define   SMMU500_SMMU_CB4_TLBIVA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB4_TLBIVA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB4_TLBIVA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB4_TLBIVA_HIGH	0x14604
#define   SMMU500_SMMU_CB4_TLBIVA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB4_TLBIVA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB4_TLBIVA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB4_TLBIVA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB4_TLBIVA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB4_TLBIVA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB4_TLBIVAA_LOW	0x14608
#define   SMMU500_SMMU_CB4_TLBIVAA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB4_TLBIVAA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB4_TLBIVAA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB4_TLBIVAA_HIGH	0x1460c
#define   SMMU500_SMMU_CB4_TLBIVAA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB4_TLBIVAA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB4_TLBIVAA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB4_TLBIVAA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB4_TLBIVAA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB4_TLBIVAA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB4_TLBIASID	0x14610
#define   SMMU500_SMMU_CB4_TLBIASID_ASID_WIDTH	16
#define   SMMU500_SMMU_CB4_TLBIASID_ASID_SHIFT	0
#define   SMMU500_SMMU_CB4_TLBIASID_ASID_MASK	0xffffU

#define R_SMMU500_SMMU_CB4_TLBIALL	0x14618
#define   SMMU500_SMMU_CB4_TLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_CB4_TLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_CB4_TLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB4_TLBIVAL_LOW	0x14620
#define   SMMU500_SMMU_CB4_TLBIVAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB4_TLBIVAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB4_TLBIVAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB4_TLBIVAL_HIGH	0x14624
#define   SMMU500_SMMU_CB4_TLBIVAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB4_TLBIVAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB4_TLBIVAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB4_TLBIVAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB4_TLBIVAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB4_TLBIVAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB4_TLBIVAAL_LOW	0x14628
#define   SMMU500_SMMU_CB4_TLBIVAAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB4_TLBIVAAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB4_TLBIVAAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB4_TLBIVAAL_HIGH	0x1462c
#define   SMMU500_SMMU_CB4_TLBIVAAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB4_TLBIVAAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB4_TLBIVAAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB4_TLBIVAAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB4_TLBIVAAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB4_TLBIVAAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB4_TLBIIPAS2_LOW	0x14630
#define   SMMU500_SMMU_CB4_TLBIIPAS2_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB4_TLBIIPAS2_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB4_TLBIIPAS2_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB4_TLBIIPAS2_HIGH	0x14634
#define   SMMU500_SMMU_CB4_TLBIIPAS2_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB4_TLBIIPAS2_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB4_TLBIIPAS2_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB4_TLBIIPAS2L_LOW	0x14638
#define   SMMU500_SMMU_CB4_TLBIIPAS2L_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB4_TLBIIPAS2L_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB4_TLBIIPAS2L_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB4_TLBIIPAS2L_HIGH	0x1463c
#define   SMMU500_SMMU_CB4_TLBIIPAS2L_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB4_TLBIIPAS2L_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB4_TLBIIPAS2L_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB4_TLBSYNC	0x147f0
#define   SMMU500_SMMU_CB4_TLBSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_CB4_TLBSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_CB4_TLBSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB4_TLBSTATUS	0x147f4
#define   SMMU500_SMMU_CB4_TLBSTATUS_SACTIVE_WIDTH	1
#define   SMMU500_SMMU_CB4_TLBSTATUS_SACTIVE_SHIFT	0
#define   SMMU500_SMMU_CB4_TLBSTATUS_SACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_CB4_PMEVCNTR0	0x14e00
#define   SMMU500_SMMU_CB4_PMEVCNTR0_BITS_WIDTH	32
#define   SMMU500_SMMU_CB4_PMEVCNTR0_BITS_SHIFT	0
#define   SMMU500_SMMU_CB4_PMEVCNTR0_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB4_PMEVCNTR1	0x14e04
#define   SMMU500_SMMU_CB4_PMEVCNTR1_BITS_WIDTH	32
#define   SMMU500_SMMU_CB4_PMEVCNTR1_BITS_SHIFT	0
#define   SMMU500_SMMU_CB4_PMEVCNTR1_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB4_PMEVCNTR2	0x14e08
#define   SMMU500_SMMU_CB4_PMEVCNTR2_BITS_WIDTH	32
#define   SMMU500_SMMU_CB4_PMEVCNTR2_BITS_SHIFT	0
#define   SMMU500_SMMU_CB4_PMEVCNTR2_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB4_PMEVCNTR3	0x14e0c
#define   SMMU500_SMMU_CB4_PMEVCNTR3_BITS_WIDTH	32
#define   SMMU500_SMMU_CB4_PMEVCNTR3_BITS_SHIFT	0
#define   SMMU500_SMMU_CB4_PMEVCNTR3_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB4_PMEVTYPER0	0x14e80
#define   SMMU500_SMMU_CB4_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_SMMU_CB4_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_SMMU_CB4_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB4_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_SMMU_CB4_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_SMMU_CB4_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB4_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_SMMU_CB4_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_SMMU_CB4_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB4_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_SMMU_CB4_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_SMMU_CB4_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB4_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB4_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB4_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB4_PMEVTYPER1	0x14e84
#define   SMMU500_SMMU_CB4_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_SMMU_CB4_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_SMMU_CB4_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB4_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_SMMU_CB4_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_SMMU_CB4_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB4_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_SMMU_CB4_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_SMMU_CB4_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB4_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_SMMU_CB4_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_SMMU_CB4_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB4_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB4_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB4_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB4_PMEVTYPER2	0x14e88
#define   SMMU500_SMMU_CB4_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_SMMU_CB4_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_SMMU_CB4_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB4_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_SMMU_CB4_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_SMMU_CB4_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB4_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_SMMU_CB4_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_SMMU_CB4_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB4_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_SMMU_CB4_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_SMMU_CB4_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB4_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB4_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB4_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB4_PMEVTYPER3	0x14e8c
#define   SMMU500_SMMU_CB4_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_SMMU_CB4_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_SMMU_CB4_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB4_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_SMMU_CB4_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_SMMU_CB4_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB4_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_SMMU_CB4_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_SMMU_CB4_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB4_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_SMMU_CB4_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_SMMU_CB4_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB4_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB4_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB4_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB4_PMCFGR	0x14f00
#define   SMMU500_SMMU_CB4_PMCFGR_NCG_WIDTH	8
#define   SMMU500_SMMU_CB4_PMCFGR_NCG_SHIFT	24
#define   SMMU500_SMMU_CB4_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_SMMU_CB4_PMCFGR_UEN_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCFGR_UEN_SHIFT	19
#define   SMMU500_SMMU_CB4_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_SMMU_CB4_PMCFGR_EX_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCFGR_EX_SHIFT	16
#define   SMMU500_SMMU_CB4_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_SMMU_CB4_PMCFGR_CCD_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCFGR_CCD_SHIFT	15
#define   SMMU500_SMMU_CB4_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_SMMU_CB4_PMCFGR_CC_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCFGR_CC_SHIFT	14
#define   SMMU500_SMMU_CB4_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_SMMU_CB4_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_SMMU_CB4_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_SMMU_CB4_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_SMMU_CB4_PMCFGR_N_WIDTH	8
#define   SMMU500_SMMU_CB4_PMCFGR_N_SHIFT	0
#define   SMMU500_SMMU_CB4_PMCFGR_N_MASK	0xffU

#define R_SMMU500_SMMU_CB4_PMCR	0x14f04
#define   SMMU500_SMMU_CB4_PMCR_IMP_WIDTH	8
#define   SMMU500_SMMU_CB4_PMCR_IMP_SHIFT	24
#define   SMMU500_SMMU_CB4_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_SMMU_CB4_PMCR_X_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCR_X_SHIFT	4
#define   SMMU500_SMMU_CB4_PMCR_X_MASK	0x10U
#define   SMMU500_SMMU_CB4_PMCR_P_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCR_P_SHIFT	1
#define   SMMU500_SMMU_CB4_PMCR_P_MASK	0x2U
#define   SMMU500_SMMU_CB4_PMCR_E_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCR_E_SHIFT	0
#define   SMMU500_SMMU_CB4_PMCR_E_MASK	0x1U

#define R_SMMU500_SMMU_CB4_PMCEID	0x14f20
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X12_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X12_SHIFT	17
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X12_MASK	0x20000U
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X11_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X11_SHIFT	16
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X11_MASK	0x10000U
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X10_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X10_SHIFT	15
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X10_MASK	0x8000U
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X0A_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X0A_SHIFT	9
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X0A_MASK	0x200U
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X09_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X09_SHIFT	8
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X09_MASK	0x100U
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X08_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X08_SHIFT	7
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X08_MASK	0x80U
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X01_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X01_SHIFT	1
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X01_MASK	0x2U
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X00_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X00_SHIFT	0
#define   SMMU500_SMMU_CB4_PMCEID_EVENT0X00_MASK	0x1U

#define R_SMMU500_SMMU_CB4_PMCNTENSE	0x14f40
#define   SMMU500_SMMU_CB4_PMCNTENSE_P3_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCNTENSE_P3_SHIFT	3
#define   SMMU500_SMMU_CB4_PMCNTENSE_P3_MASK	0x8U
#define   SMMU500_SMMU_CB4_PMCNTENSE_P2_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCNTENSE_P2_SHIFT	2
#define   SMMU500_SMMU_CB4_PMCNTENSE_P2_MASK	0x4U
#define   SMMU500_SMMU_CB4_PMCNTENSE_P1_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCNTENSE_P1_SHIFT	1
#define   SMMU500_SMMU_CB4_PMCNTENSE_P1_MASK	0x2U
#define   SMMU500_SMMU_CB4_PMCNTENSE_P0_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCNTENSE_P0_SHIFT	0
#define   SMMU500_SMMU_CB4_PMCNTENSE_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB4_PMCNTENCLR	0x14f44
#define   SMMU500_SMMU_CB4_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB4_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB4_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB4_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB4_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB4_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB4_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB4_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB4_PMCNTENSET	0x14f48
#define   SMMU500_SMMU_CB4_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB4_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB4_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB4_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB4_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB4_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB4_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB4_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB4_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB4_PMINTENCLR	0x14f4c
#define   SMMU500_SMMU_CB4_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB4_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB4_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB4_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB4_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB4_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB4_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB4_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB4_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB4_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB4_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB4_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB4_PMOVSCLR	0x14f50
#define   SMMU500_SMMU_CB4_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB4_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB4_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB4_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB4_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB4_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB4_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB4_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB4_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB4_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB4_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB4_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB4_PMOVSSET	0x14f58
#define   SMMU500_SMMU_CB4_PMOVSSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB4_PMOVSSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB4_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB4_PMOVSSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB4_PMOVSSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB4_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB4_PMOVSSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB4_PMOVSSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB4_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB4_PMOVSSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB4_PMOVSSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB4_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB4_PMAUTHSTATUS	0x14fb8
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_SMMU_CB4_PMAUTHSTATUS_NSE_MASK	0x1U

#define R_SMMU500_SMMU_CB5_SCTLR	0x15000
#define   SMMU500_SMMU_CB5_SCTLR_NSCFG_WIDTH	2
#define   SMMU500_SMMU_CB5_SCTLR_NSCFG_SHIFT	28
#define   SMMU500_SMMU_CB5_SCTLR_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_CB5_SCTLR_WACFG_WIDTH	2
#define   SMMU500_SMMU_CB5_SCTLR_WACFG_SHIFT	26
#define   SMMU500_SMMU_CB5_SCTLR_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_CB5_SCTLR_RACFG_WIDTH	2
#define   SMMU500_SMMU_CB5_SCTLR_RACFG_SHIFT	24
#define   SMMU500_SMMU_CB5_SCTLR_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_CB5_SCTLR_SHCFG_WIDTH	2
#define   SMMU500_SMMU_CB5_SCTLR_SHCFG_SHIFT	22
#define   SMMU500_SMMU_CB5_SCTLR_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_CB5_SCTLR_FB_WIDTH	1
#define   SMMU500_SMMU_CB5_SCTLR_FB_SHIFT	21
#define   SMMU500_SMMU_CB5_SCTLR_FB_MASK	0x200000U
#define   SMMU500_SMMU_CB5_SCTLR_MTCFG_WIDTH	1
#define   SMMU500_SMMU_CB5_SCTLR_MTCFG_SHIFT	20
#define   SMMU500_SMMU_CB5_SCTLR_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_CB5_SCTLR_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_CB5_SCTLR_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_CB5_SCTLR_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_CB5_SCTLR_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_CB5_SCTLR_TRANSIENTCFG_SHIFT	14
#define   SMMU500_SMMU_CB5_SCTLR_TRANSIENTCFG_MASK	0xc000U
#define   SMMU500_SMMU_CB5_SCTLR_PTW_WIDTH	1
#define   SMMU500_SMMU_CB5_SCTLR_PTW_SHIFT	13
#define   SMMU500_SMMU_CB5_SCTLR_PTW_MASK	0x2000U
#define   SMMU500_SMMU_CB5_SCTLR_ASIDPNE_WIDTH	1
#define   SMMU500_SMMU_CB5_SCTLR_ASIDPNE_SHIFT	12
#define   SMMU500_SMMU_CB5_SCTLR_ASIDPNE_MASK	0x1000U
#define   SMMU500_SMMU_CB5_SCTLR_UWXN_WIDTH	1
#define   SMMU500_SMMU_CB5_SCTLR_UWXN_SHIFT	10
#define   SMMU500_SMMU_CB5_SCTLR_UWXN_MASK	0x400U
#define   SMMU500_SMMU_CB5_SCTLR_WXN_WIDTH	1
#define   SMMU500_SMMU_CB5_SCTLR_WXN_SHIFT	9
#define   SMMU500_SMMU_CB5_SCTLR_WXN_MASK	0x200U
#define   SMMU500_SMMU_CB5_SCTLR_HUPCF_WIDTH	1
#define   SMMU500_SMMU_CB5_SCTLR_HUPCF_SHIFT	8
#define   SMMU500_SMMU_CB5_SCTLR_HUPCF_MASK	0x100U
#define   SMMU500_SMMU_CB5_SCTLR_CFCFG_WIDTH	1
#define   SMMU500_SMMU_CB5_SCTLR_CFCFG_SHIFT	7
#define   SMMU500_SMMU_CB5_SCTLR_CFCFG_MASK	0x80U
#define   SMMU500_SMMU_CB5_SCTLR_CFIE_WIDTH	1
#define   SMMU500_SMMU_CB5_SCTLR_CFIE_SHIFT	6
#define   SMMU500_SMMU_CB5_SCTLR_CFIE_MASK	0x40U
#define   SMMU500_SMMU_CB5_SCTLR_CFRE_WIDTH	1
#define   SMMU500_SMMU_CB5_SCTLR_CFRE_SHIFT	5
#define   SMMU500_SMMU_CB5_SCTLR_CFRE_MASK	0x20U
#define   SMMU500_SMMU_CB5_SCTLR_E_WIDTH	1
#define   SMMU500_SMMU_CB5_SCTLR_E_SHIFT	4
#define   SMMU500_SMMU_CB5_SCTLR_E_MASK	0x10U
#define   SMMU500_SMMU_CB5_SCTLR_AFFD_WIDTH	1
#define   SMMU500_SMMU_CB5_SCTLR_AFFD_SHIFT	3
#define   SMMU500_SMMU_CB5_SCTLR_AFFD_MASK	0x8U
#define   SMMU500_SMMU_CB5_SCTLR_AFE_WIDTH	1
#define   SMMU500_SMMU_CB5_SCTLR_AFE_SHIFT	2
#define   SMMU500_SMMU_CB5_SCTLR_AFE_MASK	0x4U
#define   SMMU500_SMMU_CB5_SCTLR_TRE_WIDTH	1
#define   SMMU500_SMMU_CB5_SCTLR_TRE_SHIFT	1
#define   SMMU500_SMMU_CB5_SCTLR_TRE_MASK	0x2U
#define   SMMU500_SMMU_CB5_SCTLR_M_WIDTH	1
#define   SMMU500_SMMU_CB5_SCTLR_M_SHIFT	0
#define   SMMU500_SMMU_CB5_SCTLR_M_MASK	0x1U

#define R_SMMU500_SMMU_CB5_ACTLR	0x15004
#define   SMMU500_SMMU_CB5_ACTLR_CPRE_WIDTH	1
#define   SMMU500_SMMU_CB5_ACTLR_CPRE_SHIFT	1
#define   SMMU500_SMMU_CB5_ACTLR_CPRE_MASK	0x2U
#define   SMMU500_SMMU_CB5_ACTLR_CMTLB_WIDTH	1
#define   SMMU500_SMMU_CB5_ACTLR_CMTLB_SHIFT	0
#define   SMMU500_SMMU_CB5_ACTLR_CMTLB_MASK	0x1U

#define R_SMMU500_SMMU_CB5_RESUME	0x15008
#define   SMMU500_SMMU_CB5_RESUME_TNR_WIDTH	1
#define   SMMU500_SMMU_CB5_RESUME_TNR_SHIFT	0
#define   SMMU500_SMMU_CB5_RESUME_TNR_MASK	0x1U

#define R_SMMU500_SMMU_CB5_TCR2	0x15010
#define   SMMU500_SMMU_CB5_TCR2_NSCFG1_WIDTH	1
#define   SMMU500_SMMU_CB5_TCR2_NSCFG1_SHIFT	30
#define   SMMU500_SMMU_CB5_TCR2_NSCFG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB5_TCR2_SEP_WIDTH	3
#define   SMMU500_SMMU_CB5_TCR2_SEP_SHIFT	15
#define   SMMU500_SMMU_CB5_TCR2_SEP_MASK	0x38000U
#define   SMMU500_SMMU_CB5_TCR2_NSCFG0_WIDTH	1
#define   SMMU500_SMMU_CB5_TCR2_NSCFG0_SHIFT	14
#define   SMMU500_SMMU_CB5_TCR2_NSCFG0_MASK	0x4000U
#define   SMMU500_SMMU_CB5_TCR2_TBI1_WIDTH	1
#define   SMMU500_SMMU_CB5_TCR2_TBI1_SHIFT	6
#define   SMMU500_SMMU_CB5_TCR2_TBI1_MASK	0x40U
#define   SMMU500_SMMU_CB5_TCR2_TBI0_WIDTH	1
#define   SMMU500_SMMU_CB5_TCR2_TBI0_SHIFT	5
#define   SMMU500_SMMU_CB5_TCR2_TBI0_MASK	0x20U
#define   SMMU500_SMMU_CB5_TCR2_AS_WIDTH	1
#define   SMMU500_SMMU_CB5_TCR2_AS_SHIFT	4
#define   SMMU500_SMMU_CB5_TCR2_AS_MASK	0x10U
#define   SMMU500_SMMU_CB5_TCR2_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB5_TCR2_PASIZE_SHIFT	0
#define   SMMU500_SMMU_CB5_TCR2_PASIZE_MASK	0x7U

#define R_SMMU500_SMMU_CB5_TTBR0_LOW	0x15020
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB5_TTBR0_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB5_TTBR0_HIGH	0x15024
#define   SMMU500_SMMU_CB5_TTBR0_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB5_TTBR0_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB5_TTBR0_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB5_TTBR0_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB5_TTBR0_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB5_TTBR0_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB5_TTBR1_LOW	0x15028
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB5_TTBR1_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB5_TTBR1_HIGH	0x1502c
#define   SMMU500_SMMU_CB5_TTBR1_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB5_TTBR1_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB5_TTBR1_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB5_TTBR1_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB5_TTBR1_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB5_TTBR1_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB5_TCR_LPAE	0x15030
#define   SMMU500_SMMU_CB5_TCR_LPAE_EAE_WIDTH	1
#define   SMMU500_SMMU_CB5_TCR_LPAE_EAE_SHIFT	31
#define   SMMU500_SMMU_CB5_TCR_LPAE_EAE_MASK	0x80000000U
#define   SMMU500_SMMU_CB5_TCR_LPAE_NSCFG1_TG1_WIDTH	1
#define   SMMU500_SMMU_CB5_TCR_LPAE_NSCFG1_TG1_SHIFT	30
#define   SMMU500_SMMU_CB5_TCR_LPAE_NSCFG1_TG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB5_TCR_LPAE_SH1_WIDTH	2
#define   SMMU500_SMMU_CB5_TCR_LPAE_SH1_SHIFT	28
#define   SMMU500_SMMU_CB5_TCR_LPAE_SH1_MASK	0x30000000U
#define   SMMU500_SMMU_CB5_TCR_LPAE_ORGN1_WIDTH	2
#define   SMMU500_SMMU_CB5_TCR_LPAE_ORGN1_SHIFT	26
#define   SMMU500_SMMU_CB5_TCR_LPAE_ORGN1_MASK	0xc000000U
#define   SMMU500_SMMU_CB5_TCR_LPAE_IRGN1_WIDTH	2
#define   SMMU500_SMMU_CB5_TCR_LPAE_IRGN1_SHIFT	24
#define   SMMU500_SMMU_CB5_TCR_LPAE_IRGN1_MASK	0x3000000U
#define   SMMU500_SMMU_CB5_TCR_LPAE_EPD1_WIDTH	1
#define   SMMU500_SMMU_CB5_TCR_LPAE_EPD1_SHIFT	23
#define   SMMU500_SMMU_CB5_TCR_LPAE_EPD1_MASK	0x800000U
#define   SMMU500_SMMU_CB5_TCR_LPAE_A1_WIDTH	1
#define   SMMU500_SMMU_CB5_TCR_LPAE_A1_SHIFT	22
#define   SMMU500_SMMU_CB5_TCR_LPAE_A1_MASK	0x400000U
#define   SMMU500_SMMU_CB5_TCR_LPAE_T1SZ_5_3_WIDTH	3
#define   SMMU500_SMMU_CB5_TCR_LPAE_T1SZ_5_3_SHIFT	19
#define   SMMU500_SMMU_CB5_TCR_LPAE_T1SZ_5_3_MASK	0x380000U
#define   SMMU500_SMMU_CB5_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB5_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT	16
#define   SMMU500_SMMU_CB5_TCR_LPAE_T1SZ_2_0_PASIZE_MASK	0x70000U
#define   SMMU500_SMMU_CB5_TCR_LPAE_NSCFG0_TG0_WIDTH	1
#define   SMMU500_SMMU_CB5_TCR_LPAE_NSCFG0_TG0_SHIFT	14
#define   SMMU500_SMMU_CB5_TCR_LPAE_NSCFG0_TG0_MASK	0x4000U
#define   SMMU500_SMMU_CB5_TCR_LPAE_SH0_WIDTH	2
#define   SMMU500_SMMU_CB5_TCR_LPAE_SH0_SHIFT	12
#define   SMMU500_SMMU_CB5_TCR_LPAE_SH0_MASK	0x3000U
#define   SMMU500_SMMU_CB5_TCR_LPAE_ORGN0_WIDTH	2
#define   SMMU500_SMMU_CB5_TCR_LPAE_ORGN0_SHIFT	10
#define   SMMU500_SMMU_CB5_TCR_LPAE_ORGN0_MASK	0xc00U
#define   SMMU500_SMMU_CB5_TCR_LPAE_IRGN0_WIDTH	2
#define   SMMU500_SMMU_CB5_TCR_LPAE_IRGN0_SHIFT	8
#define   SMMU500_SMMU_CB5_TCR_LPAE_IRGN0_MASK	0x300U
#define   SMMU500_SMMU_CB5_TCR_LPAE_SL0_1_EPD0_WIDTH	1
#define   SMMU500_SMMU_CB5_TCR_LPAE_SL0_1_EPD0_SHIFT	7
#define   SMMU500_SMMU_CB5_TCR_LPAE_SL0_1_EPD0_MASK	0x80U
#define   SMMU500_SMMU_CB5_TCR_LPAE_SL0_0_WIDTH	1
#define   SMMU500_SMMU_CB5_TCR_LPAE_SL0_0_SHIFT	6
#define   SMMU500_SMMU_CB5_TCR_LPAE_SL0_0_MASK	0x40U
#define   SMMU500_SMMU_CB5_TCR_LPAE_PD1_T0SZ_5_WIDTH	1
#define   SMMU500_SMMU_CB5_TCR_LPAE_PD1_T0SZ_5_SHIFT	5
#define   SMMU500_SMMU_CB5_TCR_LPAE_PD1_T0SZ_5_MASK	0x20U
#define   SMMU500_SMMU_CB5_TCR_LPAE_S_PD0_T0SZ_4_WIDTH	1
#define   SMMU500_SMMU_CB5_TCR_LPAE_S_PD0_T0SZ_4_SHIFT	4
#define   SMMU500_SMMU_CB5_TCR_LPAE_S_PD0_T0SZ_4_MASK	0x10U
#define   SMMU500_SMMU_CB5_TCR_LPAE_T0SZ_3_0_WIDTH	4
#define   SMMU500_SMMU_CB5_TCR_LPAE_T0SZ_3_0_SHIFT	0
#define   SMMU500_SMMU_CB5_TCR_LPAE_T0SZ_3_0_MASK	0xfU

#define R_SMMU500_SMMU_CB5_CONTEXTIDR	0x15034
#define   SMMU500_SMMU_CB5_CONTEXTIDR_PROCID_WIDTH	24
#define   SMMU500_SMMU_CB5_CONTEXTIDR_PROCID_SHIFT	8
#define   SMMU500_SMMU_CB5_CONTEXTIDR_PROCID_MASK	0xffffff00U
#define   SMMU500_SMMU_CB5_CONTEXTIDR_ASID_WIDTH	8
#define   SMMU500_SMMU_CB5_CONTEXTIDR_ASID_SHIFT	0
#define   SMMU500_SMMU_CB5_CONTEXTIDR_ASID_MASK	0xffU

#define R_SMMU500_SMMU_CB5_PRRR_MAIR0	0x15038
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS7_WIDTH	1
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS7_SHIFT	31
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS7_MASK	0x80000000U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS6_WIDTH	1
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS6_SHIFT	30
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS6_MASK	0x40000000U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS5_WIDTH	1
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS5_SHIFT	29
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS5_MASK	0x20000000U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS4_WIDTH	1
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS4_SHIFT	28
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS4_MASK	0x10000000U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS3_WIDTH	1
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS3_SHIFT	27
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS3_MASK	0x8000000U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS2_WIDTH	1
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS2_SHIFT	26
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS2_MASK	0x4000000U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS1_WIDTH	1
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS1_SHIFT	25
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS1_MASK	0x2000000U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS0_WIDTH	1
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS0_SHIFT	24
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NOS0_MASK	0x1000000U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NS1_WIDTH	1
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NS1_SHIFT	19
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NS1_MASK	0x80000U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NS0_WIDTH	1
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NS0_SHIFT	18
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_NS0_MASK	0x40000U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_DS1_WIDTH	1
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_DS1_SHIFT	17
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_DS1_MASK	0x20000U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_DS0_WIDTH	1
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_DS0_SHIFT	16
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_DS0_MASK	0x10000U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR7_WIDTH	2
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR7_SHIFT	14
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR7_MASK	0xc000U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR6_WIDTH	2
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR6_SHIFT	12
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR6_MASK	0x3000U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR5_WIDTH	2
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR5_SHIFT	10
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR5_MASK	0xc00U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR4_WIDTH	2
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR4_SHIFT	8
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR4_MASK	0x300U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR3_WIDTH	2
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR3_SHIFT	6
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR3_MASK	0xc0U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR2_WIDTH	2
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR2_SHIFT	4
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR2_MASK	0x30U
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR1_WIDTH	2
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR1_SHIFT	2
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR1_MASK	0xcU
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR0_WIDTH	2
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR0_SHIFT	0
#define   SMMU500_SMMU_CB5_PRRR_MAIR0_TR0_MASK	0x3U

#define R_SMMU500_SMMU_CB5_NMRR_MAIR1	0x1503c
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR7_WIDTH	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR7_SHIFT	30
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR7_MASK	0xc0000000U
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR6_WIDTH	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR6_SHIFT	28
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR6_MASK	0x30000000U
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR5_WIDTH	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR5_SHIFT	26
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR5_MASK	0xc000000U
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR4_WIDTH	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR4_SHIFT	24
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR4_MASK	0x3000000U
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR3_WIDTH	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR3_SHIFT	22
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR3_MASK	0xc00000U
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR2_WIDTH	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR2_SHIFT	20
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR2_MASK	0x300000U
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR1_WIDTH	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR1_SHIFT	18
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR1_MASK	0xc0000U
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR0_WIDTH	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR0_SHIFT	16
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_OR0_MASK	0x30000U
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR7_WIDTH	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR7_SHIFT	14
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR7_MASK	0xc000U
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR6_WIDTH	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR6_SHIFT	12
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR6_MASK	0x3000U
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR5_WIDTH	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR5_SHIFT	10
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR5_MASK	0xc00U
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR4_WIDTH	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR4_SHIFT	8
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR4_MASK	0x300U
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR3_WIDTH	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR3_SHIFT	6
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR3_MASK	0xc0U
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR2_WIDTH	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR2_SHIFT	4
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR2_MASK	0x30U
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR1_WIDTH	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR1_SHIFT	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR1_MASK	0xcU
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR0_WIDTH	2
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR0_SHIFT	0
#define   SMMU500_SMMU_CB5_NMRR_MAIR1_IR0_MASK	0x3U

#define R_SMMU500_SMMU_CB5_FSR	0x15058
#define   SMMU500_SMMU_CB5_FSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_CB5_FSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_CB5_FSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_CB5_FSR_SS_WIDTH	1
#define   SMMU500_SMMU_CB5_FSR_SS_SHIFT	30
#define   SMMU500_SMMU_CB5_FSR_SS_MASK	0x40000000U
#define   SMMU500_SMMU_CB5_FSR_FORMAT_WIDTH	2
#define   SMMU500_SMMU_CB5_FSR_FORMAT_SHIFT	9
#define   SMMU500_SMMU_CB5_FSR_FORMAT_MASK	0x600U
#define   SMMU500_SMMU_CB5_FSR_UUT_WIDTH	1
#define   SMMU500_SMMU_CB5_FSR_UUT_SHIFT	8
#define   SMMU500_SMMU_CB5_FSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_CB5_FSR_ASF_WIDTH	1
#define   SMMU500_SMMU_CB5_FSR_ASF_SHIFT	7
#define   SMMU500_SMMU_CB5_FSR_ASF_MASK	0x80U
#define   SMMU500_SMMU_CB5_FSR_TLBLKF_WIDTH	1
#define   SMMU500_SMMU_CB5_FSR_TLBLKF_SHIFT	6
#define   SMMU500_SMMU_CB5_FSR_TLBLKF_MASK	0x40U
#define   SMMU500_SMMU_CB5_FSR_TLBMCF_WIDTH	1
#define   SMMU500_SMMU_CB5_FSR_TLBMCF_SHIFT	5
#define   SMMU500_SMMU_CB5_FSR_TLBMCF_MASK	0x20U
#define   SMMU500_SMMU_CB5_FSR_EF_WIDTH	1
#define   SMMU500_SMMU_CB5_FSR_EF_SHIFT	4
#define   SMMU500_SMMU_CB5_FSR_EF_MASK	0x10U
#define   SMMU500_SMMU_CB5_FSR_PF_WIDTH	1
#define   SMMU500_SMMU_CB5_FSR_PF_SHIFT	3
#define   SMMU500_SMMU_CB5_FSR_PF_MASK	0x8U
#define   SMMU500_SMMU_CB5_FSR_AFF_WIDTH	1
#define   SMMU500_SMMU_CB5_FSR_AFF_SHIFT	2
#define   SMMU500_SMMU_CB5_FSR_AFF_MASK	0x4U
#define   SMMU500_SMMU_CB5_FSR_TF_WIDTH	1
#define   SMMU500_SMMU_CB5_FSR_TF_SHIFT	1
#define   SMMU500_SMMU_CB5_FSR_TF_MASK	0x2U

#define R_SMMU500_SMMU_CB5_FSRRESTORE	0x1505c
#define   SMMU500_SMMU_CB5_FSRRESTORE_BITS_WIDTH	32
#define   SMMU500_SMMU_CB5_FSRRESTORE_BITS_SHIFT	0
#define   SMMU500_SMMU_CB5_FSRRESTORE_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB5_FAR_LOW	0x15060
#define   SMMU500_SMMU_CB5_FAR_LOW_BITS_WIDTH	32
#define   SMMU500_SMMU_CB5_FAR_LOW_BITS_SHIFT	0
#define   SMMU500_SMMU_CB5_FAR_LOW_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB5_FAR_HIGH	0x15064
#define   SMMU500_SMMU_CB5_FAR_HIGH_BITS_WIDTH	17
#define   SMMU500_SMMU_CB5_FAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB5_FAR_HIGH_BITS_MASK	0x1ffffU

#define R_SMMU500_SMMU_CB5_FSYNR0	0x15068
#define   SMMU500_SMMU_CB5_FSYNR0_S1CBNDX_WIDTH	4
#define   SMMU500_SMMU_CB5_FSYNR0_S1CBNDX_SHIFT	16
#define   SMMU500_SMMU_CB5_FSYNR0_S1CBNDX_MASK	0xf0000U
#define   SMMU500_SMMU_CB5_FSYNR0_AFR_WIDTH	1
#define   SMMU500_SMMU_CB5_FSYNR0_AFR_SHIFT	11
#define   SMMU500_SMMU_CB5_FSYNR0_AFR_MASK	0x800U
#define   SMMU500_SMMU_CB5_FSYNR0_PTWF_WIDTH	1
#define   SMMU500_SMMU_CB5_FSYNR0_PTWF_SHIFT	10
#define   SMMU500_SMMU_CB5_FSYNR0_PTWF_MASK	0x400U
#define   SMMU500_SMMU_CB5_FSYNR0_ATOF_WIDTH	1
#define   SMMU500_SMMU_CB5_FSYNR0_ATOF_SHIFT	9
#define   SMMU500_SMMU_CB5_FSYNR0_ATOF_MASK	0x200U
#define   SMMU500_SMMU_CB5_FSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_CB5_FSYNR0_NSATTR_SHIFT	8
#define   SMMU500_SMMU_CB5_FSYNR0_NSATTR_MASK	0x100U
#define   SMMU500_SMMU_CB5_FSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_CB5_FSYNR0_IND_SHIFT	6
#define   SMMU500_SMMU_CB5_FSYNR0_IND_MASK	0x40U
#define   SMMU500_SMMU_CB5_FSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_CB5_FSYNR0_PNU_SHIFT	5
#define   SMMU500_SMMU_CB5_FSYNR0_PNU_MASK	0x20U
#define   SMMU500_SMMU_CB5_FSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_CB5_FSYNR0_WNR_SHIFT	4
#define   SMMU500_SMMU_CB5_FSYNR0_WNR_MASK	0x10U
#define   SMMU500_SMMU_CB5_FSYNR0_PLVL_WIDTH	2
#define   SMMU500_SMMU_CB5_FSYNR0_PLVL_SHIFT	0
#define   SMMU500_SMMU_CB5_FSYNR0_PLVL_MASK	0x3U

#define R_SMMU500_SMMU_CB5_IPAFAR_LOW	0x15070
#define   SMMU500_SMMU_CB5_IPAFAR_LOW_IPAFAR_L_WIDTH	20
#define   SMMU500_SMMU_CB5_IPAFAR_LOW_IPAFAR_L_SHIFT	12
#define   SMMU500_SMMU_CB5_IPAFAR_LOW_IPAFAR_L_MASK	0xfffff000U
#define   SMMU500_SMMU_CB5_IPAFAR_LOW_FAR_RO_WIDTH	12
#define   SMMU500_SMMU_CB5_IPAFAR_LOW_FAR_RO_SHIFT	0
#define   SMMU500_SMMU_CB5_IPAFAR_LOW_FAR_RO_MASK	0xfffU

#define R_SMMU500_SMMU_CB5_IPAFAR_HIGH	0x15074
#define   SMMU500_SMMU_CB5_IPAFAR_HIGH_BITS_WIDTH	16
#define   SMMU500_SMMU_CB5_IPAFAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB5_IPAFAR_HIGH_BITS_MASK	0xffffU

#define R_SMMU500_SMMU_CB5_TLBIVA_LOW	0x15600
#define   SMMU500_SMMU_CB5_TLBIVA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB5_TLBIVA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB5_TLBIVA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB5_TLBIVA_HIGH	0x15604
#define   SMMU500_SMMU_CB5_TLBIVA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB5_TLBIVA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB5_TLBIVA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB5_TLBIVA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB5_TLBIVA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB5_TLBIVA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB5_TLBIVAA_LOW	0x15608
#define   SMMU500_SMMU_CB5_TLBIVAA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB5_TLBIVAA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB5_TLBIVAA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB5_TLBIVAA_HIGH	0x1560c
#define   SMMU500_SMMU_CB5_TLBIVAA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB5_TLBIVAA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB5_TLBIVAA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB5_TLBIVAA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB5_TLBIVAA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB5_TLBIVAA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB5_TLBIASID	0x15610
#define   SMMU500_SMMU_CB5_TLBIASID_ASID_WIDTH	16
#define   SMMU500_SMMU_CB5_TLBIASID_ASID_SHIFT	0
#define   SMMU500_SMMU_CB5_TLBIASID_ASID_MASK	0xffffU

#define R_SMMU500_SMMU_CB5_TLBIALL	0x15618
#define   SMMU500_SMMU_CB5_TLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_CB5_TLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_CB5_TLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB5_TLBIVAL_LOW	0x15620
#define   SMMU500_SMMU_CB5_TLBIVAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB5_TLBIVAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB5_TLBIVAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB5_TLBIVAL_HIGH	0x15624
#define   SMMU500_SMMU_CB5_TLBIVAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB5_TLBIVAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB5_TLBIVAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB5_TLBIVAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB5_TLBIVAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB5_TLBIVAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB5_TLBIVAAL_LOW	0x15628
#define   SMMU500_SMMU_CB5_TLBIVAAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB5_TLBIVAAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB5_TLBIVAAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB5_TLBIVAAL_HIGH	0x1562c
#define   SMMU500_SMMU_CB5_TLBIVAAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB5_TLBIVAAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB5_TLBIVAAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB5_TLBIVAAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB5_TLBIVAAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB5_TLBIVAAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB5_TLBIIPAS2_LOW	0x15630
#define   SMMU500_SMMU_CB5_TLBIIPAS2_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB5_TLBIIPAS2_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB5_TLBIIPAS2_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB5_TLBIIPAS2_HIGH	0x15634
#define   SMMU500_SMMU_CB5_TLBIIPAS2_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB5_TLBIIPAS2_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB5_TLBIIPAS2_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB5_TLBIIPAS2L_LOW	0x15638
#define   SMMU500_SMMU_CB5_TLBIIPAS2L_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB5_TLBIIPAS2L_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB5_TLBIIPAS2L_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB5_TLBIIPAS2L_HIGH	0x1563c
#define   SMMU500_SMMU_CB5_TLBIIPAS2L_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB5_TLBIIPAS2L_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB5_TLBIIPAS2L_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB5_TLBSYNC	0x157f0
#define   SMMU500_SMMU_CB5_TLBSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_CB5_TLBSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_CB5_TLBSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB5_TLBSTATUS	0x157f4
#define   SMMU500_SMMU_CB5_TLBSTATUS_SACTIVE_WIDTH	1
#define   SMMU500_SMMU_CB5_TLBSTATUS_SACTIVE_SHIFT	0
#define   SMMU500_SMMU_CB5_TLBSTATUS_SACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_CB5_PMEVCNTR0	0x15e00
#define   SMMU500_SMMU_CB5_PMEVCNTR0_BITS_WIDTH	32
#define   SMMU500_SMMU_CB5_PMEVCNTR0_BITS_SHIFT	0
#define   SMMU500_SMMU_CB5_PMEVCNTR0_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB5_PMEVCNTR1	0x15e04
#define   SMMU500_SMMU_CB5_PMEVCNTR1_BITS_WIDTH	32
#define   SMMU500_SMMU_CB5_PMEVCNTR1_BITS_SHIFT	0
#define   SMMU500_SMMU_CB5_PMEVCNTR1_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB5_PMEVCNTR2	0x15e08
#define   SMMU500_SMMU_CB5_PMEVCNTR2_BITS_WIDTH	32
#define   SMMU500_SMMU_CB5_PMEVCNTR2_BITS_SHIFT	0
#define   SMMU500_SMMU_CB5_PMEVCNTR2_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB5_PMEVCNTR3	0x15e0c
#define   SMMU500_SMMU_CB5_PMEVCNTR3_BITS_WIDTH	32
#define   SMMU500_SMMU_CB5_PMEVCNTR3_BITS_SHIFT	0
#define   SMMU500_SMMU_CB5_PMEVCNTR3_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB5_PMEVTYPER0	0x15e80
#define   SMMU500_SMMU_CB5_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_SMMU_CB5_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_SMMU_CB5_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB5_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_SMMU_CB5_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_SMMU_CB5_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB5_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_SMMU_CB5_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_SMMU_CB5_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB5_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_SMMU_CB5_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_SMMU_CB5_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB5_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB5_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB5_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB5_PMEVTYPER1	0x15e84
#define   SMMU500_SMMU_CB5_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_SMMU_CB5_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_SMMU_CB5_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB5_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_SMMU_CB5_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_SMMU_CB5_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB5_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_SMMU_CB5_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_SMMU_CB5_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB5_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_SMMU_CB5_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_SMMU_CB5_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB5_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB5_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB5_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB5_PMEVTYPER2	0x15e88
#define   SMMU500_SMMU_CB5_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_SMMU_CB5_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_SMMU_CB5_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB5_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_SMMU_CB5_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_SMMU_CB5_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB5_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_SMMU_CB5_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_SMMU_CB5_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB5_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_SMMU_CB5_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_SMMU_CB5_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB5_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB5_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB5_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB5_PMEVTYPER3	0x15e8c
#define   SMMU500_SMMU_CB5_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_SMMU_CB5_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_SMMU_CB5_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB5_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_SMMU_CB5_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_SMMU_CB5_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB5_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_SMMU_CB5_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_SMMU_CB5_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB5_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_SMMU_CB5_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_SMMU_CB5_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB5_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB5_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB5_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB5_PMCFGR	0x15f00
#define   SMMU500_SMMU_CB5_PMCFGR_NCG_WIDTH	8
#define   SMMU500_SMMU_CB5_PMCFGR_NCG_SHIFT	24
#define   SMMU500_SMMU_CB5_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_SMMU_CB5_PMCFGR_UEN_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCFGR_UEN_SHIFT	19
#define   SMMU500_SMMU_CB5_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_SMMU_CB5_PMCFGR_EX_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCFGR_EX_SHIFT	16
#define   SMMU500_SMMU_CB5_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_SMMU_CB5_PMCFGR_CCD_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCFGR_CCD_SHIFT	15
#define   SMMU500_SMMU_CB5_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_SMMU_CB5_PMCFGR_CC_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCFGR_CC_SHIFT	14
#define   SMMU500_SMMU_CB5_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_SMMU_CB5_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_SMMU_CB5_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_SMMU_CB5_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_SMMU_CB5_PMCFGR_N_WIDTH	8
#define   SMMU500_SMMU_CB5_PMCFGR_N_SHIFT	0
#define   SMMU500_SMMU_CB5_PMCFGR_N_MASK	0xffU

#define R_SMMU500_SMMU_CB5_PMCR	0x15f04
#define   SMMU500_SMMU_CB5_PMCR_IMP_WIDTH	8
#define   SMMU500_SMMU_CB5_PMCR_IMP_SHIFT	24
#define   SMMU500_SMMU_CB5_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_SMMU_CB5_PMCR_X_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCR_X_SHIFT	4
#define   SMMU500_SMMU_CB5_PMCR_X_MASK	0x10U
#define   SMMU500_SMMU_CB5_PMCR_P_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCR_P_SHIFT	1
#define   SMMU500_SMMU_CB5_PMCR_P_MASK	0x2U
#define   SMMU500_SMMU_CB5_PMCR_E_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCR_E_SHIFT	0
#define   SMMU500_SMMU_CB5_PMCR_E_MASK	0x1U

#define R_SMMU500_SMMU_CB5_PMCEID	0x15f20
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X12_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X12_SHIFT	17
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X12_MASK	0x20000U
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X11_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X11_SHIFT	16
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X11_MASK	0x10000U
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X10_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X10_SHIFT	15
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X10_MASK	0x8000U
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X0A_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X0A_SHIFT	9
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X0A_MASK	0x200U
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X09_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X09_SHIFT	8
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X09_MASK	0x100U
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X08_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X08_SHIFT	7
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X08_MASK	0x80U
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X01_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X01_SHIFT	1
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X01_MASK	0x2U
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X00_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X00_SHIFT	0
#define   SMMU500_SMMU_CB5_PMCEID_EVENT0X00_MASK	0x1U

#define R_SMMU500_SMMU_CB5_PMCNTENSE	0x15f40
#define   SMMU500_SMMU_CB5_PMCNTENSE_P3_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCNTENSE_P3_SHIFT	3
#define   SMMU500_SMMU_CB5_PMCNTENSE_P3_MASK	0x8U
#define   SMMU500_SMMU_CB5_PMCNTENSE_P2_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCNTENSE_P2_SHIFT	2
#define   SMMU500_SMMU_CB5_PMCNTENSE_P2_MASK	0x4U
#define   SMMU500_SMMU_CB5_PMCNTENSE_P1_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCNTENSE_P1_SHIFT	1
#define   SMMU500_SMMU_CB5_PMCNTENSE_P1_MASK	0x2U
#define   SMMU500_SMMU_CB5_PMCNTENSE_P0_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCNTENSE_P0_SHIFT	0
#define   SMMU500_SMMU_CB5_PMCNTENSE_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB5_PMCNTENCLR	0x15f44
#define   SMMU500_SMMU_CB5_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB5_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB5_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB5_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB5_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB5_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB5_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB5_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB5_PMCNTENSET	0x15f48
#define   SMMU500_SMMU_CB5_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB5_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB5_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB5_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB5_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB5_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB5_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB5_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB5_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB5_PMINTENCLR	0x15f4c
#define   SMMU500_SMMU_CB5_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB5_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB5_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB5_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB5_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB5_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB5_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB5_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB5_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB5_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB5_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB5_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB5_PMOVSCLR	0x15f50
#define   SMMU500_SMMU_CB5_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB5_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB5_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB5_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB5_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB5_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB5_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB5_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB5_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB5_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB5_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB5_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB5_PMOVSSET	0x15f58
#define   SMMU500_SMMU_CB5_PMOVSSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB5_PMOVSSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB5_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB5_PMOVSSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB5_PMOVSSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB5_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB5_PMOVSSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB5_PMOVSSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB5_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB5_PMOVSSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB5_PMOVSSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB5_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB5_PMAUTHSTATUS	0x15fb8
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_SMMU_CB5_PMAUTHSTATUS_NSE_MASK	0x1U

#define R_SMMU500_SMMU_CB6_SCTLR	0x16000
#define   SMMU500_SMMU_CB6_SCTLR_NSCFG_WIDTH	2
#define   SMMU500_SMMU_CB6_SCTLR_NSCFG_SHIFT	28
#define   SMMU500_SMMU_CB6_SCTLR_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_CB6_SCTLR_WACFG_WIDTH	2
#define   SMMU500_SMMU_CB6_SCTLR_WACFG_SHIFT	26
#define   SMMU500_SMMU_CB6_SCTLR_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_CB6_SCTLR_RACFG_WIDTH	2
#define   SMMU500_SMMU_CB6_SCTLR_RACFG_SHIFT	24
#define   SMMU500_SMMU_CB6_SCTLR_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_CB6_SCTLR_SHCFG_WIDTH	2
#define   SMMU500_SMMU_CB6_SCTLR_SHCFG_SHIFT	22
#define   SMMU500_SMMU_CB6_SCTLR_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_CB6_SCTLR_FB_WIDTH	1
#define   SMMU500_SMMU_CB6_SCTLR_FB_SHIFT	21
#define   SMMU500_SMMU_CB6_SCTLR_FB_MASK	0x200000U
#define   SMMU500_SMMU_CB6_SCTLR_MTCFG_WIDTH	1
#define   SMMU500_SMMU_CB6_SCTLR_MTCFG_SHIFT	20
#define   SMMU500_SMMU_CB6_SCTLR_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_CB6_SCTLR_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_CB6_SCTLR_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_CB6_SCTLR_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_CB6_SCTLR_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_CB6_SCTLR_TRANSIENTCFG_SHIFT	14
#define   SMMU500_SMMU_CB6_SCTLR_TRANSIENTCFG_MASK	0xc000U
#define   SMMU500_SMMU_CB6_SCTLR_PTW_WIDTH	1
#define   SMMU500_SMMU_CB6_SCTLR_PTW_SHIFT	13
#define   SMMU500_SMMU_CB6_SCTLR_PTW_MASK	0x2000U
#define   SMMU500_SMMU_CB6_SCTLR_ASIDPNE_WIDTH	1
#define   SMMU500_SMMU_CB6_SCTLR_ASIDPNE_SHIFT	12
#define   SMMU500_SMMU_CB6_SCTLR_ASIDPNE_MASK	0x1000U
#define   SMMU500_SMMU_CB6_SCTLR_UWXN_WIDTH	1
#define   SMMU500_SMMU_CB6_SCTLR_UWXN_SHIFT	10
#define   SMMU500_SMMU_CB6_SCTLR_UWXN_MASK	0x400U
#define   SMMU500_SMMU_CB6_SCTLR_WXN_WIDTH	1
#define   SMMU500_SMMU_CB6_SCTLR_WXN_SHIFT	9
#define   SMMU500_SMMU_CB6_SCTLR_WXN_MASK	0x200U
#define   SMMU500_SMMU_CB6_SCTLR_HUPCF_WIDTH	1
#define   SMMU500_SMMU_CB6_SCTLR_HUPCF_SHIFT	8
#define   SMMU500_SMMU_CB6_SCTLR_HUPCF_MASK	0x100U
#define   SMMU500_SMMU_CB6_SCTLR_CFCFG_WIDTH	1
#define   SMMU500_SMMU_CB6_SCTLR_CFCFG_SHIFT	7
#define   SMMU500_SMMU_CB6_SCTLR_CFCFG_MASK	0x80U
#define   SMMU500_SMMU_CB6_SCTLR_CFIE_WIDTH	1
#define   SMMU500_SMMU_CB6_SCTLR_CFIE_SHIFT	6
#define   SMMU500_SMMU_CB6_SCTLR_CFIE_MASK	0x40U
#define   SMMU500_SMMU_CB6_SCTLR_CFRE_WIDTH	1
#define   SMMU500_SMMU_CB6_SCTLR_CFRE_SHIFT	5
#define   SMMU500_SMMU_CB6_SCTLR_CFRE_MASK	0x20U
#define   SMMU500_SMMU_CB6_SCTLR_E_WIDTH	1
#define   SMMU500_SMMU_CB6_SCTLR_E_SHIFT	4
#define   SMMU500_SMMU_CB6_SCTLR_E_MASK	0x10U
#define   SMMU500_SMMU_CB6_SCTLR_AFFD_WIDTH	1
#define   SMMU500_SMMU_CB6_SCTLR_AFFD_SHIFT	3
#define   SMMU500_SMMU_CB6_SCTLR_AFFD_MASK	0x8U
#define   SMMU500_SMMU_CB6_SCTLR_AFE_WIDTH	1
#define   SMMU500_SMMU_CB6_SCTLR_AFE_SHIFT	2
#define   SMMU500_SMMU_CB6_SCTLR_AFE_MASK	0x4U
#define   SMMU500_SMMU_CB6_SCTLR_TRE_WIDTH	1
#define   SMMU500_SMMU_CB6_SCTLR_TRE_SHIFT	1
#define   SMMU500_SMMU_CB6_SCTLR_TRE_MASK	0x2U
#define   SMMU500_SMMU_CB6_SCTLR_M_WIDTH	1
#define   SMMU500_SMMU_CB6_SCTLR_M_SHIFT	0
#define   SMMU500_SMMU_CB6_SCTLR_M_MASK	0x1U

#define R_SMMU500_SMMU_CB6_ACTLR	0x16004
#define   SMMU500_SMMU_CB6_ACTLR_CPRE_WIDTH	1
#define   SMMU500_SMMU_CB6_ACTLR_CPRE_SHIFT	1
#define   SMMU500_SMMU_CB6_ACTLR_CPRE_MASK	0x2U
#define   SMMU500_SMMU_CB6_ACTLR_CMTLB_WIDTH	1
#define   SMMU500_SMMU_CB6_ACTLR_CMTLB_SHIFT	0
#define   SMMU500_SMMU_CB6_ACTLR_CMTLB_MASK	0x1U

#define R_SMMU500_SMMU_CB6_RESUME	0x16008
#define   SMMU500_SMMU_CB6_RESUME_TNR_WIDTH	1
#define   SMMU500_SMMU_CB6_RESUME_TNR_SHIFT	0
#define   SMMU500_SMMU_CB6_RESUME_TNR_MASK	0x1U

#define R_SMMU500_SMMU_CB6_TCR2	0x16010
#define   SMMU500_SMMU_CB6_TCR2_NSCFG1_WIDTH	1
#define   SMMU500_SMMU_CB6_TCR2_NSCFG1_SHIFT	30
#define   SMMU500_SMMU_CB6_TCR2_NSCFG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB6_TCR2_SEP_WIDTH	3
#define   SMMU500_SMMU_CB6_TCR2_SEP_SHIFT	15
#define   SMMU500_SMMU_CB6_TCR2_SEP_MASK	0x38000U
#define   SMMU500_SMMU_CB6_TCR2_NSCFG0_WIDTH	1
#define   SMMU500_SMMU_CB6_TCR2_NSCFG0_SHIFT	14
#define   SMMU500_SMMU_CB6_TCR2_NSCFG0_MASK	0x4000U
#define   SMMU500_SMMU_CB6_TCR2_TBI1_WIDTH	1
#define   SMMU500_SMMU_CB6_TCR2_TBI1_SHIFT	6
#define   SMMU500_SMMU_CB6_TCR2_TBI1_MASK	0x40U
#define   SMMU500_SMMU_CB6_TCR2_TBI0_WIDTH	1
#define   SMMU500_SMMU_CB6_TCR2_TBI0_SHIFT	5
#define   SMMU500_SMMU_CB6_TCR2_TBI0_MASK	0x20U
#define   SMMU500_SMMU_CB6_TCR2_AS_WIDTH	1
#define   SMMU500_SMMU_CB6_TCR2_AS_SHIFT	4
#define   SMMU500_SMMU_CB6_TCR2_AS_MASK	0x10U
#define   SMMU500_SMMU_CB6_TCR2_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB6_TCR2_PASIZE_SHIFT	0
#define   SMMU500_SMMU_CB6_TCR2_PASIZE_MASK	0x7U

#define R_SMMU500_SMMU_CB6_TTBR0_LOW	0x16020
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB6_TTBR0_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB6_TTBR0_HIGH	0x16024
#define   SMMU500_SMMU_CB6_TTBR0_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB6_TTBR0_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB6_TTBR0_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB6_TTBR0_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB6_TTBR0_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB6_TTBR0_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB6_TTBR1_LOW	0x16028
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB6_TTBR1_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB6_TTBR1_HIGH	0x1602c
#define   SMMU500_SMMU_CB6_TTBR1_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB6_TTBR1_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB6_TTBR1_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB6_TTBR1_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB6_TTBR1_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB6_TTBR1_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB6_TCR_LPAE	0x16030
#define   SMMU500_SMMU_CB6_TCR_LPAE_EAE_WIDTH	1
#define   SMMU500_SMMU_CB6_TCR_LPAE_EAE_SHIFT	31
#define   SMMU500_SMMU_CB6_TCR_LPAE_EAE_MASK	0x80000000U
#define   SMMU500_SMMU_CB6_TCR_LPAE_NSCFG1_TG1_WIDTH	1
#define   SMMU500_SMMU_CB6_TCR_LPAE_NSCFG1_TG1_SHIFT	30
#define   SMMU500_SMMU_CB6_TCR_LPAE_NSCFG1_TG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB6_TCR_LPAE_SH1_WIDTH	2
#define   SMMU500_SMMU_CB6_TCR_LPAE_SH1_SHIFT	28
#define   SMMU500_SMMU_CB6_TCR_LPAE_SH1_MASK	0x30000000U
#define   SMMU500_SMMU_CB6_TCR_LPAE_ORGN1_WIDTH	2
#define   SMMU500_SMMU_CB6_TCR_LPAE_ORGN1_SHIFT	26
#define   SMMU500_SMMU_CB6_TCR_LPAE_ORGN1_MASK	0xc000000U
#define   SMMU500_SMMU_CB6_TCR_LPAE_IRGN1_WIDTH	2
#define   SMMU500_SMMU_CB6_TCR_LPAE_IRGN1_SHIFT	24
#define   SMMU500_SMMU_CB6_TCR_LPAE_IRGN1_MASK	0x3000000U
#define   SMMU500_SMMU_CB6_TCR_LPAE_EPD1_WIDTH	1
#define   SMMU500_SMMU_CB6_TCR_LPAE_EPD1_SHIFT	23
#define   SMMU500_SMMU_CB6_TCR_LPAE_EPD1_MASK	0x800000U
#define   SMMU500_SMMU_CB6_TCR_LPAE_A1_WIDTH	1
#define   SMMU500_SMMU_CB6_TCR_LPAE_A1_SHIFT	22
#define   SMMU500_SMMU_CB6_TCR_LPAE_A1_MASK	0x400000U
#define   SMMU500_SMMU_CB6_TCR_LPAE_T1SZ_5_3_WIDTH	3
#define   SMMU500_SMMU_CB6_TCR_LPAE_T1SZ_5_3_SHIFT	19
#define   SMMU500_SMMU_CB6_TCR_LPAE_T1SZ_5_3_MASK	0x380000U
#define   SMMU500_SMMU_CB6_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB6_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT	16
#define   SMMU500_SMMU_CB6_TCR_LPAE_T1SZ_2_0_PASIZE_MASK	0x70000U
#define   SMMU500_SMMU_CB6_TCR_LPAE_NSCFG0_TG0_WIDTH	1
#define   SMMU500_SMMU_CB6_TCR_LPAE_NSCFG0_TG0_SHIFT	14
#define   SMMU500_SMMU_CB6_TCR_LPAE_NSCFG0_TG0_MASK	0x4000U
#define   SMMU500_SMMU_CB6_TCR_LPAE_SH0_WIDTH	2
#define   SMMU500_SMMU_CB6_TCR_LPAE_SH0_SHIFT	12
#define   SMMU500_SMMU_CB6_TCR_LPAE_SH0_MASK	0x3000U
#define   SMMU500_SMMU_CB6_TCR_LPAE_ORGN0_WIDTH	2
#define   SMMU500_SMMU_CB6_TCR_LPAE_ORGN0_SHIFT	10
#define   SMMU500_SMMU_CB6_TCR_LPAE_ORGN0_MASK	0xc00U
#define   SMMU500_SMMU_CB6_TCR_LPAE_IRGN0_WIDTH	2
#define   SMMU500_SMMU_CB6_TCR_LPAE_IRGN0_SHIFT	8
#define   SMMU500_SMMU_CB6_TCR_LPAE_IRGN0_MASK	0x300U
#define   SMMU500_SMMU_CB6_TCR_LPAE_SL0_1_EPD0_WIDTH	1
#define   SMMU500_SMMU_CB6_TCR_LPAE_SL0_1_EPD0_SHIFT	7
#define   SMMU500_SMMU_CB6_TCR_LPAE_SL0_1_EPD0_MASK	0x80U
#define   SMMU500_SMMU_CB6_TCR_LPAE_SL0_0_WIDTH	1
#define   SMMU500_SMMU_CB6_TCR_LPAE_SL0_0_SHIFT	6
#define   SMMU500_SMMU_CB6_TCR_LPAE_SL0_0_MASK	0x40U
#define   SMMU500_SMMU_CB6_TCR_LPAE_PD1_T0SZ_5_WIDTH	1
#define   SMMU500_SMMU_CB6_TCR_LPAE_PD1_T0SZ_5_SHIFT	5
#define   SMMU500_SMMU_CB6_TCR_LPAE_PD1_T0SZ_5_MASK	0x20U
#define   SMMU500_SMMU_CB6_TCR_LPAE_S_PD0_T0SZ_4_WIDTH	1
#define   SMMU500_SMMU_CB6_TCR_LPAE_S_PD0_T0SZ_4_SHIFT	4
#define   SMMU500_SMMU_CB6_TCR_LPAE_S_PD0_T0SZ_4_MASK	0x10U
#define   SMMU500_SMMU_CB6_TCR_LPAE_T0SZ_3_0_WIDTH	4
#define   SMMU500_SMMU_CB6_TCR_LPAE_T0SZ_3_0_SHIFT	0
#define   SMMU500_SMMU_CB6_TCR_LPAE_T0SZ_3_0_MASK	0xfU

#define R_SMMU500_SMMU_CB6_CONTEXTIDR	0x16034
#define   SMMU500_SMMU_CB6_CONTEXTIDR_PROCID_WIDTH	24
#define   SMMU500_SMMU_CB6_CONTEXTIDR_PROCID_SHIFT	8
#define   SMMU500_SMMU_CB6_CONTEXTIDR_PROCID_MASK	0xffffff00U
#define   SMMU500_SMMU_CB6_CONTEXTIDR_ASID_WIDTH	8
#define   SMMU500_SMMU_CB6_CONTEXTIDR_ASID_SHIFT	0
#define   SMMU500_SMMU_CB6_CONTEXTIDR_ASID_MASK	0xffU

#define R_SMMU500_SMMU_CB6_PRRR_MAIR0	0x16038
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS7_WIDTH	1
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS7_SHIFT	31
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS7_MASK	0x80000000U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS6_WIDTH	1
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS6_SHIFT	30
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS6_MASK	0x40000000U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS5_WIDTH	1
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS5_SHIFT	29
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS5_MASK	0x20000000U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS4_WIDTH	1
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS4_SHIFT	28
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS4_MASK	0x10000000U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS3_WIDTH	1
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS3_SHIFT	27
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS3_MASK	0x8000000U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS2_WIDTH	1
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS2_SHIFT	26
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS2_MASK	0x4000000U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS1_WIDTH	1
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS1_SHIFT	25
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS1_MASK	0x2000000U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS0_WIDTH	1
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS0_SHIFT	24
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NOS0_MASK	0x1000000U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NS1_WIDTH	1
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NS1_SHIFT	19
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NS1_MASK	0x80000U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NS0_WIDTH	1
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NS0_SHIFT	18
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_NS0_MASK	0x40000U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_DS1_WIDTH	1
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_DS1_SHIFT	17
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_DS1_MASK	0x20000U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_DS0_WIDTH	1
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_DS0_SHIFT	16
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_DS0_MASK	0x10000U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR7_WIDTH	2
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR7_SHIFT	14
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR7_MASK	0xc000U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR6_WIDTH	2
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR6_SHIFT	12
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR6_MASK	0x3000U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR5_WIDTH	2
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR5_SHIFT	10
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR5_MASK	0xc00U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR4_WIDTH	2
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR4_SHIFT	8
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR4_MASK	0x300U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR3_WIDTH	2
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR3_SHIFT	6
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR3_MASK	0xc0U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR2_WIDTH	2
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR2_SHIFT	4
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR2_MASK	0x30U
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR1_WIDTH	2
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR1_SHIFT	2
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR1_MASK	0xcU
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR0_WIDTH	2
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR0_SHIFT	0
#define   SMMU500_SMMU_CB6_PRRR_MAIR0_TR0_MASK	0x3U

#define R_SMMU500_SMMU_CB6_NMRR_MAIR1	0x1603c
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR7_WIDTH	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR7_SHIFT	30
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR7_MASK	0xc0000000U
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR6_WIDTH	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR6_SHIFT	28
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR6_MASK	0x30000000U
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR5_WIDTH	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR5_SHIFT	26
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR5_MASK	0xc000000U
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR4_WIDTH	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR4_SHIFT	24
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR4_MASK	0x3000000U
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR3_WIDTH	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR3_SHIFT	22
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR3_MASK	0xc00000U
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR2_WIDTH	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR2_SHIFT	20
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR2_MASK	0x300000U
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR1_WIDTH	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR1_SHIFT	18
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR1_MASK	0xc0000U
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR0_WIDTH	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR0_SHIFT	16
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_OR0_MASK	0x30000U
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR7_WIDTH	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR7_SHIFT	14
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR7_MASK	0xc000U
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR6_WIDTH	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR6_SHIFT	12
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR6_MASK	0x3000U
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR5_WIDTH	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR5_SHIFT	10
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR5_MASK	0xc00U
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR4_WIDTH	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR4_SHIFT	8
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR4_MASK	0x300U
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR3_WIDTH	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR3_SHIFT	6
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR3_MASK	0xc0U
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR2_WIDTH	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR2_SHIFT	4
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR2_MASK	0x30U
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR1_WIDTH	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR1_SHIFT	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR1_MASK	0xcU
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR0_WIDTH	2
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR0_SHIFT	0
#define   SMMU500_SMMU_CB6_NMRR_MAIR1_IR0_MASK	0x3U

#define R_SMMU500_SMMU_CB6_FSR	0x16058
#define   SMMU500_SMMU_CB6_FSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_CB6_FSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_CB6_FSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_CB6_FSR_SS_WIDTH	1
#define   SMMU500_SMMU_CB6_FSR_SS_SHIFT	30
#define   SMMU500_SMMU_CB6_FSR_SS_MASK	0x40000000U
#define   SMMU500_SMMU_CB6_FSR_FORMAT_WIDTH	2
#define   SMMU500_SMMU_CB6_FSR_FORMAT_SHIFT	9
#define   SMMU500_SMMU_CB6_FSR_FORMAT_MASK	0x600U
#define   SMMU500_SMMU_CB6_FSR_UUT_WIDTH	1
#define   SMMU500_SMMU_CB6_FSR_UUT_SHIFT	8
#define   SMMU500_SMMU_CB6_FSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_CB6_FSR_ASF_WIDTH	1
#define   SMMU500_SMMU_CB6_FSR_ASF_SHIFT	7
#define   SMMU500_SMMU_CB6_FSR_ASF_MASK	0x80U
#define   SMMU500_SMMU_CB6_FSR_TLBLKF_WIDTH	1
#define   SMMU500_SMMU_CB6_FSR_TLBLKF_SHIFT	6
#define   SMMU500_SMMU_CB6_FSR_TLBLKF_MASK	0x40U
#define   SMMU500_SMMU_CB6_FSR_TLBMCF_WIDTH	1
#define   SMMU500_SMMU_CB6_FSR_TLBMCF_SHIFT	5
#define   SMMU500_SMMU_CB6_FSR_TLBMCF_MASK	0x20U
#define   SMMU500_SMMU_CB6_FSR_EF_WIDTH	1
#define   SMMU500_SMMU_CB6_FSR_EF_SHIFT	4
#define   SMMU500_SMMU_CB6_FSR_EF_MASK	0x10U
#define   SMMU500_SMMU_CB6_FSR_PF_WIDTH	1
#define   SMMU500_SMMU_CB6_FSR_PF_SHIFT	3
#define   SMMU500_SMMU_CB6_FSR_PF_MASK	0x8U
#define   SMMU500_SMMU_CB6_FSR_AFF_WIDTH	1
#define   SMMU500_SMMU_CB6_FSR_AFF_SHIFT	2
#define   SMMU500_SMMU_CB6_FSR_AFF_MASK	0x4U
#define   SMMU500_SMMU_CB6_FSR_TF_WIDTH	1
#define   SMMU500_SMMU_CB6_FSR_TF_SHIFT	1
#define   SMMU500_SMMU_CB6_FSR_TF_MASK	0x2U

#define R_SMMU500_SMMU_CB6_FSRRESTORE	0x1605c
#define   SMMU500_SMMU_CB6_FSRRESTORE_BITS_WIDTH	32
#define   SMMU500_SMMU_CB6_FSRRESTORE_BITS_SHIFT	0
#define   SMMU500_SMMU_CB6_FSRRESTORE_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB6_FAR_LOW	0x16060
#define   SMMU500_SMMU_CB6_FAR_LOW_BITS_WIDTH	32
#define   SMMU500_SMMU_CB6_FAR_LOW_BITS_SHIFT	0
#define   SMMU500_SMMU_CB6_FAR_LOW_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB6_FAR_HIGH	0x16064
#define   SMMU500_SMMU_CB6_FAR_HIGH_BITS_WIDTH	17
#define   SMMU500_SMMU_CB6_FAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB6_FAR_HIGH_BITS_MASK	0x1ffffU

#define R_SMMU500_SMMU_CB6_FSYNR0	0x16068
#define   SMMU500_SMMU_CB6_FSYNR0_S1CBNDX_WIDTH	4
#define   SMMU500_SMMU_CB6_FSYNR0_S1CBNDX_SHIFT	16
#define   SMMU500_SMMU_CB6_FSYNR0_S1CBNDX_MASK	0xf0000U
#define   SMMU500_SMMU_CB6_FSYNR0_AFR_WIDTH	1
#define   SMMU500_SMMU_CB6_FSYNR0_AFR_SHIFT	11
#define   SMMU500_SMMU_CB6_FSYNR0_AFR_MASK	0x800U
#define   SMMU500_SMMU_CB6_FSYNR0_PTWF_WIDTH	1
#define   SMMU500_SMMU_CB6_FSYNR0_PTWF_SHIFT	10
#define   SMMU500_SMMU_CB6_FSYNR0_PTWF_MASK	0x400U
#define   SMMU500_SMMU_CB6_FSYNR0_ATOF_WIDTH	1
#define   SMMU500_SMMU_CB6_FSYNR0_ATOF_SHIFT	9
#define   SMMU500_SMMU_CB6_FSYNR0_ATOF_MASK	0x200U
#define   SMMU500_SMMU_CB6_FSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_CB6_FSYNR0_NSATTR_SHIFT	8
#define   SMMU500_SMMU_CB6_FSYNR0_NSATTR_MASK	0x100U
#define   SMMU500_SMMU_CB6_FSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_CB6_FSYNR0_IND_SHIFT	6
#define   SMMU500_SMMU_CB6_FSYNR0_IND_MASK	0x40U
#define   SMMU500_SMMU_CB6_FSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_CB6_FSYNR0_PNU_SHIFT	5
#define   SMMU500_SMMU_CB6_FSYNR0_PNU_MASK	0x20U
#define   SMMU500_SMMU_CB6_FSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_CB6_FSYNR0_WNR_SHIFT	4
#define   SMMU500_SMMU_CB6_FSYNR0_WNR_MASK	0x10U
#define   SMMU500_SMMU_CB6_FSYNR0_PLVL_WIDTH	2
#define   SMMU500_SMMU_CB6_FSYNR0_PLVL_SHIFT	0
#define   SMMU500_SMMU_CB6_FSYNR0_PLVL_MASK	0x3U

#define R_SMMU500_SMMU_CB6_IPAFAR_LOW	0x16070
#define   SMMU500_SMMU_CB6_IPAFAR_LOW_IPAFAR_L_WIDTH	20
#define   SMMU500_SMMU_CB6_IPAFAR_LOW_IPAFAR_L_SHIFT	12
#define   SMMU500_SMMU_CB6_IPAFAR_LOW_IPAFAR_L_MASK	0xfffff000U
#define   SMMU500_SMMU_CB6_IPAFAR_LOW_FAR_RO_WIDTH	12
#define   SMMU500_SMMU_CB6_IPAFAR_LOW_FAR_RO_SHIFT	0
#define   SMMU500_SMMU_CB6_IPAFAR_LOW_FAR_RO_MASK	0xfffU

#define R_SMMU500_SMMU_CB6_IPAFAR_HIGH	0x16074
#define   SMMU500_SMMU_CB6_IPAFAR_HIGH_BITS_WIDTH	16
#define   SMMU500_SMMU_CB6_IPAFAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB6_IPAFAR_HIGH_BITS_MASK	0xffffU

#define R_SMMU500_SMMU_CB6_TLBIVA_LOW	0x16600
#define   SMMU500_SMMU_CB6_TLBIVA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB6_TLBIVA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB6_TLBIVA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB6_TLBIVA_HIGH	0x16604
#define   SMMU500_SMMU_CB6_TLBIVA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB6_TLBIVA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB6_TLBIVA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB6_TLBIVA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB6_TLBIVA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB6_TLBIVA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB6_TLBIVAA_LOW	0x16608
#define   SMMU500_SMMU_CB6_TLBIVAA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB6_TLBIVAA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB6_TLBIVAA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB6_TLBIVAA_HIGH	0x1660c
#define   SMMU500_SMMU_CB6_TLBIVAA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB6_TLBIVAA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB6_TLBIVAA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB6_TLBIVAA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB6_TLBIVAA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB6_TLBIVAA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB6_TLBIASID	0x16610
#define   SMMU500_SMMU_CB6_TLBIASID_ASID_WIDTH	16
#define   SMMU500_SMMU_CB6_TLBIASID_ASID_SHIFT	0
#define   SMMU500_SMMU_CB6_TLBIASID_ASID_MASK	0xffffU

#define R_SMMU500_SMMU_CB6_TLBIALL	0x16618
#define   SMMU500_SMMU_CB6_TLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_CB6_TLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_CB6_TLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB6_TLBIVAL_LOW	0x16620
#define   SMMU500_SMMU_CB6_TLBIVAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB6_TLBIVAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB6_TLBIVAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB6_TLBIVAL_HIGH	0x16624
#define   SMMU500_SMMU_CB6_TLBIVAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB6_TLBIVAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB6_TLBIVAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB6_TLBIVAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB6_TLBIVAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB6_TLBIVAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB6_TLBIVAAL_LOW	0x16628
#define   SMMU500_SMMU_CB6_TLBIVAAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB6_TLBIVAAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB6_TLBIVAAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB6_TLBIVAAL_HIGH	0x1662c
#define   SMMU500_SMMU_CB6_TLBIVAAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB6_TLBIVAAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB6_TLBIVAAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB6_TLBIVAAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB6_TLBIVAAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB6_TLBIVAAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB6_TLBIIPAS2_LOW	0x16630
#define   SMMU500_SMMU_CB6_TLBIIPAS2_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB6_TLBIIPAS2_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB6_TLBIIPAS2_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB6_TLBIIPAS2_HIGH	0x16634
#define   SMMU500_SMMU_CB6_TLBIIPAS2_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB6_TLBIIPAS2_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB6_TLBIIPAS2_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB6_TLBIIPAS2L_LOW	0x16638
#define   SMMU500_SMMU_CB6_TLBIIPAS2L_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB6_TLBIIPAS2L_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB6_TLBIIPAS2L_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB6_TLBIIPAS2L_HIGH	0x1663c
#define   SMMU500_SMMU_CB6_TLBIIPAS2L_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB6_TLBIIPAS2L_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB6_TLBIIPAS2L_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB6_TLBSYNC	0x167f0
#define   SMMU500_SMMU_CB6_TLBSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_CB6_TLBSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_CB6_TLBSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB6_TLBSTATUS	0x167f4
#define   SMMU500_SMMU_CB6_TLBSTATUS_SACTIVE_WIDTH	1
#define   SMMU500_SMMU_CB6_TLBSTATUS_SACTIVE_SHIFT	0
#define   SMMU500_SMMU_CB6_TLBSTATUS_SACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_CB6_PMEVCNTR0	0x16e00
#define   SMMU500_SMMU_CB6_PMEVCNTR0_BITS_WIDTH	32
#define   SMMU500_SMMU_CB6_PMEVCNTR0_BITS_SHIFT	0
#define   SMMU500_SMMU_CB6_PMEVCNTR0_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB6_PMEVCNTR1	0x16e04
#define   SMMU500_SMMU_CB6_PMEVCNTR1_BITS_WIDTH	32
#define   SMMU500_SMMU_CB6_PMEVCNTR1_BITS_SHIFT	0
#define   SMMU500_SMMU_CB6_PMEVCNTR1_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB6_PMEVCNTR2	0x16e08
#define   SMMU500_SMMU_CB6_PMEVCNTR2_BITS_WIDTH	32
#define   SMMU500_SMMU_CB6_PMEVCNTR2_BITS_SHIFT	0
#define   SMMU500_SMMU_CB6_PMEVCNTR2_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB6_PMEVCNTR3	0x16e0c
#define   SMMU500_SMMU_CB6_PMEVCNTR3_BITS_WIDTH	32
#define   SMMU500_SMMU_CB6_PMEVCNTR3_BITS_SHIFT	0
#define   SMMU500_SMMU_CB6_PMEVCNTR3_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB6_PMEVTYPER0	0x16e80
#define   SMMU500_SMMU_CB6_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_SMMU_CB6_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_SMMU_CB6_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB6_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_SMMU_CB6_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_SMMU_CB6_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB6_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_SMMU_CB6_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_SMMU_CB6_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB6_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_SMMU_CB6_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_SMMU_CB6_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB6_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB6_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB6_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB6_PMEVTYPER1	0x16e84
#define   SMMU500_SMMU_CB6_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_SMMU_CB6_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_SMMU_CB6_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB6_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_SMMU_CB6_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_SMMU_CB6_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB6_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_SMMU_CB6_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_SMMU_CB6_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB6_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_SMMU_CB6_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_SMMU_CB6_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB6_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB6_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB6_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB6_PMEVTYPER2	0x16e88
#define   SMMU500_SMMU_CB6_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_SMMU_CB6_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_SMMU_CB6_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB6_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_SMMU_CB6_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_SMMU_CB6_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB6_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_SMMU_CB6_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_SMMU_CB6_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB6_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_SMMU_CB6_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_SMMU_CB6_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB6_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB6_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB6_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB6_PMEVTYPER3	0x16e8c
#define   SMMU500_SMMU_CB6_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_SMMU_CB6_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_SMMU_CB6_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB6_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_SMMU_CB6_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_SMMU_CB6_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB6_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_SMMU_CB6_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_SMMU_CB6_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB6_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_SMMU_CB6_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_SMMU_CB6_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB6_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB6_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB6_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB6_PMCFGR	0x16f00
#define   SMMU500_SMMU_CB6_PMCFGR_NCG_WIDTH	8
#define   SMMU500_SMMU_CB6_PMCFGR_NCG_SHIFT	24
#define   SMMU500_SMMU_CB6_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_SMMU_CB6_PMCFGR_UEN_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCFGR_UEN_SHIFT	19
#define   SMMU500_SMMU_CB6_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_SMMU_CB6_PMCFGR_EX_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCFGR_EX_SHIFT	16
#define   SMMU500_SMMU_CB6_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_SMMU_CB6_PMCFGR_CCD_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCFGR_CCD_SHIFT	15
#define   SMMU500_SMMU_CB6_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_SMMU_CB6_PMCFGR_CC_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCFGR_CC_SHIFT	14
#define   SMMU500_SMMU_CB6_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_SMMU_CB6_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_SMMU_CB6_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_SMMU_CB6_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_SMMU_CB6_PMCFGR_N_WIDTH	8
#define   SMMU500_SMMU_CB6_PMCFGR_N_SHIFT	0
#define   SMMU500_SMMU_CB6_PMCFGR_N_MASK	0xffU

#define R_SMMU500_SMMU_CB6_PMCR	0x16f04
#define   SMMU500_SMMU_CB6_PMCR_IMP_WIDTH	8
#define   SMMU500_SMMU_CB6_PMCR_IMP_SHIFT	24
#define   SMMU500_SMMU_CB6_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_SMMU_CB6_PMCR_X_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCR_X_SHIFT	4
#define   SMMU500_SMMU_CB6_PMCR_X_MASK	0x10U
#define   SMMU500_SMMU_CB6_PMCR_P_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCR_P_SHIFT	1
#define   SMMU500_SMMU_CB6_PMCR_P_MASK	0x2U
#define   SMMU500_SMMU_CB6_PMCR_E_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCR_E_SHIFT	0
#define   SMMU500_SMMU_CB6_PMCR_E_MASK	0x1U

#define R_SMMU500_SMMU_CB6_PMCEID	0x16f20
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X12_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X12_SHIFT	17
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X12_MASK	0x20000U
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X11_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X11_SHIFT	16
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X11_MASK	0x10000U
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X10_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X10_SHIFT	15
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X10_MASK	0x8000U
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X0A_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X0A_SHIFT	9
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X0A_MASK	0x200U
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X09_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X09_SHIFT	8
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X09_MASK	0x100U
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X08_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X08_SHIFT	7
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X08_MASK	0x80U
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X01_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X01_SHIFT	1
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X01_MASK	0x2U
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X00_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X00_SHIFT	0
#define   SMMU500_SMMU_CB6_PMCEID_EVENT0X00_MASK	0x1U

#define R_SMMU500_SMMU_CB6_PMCNTENSE	0x16f40
#define   SMMU500_SMMU_CB6_PMCNTENSE_P3_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCNTENSE_P3_SHIFT	3
#define   SMMU500_SMMU_CB6_PMCNTENSE_P3_MASK	0x8U
#define   SMMU500_SMMU_CB6_PMCNTENSE_P2_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCNTENSE_P2_SHIFT	2
#define   SMMU500_SMMU_CB6_PMCNTENSE_P2_MASK	0x4U
#define   SMMU500_SMMU_CB6_PMCNTENSE_P1_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCNTENSE_P1_SHIFT	1
#define   SMMU500_SMMU_CB6_PMCNTENSE_P1_MASK	0x2U
#define   SMMU500_SMMU_CB6_PMCNTENSE_P0_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCNTENSE_P0_SHIFT	0
#define   SMMU500_SMMU_CB6_PMCNTENSE_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB6_PMCNTENCLR	0x16f44
#define   SMMU500_SMMU_CB6_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB6_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB6_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB6_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB6_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB6_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB6_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB6_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB6_PMCNTENSET	0x16f48
#define   SMMU500_SMMU_CB6_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB6_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB6_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB6_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB6_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB6_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB6_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB6_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB6_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB6_PMINTENCLR	0x16f4c
#define   SMMU500_SMMU_CB6_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB6_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB6_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB6_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB6_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB6_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB6_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB6_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB6_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB6_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB6_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB6_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB6_PMOVSCLR	0x16f50
#define   SMMU500_SMMU_CB6_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB6_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB6_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB6_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB6_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB6_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB6_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB6_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB6_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB6_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB6_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB6_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB6_PMOVSSET	0x16f58
#define   SMMU500_SMMU_CB6_PMOVSSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB6_PMOVSSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB6_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB6_PMOVSSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB6_PMOVSSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB6_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB6_PMOVSSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB6_PMOVSSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB6_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB6_PMOVSSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB6_PMOVSSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB6_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB6_PMAUTHSTATUS	0x16fb8
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_SMMU_CB6_PMAUTHSTATUS_NSE_MASK	0x1U

#define R_SMMU500_SMMU_CB7_SCTLR	0x17000
#define   SMMU500_SMMU_CB7_SCTLR_NSCFG_WIDTH	2
#define   SMMU500_SMMU_CB7_SCTLR_NSCFG_SHIFT	28
#define   SMMU500_SMMU_CB7_SCTLR_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_CB7_SCTLR_WACFG_WIDTH	2
#define   SMMU500_SMMU_CB7_SCTLR_WACFG_SHIFT	26
#define   SMMU500_SMMU_CB7_SCTLR_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_CB7_SCTLR_RACFG_WIDTH	2
#define   SMMU500_SMMU_CB7_SCTLR_RACFG_SHIFT	24
#define   SMMU500_SMMU_CB7_SCTLR_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_CB7_SCTLR_SHCFG_WIDTH	2
#define   SMMU500_SMMU_CB7_SCTLR_SHCFG_SHIFT	22
#define   SMMU500_SMMU_CB7_SCTLR_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_CB7_SCTLR_FB_WIDTH	1
#define   SMMU500_SMMU_CB7_SCTLR_FB_SHIFT	21
#define   SMMU500_SMMU_CB7_SCTLR_FB_MASK	0x200000U
#define   SMMU500_SMMU_CB7_SCTLR_MTCFG_WIDTH	1
#define   SMMU500_SMMU_CB7_SCTLR_MTCFG_SHIFT	20
#define   SMMU500_SMMU_CB7_SCTLR_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_CB7_SCTLR_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_CB7_SCTLR_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_CB7_SCTLR_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_CB7_SCTLR_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_CB7_SCTLR_TRANSIENTCFG_SHIFT	14
#define   SMMU500_SMMU_CB7_SCTLR_TRANSIENTCFG_MASK	0xc000U
#define   SMMU500_SMMU_CB7_SCTLR_PTW_WIDTH	1
#define   SMMU500_SMMU_CB7_SCTLR_PTW_SHIFT	13
#define   SMMU500_SMMU_CB7_SCTLR_PTW_MASK	0x2000U
#define   SMMU500_SMMU_CB7_SCTLR_ASIDPNE_WIDTH	1
#define   SMMU500_SMMU_CB7_SCTLR_ASIDPNE_SHIFT	12
#define   SMMU500_SMMU_CB7_SCTLR_ASIDPNE_MASK	0x1000U
#define   SMMU500_SMMU_CB7_SCTLR_UWXN_WIDTH	1
#define   SMMU500_SMMU_CB7_SCTLR_UWXN_SHIFT	10
#define   SMMU500_SMMU_CB7_SCTLR_UWXN_MASK	0x400U
#define   SMMU500_SMMU_CB7_SCTLR_WXN_WIDTH	1
#define   SMMU500_SMMU_CB7_SCTLR_WXN_SHIFT	9
#define   SMMU500_SMMU_CB7_SCTLR_WXN_MASK	0x200U
#define   SMMU500_SMMU_CB7_SCTLR_HUPCF_WIDTH	1
#define   SMMU500_SMMU_CB7_SCTLR_HUPCF_SHIFT	8
#define   SMMU500_SMMU_CB7_SCTLR_HUPCF_MASK	0x100U
#define   SMMU500_SMMU_CB7_SCTLR_CFCFG_WIDTH	1
#define   SMMU500_SMMU_CB7_SCTLR_CFCFG_SHIFT	7
#define   SMMU500_SMMU_CB7_SCTLR_CFCFG_MASK	0x80U
#define   SMMU500_SMMU_CB7_SCTLR_CFIE_WIDTH	1
#define   SMMU500_SMMU_CB7_SCTLR_CFIE_SHIFT	6
#define   SMMU500_SMMU_CB7_SCTLR_CFIE_MASK	0x40U
#define   SMMU500_SMMU_CB7_SCTLR_CFRE_WIDTH	1
#define   SMMU500_SMMU_CB7_SCTLR_CFRE_SHIFT	5
#define   SMMU500_SMMU_CB7_SCTLR_CFRE_MASK	0x20U
#define   SMMU500_SMMU_CB7_SCTLR_E_WIDTH	1
#define   SMMU500_SMMU_CB7_SCTLR_E_SHIFT	4
#define   SMMU500_SMMU_CB7_SCTLR_E_MASK	0x10U
#define   SMMU500_SMMU_CB7_SCTLR_AFFD_WIDTH	1
#define   SMMU500_SMMU_CB7_SCTLR_AFFD_SHIFT	3
#define   SMMU500_SMMU_CB7_SCTLR_AFFD_MASK	0x8U
#define   SMMU500_SMMU_CB7_SCTLR_AFE_WIDTH	1
#define   SMMU500_SMMU_CB7_SCTLR_AFE_SHIFT	2
#define   SMMU500_SMMU_CB7_SCTLR_AFE_MASK	0x4U
#define   SMMU500_SMMU_CB7_SCTLR_TRE_WIDTH	1
#define   SMMU500_SMMU_CB7_SCTLR_TRE_SHIFT	1
#define   SMMU500_SMMU_CB7_SCTLR_TRE_MASK	0x2U
#define   SMMU500_SMMU_CB7_SCTLR_M_WIDTH	1
#define   SMMU500_SMMU_CB7_SCTLR_M_SHIFT	0
#define   SMMU500_SMMU_CB7_SCTLR_M_MASK	0x1U

#define R_SMMU500_SMMU_CB7_ACTLR	0x17004
#define   SMMU500_SMMU_CB7_ACTLR_CPRE_WIDTH	1
#define   SMMU500_SMMU_CB7_ACTLR_CPRE_SHIFT	1
#define   SMMU500_SMMU_CB7_ACTLR_CPRE_MASK	0x2U
#define   SMMU500_SMMU_CB7_ACTLR_CMTLB_WIDTH	1
#define   SMMU500_SMMU_CB7_ACTLR_CMTLB_SHIFT	0
#define   SMMU500_SMMU_CB7_ACTLR_CMTLB_MASK	0x1U

#define R_SMMU500_SMMU_CB7_RESUME	0x17008
#define   SMMU500_SMMU_CB7_RESUME_TNR_WIDTH	1
#define   SMMU500_SMMU_CB7_RESUME_TNR_SHIFT	0
#define   SMMU500_SMMU_CB7_RESUME_TNR_MASK	0x1U

#define R_SMMU500_SMMU_CB7_TCR2	0x17010
#define   SMMU500_SMMU_CB7_TCR2_NSCFG1_WIDTH	1
#define   SMMU500_SMMU_CB7_TCR2_NSCFG1_SHIFT	30
#define   SMMU500_SMMU_CB7_TCR2_NSCFG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB7_TCR2_SEP_WIDTH	3
#define   SMMU500_SMMU_CB7_TCR2_SEP_SHIFT	15
#define   SMMU500_SMMU_CB7_TCR2_SEP_MASK	0x38000U
#define   SMMU500_SMMU_CB7_TCR2_NSCFG0_WIDTH	1
#define   SMMU500_SMMU_CB7_TCR2_NSCFG0_SHIFT	14
#define   SMMU500_SMMU_CB7_TCR2_NSCFG0_MASK	0x4000U
#define   SMMU500_SMMU_CB7_TCR2_TBI1_WIDTH	1
#define   SMMU500_SMMU_CB7_TCR2_TBI1_SHIFT	6
#define   SMMU500_SMMU_CB7_TCR2_TBI1_MASK	0x40U
#define   SMMU500_SMMU_CB7_TCR2_TBI0_WIDTH	1
#define   SMMU500_SMMU_CB7_TCR2_TBI0_SHIFT	5
#define   SMMU500_SMMU_CB7_TCR2_TBI0_MASK	0x20U
#define   SMMU500_SMMU_CB7_TCR2_AS_WIDTH	1
#define   SMMU500_SMMU_CB7_TCR2_AS_SHIFT	4
#define   SMMU500_SMMU_CB7_TCR2_AS_MASK	0x10U
#define   SMMU500_SMMU_CB7_TCR2_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB7_TCR2_PASIZE_SHIFT	0
#define   SMMU500_SMMU_CB7_TCR2_PASIZE_MASK	0x7U

#define R_SMMU500_SMMU_CB7_TTBR0_LOW	0x17020
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB7_TTBR0_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB7_TTBR0_HIGH	0x17024
#define   SMMU500_SMMU_CB7_TTBR0_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB7_TTBR0_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB7_TTBR0_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB7_TTBR0_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB7_TTBR0_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB7_TTBR0_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB7_TTBR1_LOW	0x17028
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB7_TTBR1_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB7_TTBR1_HIGH	0x1702c
#define   SMMU500_SMMU_CB7_TTBR1_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB7_TTBR1_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB7_TTBR1_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB7_TTBR1_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB7_TTBR1_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB7_TTBR1_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB7_TCR_LPAE	0x17030
#define   SMMU500_SMMU_CB7_TCR_LPAE_EAE_WIDTH	1
#define   SMMU500_SMMU_CB7_TCR_LPAE_EAE_SHIFT	31
#define   SMMU500_SMMU_CB7_TCR_LPAE_EAE_MASK	0x80000000U
#define   SMMU500_SMMU_CB7_TCR_LPAE_NSCFG1_TG1_WIDTH	1
#define   SMMU500_SMMU_CB7_TCR_LPAE_NSCFG1_TG1_SHIFT	30
#define   SMMU500_SMMU_CB7_TCR_LPAE_NSCFG1_TG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB7_TCR_LPAE_SH1_WIDTH	2
#define   SMMU500_SMMU_CB7_TCR_LPAE_SH1_SHIFT	28
#define   SMMU500_SMMU_CB7_TCR_LPAE_SH1_MASK	0x30000000U
#define   SMMU500_SMMU_CB7_TCR_LPAE_ORGN1_WIDTH	2
#define   SMMU500_SMMU_CB7_TCR_LPAE_ORGN1_SHIFT	26
#define   SMMU500_SMMU_CB7_TCR_LPAE_ORGN1_MASK	0xc000000U
#define   SMMU500_SMMU_CB7_TCR_LPAE_IRGN1_WIDTH	2
#define   SMMU500_SMMU_CB7_TCR_LPAE_IRGN1_SHIFT	24
#define   SMMU500_SMMU_CB7_TCR_LPAE_IRGN1_MASK	0x3000000U
#define   SMMU500_SMMU_CB7_TCR_LPAE_EPD1_WIDTH	1
#define   SMMU500_SMMU_CB7_TCR_LPAE_EPD1_SHIFT	23
#define   SMMU500_SMMU_CB7_TCR_LPAE_EPD1_MASK	0x800000U
#define   SMMU500_SMMU_CB7_TCR_LPAE_A1_WIDTH	1
#define   SMMU500_SMMU_CB7_TCR_LPAE_A1_SHIFT	22
#define   SMMU500_SMMU_CB7_TCR_LPAE_A1_MASK	0x400000U
#define   SMMU500_SMMU_CB7_TCR_LPAE_T1SZ_5_3_WIDTH	3
#define   SMMU500_SMMU_CB7_TCR_LPAE_T1SZ_5_3_SHIFT	19
#define   SMMU500_SMMU_CB7_TCR_LPAE_T1SZ_5_3_MASK	0x380000U
#define   SMMU500_SMMU_CB7_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB7_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT	16
#define   SMMU500_SMMU_CB7_TCR_LPAE_T1SZ_2_0_PASIZE_MASK	0x70000U
#define   SMMU500_SMMU_CB7_TCR_LPAE_NSCFG0_TG0_WIDTH	1
#define   SMMU500_SMMU_CB7_TCR_LPAE_NSCFG0_TG0_SHIFT	14
#define   SMMU500_SMMU_CB7_TCR_LPAE_NSCFG0_TG0_MASK	0x4000U
#define   SMMU500_SMMU_CB7_TCR_LPAE_SH0_WIDTH	2
#define   SMMU500_SMMU_CB7_TCR_LPAE_SH0_SHIFT	12
#define   SMMU500_SMMU_CB7_TCR_LPAE_SH0_MASK	0x3000U
#define   SMMU500_SMMU_CB7_TCR_LPAE_ORGN0_WIDTH	2
#define   SMMU500_SMMU_CB7_TCR_LPAE_ORGN0_SHIFT	10
#define   SMMU500_SMMU_CB7_TCR_LPAE_ORGN0_MASK	0xc00U
#define   SMMU500_SMMU_CB7_TCR_LPAE_IRGN0_WIDTH	2
#define   SMMU500_SMMU_CB7_TCR_LPAE_IRGN0_SHIFT	8
#define   SMMU500_SMMU_CB7_TCR_LPAE_IRGN0_MASK	0x300U
#define   SMMU500_SMMU_CB7_TCR_LPAE_SL0_1_EPD0_WIDTH	1
#define   SMMU500_SMMU_CB7_TCR_LPAE_SL0_1_EPD0_SHIFT	7
#define   SMMU500_SMMU_CB7_TCR_LPAE_SL0_1_EPD0_MASK	0x80U
#define   SMMU500_SMMU_CB7_TCR_LPAE_SL0_0_WIDTH	1
#define   SMMU500_SMMU_CB7_TCR_LPAE_SL0_0_SHIFT	6
#define   SMMU500_SMMU_CB7_TCR_LPAE_SL0_0_MASK	0x40U
#define   SMMU500_SMMU_CB7_TCR_LPAE_PD1_T0SZ_5_WIDTH	1
#define   SMMU500_SMMU_CB7_TCR_LPAE_PD1_T0SZ_5_SHIFT	5
#define   SMMU500_SMMU_CB7_TCR_LPAE_PD1_T0SZ_5_MASK	0x20U
#define   SMMU500_SMMU_CB7_TCR_LPAE_S_PD0_T0SZ_4_WIDTH	1
#define   SMMU500_SMMU_CB7_TCR_LPAE_S_PD0_T0SZ_4_SHIFT	4
#define   SMMU500_SMMU_CB7_TCR_LPAE_S_PD0_T0SZ_4_MASK	0x10U
#define   SMMU500_SMMU_CB7_TCR_LPAE_T0SZ_3_0_WIDTH	4
#define   SMMU500_SMMU_CB7_TCR_LPAE_T0SZ_3_0_SHIFT	0
#define   SMMU500_SMMU_CB7_TCR_LPAE_T0SZ_3_0_MASK	0xfU

#define R_SMMU500_SMMU_CB7_CONTEXTIDR	0x17034
#define   SMMU500_SMMU_CB7_CONTEXTIDR_PROCID_WIDTH	24
#define   SMMU500_SMMU_CB7_CONTEXTIDR_PROCID_SHIFT	8
#define   SMMU500_SMMU_CB7_CONTEXTIDR_PROCID_MASK	0xffffff00U
#define   SMMU500_SMMU_CB7_CONTEXTIDR_ASID_WIDTH	8
#define   SMMU500_SMMU_CB7_CONTEXTIDR_ASID_SHIFT	0
#define   SMMU500_SMMU_CB7_CONTEXTIDR_ASID_MASK	0xffU

#define R_SMMU500_SMMU_CB7_PRRR_MAIR0	0x17038
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS7_WIDTH	1
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS7_SHIFT	31
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS7_MASK	0x80000000U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS6_WIDTH	1
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS6_SHIFT	30
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS6_MASK	0x40000000U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS5_WIDTH	1
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS5_SHIFT	29
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS5_MASK	0x20000000U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS4_WIDTH	1
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS4_SHIFT	28
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS4_MASK	0x10000000U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS3_WIDTH	1
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS3_SHIFT	27
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS3_MASK	0x8000000U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS2_WIDTH	1
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS2_SHIFT	26
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS2_MASK	0x4000000U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS1_WIDTH	1
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS1_SHIFT	25
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS1_MASK	0x2000000U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS0_WIDTH	1
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS0_SHIFT	24
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NOS0_MASK	0x1000000U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NS1_WIDTH	1
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NS1_SHIFT	19
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NS1_MASK	0x80000U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NS0_WIDTH	1
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NS0_SHIFT	18
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_NS0_MASK	0x40000U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_DS1_WIDTH	1
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_DS1_SHIFT	17
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_DS1_MASK	0x20000U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_DS0_WIDTH	1
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_DS0_SHIFT	16
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_DS0_MASK	0x10000U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR7_WIDTH	2
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR7_SHIFT	14
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR7_MASK	0xc000U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR6_WIDTH	2
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR6_SHIFT	12
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR6_MASK	0x3000U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR5_WIDTH	2
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR5_SHIFT	10
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR5_MASK	0xc00U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR4_WIDTH	2
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR4_SHIFT	8
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR4_MASK	0x300U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR3_WIDTH	2
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR3_SHIFT	6
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR3_MASK	0xc0U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR2_WIDTH	2
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR2_SHIFT	4
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR2_MASK	0x30U
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR1_WIDTH	2
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR1_SHIFT	2
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR1_MASK	0xcU
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR0_WIDTH	2
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR0_SHIFT	0
#define   SMMU500_SMMU_CB7_PRRR_MAIR0_TR0_MASK	0x3U

#define R_SMMU500_SMMU_CB7_NMRR_MAIR1	0x1703c
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR7_WIDTH	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR7_SHIFT	30
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR7_MASK	0xc0000000U
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR6_WIDTH	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR6_SHIFT	28
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR6_MASK	0x30000000U
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR5_WIDTH	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR5_SHIFT	26
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR5_MASK	0xc000000U
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR4_WIDTH	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR4_SHIFT	24
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR4_MASK	0x3000000U
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR3_WIDTH	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR3_SHIFT	22
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR3_MASK	0xc00000U
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR2_WIDTH	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR2_SHIFT	20
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR2_MASK	0x300000U
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR1_WIDTH	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR1_SHIFT	18
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR1_MASK	0xc0000U
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR0_WIDTH	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR0_SHIFT	16
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_OR0_MASK	0x30000U
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR7_WIDTH	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR7_SHIFT	14
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR7_MASK	0xc000U
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR6_WIDTH	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR6_SHIFT	12
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR6_MASK	0x3000U
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR5_WIDTH	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR5_SHIFT	10
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR5_MASK	0xc00U
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR4_WIDTH	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR4_SHIFT	8
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR4_MASK	0x300U
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR3_WIDTH	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR3_SHIFT	6
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR3_MASK	0xc0U
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR2_WIDTH	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR2_SHIFT	4
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR2_MASK	0x30U
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR1_WIDTH	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR1_SHIFT	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR1_MASK	0xcU
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR0_WIDTH	2
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR0_SHIFT	0
#define   SMMU500_SMMU_CB7_NMRR_MAIR1_IR0_MASK	0x3U

#define R_SMMU500_SMMU_CB7_FSR	0x17058
#define   SMMU500_SMMU_CB7_FSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_CB7_FSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_CB7_FSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_CB7_FSR_SS_WIDTH	1
#define   SMMU500_SMMU_CB7_FSR_SS_SHIFT	30
#define   SMMU500_SMMU_CB7_FSR_SS_MASK	0x40000000U
#define   SMMU500_SMMU_CB7_FSR_FORMAT_WIDTH	2
#define   SMMU500_SMMU_CB7_FSR_FORMAT_SHIFT	9
#define   SMMU500_SMMU_CB7_FSR_FORMAT_MASK	0x600U
#define   SMMU500_SMMU_CB7_FSR_UUT_WIDTH	1
#define   SMMU500_SMMU_CB7_FSR_UUT_SHIFT	8
#define   SMMU500_SMMU_CB7_FSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_CB7_FSR_ASF_WIDTH	1
#define   SMMU500_SMMU_CB7_FSR_ASF_SHIFT	7
#define   SMMU500_SMMU_CB7_FSR_ASF_MASK	0x80U
#define   SMMU500_SMMU_CB7_FSR_TLBLKF_WIDTH	1
#define   SMMU500_SMMU_CB7_FSR_TLBLKF_SHIFT	6
#define   SMMU500_SMMU_CB7_FSR_TLBLKF_MASK	0x40U
#define   SMMU500_SMMU_CB7_FSR_TLBMCF_WIDTH	1
#define   SMMU500_SMMU_CB7_FSR_TLBMCF_SHIFT	5
#define   SMMU500_SMMU_CB7_FSR_TLBMCF_MASK	0x20U
#define   SMMU500_SMMU_CB7_FSR_EF_WIDTH	1
#define   SMMU500_SMMU_CB7_FSR_EF_SHIFT	4
#define   SMMU500_SMMU_CB7_FSR_EF_MASK	0x10U
#define   SMMU500_SMMU_CB7_FSR_PF_WIDTH	1
#define   SMMU500_SMMU_CB7_FSR_PF_SHIFT	3
#define   SMMU500_SMMU_CB7_FSR_PF_MASK	0x8U
#define   SMMU500_SMMU_CB7_FSR_AFF_WIDTH	1
#define   SMMU500_SMMU_CB7_FSR_AFF_SHIFT	2
#define   SMMU500_SMMU_CB7_FSR_AFF_MASK	0x4U
#define   SMMU500_SMMU_CB7_FSR_TF_WIDTH	1
#define   SMMU500_SMMU_CB7_FSR_TF_SHIFT	1
#define   SMMU500_SMMU_CB7_FSR_TF_MASK	0x2U

#define R_SMMU500_SMMU_CB7_FSRRESTORE	0x1705c
#define   SMMU500_SMMU_CB7_FSRRESTORE_BITS_WIDTH	32
#define   SMMU500_SMMU_CB7_FSRRESTORE_BITS_SHIFT	0
#define   SMMU500_SMMU_CB7_FSRRESTORE_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB7_FAR_LOW	0x17060
#define   SMMU500_SMMU_CB7_FAR_LOW_BITS_WIDTH	32
#define   SMMU500_SMMU_CB7_FAR_LOW_BITS_SHIFT	0
#define   SMMU500_SMMU_CB7_FAR_LOW_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB7_FAR_HIGH	0x17064
#define   SMMU500_SMMU_CB7_FAR_HIGH_BITS_WIDTH	17
#define   SMMU500_SMMU_CB7_FAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB7_FAR_HIGH_BITS_MASK	0x1ffffU

#define R_SMMU500_SMMU_CB7_FSYNR0	0x17068
#define   SMMU500_SMMU_CB7_FSYNR0_S1CBNDX_WIDTH	4
#define   SMMU500_SMMU_CB7_FSYNR0_S1CBNDX_SHIFT	16
#define   SMMU500_SMMU_CB7_FSYNR0_S1CBNDX_MASK	0xf0000U
#define   SMMU500_SMMU_CB7_FSYNR0_AFR_WIDTH	1
#define   SMMU500_SMMU_CB7_FSYNR0_AFR_SHIFT	11
#define   SMMU500_SMMU_CB7_FSYNR0_AFR_MASK	0x800U
#define   SMMU500_SMMU_CB7_FSYNR0_PTWF_WIDTH	1
#define   SMMU500_SMMU_CB7_FSYNR0_PTWF_SHIFT	10
#define   SMMU500_SMMU_CB7_FSYNR0_PTWF_MASK	0x400U
#define   SMMU500_SMMU_CB7_FSYNR0_ATOF_WIDTH	1
#define   SMMU500_SMMU_CB7_FSYNR0_ATOF_SHIFT	9
#define   SMMU500_SMMU_CB7_FSYNR0_ATOF_MASK	0x200U
#define   SMMU500_SMMU_CB7_FSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_CB7_FSYNR0_NSATTR_SHIFT	8
#define   SMMU500_SMMU_CB7_FSYNR0_NSATTR_MASK	0x100U
#define   SMMU500_SMMU_CB7_FSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_CB7_FSYNR0_IND_SHIFT	6
#define   SMMU500_SMMU_CB7_FSYNR0_IND_MASK	0x40U
#define   SMMU500_SMMU_CB7_FSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_CB7_FSYNR0_PNU_SHIFT	5
#define   SMMU500_SMMU_CB7_FSYNR0_PNU_MASK	0x20U
#define   SMMU500_SMMU_CB7_FSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_CB7_FSYNR0_WNR_SHIFT	4
#define   SMMU500_SMMU_CB7_FSYNR0_WNR_MASK	0x10U
#define   SMMU500_SMMU_CB7_FSYNR0_PLVL_WIDTH	2
#define   SMMU500_SMMU_CB7_FSYNR0_PLVL_SHIFT	0
#define   SMMU500_SMMU_CB7_FSYNR0_PLVL_MASK	0x3U

#define R_SMMU500_SMMU_CB7_IPAFAR_LOW	0x17070
#define   SMMU500_SMMU_CB7_IPAFAR_LOW_IPAFAR_L_WIDTH	20
#define   SMMU500_SMMU_CB7_IPAFAR_LOW_IPAFAR_L_SHIFT	12
#define   SMMU500_SMMU_CB7_IPAFAR_LOW_IPAFAR_L_MASK	0xfffff000U
#define   SMMU500_SMMU_CB7_IPAFAR_LOW_FAR_RO_WIDTH	12
#define   SMMU500_SMMU_CB7_IPAFAR_LOW_FAR_RO_SHIFT	0
#define   SMMU500_SMMU_CB7_IPAFAR_LOW_FAR_RO_MASK	0xfffU

#define R_SMMU500_SMMU_CB7_IPAFAR_HIGH	0x17074
#define   SMMU500_SMMU_CB7_IPAFAR_HIGH_BITS_WIDTH	16
#define   SMMU500_SMMU_CB7_IPAFAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB7_IPAFAR_HIGH_BITS_MASK	0xffffU

#define R_SMMU500_SMMU_CB7_TLBIVA_LOW	0x17600
#define   SMMU500_SMMU_CB7_TLBIVA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB7_TLBIVA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB7_TLBIVA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB7_TLBIVA_HIGH	0x17604
#define   SMMU500_SMMU_CB7_TLBIVA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB7_TLBIVA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB7_TLBIVA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB7_TLBIVA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB7_TLBIVA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB7_TLBIVA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB7_TLBIVAA_LOW	0x17608
#define   SMMU500_SMMU_CB7_TLBIVAA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB7_TLBIVAA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB7_TLBIVAA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB7_TLBIVAA_HIGH	0x1760c
#define   SMMU500_SMMU_CB7_TLBIVAA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB7_TLBIVAA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB7_TLBIVAA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB7_TLBIVAA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB7_TLBIVAA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB7_TLBIVAA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB7_TLBIASID	0x17610
#define   SMMU500_SMMU_CB7_TLBIASID_ASID_WIDTH	16
#define   SMMU500_SMMU_CB7_TLBIASID_ASID_SHIFT	0
#define   SMMU500_SMMU_CB7_TLBIASID_ASID_MASK	0xffffU

#define R_SMMU500_SMMU_CB7_TLBIALL	0x17618
#define   SMMU500_SMMU_CB7_TLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_CB7_TLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_CB7_TLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB7_TLBIVAL_LOW	0x17620
#define   SMMU500_SMMU_CB7_TLBIVAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB7_TLBIVAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB7_TLBIVAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB7_TLBIVAL_HIGH	0x17624
#define   SMMU500_SMMU_CB7_TLBIVAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB7_TLBIVAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB7_TLBIVAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB7_TLBIVAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB7_TLBIVAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB7_TLBIVAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB7_TLBIVAAL_LOW	0x17628
#define   SMMU500_SMMU_CB7_TLBIVAAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB7_TLBIVAAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB7_TLBIVAAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB7_TLBIVAAL_HIGH	0x1762c
#define   SMMU500_SMMU_CB7_TLBIVAAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB7_TLBIVAAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB7_TLBIVAAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB7_TLBIVAAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB7_TLBIVAAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB7_TLBIVAAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB7_TLBIIPAS2_LOW	0x17630
#define   SMMU500_SMMU_CB7_TLBIIPAS2_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB7_TLBIIPAS2_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB7_TLBIIPAS2_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB7_TLBIIPAS2_HIGH	0x17634
#define   SMMU500_SMMU_CB7_TLBIIPAS2_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB7_TLBIIPAS2_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB7_TLBIIPAS2_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB7_TLBIIPAS2L_LOW	0x17638
#define   SMMU500_SMMU_CB7_TLBIIPAS2L_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB7_TLBIIPAS2L_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB7_TLBIIPAS2L_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB7_TLBIIPAS2L_HIGH	0x1763c
#define   SMMU500_SMMU_CB7_TLBIIPAS2L_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB7_TLBIIPAS2L_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB7_TLBIIPAS2L_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB7_TLBSYNC	0x177f0
#define   SMMU500_SMMU_CB7_TLBSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_CB7_TLBSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_CB7_TLBSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB7_TLBSTATUS	0x177f4
#define   SMMU500_SMMU_CB7_TLBSTATUS_SACTIVE_WIDTH	1
#define   SMMU500_SMMU_CB7_TLBSTATUS_SACTIVE_SHIFT	0
#define   SMMU500_SMMU_CB7_TLBSTATUS_SACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_CB7_PMEVCNTR0	0x17e00
#define   SMMU500_SMMU_CB7_PMEVCNTR0_BITS_WIDTH	32
#define   SMMU500_SMMU_CB7_PMEVCNTR0_BITS_SHIFT	0
#define   SMMU500_SMMU_CB7_PMEVCNTR0_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB7_PMEVCNTR1	0x17e04
#define   SMMU500_SMMU_CB7_PMEVCNTR1_BITS_WIDTH	32
#define   SMMU500_SMMU_CB7_PMEVCNTR1_BITS_SHIFT	0
#define   SMMU500_SMMU_CB7_PMEVCNTR1_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB7_PMEVCNTR2	0x17e08
#define   SMMU500_SMMU_CB7_PMEVCNTR2_BITS_WIDTH	32
#define   SMMU500_SMMU_CB7_PMEVCNTR2_BITS_SHIFT	0
#define   SMMU500_SMMU_CB7_PMEVCNTR2_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB7_PMEVCNTR3	0x17e0c
#define   SMMU500_SMMU_CB7_PMEVCNTR3_BITS_WIDTH	32
#define   SMMU500_SMMU_CB7_PMEVCNTR3_BITS_SHIFT	0
#define   SMMU500_SMMU_CB7_PMEVCNTR3_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB7_PMEVTYPER0	0x17e80
#define   SMMU500_SMMU_CB7_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_SMMU_CB7_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_SMMU_CB7_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB7_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_SMMU_CB7_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_SMMU_CB7_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB7_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_SMMU_CB7_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_SMMU_CB7_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB7_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_SMMU_CB7_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_SMMU_CB7_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB7_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB7_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB7_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB7_PMEVTYPER1	0x17e84
#define   SMMU500_SMMU_CB7_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_SMMU_CB7_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_SMMU_CB7_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB7_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_SMMU_CB7_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_SMMU_CB7_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB7_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_SMMU_CB7_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_SMMU_CB7_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB7_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_SMMU_CB7_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_SMMU_CB7_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB7_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB7_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB7_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB7_PMEVTYPER2	0x17e88
#define   SMMU500_SMMU_CB7_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_SMMU_CB7_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_SMMU_CB7_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB7_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_SMMU_CB7_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_SMMU_CB7_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB7_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_SMMU_CB7_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_SMMU_CB7_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB7_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_SMMU_CB7_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_SMMU_CB7_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB7_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB7_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB7_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB7_PMEVTYPER3	0x17e8c
#define   SMMU500_SMMU_CB7_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_SMMU_CB7_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_SMMU_CB7_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB7_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_SMMU_CB7_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_SMMU_CB7_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB7_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_SMMU_CB7_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_SMMU_CB7_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB7_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_SMMU_CB7_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_SMMU_CB7_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB7_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB7_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB7_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB7_PMCFGR	0x17f00
#define   SMMU500_SMMU_CB7_PMCFGR_NCG_WIDTH	8
#define   SMMU500_SMMU_CB7_PMCFGR_NCG_SHIFT	24
#define   SMMU500_SMMU_CB7_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_SMMU_CB7_PMCFGR_UEN_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCFGR_UEN_SHIFT	19
#define   SMMU500_SMMU_CB7_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_SMMU_CB7_PMCFGR_EX_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCFGR_EX_SHIFT	16
#define   SMMU500_SMMU_CB7_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_SMMU_CB7_PMCFGR_CCD_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCFGR_CCD_SHIFT	15
#define   SMMU500_SMMU_CB7_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_SMMU_CB7_PMCFGR_CC_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCFGR_CC_SHIFT	14
#define   SMMU500_SMMU_CB7_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_SMMU_CB7_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_SMMU_CB7_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_SMMU_CB7_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_SMMU_CB7_PMCFGR_N_WIDTH	8
#define   SMMU500_SMMU_CB7_PMCFGR_N_SHIFT	0
#define   SMMU500_SMMU_CB7_PMCFGR_N_MASK	0xffU

#define R_SMMU500_SMMU_CB7_PMCR	0x17f04
#define   SMMU500_SMMU_CB7_PMCR_IMP_WIDTH	8
#define   SMMU500_SMMU_CB7_PMCR_IMP_SHIFT	24
#define   SMMU500_SMMU_CB7_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_SMMU_CB7_PMCR_X_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCR_X_SHIFT	4
#define   SMMU500_SMMU_CB7_PMCR_X_MASK	0x10U
#define   SMMU500_SMMU_CB7_PMCR_P_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCR_P_SHIFT	1
#define   SMMU500_SMMU_CB7_PMCR_P_MASK	0x2U
#define   SMMU500_SMMU_CB7_PMCR_E_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCR_E_SHIFT	0
#define   SMMU500_SMMU_CB7_PMCR_E_MASK	0x1U

#define R_SMMU500_SMMU_CB7_PMCEID	0x17f20
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X12_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X12_SHIFT	17
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X12_MASK	0x20000U
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X11_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X11_SHIFT	16
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X11_MASK	0x10000U
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X10_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X10_SHIFT	15
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X10_MASK	0x8000U
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X0A_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X0A_SHIFT	9
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X0A_MASK	0x200U
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X09_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X09_SHIFT	8
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X09_MASK	0x100U
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X08_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X08_SHIFT	7
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X08_MASK	0x80U
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X01_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X01_SHIFT	1
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X01_MASK	0x2U
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X00_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X00_SHIFT	0
#define   SMMU500_SMMU_CB7_PMCEID_EVENT0X00_MASK	0x1U

#define R_SMMU500_SMMU_CB7_PMCNTENSE	0x17f40
#define   SMMU500_SMMU_CB7_PMCNTENSE_P3_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCNTENSE_P3_SHIFT	3
#define   SMMU500_SMMU_CB7_PMCNTENSE_P3_MASK	0x8U
#define   SMMU500_SMMU_CB7_PMCNTENSE_P2_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCNTENSE_P2_SHIFT	2
#define   SMMU500_SMMU_CB7_PMCNTENSE_P2_MASK	0x4U
#define   SMMU500_SMMU_CB7_PMCNTENSE_P1_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCNTENSE_P1_SHIFT	1
#define   SMMU500_SMMU_CB7_PMCNTENSE_P1_MASK	0x2U
#define   SMMU500_SMMU_CB7_PMCNTENSE_P0_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCNTENSE_P0_SHIFT	0
#define   SMMU500_SMMU_CB7_PMCNTENSE_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB7_PMCNTENCLR	0x17f44
#define   SMMU500_SMMU_CB7_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB7_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB7_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB7_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB7_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB7_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB7_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB7_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB7_PMCNTENSET	0x17f48
#define   SMMU500_SMMU_CB7_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB7_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB7_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB7_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB7_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB7_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB7_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB7_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB7_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB7_PMINTENCLR	0x17f4c
#define   SMMU500_SMMU_CB7_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB7_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB7_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB7_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB7_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB7_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB7_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB7_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB7_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB7_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB7_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB7_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB7_PMOVSCLR	0x17f50
#define   SMMU500_SMMU_CB7_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB7_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB7_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB7_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB7_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB7_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB7_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB7_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB7_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB7_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB7_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB7_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB7_PMOVSSET	0x17f58
#define   SMMU500_SMMU_CB7_PMOVSSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB7_PMOVSSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB7_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB7_PMOVSSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB7_PMOVSSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB7_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB7_PMOVSSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB7_PMOVSSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB7_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB7_PMOVSSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB7_PMOVSSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB7_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB7_PMAUTHSTATUS	0x17fb8
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_SMMU_CB7_PMAUTHSTATUS_NSE_MASK	0x1U

#define R_SMMU500_SMMU_CB8_SCTLR	0x18000
#define   SMMU500_SMMU_CB8_SCTLR_NSCFG_WIDTH	2
#define   SMMU500_SMMU_CB8_SCTLR_NSCFG_SHIFT	28
#define   SMMU500_SMMU_CB8_SCTLR_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_CB8_SCTLR_WACFG_WIDTH	2
#define   SMMU500_SMMU_CB8_SCTLR_WACFG_SHIFT	26
#define   SMMU500_SMMU_CB8_SCTLR_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_CB8_SCTLR_RACFG_WIDTH	2
#define   SMMU500_SMMU_CB8_SCTLR_RACFG_SHIFT	24
#define   SMMU500_SMMU_CB8_SCTLR_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_CB8_SCTLR_SHCFG_WIDTH	2
#define   SMMU500_SMMU_CB8_SCTLR_SHCFG_SHIFT	22
#define   SMMU500_SMMU_CB8_SCTLR_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_CB8_SCTLR_FB_WIDTH	1
#define   SMMU500_SMMU_CB8_SCTLR_FB_SHIFT	21
#define   SMMU500_SMMU_CB8_SCTLR_FB_MASK	0x200000U
#define   SMMU500_SMMU_CB8_SCTLR_MTCFG_WIDTH	1
#define   SMMU500_SMMU_CB8_SCTLR_MTCFG_SHIFT	20
#define   SMMU500_SMMU_CB8_SCTLR_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_CB8_SCTLR_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_CB8_SCTLR_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_CB8_SCTLR_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_CB8_SCTLR_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_CB8_SCTLR_TRANSIENTCFG_SHIFT	14
#define   SMMU500_SMMU_CB8_SCTLR_TRANSIENTCFG_MASK	0xc000U
#define   SMMU500_SMMU_CB8_SCTLR_PTW_WIDTH	1
#define   SMMU500_SMMU_CB8_SCTLR_PTW_SHIFT	13
#define   SMMU500_SMMU_CB8_SCTLR_PTW_MASK	0x2000U
#define   SMMU500_SMMU_CB8_SCTLR_ASIDPNE_WIDTH	1
#define   SMMU500_SMMU_CB8_SCTLR_ASIDPNE_SHIFT	12
#define   SMMU500_SMMU_CB8_SCTLR_ASIDPNE_MASK	0x1000U
#define   SMMU500_SMMU_CB8_SCTLR_UWXN_WIDTH	1
#define   SMMU500_SMMU_CB8_SCTLR_UWXN_SHIFT	10
#define   SMMU500_SMMU_CB8_SCTLR_UWXN_MASK	0x400U
#define   SMMU500_SMMU_CB8_SCTLR_WXN_WIDTH	1
#define   SMMU500_SMMU_CB8_SCTLR_WXN_SHIFT	9
#define   SMMU500_SMMU_CB8_SCTLR_WXN_MASK	0x200U
#define   SMMU500_SMMU_CB8_SCTLR_HUPCF_WIDTH	1
#define   SMMU500_SMMU_CB8_SCTLR_HUPCF_SHIFT	8
#define   SMMU500_SMMU_CB8_SCTLR_HUPCF_MASK	0x100U
#define   SMMU500_SMMU_CB8_SCTLR_CFCFG_WIDTH	1
#define   SMMU500_SMMU_CB8_SCTLR_CFCFG_SHIFT	7
#define   SMMU500_SMMU_CB8_SCTLR_CFCFG_MASK	0x80U
#define   SMMU500_SMMU_CB8_SCTLR_CFIE_WIDTH	1
#define   SMMU500_SMMU_CB8_SCTLR_CFIE_SHIFT	6
#define   SMMU500_SMMU_CB8_SCTLR_CFIE_MASK	0x40U
#define   SMMU500_SMMU_CB8_SCTLR_CFRE_WIDTH	1
#define   SMMU500_SMMU_CB8_SCTLR_CFRE_SHIFT	5
#define   SMMU500_SMMU_CB8_SCTLR_CFRE_MASK	0x20U
#define   SMMU500_SMMU_CB8_SCTLR_E_WIDTH	1
#define   SMMU500_SMMU_CB8_SCTLR_E_SHIFT	4
#define   SMMU500_SMMU_CB8_SCTLR_E_MASK	0x10U
#define   SMMU500_SMMU_CB8_SCTLR_AFFD_WIDTH	1
#define   SMMU500_SMMU_CB8_SCTLR_AFFD_SHIFT	3
#define   SMMU500_SMMU_CB8_SCTLR_AFFD_MASK	0x8U
#define   SMMU500_SMMU_CB8_SCTLR_AFE_WIDTH	1
#define   SMMU500_SMMU_CB8_SCTLR_AFE_SHIFT	2
#define   SMMU500_SMMU_CB8_SCTLR_AFE_MASK	0x4U
#define   SMMU500_SMMU_CB8_SCTLR_TRE_WIDTH	1
#define   SMMU500_SMMU_CB8_SCTLR_TRE_SHIFT	1
#define   SMMU500_SMMU_CB8_SCTLR_TRE_MASK	0x2U
#define   SMMU500_SMMU_CB8_SCTLR_M_WIDTH	1
#define   SMMU500_SMMU_CB8_SCTLR_M_SHIFT	0
#define   SMMU500_SMMU_CB8_SCTLR_M_MASK	0x1U

#define R_SMMU500_SMMU_CB8_ACTLR	0x18004
#define   SMMU500_SMMU_CB8_ACTLR_CPRE_WIDTH	1
#define   SMMU500_SMMU_CB8_ACTLR_CPRE_SHIFT	1
#define   SMMU500_SMMU_CB8_ACTLR_CPRE_MASK	0x2U
#define   SMMU500_SMMU_CB8_ACTLR_CMTLB_WIDTH	1
#define   SMMU500_SMMU_CB8_ACTLR_CMTLB_SHIFT	0
#define   SMMU500_SMMU_CB8_ACTLR_CMTLB_MASK	0x1U

#define R_SMMU500_SMMU_CB8_RESUME	0x18008
#define   SMMU500_SMMU_CB8_RESUME_TNR_WIDTH	1
#define   SMMU500_SMMU_CB8_RESUME_TNR_SHIFT	0
#define   SMMU500_SMMU_CB8_RESUME_TNR_MASK	0x1U

#define R_SMMU500_SMMU_CB8_TCR2	0x18010
#define   SMMU500_SMMU_CB8_TCR2_NSCFG1_WIDTH	1
#define   SMMU500_SMMU_CB8_TCR2_NSCFG1_SHIFT	30
#define   SMMU500_SMMU_CB8_TCR2_NSCFG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB8_TCR2_SEP_WIDTH	3
#define   SMMU500_SMMU_CB8_TCR2_SEP_SHIFT	15
#define   SMMU500_SMMU_CB8_TCR2_SEP_MASK	0x38000U
#define   SMMU500_SMMU_CB8_TCR2_NSCFG0_WIDTH	1
#define   SMMU500_SMMU_CB8_TCR2_NSCFG0_SHIFT	14
#define   SMMU500_SMMU_CB8_TCR2_NSCFG0_MASK	0x4000U
#define   SMMU500_SMMU_CB8_TCR2_TBI1_WIDTH	1
#define   SMMU500_SMMU_CB8_TCR2_TBI1_SHIFT	6
#define   SMMU500_SMMU_CB8_TCR2_TBI1_MASK	0x40U
#define   SMMU500_SMMU_CB8_TCR2_TBI0_WIDTH	1
#define   SMMU500_SMMU_CB8_TCR2_TBI0_SHIFT	5
#define   SMMU500_SMMU_CB8_TCR2_TBI0_MASK	0x20U
#define   SMMU500_SMMU_CB8_TCR2_AS_WIDTH	1
#define   SMMU500_SMMU_CB8_TCR2_AS_SHIFT	4
#define   SMMU500_SMMU_CB8_TCR2_AS_MASK	0x10U
#define   SMMU500_SMMU_CB8_TCR2_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB8_TCR2_PASIZE_SHIFT	0
#define   SMMU500_SMMU_CB8_TCR2_PASIZE_MASK	0x7U

#define R_SMMU500_SMMU_CB8_TTBR0_LOW	0x18020
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB8_TTBR0_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB8_TTBR0_HIGH	0x18024
#define   SMMU500_SMMU_CB8_TTBR0_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB8_TTBR0_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB8_TTBR0_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB8_TTBR0_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB8_TTBR0_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB8_TTBR0_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB8_TTBR1_LOW	0x18028
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB8_TTBR1_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB8_TTBR1_HIGH	0x1802c
#define   SMMU500_SMMU_CB8_TTBR1_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB8_TTBR1_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB8_TTBR1_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB8_TTBR1_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB8_TTBR1_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB8_TTBR1_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB8_TCR_LPAE	0x18030
#define   SMMU500_SMMU_CB8_TCR_LPAE_EAE_WIDTH	1
#define   SMMU500_SMMU_CB8_TCR_LPAE_EAE_SHIFT	31
#define   SMMU500_SMMU_CB8_TCR_LPAE_EAE_MASK	0x80000000U
#define   SMMU500_SMMU_CB8_TCR_LPAE_NSCFG1_TG1_WIDTH	1
#define   SMMU500_SMMU_CB8_TCR_LPAE_NSCFG1_TG1_SHIFT	30
#define   SMMU500_SMMU_CB8_TCR_LPAE_NSCFG1_TG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB8_TCR_LPAE_SH1_WIDTH	2
#define   SMMU500_SMMU_CB8_TCR_LPAE_SH1_SHIFT	28
#define   SMMU500_SMMU_CB8_TCR_LPAE_SH1_MASK	0x30000000U
#define   SMMU500_SMMU_CB8_TCR_LPAE_ORGN1_WIDTH	2
#define   SMMU500_SMMU_CB8_TCR_LPAE_ORGN1_SHIFT	26
#define   SMMU500_SMMU_CB8_TCR_LPAE_ORGN1_MASK	0xc000000U
#define   SMMU500_SMMU_CB8_TCR_LPAE_IRGN1_WIDTH	2
#define   SMMU500_SMMU_CB8_TCR_LPAE_IRGN1_SHIFT	24
#define   SMMU500_SMMU_CB8_TCR_LPAE_IRGN1_MASK	0x3000000U
#define   SMMU500_SMMU_CB8_TCR_LPAE_EPD1_WIDTH	1
#define   SMMU500_SMMU_CB8_TCR_LPAE_EPD1_SHIFT	23
#define   SMMU500_SMMU_CB8_TCR_LPAE_EPD1_MASK	0x800000U
#define   SMMU500_SMMU_CB8_TCR_LPAE_A1_WIDTH	1
#define   SMMU500_SMMU_CB8_TCR_LPAE_A1_SHIFT	22
#define   SMMU500_SMMU_CB8_TCR_LPAE_A1_MASK	0x400000U
#define   SMMU500_SMMU_CB8_TCR_LPAE_T1SZ_5_3_WIDTH	3
#define   SMMU500_SMMU_CB8_TCR_LPAE_T1SZ_5_3_SHIFT	19
#define   SMMU500_SMMU_CB8_TCR_LPAE_T1SZ_5_3_MASK	0x380000U
#define   SMMU500_SMMU_CB8_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB8_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT	16
#define   SMMU500_SMMU_CB8_TCR_LPAE_T1SZ_2_0_PASIZE_MASK	0x70000U
#define   SMMU500_SMMU_CB8_TCR_LPAE_NSCFG0_TG0_WIDTH	1
#define   SMMU500_SMMU_CB8_TCR_LPAE_NSCFG0_TG0_SHIFT	14
#define   SMMU500_SMMU_CB8_TCR_LPAE_NSCFG0_TG0_MASK	0x4000U
#define   SMMU500_SMMU_CB8_TCR_LPAE_SH0_WIDTH	2
#define   SMMU500_SMMU_CB8_TCR_LPAE_SH0_SHIFT	12
#define   SMMU500_SMMU_CB8_TCR_LPAE_SH0_MASK	0x3000U
#define   SMMU500_SMMU_CB8_TCR_LPAE_ORGN0_WIDTH	2
#define   SMMU500_SMMU_CB8_TCR_LPAE_ORGN0_SHIFT	10
#define   SMMU500_SMMU_CB8_TCR_LPAE_ORGN0_MASK	0xc00U
#define   SMMU500_SMMU_CB8_TCR_LPAE_IRGN0_WIDTH	2
#define   SMMU500_SMMU_CB8_TCR_LPAE_IRGN0_SHIFT	8
#define   SMMU500_SMMU_CB8_TCR_LPAE_IRGN0_MASK	0x300U
#define   SMMU500_SMMU_CB8_TCR_LPAE_SL0_1_EPD0_WIDTH	1
#define   SMMU500_SMMU_CB8_TCR_LPAE_SL0_1_EPD0_SHIFT	7
#define   SMMU500_SMMU_CB8_TCR_LPAE_SL0_1_EPD0_MASK	0x80U
#define   SMMU500_SMMU_CB8_TCR_LPAE_SL0_0_WIDTH	1
#define   SMMU500_SMMU_CB8_TCR_LPAE_SL0_0_SHIFT	6
#define   SMMU500_SMMU_CB8_TCR_LPAE_SL0_0_MASK	0x40U
#define   SMMU500_SMMU_CB8_TCR_LPAE_PD1_T0SZ_5_WIDTH	1
#define   SMMU500_SMMU_CB8_TCR_LPAE_PD1_T0SZ_5_SHIFT	5
#define   SMMU500_SMMU_CB8_TCR_LPAE_PD1_T0SZ_5_MASK	0x20U
#define   SMMU500_SMMU_CB8_TCR_LPAE_S_PD0_T0SZ_4_WIDTH	1
#define   SMMU500_SMMU_CB8_TCR_LPAE_S_PD0_T0SZ_4_SHIFT	4
#define   SMMU500_SMMU_CB8_TCR_LPAE_S_PD0_T0SZ_4_MASK	0x10U
#define   SMMU500_SMMU_CB8_TCR_LPAE_T0SZ_3_0_WIDTH	4
#define   SMMU500_SMMU_CB8_TCR_LPAE_T0SZ_3_0_SHIFT	0
#define   SMMU500_SMMU_CB8_TCR_LPAE_T0SZ_3_0_MASK	0xfU

#define R_SMMU500_SMMU_CB8_CONTEXTIDR	0x18034
#define   SMMU500_SMMU_CB8_CONTEXTIDR_PROCID_WIDTH	24
#define   SMMU500_SMMU_CB8_CONTEXTIDR_PROCID_SHIFT	8
#define   SMMU500_SMMU_CB8_CONTEXTIDR_PROCID_MASK	0xffffff00U
#define   SMMU500_SMMU_CB8_CONTEXTIDR_ASID_WIDTH	8
#define   SMMU500_SMMU_CB8_CONTEXTIDR_ASID_SHIFT	0
#define   SMMU500_SMMU_CB8_CONTEXTIDR_ASID_MASK	0xffU

#define R_SMMU500_SMMU_CB8_PRRR_MAIR0	0x18038
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS7_WIDTH	1
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS7_SHIFT	31
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS7_MASK	0x80000000U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS6_WIDTH	1
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS6_SHIFT	30
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS6_MASK	0x40000000U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS5_WIDTH	1
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS5_SHIFT	29
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS5_MASK	0x20000000U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS4_WIDTH	1
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS4_SHIFT	28
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS4_MASK	0x10000000U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS3_WIDTH	1
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS3_SHIFT	27
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS3_MASK	0x8000000U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS2_WIDTH	1
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS2_SHIFT	26
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS2_MASK	0x4000000U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS1_WIDTH	1
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS1_SHIFT	25
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS1_MASK	0x2000000U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS0_WIDTH	1
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS0_SHIFT	24
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NOS0_MASK	0x1000000U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NS1_WIDTH	1
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NS1_SHIFT	19
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NS1_MASK	0x80000U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NS0_WIDTH	1
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NS0_SHIFT	18
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_NS0_MASK	0x40000U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_DS1_WIDTH	1
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_DS1_SHIFT	17
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_DS1_MASK	0x20000U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_DS0_WIDTH	1
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_DS0_SHIFT	16
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_DS0_MASK	0x10000U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR7_WIDTH	2
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR7_SHIFT	14
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR7_MASK	0xc000U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR6_WIDTH	2
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR6_SHIFT	12
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR6_MASK	0x3000U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR5_WIDTH	2
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR5_SHIFT	10
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR5_MASK	0xc00U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR4_WIDTH	2
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR4_SHIFT	8
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR4_MASK	0x300U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR3_WIDTH	2
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR3_SHIFT	6
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR3_MASK	0xc0U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR2_WIDTH	2
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR2_SHIFT	4
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR2_MASK	0x30U
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR1_WIDTH	2
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR1_SHIFT	2
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR1_MASK	0xcU
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR0_WIDTH	2
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR0_SHIFT	0
#define   SMMU500_SMMU_CB8_PRRR_MAIR0_TR0_MASK	0x3U

#define R_SMMU500_SMMU_CB8_NMRR_MAIR1	0x1803c
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR7_WIDTH	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR7_SHIFT	30
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR7_MASK	0xc0000000U
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR6_WIDTH	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR6_SHIFT	28
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR6_MASK	0x30000000U
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR5_WIDTH	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR5_SHIFT	26
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR5_MASK	0xc000000U
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR4_WIDTH	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR4_SHIFT	24
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR4_MASK	0x3000000U
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR3_WIDTH	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR3_SHIFT	22
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR3_MASK	0xc00000U
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR2_WIDTH	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR2_SHIFT	20
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR2_MASK	0x300000U
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR1_WIDTH	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR1_SHIFT	18
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR1_MASK	0xc0000U
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR0_WIDTH	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR0_SHIFT	16
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_OR0_MASK	0x30000U
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR7_WIDTH	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR7_SHIFT	14
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR7_MASK	0xc000U
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR6_WIDTH	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR6_SHIFT	12
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR6_MASK	0x3000U
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR5_WIDTH	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR5_SHIFT	10
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR5_MASK	0xc00U
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR4_WIDTH	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR4_SHIFT	8
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR4_MASK	0x300U
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR3_WIDTH	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR3_SHIFT	6
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR3_MASK	0xc0U
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR2_WIDTH	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR2_SHIFT	4
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR2_MASK	0x30U
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR1_WIDTH	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR1_SHIFT	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR1_MASK	0xcU
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR0_WIDTH	2
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR0_SHIFT	0
#define   SMMU500_SMMU_CB8_NMRR_MAIR1_IR0_MASK	0x3U

#define R_SMMU500_SMMU_CB8_FSR	0x18058
#define   SMMU500_SMMU_CB8_FSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_CB8_FSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_CB8_FSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_CB8_FSR_SS_WIDTH	1
#define   SMMU500_SMMU_CB8_FSR_SS_SHIFT	30
#define   SMMU500_SMMU_CB8_FSR_SS_MASK	0x40000000U
#define   SMMU500_SMMU_CB8_FSR_FORMAT_WIDTH	2
#define   SMMU500_SMMU_CB8_FSR_FORMAT_SHIFT	9
#define   SMMU500_SMMU_CB8_FSR_FORMAT_MASK	0x600U
#define   SMMU500_SMMU_CB8_FSR_UUT_WIDTH	1
#define   SMMU500_SMMU_CB8_FSR_UUT_SHIFT	8
#define   SMMU500_SMMU_CB8_FSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_CB8_FSR_ASF_WIDTH	1
#define   SMMU500_SMMU_CB8_FSR_ASF_SHIFT	7
#define   SMMU500_SMMU_CB8_FSR_ASF_MASK	0x80U
#define   SMMU500_SMMU_CB8_FSR_TLBLKF_WIDTH	1
#define   SMMU500_SMMU_CB8_FSR_TLBLKF_SHIFT	6
#define   SMMU500_SMMU_CB8_FSR_TLBLKF_MASK	0x40U
#define   SMMU500_SMMU_CB8_FSR_TLBMCF_WIDTH	1
#define   SMMU500_SMMU_CB8_FSR_TLBMCF_SHIFT	5
#define   SMMU500_SMMU_CB8_FSR_TLBMCF_MASK	0x20U
#define   SMMU500_SMMU_CB8_FSR_EF_WIDTH	1
#define   SMMU500_SMMU_CB8_FSR_EF_SHIFT	4
#define   SMMU500_SMMU_CB8_FSR_EF_MASK	0x10U
#define   SMMU500_SMMU_CB8_FSR_PF_WIDTH	1
#define   SMMU500_SMMU_CB8_FSR_PF_SHIFT	3
#define   SMMU500_SMMU_CB8_FSR_PF_MASK	0x8U
#define   SMMU500_SMMU_CB8_FSR_AFF_WIDTH	1
#define   SMMU500_SMMU_CB8_FSR_AFF_SHIFT	2
#define   SMMU500_SMMU_CB8_FSR_AFF_MASK	0x4U
#define   SMMU500_SMMU_CB8_FSR_TF_WIDTH	1
#define   SMMU500_SMMU_CB8_FSR_TF_SHIFT	1
#define   SMMU500_SMMU_CB8_FSR_TF_MASK	0x2U

#define R_SMMU500_SMMU_CB8_FSRRESTORE	0x1805c
#define   SMMU500_SMMU_CB8_FSRRESTORE_BITS_WIDTH	32
#define   SMMU500_SMMU_CB8_FSRRESTORE_BITS_SHIFT	0
#define   SMMU500_SMMU_CB8_FSRRESTORE_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB8_FAR_LOW	0x18060
#define   SMMU500_SMMU_CB8_FAR_LOW_BITS_WIDTH	32
#define   SMMU500_SMMU_CB8_FAR_LOW_BITS_SHIFT	0
#define   SMMU500_SMMU_CB8_FAR_LOW_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB8_FAR_HIGH	0x18064
#define   SMMU500_SMMU_CB8_FAR_HIGH_BITS_WIDTH	17
#define   SMMU500_SMMU_CB8_FAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB8_FAR_HIGH_BITS_MASK	0x1ffffU

#define R_SMMU500_SMMU_CB8_FSYNR0	0x18068
#define   SMMU500_SMMU_CB8_FSYNR0_S1CBNDX_WIDTH	4
#define   SMMU500_SMMU_CB8_FSYNR0_S1CBNDX_SHIFT	16
#define   SMMU500_SMMU_CB8_FSYNR0_S1CBNDX_MASK	0xf0000U
#define   SMMU500_SMMU_CB8_FSYNR0_AFR_WIDTH	1
#define   SMMU500_SMMU_CB8_FSYNR0_AFR_SHIFT	11
#define   SMMU500_SMMU_CB8_FSYNR0_AFR_MASK	0x800U
#define   SMMU500_SMMU_CB8_FSYNR0_PTWF_WIDTH	1
#define   SMMU500_SMMU_CB8_FSYNR0_PTWF_SHIFT	10
#define   SMMU500_SMMU_CB8_FSYNR0_PTWF_MASK	0x400U
#define   SMMU500_SMMU_CB8_FSYNR0_ATOF_WIDTH	1
#define   SMMU500_SMMU_CB8_FSYNR0_ATOF_SHIFT	9
#define   SMMU500_SMMU_CB8_FSYNR0_ATOF_MASK	0x200U
#define   SMMU500_SMMU_CB8_FSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_CB8_FSYNR0_NSATTR_SHIFT	8
#define   SMMU500_SMMU_CB8_FSYNR0_NSATTR_MASK	0x100U
#define   SMMU500_SMMU_CB8_FSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_CB8_FSYNR0_IND_SHIFT	6
#define   SMMU500_SMMU_CB8_FSYNR0_IND_MASK	0x40U
#define   SMMU500_SMMU_CB8_FSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_CB8_FSYNR0_PNU_SHIFT	5
#define   SMMU500_SMMU_CB8_FSYNR0_PNU_MASK	0x20U
#define   SMMU500_SMMU_CB8_FSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_CB8_FSYNR0_WNR_SHIFT	4
#define   SMMU500_SMMU_CB8_FSYNR0_WNR_MASK	0x10U
#define   SMMU500_SMMU_CB8_FSYNR0_PLVL_WIDTH	2
#define   SMMU500_SMMU_CB8_FSYNR0_PLVL_SHIFT	0
#define   SMMU500_SMMU_CB8_FSYNR0_PLVL_MASK	0x3U

#define R_SMMU500_SMMU_CB8_IPAFAR_LOW	0x18070
#define   SMMU500_SMMU_CB8_IPAFAR_LOW_IPAFAR_L_WIDTH	20
#define   SMMU500_SMMU_CB8_IPAFAR_LOW_IPAFAR_L_SHIFT	12
#define   SMMU500_SMMU_CB8_IPAFAR_LOW_IPAFAR_L_MASK	0xfffff000U
#define   SMMU500_SMMU_CB8_IPAFAR_LOW_FAR_RO_WIDTH	12
#define   SMMU500_SMMU_CB8_IPAFAR_LOW_FAR_RO_SHIFT	0
#define   SMMU500_SMMU_CB8_IPAFAR_LOW_FAR_RO_MASK	0xfffU

#define R_SMMU500_SMMU_CB8_IPAFAR_HIGH	0x18074
#define   SMMU500_SMMU_CB8_IPAFAR_HIGH_BITS_WIDTH	16
#define   SMMU500_SMMU_CB8_IPAFAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB8_IPAFAR_HIGH_BITS_MASK	0xffffU

#define R_SMMU500_SMMU_CB8_TLBIVA_LOW	0x18600
#define   SMMU500_SMMU_CB8_TLBIVA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB8_TLBIVA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB8_TLBIVA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB8_TLBIVA_HIGH	0x18604
#define   SMMU500_SMMU_CB8_TLBIVA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB8_TLBIVA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB8_TLBIVA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB8_TLBIVA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB8_TLBIVA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB8_TLBIVA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB8_TLBIVAA_LOW	0x18608
#define   SMMU500_SMMU_CB8_TLBIVAA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB8_TLBIVAA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB8_TLBIVAA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB8_TLBIVAA_HIGH	0x1860c
#define   SMMU500_SMMU_CB8_TLBIVAA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB8_TLBIVAA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB8_TLBIVAA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB8_TLBIVAA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB8_TLBIVAA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB8_TLBIVAA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB8_TLBIASID	0x18610
#define   SMMU500_SMMU_CB8_TLBIASID_ASID_WIDTH	16
#define   SMMU500_SMMU_CB8_TLBIASID_ASID_SHIFT	0
#define   SMMU500_SMMU_CB8_TLBIASID_ASID_MASK	0xffffU

#define R_SMMU500_SMMU_CB8_TLBIALL	0x18618
#define   SMMU500_SMMU_CB8_TLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_CB8_TLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_CB8_TLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB8_TLBIVAL_LOW	0x18620
#define   SMMU500_SMMU_CB8_TLBIVAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB8_TLBIVAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB8_TLBIVAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB8_TLBIVAL_HIGH	0x18624
#define   SMMU500_SMMU_CB8_TLBIVAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB8_TLBIVAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB8_TLBIVAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB8_TLBIVAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB8_TLBIVAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB8_TLBIVAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB8_TLBIVAAL_LOW	0x18628
#define   SMMU500_SMMU_CB8_TLBIVAAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB8_TLBIVAAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB8_TLBIVAAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB8_TLBIVAAL_HIGH	0x1862c
#define   SMMU500_SMMU_CB8_TLBIVAAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB8_TLBIVAAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB8_TLBIVAAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB8_TLBIVAAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB8_TLBIVAAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB8_TLBIVAAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB8_TLBIIPAS2_LOW	0x18630
#define   SMMU500_SMMU_CB8_TLBIIPAS2_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB8_TLBIIPAS2_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB8_TLBIIPAS2_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB8_TLBIIPAS2_HIGH	0x18634
#define   SMMU500_SMMU_CB8_TLBIIPAS2_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB8_TLBIIPAS2_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB8_TLBIIPAS2_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB8_TLBIIPAS2L_LOW	0x18638
#define   SMMU500_SMMU_CB8_TLBIIPAS2L_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB8_TLBIIPAS2L_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB8_TLBIIPAS2L_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB8_TLBIIPAS2L_HIGH	0x1863c
#define   SMMU500_SMMU_CB8_TLBIIPAS2L_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB8_TLBIIPAS2L_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB8_TLBIIPAS2L_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB8_TLBSYNC	0x187f0
#define   SMMU500_SMMU_CB8_TLBSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_CB8_TLBSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_CB8_TLBSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB8_TLBSTATUS	0x187f4
#define   SMMU500_SMMU_CB8_TLBSTATUS_SACTIVE_WIDTH	1
#define   SMMU500_SMMU_CB8_TLBSTATUS_SACTIVE_SHIFT	0
#define   SMMU500_SMMU_CB8_TLBSTATUS_SACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_CB8_PMEVCNTR0	0x18e00
#define   SMMU500_SMMU_CB8_PMEVCNTR0_BITS_WIDTH	32
#define   SMMU500_SMMU_CB8_PMEVCNTR0_BITS_SHIFT	0
#define   SMMU500_SMMU_CB8_PMEVCNTR0_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB8_PMEVCNTR1	0x18e04
#define   SMMU500_SMMU_CB8_PMEVCNTR1_BITS_WIDTH	32
#define   SMMU500_SMMU_CB8_PMEVCNTR1_BITS_SHIFT	0
#define   SMMU500_SMMU_CB8_PMEVCNTR1_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB8_PMEVCNTR2	0x18e08
#define   SMMU500_SMMU_CB8_PMEVCNTR2_BITS_WIDTH	32
#define   SMMU500_SMMU_CB8_PMEVCNTR2_BITS_SHIFT	0
#define   SMMU500_SMMU_CB8_PMEVCNTR2_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB8_PMEVCNTR3	0x18e0c
#define   SMMU500_SMMU_CB8_PMEVCNTR3_BITS_WIDTH	32
#define   SMMU500_SMMU_CB8_PMEVCNTR3_BITS_SHIFT	0
#define   SMMU500_SMMU_CB8_PMEVCNTR3_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB8_PMEVTYPER0	0x18e80
#define   SMMU500_SMMU_CB8_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_SMMU_CB8_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_SMMU_CB8_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB8_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_SMMU_CB8_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_SMMU_CB8_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB8_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_SMMU_CB8_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_SMMU_CB8_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB8_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_SMMU_CB8_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_SMMU_CB8_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB8_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB8_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB8_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB8_PMEVTYPER1	0x18e84
#define   SMMU500_SMMU_CB8_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_SMMU_CB8_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_SMMU_CB8_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB8_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_SMMU_CB8_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_SMMU_CB8_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB8_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_SMMU_CB8_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_SMMU_CB8_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB8_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_SMMU_CB8_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_SMMU_CB8_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB8_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB8_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB8_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB8_PMEVTYPER2	0x18e88
#define   SMMU500_SMMU_CB8_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_SMMU_CB8_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_SMMU_CB8_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB8_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_SMMU_CB8_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_SMMU_CB8_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB8_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_SMMU_CB8_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_SMMU_CB8_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB8_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_SMMU_CB8_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_SMMU_CB8_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB8_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB8_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB8_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB8_PMEVTYPER3	0x18e8c
#define   SMMU500_SMMU_CB8_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_SMMU_CB8_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_SMMU_CB8_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB8_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_SMMU_CB8_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_SMMU_CB8_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB8_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_SMMU_CB8_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_SMMU_CB8_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB8_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_SMMU_CB8_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_SMMU_CB8_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB8_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB8_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB8_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB8_PMCFGR	0x18f00
#define   SMMU500_SMMU_CB8_PMCFGR_NCG_WIDTH	8
#define   SMMU500_SMMU_CB8_PMCFGR_NCG_SHIFT	24
#define   SMMU500_SMMU_CB8_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_SMMU_CB8_PMCFGR_UEN_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCFGR_UEN_SHIFT	19
#define   SMMU500_SMMU_CB8_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_SMMU_CB8_PMCFGR_EX_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCFGR_EX_SHIFT	16
#define   SMMU500_SMMU_CB8_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_SMMU_CB8_PMCFGR_CCD_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCFGR_CCD_SHIFT	15
#define   SMMU500_SMMU_CB8_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_SMMU_CB8_PMCFGR_CC_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCFGR_CC_SHIFT	14
#define   SMMU500_SMMU_CB8_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_SMMU_CB8_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_SMMU_CB8_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_SMMU_CB8_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_SMMU_CB8_PMCFGR_N_WIDTH	8
#define   SMMU500_SMMU_CB8_PMCFGR_N_SHIFT	0
#define   SMMU500_SMMU_CB8_PMCFGR_N_MASK	0xffU

#define R_SMMU500_SMMU_CB8_PMCR	0x18f04
#define   SMMU500_SMMU_CB8_PMCR_IMP_WIDTH	8
#define   SMMU500_SMMU_CB8_PMCR_IMP_SHIFT	24
#define   SMMU500_SMMU_CB8_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_SMMU_CB8_PMCR_X_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCR_X_SHIFT	4
#define   SMMU500_SMMU_CB8_PMCR_X_MASK	0x10U
#define   SMMU500_SMMU_CB8_PMCR_P_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCR_P_SHIFT	1
#define   SMMU500_SMMU_CB8_PMCR_P_MASK	0x2U
#define   SMMU500_SMMU_CB8_PMCR_E_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCR_E_SHIFT	0
#define   SMMU500_SMMU_CB8_PMCR_E_MASK	0x1U

#define R_SMMU500_SMMU_CB8_PMCEID	0x18f20
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X12_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X12_SHIFT	17
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X12_MASK	0x20000U
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X11_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X11_SHIFT	16
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X11_MASK	0x10000U
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X10_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X10_SHIFT	15
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X10_MASK	0x8000U
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X0A_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X0A_SHIFT	9
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X0A_MASK	0x200U
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X09_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X09_SHIFT	8
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X09_MASK	0x100U
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X08_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X08_SHIFT	7
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X08_MASK	0x80U
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X01_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X01_SHIFT	1
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X01_MASK	0x2U
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X00_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X00_SHIFT	0
#define   SMMU500_SMMU_CB8_PMCEID_EVENT0X00_MASK	0x1U

#define R_SMMU500_SMMU_CB8_PMCNTENSE	0x18f40
#define   SMMU500_SMMU_CB8_PMCNTENSE_P3_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCNTENSE_P3_SHIFT	3
#define   SMMU500_SMMU_CB8_PMCNTENSE_P3_MASK	0x8U
#define   SMMU500_SMMU_CB8_PMCNTENSE_P2_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCNTENSE_P2_SHIFT	2
#define   SMMU500_SMMU_CB8_PMCNTENSE_P2_MASK	0x4U
#define   SMMU500_SMMU_CB8_PMCNTENSE_P1_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCNTENSE_P1_SHIFT	1
#define   SMMU500_SMMU_CB8_PMCNTENSE_P1_MASK	0x2U
#define   SMMU500_SMMU_CB8_PMCNTENSE_P0_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCNTENSE_P0_SHIFT	0
#define   SMMU500_SMMU_CB8_PMCNTENSE_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB8_PMCNTENCLR	0x18f44
#define   SMMU500_SMMU_CB8_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB8_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB8_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB8_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB8_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB8_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB8_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB8_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB8_PMCNTENSET	0x18f48
#define   SMMU500_SMMU_CB8_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB8_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB8_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB8_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB8_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB8_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB8_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB8_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB8_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB8_PMINTENCLR	0x18f4c
#define   SMMU500_SMMU_CB8_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB8_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB8_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB8_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB8_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB8_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB8_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB8_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB8_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB8_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB8_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB8_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB8_PMOVSCLR	0x18f50
#define   SMMU500_SMMU_CB8_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB8_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB8_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB8_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB8_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB8_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB8_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB8_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB8_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB8_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB8_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB8_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB8_PMOVSSET	0x18f58
#define   SMMU500_SMMU_CB8_PMOVSSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB8_PMOVSSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB8_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB8_PMOVSSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB8_PMOVSSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB8_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB8_PMOVSSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB8_PMOVSSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB8_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB8_PMOVSSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB8_PMOVSSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB8_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB8_PMAUTHSTATUS	0x18fb8
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_SMMU_CB8_PMAUTHSTATUS_NSE_MASK	0x1U

#define R_SMMU500_SMMU_CB9_SCTLR	0x19000
#define   SMMU500_SMMU_CB9_SCTLR_NSCFG_WIDTH	2
#define   SMMU500_SMMU_CB9_SCTLR_NSCFG_SHIFT	28
#define   SMMU500_SMMU_CB9_SCTLR_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_CB9_SCTLR_WACFG_WIDTH	2
#define   SMMU500_SMMU_CB9_SCTLR_WACFG_SHIFT	26
#define   SMMU500_SMMU_CB9_SCTLR_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_CB9_SCTLR_RACFG_WIDTH	2
#define   SMMU500_SMMU_CB9_SCTLR_RACFG_SHIFT	24
#define   SMMU500_SMMU_CB9_SCTLR_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_CB9_SCTLR_SHCFG_WIDTH	2
#define   SMMU500_SMMU_CB9_SCTLR_SHCFG_SHIFT	22
#define   SMMU500_SMMU_CB9_SCTLR_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_CB9_SCTLR_FB_WIDTH	1
#define   SMMU500_SMMU_CB9_SCTLR_FB_SHIFT	21
#define   SMMU500_SMMU_CB9_SCTLR_FB_MASK	0x200000U
#define   SMMU500_SMMU_CB9_SCTLR_MTCFG_WIDTH	1
#define   SMMU500_SMMU_CB9_SCTLR_MTCFG_SHIFT	20
#define   SMMU500_SMMU_CB9_SCTLR_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_CB9_SCTLR_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_CB9_SCTLR_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_CB9_SCTLR_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_CB9_SCTLR_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_CB9_SCTLR_TRANSIENTCFG_SHIFT	14
#define   SMMU500_SMMU_CB9_SCTLR_TRANSIENTCFG_MASK	0xc000U
#define   SMMU500_SMMU_CB9_SCTLR_PTW_WIDTH	1
#define   SMMU500_SMMU_CB9_SCTLR_PTW_SHIFT	13
#define   SMMU500_SMMU_CB9_SCTLR_PTW_MASK	0x2000U
#define   SMMU500_SMMU_CB9_SCTLR_ASIDPNE_WIDTH	1
#define   SMMU500_SMMU_CB9_SCTLR_ASIDPNE_SHIFT	12
#define   SMMU500_SMMU_CB9_SCTLR_ASIDPNE_MASK	0x1000U
#define   SMMU500_SMMU_CB9_SCTLR_UWXN_WIDTH	1
#define   SMMU500_SMMU_CB9_SCTLR_UWXN_SHIFT	10
#define   SMMU500_SMMU_CB9_SCTLR_UWXN_MASK	0x400U
#define   SMMU500_SMMU_CB9_SCTLR_WXN_WIDTH	1
#define   SMMU500_SMMU_CB9_SCTLR_WXN_SHIFT	9
#define   SMMU500_SMMU_CB9_SCTLR_WXN_MASK	0x200U
#define   SMMU500_SMMU_CB9_SCTLR_HUPCF_WIDTH	1
#define   SMMU500_SMMU_CB9_SCTLR_HUPCF_SHIFT	8
#define   SMMU500_SMMU_CB9_SCTLR_HUPCF_MASK	0x100U
#define   SMMU500_SMMU_CB9_SCTLR_CFCFG_WIDTH	1
#define   SMMU500_SMMU_CB9_SCTLR_CFCFG_SHIFT	7
#define   SMMU500_SMMU_CB9_SCTLR_CFCFG_MASK	0x80U
#define   SMMU500_SMMU_CB9_SCTLR_CFIE_WIDTH	1
#define   SMMU500_SMMU_CB9_SCTLR_CFIE_SHIFT	6
#define   SMMU500_SMMU_CB9_SCTLR_CFIE_MASK	0x40U
#define   SMMU500_SMMU_CB9_SCTLR_CFRE_WIDTH	1
#define   SMMU500_SMMU_CB9_SCTLR_CFRE_SHIFT	5
#define   SMMU500_SMMU_CB9_SCTLR_CFRE_MASK	0x20U
#define   SMMU500_SMMU_CB9_SCTLR_E_WIDTH	1
#define   SMMU500_SMMU_CB9_SCTLR_E_SHIFT	4
#define   SMMU500_SMMU_CB9_SCTLR_E_MASK	0x10U
#define   SMMU500_SMMU_CB9_SCTLR_AFFD_WIDTH	1
#define   SMMU500_SMMU_CB9_SCTLR_AFFD_SHIFT	3
#define   SMMU500_SMMU_CB9_SCTLR_AFFD_MASK	0x8U
#define   SMMU500_SMMU_CB9_SCTLR_AFE_WIDTH	1
#define   SMMU500_SMMU_CB9_SCTLR_AFE_SHIFT	2
#define   SMMU500_SMMU_CB9_SCTLR_AFE_MASK	0x4U
#define   SMMU500_SMMU_CB9_SCTLR_TRE_WIDTH	1
#define   SMMU500_SMMU_CB9_SCTLR_TRE_SHIFT	1
#define   SMMU500_SMMU_CB9_SCTLR_TRE_MASK	0x2U
#define   SMMU500_SMMU_CB9_SCTLR_M_WIDTH	1
#define   SMMU500_SMMU_CB9_SCTLR_M_SHIFT	0
#define   SMMU500_SMMU_CB9_SCTLR_M_MASK	0x1U

#define R_SMMU500_SMMU_CB9_ACTLR	0x19004
#define   SMMU500_SMMU_CB9_ACTLR_CPRE_WIDTH	1
#define   SMMU500_SMMU_CB9_ACTLR_CPRE_SHIFT	1
#define   SMMU500_SMMU_CB9_ACTLR_CPRE_MASK	0x2U
#define   SMMU500_SMMU_CB9_ACTLR_CMTLB_WIDTH	1
#define   SMMU500_SMMU_CB9_ACTLR_CMTLB_SHIFT	0
#define   SMMU500_SMMU_CB9_ACTLR_CMTLB_MASK	0x1U

#define R_SMMU500_SMMU_CB9_RESUME	0x19008
#define   SMMU500_SMMU_CB9_RESUME_TNR_WIDTH	1
#define   SMMU500_SMMU_CB9_RESUME_TNR_SHIFT	0
#define   SMMU500_SMMU_CB9_RESUME_TNR_MASK	0x1U

#define R_SMMU500_SMMU_CB9_TCR2	0x19010
#define   SMMU500_SMMU_CB9_TCR2_NSCFG1_WIDTH	1
#define   SMMU500_SMMU_CB9_TCR2_NSCFG1_SHIFT	30
#define   SMMU500_SMMU_CB9_TCR2_NSCFG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB9_TCR2_SEP_WIDTH	3
#define   SMMU500_SMMU_CB9_TCR2_SEP_SHIFT	15
#define   SMMU500_SMMU_CB9_TCR2_SEP_MASK	0x38000U
#define   SMMU500_SMMU_CB9_TCR2_NSCFG0_WIDTH	1
#define   SMMU500_SMMU_CB9_TCR2_NSCFG0_SHIFT	14
#define   SMMU500_SMMU_CB9_TCR2_NSCFG0_MASK	0x4000U
#define   SMMU500_SMMU_CB9_TCR2_TBI1_WIDTH	1
#define   SMMU500_SMMU_CB9_TCR2_TBI1_SHIFT	6
#define   SMMU500_SMMU_CB9_TCR2_TBI1_MASK	0x40U
#define   SMMU500_SMMU_CB9_TCR2_TBI0_WIDTH	1
#define   SMMU500_SMMU_CB9_TCR2_TBI0_SHIFT	5
#define   SMMU500_SMMU_CB9_TCR2_TBI0_MASK	0x20U
#define   SMMU500_SMMU_CB9_TCR2_AS_WIDTH	1
#define   SMMU500_SMMU_CB9_TCR2_AS_SHIFT	4
#define   SMMU500_SMMU_CB9_TCR2_AS_MASK	0x10U
#define   SMMU500_SMMU_CB9_TCR2_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB9_TCR2_PASIZE_SHIFT	0
#define   SMMU500_SMMU_CB9_TCR2_PASIZE_MASK	0x7U

#define R_SMMU500_SMMU_CB9_TTBR0_LOW	0x19020
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB9_TTBR0_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB9_TTBR0_HIGH	0x19024
#define   SMMU500_SMMU_CB9_TTBR0_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB9_TTBR0_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB9_TTBR0_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB9_TTBR0_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB9_TTBR0_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB9_TTBR0_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB9_TTBR1_LOW	0x19028
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB9_TTBR1_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB9_TTBR1_HIGH	0x1902c
#define   SMMU500_SMMU_CB9_TTBR1_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB9_TTBR1_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB9_TTBR1_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB9_TTBR1_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB9_TTBR1_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB9_TTBR1_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB9_TCR_LPAE	0x19030
#define   SMMU500_SMMU_CB9_TCR_LPAE_EAE_WIDTH	1
#define   SMMU500_SMMU_CB9_TCR_LPAE_EAE_SHIFT	31
#define   SMMU500_SMMU_CB9_TCR_LPAE_EAE_MASK	0x80000000U
#define   SMMU500_SMMU_CB9_TCR_LPAE_NSCFG1_TG1_WIDTH	1
#define   SMMU500_SMMU_CB9_TCR_LPAE_NSCFG1_TG1_SHIFT	30
#define   SMMU500_SMMU_CB9_TCR_LPAE_NSCFG1_TG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB9_TCR_LPAE_SH1_WIDTH	2
#define   SMMU500_SMMU_CB9_TCR_LPAE_SH1_SHIFT	28
#define   SMMU500_SMMU_CB9_TCR_LPAE_SH1_MASK	0x30000000U
#define   SMMU500_SMMU_CB9_TCR_LPAE_ORGN1_WIDTH	2
#define   SMMU500_SMMU_CB9_TCR_LPAE_ORGN1_SHIFT	26
#define   SMMU500_SMMU_CB9_TCR_LPAE_ORGN1_MASK	0xc000000U
#define   SMMU500_SMMU_CB9_TCR_LPAE_IRGN1_WIDTH	2
#define   SMMU500_SMMU_CB9_TCR_LPAE_IRGN1_SHIFT	24
#define   SMMU500_SMMU_CB9_TCR_LPAE_IRGN1_MASK	0x3000000U
#define   SMMU500_SMMU_CB9_TCR_LPAE_EPD1_WIDTH	1
#define   SMMU500_SMMU_CB9_TCR_LPAE_EPD1_SHIFT	23
#define   SMMU500_SMMU_CB9_TCR_LPAE_EPD1_MASK	0x800000U
#define   SMMU500_SMMU_CB9_TCR_LPAE_A1_WIDTH	1
#define   SMMU500_SMMU_CB9_TCR_LPAE_A1_SHIFT	22
#define   SMMU500_SMMU_CB9_TCR_LPAE_A1_MASK	0x400000U
#define   SMMU500_SMMU_CB9_TCR_LPAE_T1SZ_5_3_WIDTH	3
#define   SMMU500_SMMU_CB9_TCR_LPAE_T1SZ_5_3_SHIFT	19
#define   SMMU500_SMMU_CB9_TCR_LPAE_T1SZ_5_3_MASK	0x380000U
#define   SMMU500_SMMU_CB9_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB9_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT	16
#define   SMMU500_SMMU_CB9_TCR_LPAE_T1SZ_2_0_PASIZE_MASK	0x70000U
#define   SMMU500_SMMU_CB9_TCR_LPAE_NSCFG0_TG0_WIDTH	1
#define   SMMU500_SMMU_CB9_TCR_LPAE_NSCFG0_TG0_SHIFT	14
#define   SMMU500_SMMU_CB9_TCR_LPAE_NSCFG0_TG0_MASK	0x4000U
#define   SMMU500_SMMU_CB9_TCR_LPAE_SH0_WIDTH	2
#define   SMMU500_SMMU_CB9_TCR_LPAE_SH0_SHIFT	12
#define   SMMU500_SMMU_CB9_TCR_LPAE_SH0_MASK	0x3000U
#define   SMMU500_SMMU_CB9_TCR_LPAE_ORGN0_WIDTH	2
#define   SMMU500_SMMU_CB9_TCR_LPAE_ORGN0_SHIFT	10
#define   SMMU500_SMMU_CB9_TCR_LPAE_ORGN0_MASK	0xc00U
#define   SMMU500_SMMU_CB9_TCR_LPAE_IRGN0_WIDTH	2
#define   SMMU500_SMMU_CB9_TCR_LPAE_IRGN0_SHIFT	8
#define   SMMU500_SMMU_CB9_TCR_LPAE_IRGN0_MASK	0x300U
#define   SMMU500_SMMU_CB9_TCR_LPAE_SL0_1_EPD0_WIDTH	1
#define   SMMU500_SMMU_CB9_TCR_LPAE_SL0_1_EPD0_SHIFT	7
#define   SMMU500_SMMU_CB9_TCR_LPAE_SL0_1_EPD0_MASK	0x80U
#define   SMMU500_SMMU_CB9_TCR_LPAE_SL0_0_WIDTH	1
#define   SMMU500_SMMU_CB9_TCR_LPAE_SL0_0_SHIFT	6
#define   SMMU500_SMMU_CB9_TCR_LPAE_SL0_0_MASK	0x40U
#define   SMMU500_SMMU_CB9_TCR_LPAE_PD1_T0SZ_5_WIDTH	1
#define   SMMU500_SMMU_CB9_TCR_LPAE_PD1_T0SZ_5_SHIFT	5
#define   SMMU500_SMMU_CB9_TCR_LPAE_PD1_T0SZ_5_MASK	0x20U
#define   SMMU500_SMMU_CB9_TCR_LPAE_S_PD0_T0SZ_4_WIDTH	1
#define   SMMU500_SMMU_CB9_TCR_LPAE_S_PD0_T0SZ_4_SHIFT	4
#define   SMMU500_SMMU_CB9_TCR_LPAE_S_PD0_T0SZ_4_MASK	0x10U
#define   SMMU500_SMMU_CB9_TCR_LPAE_T0SZ_3_0_WIDTH	4
#define   SMMU500_SMMU_CB9_TCR_LPAE_T0SZ_3_0_SHIFT	0
#define   SMMU500_SMMU_CB9_TCR_LPAE_T0SZ_3_0_MASK	0xfU

#define R_SMMU500_SMMU_CB9_CONTEXTIDR	0x19034
#define   SMMU500_SMMU_CB9_CONTEXTIDR_PROCID_WIDTH	24
#define   SMMU500_SMMU_CB9_CONTEXTIDR_PROCID_SHIFT	8
#define   SMMU500_SMMU_CB9_CONTEXTIDR_PROCID_MASK	0xffffff00U
#define   SMMU500_SMMU_CB9_CONTEXTIDR_ASID_WIDTH	8
#define   SMMU500_SMMU_CB9_CONTEXTIDR_ASID_SHIFT	0
#define   SMMU500_SMMU_CB9_CONTEXTIDR_ASID_MASK	0xffU

#define R_SMMU500_SMMU_CB9_PRRR_MAIR0	0x19038
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS7_WIDTH	1
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS7_SHIFT	31
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS7_MASK	0x80000000U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS6_WIDTH	1
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS6_SHIFT	30
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS6_MASK	0x40000000U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS5_WIDTH	1
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS5_SHIFT	29
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS5_MASK	0x20000000U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS4_WIDTH	1
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS4_SHIFT	28
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS4_MASK	0x10000000U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS3_WIDTH	1
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS3_SHIFT	27
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS3_MASK	0x8000000U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS2_WIDTH	1
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS2_SHIFT	26
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS2_MASK	0x4000000U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS1_WIDTH	1
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS1_SHIFT	25
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS1_MASK	0x2000000U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS0_WIDTH	1
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS0_SHIFT	24
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NOS0_MASK	0x1000000U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NS1_WIDTH	1
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NS1_SHIFT	19
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NS1_MASK	0x80000U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NS0_WIDTH	1
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NS0_SHIFT	18
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_NS0_MASK	0x40000U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_DS1_WIDTH	1
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_DS1_SHIFT	17
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_DS1_MASK	0x20000U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_DS0_WIDTH	1
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_DS0_SHIFT	16
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_DS0_MASK	0x10000U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR7_WIDTH	2
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR7_SHIFT	14
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR7_MASK	0xc000U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR6_WIDTH	2
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR6_SHIFT	12
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR6_MASK	0x3000U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR5_WIDTH	2
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR5_SHIFT	10
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR5_MASK	0xc00U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR4_WIDTH	2
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR4_SHIFT	8
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR4_MASK	0x300U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR3_WIDTH	2
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR3_SHIFT	6
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR3_MASK	0xc0U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR2_WIDTH	2
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR2_SHIFT	4
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR2_MASK	0x30U
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR1_WIDTH	2
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR1_SHIFT	2
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR1_MASK	0xcU
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR0_WIDTH	2
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR0_SHIFT	0
#define   SMMU500_SMMU_CB9_PRRR_MAIR0_TR0_MASK	0x3U

#define R_SMMU500_SMMU_CB9_NMRR_MAIR1	0x1903c
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR7_WIDTH	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR7_SHIFT	30
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR7_MASK	0xc0000000U
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR6_WIDTH	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR6_SHIFT	28
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR6_MASK	0x30000000U
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR5_WIDTH	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR5_SHIFT	26
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR5_MASK	0xc000000U
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR4_WIDTH	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR4_SHIFT	24
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR4_MASK	0x3000000U
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR3_WIDTH	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR3_SHIFT	22
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR3_MASK	0xc00000U
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR2_WIDTH	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR2_SHIFT	20
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR2_MASK	0x300000U
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR1_WIDTH	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR1_SHIFT	18
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR1_MASK	0xc0000U
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR0_WIDTH	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR0_SHIFT	16
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_OR0_MASK	0x30000U
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR7_WIDTH	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR7_SHIFT	14
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR7_MASK	0xc000U
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR6_WIDTH	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR6_SHIFT	12
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR6_MASK	0x3000U
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR5_WIDTH	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR5_SHIFT	10
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR5_MASK	0xc00U
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR4_WIDTH	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR4_SHIFT	8
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR4_MASK	0x300U
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR3_WIDTH	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR3_SHIFT	6
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR3_MASK	0xc0U
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR2_WIDTH	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR2_SHIFT	4
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR2_MASK	0x30U
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR1_WIDTH	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR1_SHIFT	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR1_MASK	0xcU
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR0_WIDTH	2
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR0_SHIFT	0
#define   SMMU500_SMMU_CB9_NMRR_MAIR1_IR0_MASK	0x3U

#define R_SMMU500_SMMU_CB9_FSR	0x19058
#define   SMMU500_SMMU_CB9_FSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_CB9_FSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_CB9_FSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_CB9_FSR_SS_WIDTH	1
#define   SMMU500_SMMU_CB9_FSR_SS_SHIFT	30
#define   SMMU500_SMMU_CB9_FSR_SS_MASK	0x40000000U
#define   SMMU500_SMMU_CB9_FSR_FORMAT_WIDTH	2
#define   SMMU500_SMMU_CB9_FSR_FORMAT_SHIFT	9
#define   SMMU500_SMMU_CB9_FSR_FORMAT_MASK	0x600U
#define   SMMU500_SMMU_CB9_FSR_UUT_WIDTH	1
#define   SMMU500_SMMU_CB9_FSR_UUT_SHIFT	8
#define   SMMU500_SMMU_CB9_FSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_CB9_FSR_ASF_WIDTH	1
#define   SMMU500_SMMU_CB9_FSR_ASF_SHIFT	7
#define   SMMU500_SMMU_CB9_FSR_ASF_MASK	0x80U
#define   SMMU500_SMMU_CB9_FSR_TLBLKF_WIDTH	1
#define   SMMU500_SMMU_CB9_FSR_TLBLKF_SHIFT	6
#define   SMMU500_SMMU_CB9_FSR_TLBLKF_MASK	0x40U
#define   SMMU500_SMMU_CB9_FSR_TLBMCF_WIDTH	1
#define   SMMU500_SMMU_CB9_FSR_TLBMCF_SHIFT	5
#define   SMMU500_SMMU_CB9_FSR_TLBMCF_MASK	0x20U
#define   SMMU500_SMMU_CB9_FSR_EF_WIDTH	1
#define   SMMU500_SMMU_CB9_FSR_EF_SHIFT	4
#define   SMMU500_SMMU_CB9_FSR_EF_MASK	0x10U
#define   SMMU500_SMMU_CB9_FSR_PF_WIDTH	1
#define   SMMU500_SMMU_CB9_FSR_PF_SHIFT	3
#define   SMMU500_SMMU_CB9_FSR_PF_MASK	0x8U
#define   SMMU500_SMMU_CB9_FSR_AFF_WIDTH	1
#define   SMMU500_SMMU_CB9_FSR_AFF_SHIFT	2
#define   SMMU500_SMMU_CB9_FSR_AFF_MASK	0x4U
#define   SMMU500_SMMU_CB9_FSR_TF_WIDTH	1
#define   SMMU500_SMMU_CB9_FSR_TF_SHIFT	1
#define   SMMU500_SMMU_CB9_FSR_TF_MASK	0x2U

#define R_SMMU500_SMMU_CB9_FSRRESTORE	0x1905c
#define   SMMU500_SMMU_CB9_FSRRESTORE_BITS_WIDTH	32
#define   SMMU500_SMMU_CB9_FSRRESTORE_BITS_SHIFT	0
#define   SMMU500_SMMU_CB9_FSRRESTORE_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB9_FAR_LOW	0x19060
#define   SMMU500_SMMU_CB9_FAR_LOW_BITS_WIDTH	32
#define   SMMU500_SMMU_CB9_FAR_LOW_BITS_SHIFT	0
#define   SMMU500_SMMU_CB9_FAR_LOW_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB9_FAR_HIGH	0x19064
#define   SMMU500_SMMU_CB9_FAR_HIGH_BITS_WIDTH	17
#define   SMMU500_SMMU_CB9_FAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB9_FAR_HIGH_BITS_MASK	0x1ffffU

#define R_SMMU500_SMMU_CB9_FSYNR0	0x19068
#define   SMMU500_SMMU_CB9_FSYNR0_S1CBNDX_WIDTH	4
#define   SMMU500_SMMU_CB9_FSYNR0_S1CBNDX_SHIFT	16
#define   SMMU500_SMMU_CB9_FSYNR0_S1CBNDX_MASK	0xf0000U
#define   SMMU500_SMMU_CB9_FSYNR0_AFR_WIDTH	1
#define   SMMU500_SMMU_CB9_FSYNR0_AFR_SHIFT	11
#define   SMMU500_SMMU_CB9_FSYNR0_AFR_MASK	0x800U
#define   SMMU500_SMMU_CB9_FSYNR0_PTWF_WIDTH	1
#define   SMMU500_SMMU_CB9_FSYNR0_PTWF_SHIFT	10
#define   SMMU500_SMMU_CB9_FSYNR0_PTWF_MASK	0x400U
#define   SMMU500_SMMU_CB9_FSYNR0_ATOF_WIDTH	1
#define   SMMU500_SMMU_CB9_FSYNR0_ATOF_SHIFT	9
#define   SMMU500_SMMU_CB9_FSYNR0_ATOF_MASK	0x200U
#define   SMMU500_SMMU_CB9_FSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_CB9_FSYNR0_NSATTR_SHIFT	8
#define   SMMU500_SMMU_CB9_FSYNR0_NSATTR_MASK	0x100U
#define   SMMU500_SMMU_CB9_FSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_CB9_FSYNR0_IND_SHIFT	6
#define   SMMU500_SMMU_CB9_FSYNR0_IND_MASK	0x40U
#define   SMMU500_SMMU_CB9_FSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_CB9_FSYNR0_PNU_SHIFT	5
#define   SMMU500_SMMU_CB9_FSYNR0_PNU_MASK	0x20U
#define   SMMU500_SMMU_CB9_FSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_CB9_FSYNR0_WNR_SHIFT	4
#define   SMMU500_SMMU_CB9_FSYNR0_WNR_MASK	0x10U
#define   SMMU500_SMMU_CB9_FSYNR0_PLVL_WIDTH	2
#define   SMMU500_SMMU_CB9_FSYNR0_PLVL_SHIFT	0
#define   SMMU500_SMMU_CB9_FSYNR0_PLVL_MASK	0x3U

#define R_SMMU500_SMMU_CB9_IPAFAR_LOW	0x19070
#define   SMMU500_SMMU_CB9_IPAFAR_LOW_IPAFAR_L_WIDTH	20
#define   SMMU500_SMMU_CB9_IPAFAR_LOW_IPAFAR_L_SHIFT	12
#define   SMMU500_SMMU_CB9_IPAFAR_LOW_IPAFAR_L_MASK	0xfffff000U
#define   SMMU500_SMMU_CB9_IPAFAR_LOW_FAR_RO_WIDTH	12
#define   SMMU500_SMMU_CB9_IPAFAR_LOW_FAR_RO_SHIFT	0
#define   SMMU500_SMMU_CB9_IPAFAR_LOW_FAR_RO_MASK	0xfffU

#define R_SMMU500_SMMU_CB9_IPAFAR_HIGH	0x19074
#define   SMMU500_SMMU_CB9_IPAFAR_HIGH_BITS_WIDTH	16
#define   SMMU500_SMMU_CB9_IPAFAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB9_IPAFAR_HIGH_BITS_MASK	0xffffU

#define R_SMMU500_SMMU_CB9_TLBIVA_LOW	0x19600
#define   SMMU500_SMMU_CB9_TLBIVA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB9_TLBIVA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB9_TLBIVA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB9_TLBIVA_HIGH	0x19604
#define   SMMU500_SMMU_CB9_TLBIVA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB9_TLBIVA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB9_TLBIVA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB9_TLBIVA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB9_TLBIVA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB9_TLBIVA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB9_TLBIVAA_LOW	0x19608
#define   SMMU500_SMMU_CB9_TLBIVAA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB9_TLBIVAA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB9_TLBIVAA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB9_TLBIVAA_HIGH	0x1960c
#define   SMMU500_SMMU_CB9_TLBIVAA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB9_TLBIVAA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB9_TLBIVAA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB9_TLBIVAA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB9_TLBIVAA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB9_TLBIVAA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB9_TLBIASID	0x19610
#define   SMMU500_SMMU_CB9_TLBIASID_ASID_WIDTH	16
#define   SMMU500_SMMU_CB9_TLBIASID_ASID_SHIFT	0
#define   SMMU500_SMMU_CB9_TLBIASID_ASID_MASK	0xffffU

#define R_SMMU500_SMMU_CB9_TLBIALL	0x19618
#define   SMMU500_SMMU_CB9_TLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_CB9_TLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_CB9_TLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB9_TLBIVAL_LOW	0x19620
#define   SMMU500_SMMU_CB9_TLBIVAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB9_TLBIVAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB9_TLBIVAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB9_TLBIVAL_HIGH	0x19624
#define   SMMU500_SMMU_CB9_TLBIVAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB9_TLBIVAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB9_TLBIVAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB9_TLBIVAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB9_TLBIVAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB9_TLBIVAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB9_TLBIVAAL_LOW	0x19628
#define   SMMU500_SMMU_CB9_TLBIVAAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB9_TLBIVAAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB9_TLBIVAAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB9_TLBIVAAL_HIGH	0x1962c
#define   SMMU500_SMMU_CB9_TLBIVAAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB9_TLBIVAAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB9_TLBIVAAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB9_TLBIVAAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB9_TLBIVAAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB9_TLBIVAAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB9_TLBIIPAS2_LOW	0x19630
#define   SMMU500_SMMU_CB9_TLBIIPAS2_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB9_TLBIIPAS2_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB9_TLBIIPAS2_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB9_TLBIIPAS2_HIGH	0x19634
#define   SMMU500_SMMU_CB9_TLBIIPAS2_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB9_TLBIIPAS2_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB9_TLBIIPAS2_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB9_TLBIIPAS2L_LOW	0x19638
#define   SMMU500_SMMU_CB9_TLBIIPAS2L_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB9_TLBIIPAS2L_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB9_TLBIIPAS2L_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB9_TLBIIPAS2L_HIGH	0x1963c
#define   SMMU500_SMMU_CB9_TLBIIPAS2L_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB9_TLBIIPAS2L_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB9_TLBIIPAS2L_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB9_TLBSYNC	0x197f0
#define   SMMU500_SMMU_CB9_TLBSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_CB9_TLBSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_CB9_TLBSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB9_TLBSTATUS	0x197f4
#define   SMMU500_SMMU_CB9_TLBSTATUS_SACTIVE_WIDTH	1
#define   SMMU500_SMMU_CB9_TLBSTATUS_SACTIVE_SHIFT	0
#define   SMMU500_SMMU_CB9_TLBSTATUS_SACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_CB9_PMEVCNTR0	0x19e00
#define   SMMU500_SMMU_CB9_PMEVCNTR0_BITS_WIDTH	32
#define   SMMU500_SMMU_CB9_PMEVCNTR0_BITS_SHIFT	0
#define   SMMU500_SMMU_CB9_PMEVCNTR0_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB9_PMEVCNTR1	0x19e04
#define   SMMU500_SMMU_CB9_PMEVCNTR1_BITS_WIDTH	32
#define   SMMU500_SMMU_CB9_PMEVCNTR1_BITS_SHIFT	0
#define   SMMU500_SMMU_CB9_PMEVCNTR1_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB9_PMEVCNTR2	0x19e08
#define   SMMU500_SMMU_CB9_PMEVCNTR2_BITS_WIDTH	32
#define   SMMU500_SMMU_CB9_PMEVCNTR2_BITS_SHIFT	0
#define   SMMU500_SMMU_CB9_PMEVCNTR2_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB9_PMEVCNTR3	0x19e0c
#define   SMMU500_SMMU_CB9_PMEVCNTR3_BITS_WIDTH	32
#define   SMMU500_SMMU_CB9_PMEVCNTR3_BITS_SHIFT	0
#define   SMMU500_SMMU_CB9_PMEVCNTR3_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB9_PMEVTYPER0	0x19e80
#define   SMMU500_SMMU_CB9_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_SMMU_CB9_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_SMMU_CB9_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB9_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_SMMU_CB9_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_SMMU_CB9_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB9_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_SMMU_CB9_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_SMMU_CB9_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB9_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_SMMU_CB9_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_SMMU_CB9_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB9_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB9_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB9_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB9_PMEVTYPER1	0x19e84
#define   SMMU500_SMMU_CB9_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_SMMU_CB9_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_SMMU_CB9_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB9_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_SMMU_CB9_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_SMMU_CB9_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB9_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_SMMU_CB9_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_SMMU_CB9_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB9_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_SMMU_CB9_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_SMMU_CB9_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB9_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB9_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB9_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB9_PMEVTYPER2	0x19e88
#define   SMMU500_SMMU_CB9_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_SMMU_CB9_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_SMMU_CB9_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB9_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_SMMU_CB9_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_SMMU_CB9_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB9_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_SMMU_CB9_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_SMMU_CB9_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB9_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_SMMU_CB9_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_SMMU_CB9_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB9_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB9_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB9_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB9_PMEVTYPER3	0x19e8c
#define   SMMU500_SMMU_CB9_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_SMMU_CB9_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_SMMU_CB9_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB9_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_SMMU_CB9_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_SMMU_CB9_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB9_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_SMMU_CB9_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_SMMU_CB9_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB9_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_SMMU_CB9_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_SMMU_CB9_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB9_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB9_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB9_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB9_PMCFGR	0x19f00
#define   SMMU500_SMMU_CB9_PMCFGR_NCG_WIDTH	8
#define   SMMU500_SMMU_CB9_PMCFGR_NCG_SHIFT	24
#define   SMMU500_SMMU_CB9_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_SMMU_CB9_PMCFGR_UEN_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCFGR_UEN_SHIFT	19
#define   SMMU500_SMMU_CB9_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_SMMU_CB9_PMCFGR_EX_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCFGR_EX_SHIFT	16
#define   SMMU500_SMMU_CB9_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_SMMU_CB9_PMCFGR_CCD_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCFGR_CCD_SHIFT	15
#define   SMMU500_SMMU_CB9_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_SMMU_CB9_PMCFGR_CC_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCFGR_CC_SHIFT	14
#define   SMMU500_SMMU_CB9_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_SMMU_CB9_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_SMMU_CB9_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_SMMU_CB9_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_SMMU_CB9_PMCFGR_N_WIDTH	8
#define   SMMU500_SMMU_CB9_PMCFGR_N_SHIFT	0
#define   SMMU500_SMMU_CB9_PMCFGR_N_MASK	0xffU

#define R_SMMU500_SMMU_CB9_PMCR	0x19f04
#define   SMMU500_SMMU_CB9_PMCR_IMP_WIDTH	8
#define   SMMU500_SMMU_CB9_PMCR_IMP_SHIFT	24
#define   SMMU500_SMMU_CB9_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_SMMU_CB9_PMCR_X_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCR_X_SHIFT	4
#define   SMMU500_SMMU_CB9_PMCR_X_MASK	0x10U
#define   SMMU500_SMMU_CB9_PMCR_P_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCR_P_SHIFT	1
#define   SMMU500_SMMU_CB9_PMCR_P_MASK	0x2U
#define   SMMU500_SMMU_CB9_PMCR_E_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCR_E_SHIFT	0
#define   SMMU500_SMMU_CB9_PMCR_E_MASK	0x1U

#define R_SMMU500_SMMU_CB9_PMCEID	0x19f20
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X12_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X12_SHIFT	17
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X12_MASK	0x20000U
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X11_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X11_SHIFT	16
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X11_MASK	0x10000U
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X10_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X10_SHIFT	15
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X10_MASK	0x8000U
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X0A_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X0A_SHIFT	9
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X0A_MASK	0x200U
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X09_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X09_SHIFT	8
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X09_MASK	0x100U
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X08_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X08_SHIFT	7
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X08_MASK	0x80U
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X01_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X01_SHIFT	1
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X01_MASK	0x2U
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X00_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X00_SHIFT	0
#define   SMMU500_SMMU_CB9_PMCEID_EVENT0X00_MASK	0x1U

#define R_SMMU500_SMMU_CB9_PMCNTENSE	0x19f40
#define   SMMU500_SMMU_CB9_PMCNTENSE_P3_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCNTENSE_P3_SHIFT	3
#define   SMMU500_SMMU_CB9_PMCNTENSE_P3_MASK	0x8U
#define   SMMU500_SMMU_CB9_PMCNTENSE_P2_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCNTENSE_P2_SHIFT	2
#define   SMMU500_SMMU_CB9_PMCNTENSE_P2_MASK	0x4U
#define   SMMU500_SMMU_CB9_PMCNTENSE_P1_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCNTENSE_P1_SHIFT	1
#define   SMMU500_SMMU_CB9_PMCNTENSE_P1_MASK	0x2U
#define   SMMU500_SMMU_CB9_PMCNTENSE_P0_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCNTENSE_P0_SHIFT	0
#define   SMMU500_SMMU_CB9_PMCNTENSE_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB9_PMCNTENCLR	0x19f44
#define   SMMU500_SMMU_CB9_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB9_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB9_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB9_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB9_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB9_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB9_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB9_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB9_PMCNTENSET	0x19f48
#define   SMMU500_SMMU_CB9_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB9_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB9_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB9_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB9_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB9_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB9_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB9_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB9_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB9_PMINTENCLR	0x19f4c
#define   SMMU500_SMMU_CB9_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB9_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB9_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB9_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB9_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB9_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB9_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB9_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB9_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB9_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB9_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB9_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB9_PMOVSCLR	0x19f50
#define   SMMU500_SMMU_CB9_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB9_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB9_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB9_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB9_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB9_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB9_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB9_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB9_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB9_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB9_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB9_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB9_PMOVSSET	0x19f58
#define   SMMU500_SMMU_CB9_PMOVSSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB9_PMOVSSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB9_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB9_PMOVSSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB9_PMOVSSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB9_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB9_PMOVSSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB9_PMOVSSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB9_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB9_PMOVSSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB9_PMOVSSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB9_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB9_PMAUTHSTATUS	0x19fb8
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_SMMU_CB9_PMAUTHSTATUS_NSE_MASK	0x1U

#define R_SMMU500_SMMU_CB10_SCTLR	0x1a000
#define   SMMU500_SMMU_CB10_SCTLR_NSCFG_WIDTH	2
#define   SMMU500_SMMU_CB10_SCTLR_NSCFG_SHIFT	28
#define   SMMU500_SMMU_CB10_SCTLR_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_CB10_SCTLR_WACFG_WIDTH	2
#define   SMMU500_SMMU_CB10_SCTLR_WACFG_SHIFT	26
#define   SMMU500_SMMU_CB10_SCTLR_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_CB10_SCTLR_RACFG_WIDTH	2
#define   SMMU500_SMMU_CB10_SCTLR_RACFG_SHIFT	24
#define   SMMU500_SMMU_CB10_SCTLR_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_CB10_SCTLR_SHCFG_WIDTH	2
#define   SMMU500_SMMU_CB10_SCTLR_SHCFG_SHIFT	22
#define   SMMU500_SMMU_CB10_SCTLR_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_CB10_SCTLR_FB_WIDTH	1
#define   SMMU500_SMMU_CB10_SCTLR_FB_SHIFT	21
#define   SMMU500_SMMU_CB10_SCTLR_FB_MASK	0x200000U
#define   SMMU500_SMMU_CB10_SCTLR_MTCFG_WIDTH	1
#define   SMMU500_SMMU_CB10_SCTLR_MTCFG_SHIFT	20
#define   SMMU500_SMMU_CB10_SCTLR_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_CB10_SCTLR_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_CB10_SCTLR_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_CB10_SCTLR_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_CB10_SCTLR_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_CB10_SCTLR_TRANSIENTCFG_SHIFT	14
#define   SMMU500_SMMU_CB10_SCTLR_TRANSIENTCFG_MASK	0xc000U
#define   SMMU500_SMMU_CB10_SCTLR_PTW_WIDTH	1
#define   SMMU500_SMMU_CB10_SCTLR_PTW_SHIFT	13
#define   SMMU500_SMMU_CB10_SCTLR_PTW_MASK	0x2000U
#define   SMMU500_SMMU_CB10_SCTLR_ASIDPNE_WIDTH	1
#define   SMMU500_SMMU_CB10_SCTLR_ASIDPNE_SHIFT	12
#define   SMMU500_SMMU_CB10_SCTLR_ASIDPNE_MASK	0x1000U
#define   SMMU500_SMMU_CB10_SCTLR_UWXN_WIDTH	1
#define   SMMU500_SMMU_CB10_SCTLR_UWXN_SHIFT	10
#define   SMMU500_SMMU_CB10_SCTLR_UWXN_MASK	0x400U
#define   SMMU500_SMMU_CB10_SCTLR_WXN_WIDTH	1
#define   SMMU500_SMMU_CB10_SCTLR_WXN_SHIFT	9
#define   SMMU500_SMMU_CB10_SCTLR_WXN_MASK	0x200U
#define   SMMU500_SMMU_CB10_SCTLR_HUPCF_WIDTH	1
#define   SMMU500_SMMU_CB10_SCTLR_HUPCF_SHIFT	8
#define   SMMU500_SMMU_CB10_SCTLR_HUPCF_MASK	0x100U
#define   SMMU500_SMMU_CB10_SCTLR_CFCFG_WIDTH	1
#define   SMMU500_SMMU_CB10_SCTLR_CFCFG_SHIFT	7
#define   SMMU500_SMMU_CB10_SCTLR_CFCFG_MASK	0x80U
#define   SMMU500_SMMU_CB10_SCTLR_CFIE_WIDTH	1
#define   SMMU500_SMMU_CB10_SCTLR_CFIE_SHIFT	6
#define   SMMU500_SMMU_CB10_SCTLR_CFIE_MASK	0x40U
#define   SMMU500_SMMU_CB10_SCTLR_CFRE_WIDTH	1
#define   SMMU500_SMMU_CB10_SCTLR_CFRE_SHIFT	5
#define   SMMU500_SMMU_CB10_SCTLR_CFRE_MASK	0x20U
#define   SMMU500_SMMU_CB10_SCTLR_E_WIDTH	1
#define   SMMU500_SMMU_CB10_SCTLR_E_SHIFT	4
#define   SMMU500_SMMU_CB10_SCTLR_E_MASK	0x10U
#define   SMMU500_SMMU_CB10_SCTLR_AFFD_WIDTH	1
#define   SMMU500_SMMU_CB10_SCTLR_AFFD_SHIFT	3
#define   SMMU500_SMMU_CB10_SCTLR_AFFD_MASK	0x8U
#define   SMMU500_SMMU_CB10_SCTLR_AFE_WIDTH	1
#define   SMMU500_SMMU_CB10_SCTLR_AFE_SHIFT	2
#define   SMMU500_SMMU_CB10_SCTLR_AFE_MASK	0x4U
#define   SMMU500_SMMU_CB10_SCTLR_TRE_WIDTH	1
#define   SMMU500_SMMU_CB10_SCTLR_TRE_SHIFT	1
#define   SMMU500_SMMU_CB10_SCTLR_TRE_MASK	0x2U
#define   SMMU500_SMMU_CB10_SCTLR_M_WIDTH	1
#define   SMMU500_SMMU_CB10_SCTLR_M_SHIFT	0
#define   SMMU500_SMMU_CB10_SCTLR_M_MASK	0x1U

#define R_SMMU500_SMMU_CB10_ACTLR	0x1a004
#define   SMMU500_SMMU_CB10_ACTLR_CPRE_WIDTH	1
#define   SMMU500_SMMU_CB10_ACTLR_CPRE_SHIFT	1
#define   SMMU500_SMMU_CB10_ACTLR_CPRE_MASK	0x2U
#define   SMMU500_SMMU_CB10_ACTLR_CMTLB_WIDTH	1
#define   SMMU500_SMMU_CB10_ACTLR_CMTLB_SHIFT	0
#define   SMMU500_SMMU_CB10_ACTLR_CMTLB_MASK	0x1U

#define R_SMMU500_SMMU_CB10_RESUME	0x1a008
#define   SMMU500_SMMU_CB10_RESUME_TNR_WIDTH	1
#define   SMMU500_SMMU_CB10_RESUME_TNR_SHIFT	0
#define   SMMU500_SMMU_CB10_RESUME_TNR_MASK	0x1U

#define R_SMMU500_SMMU_CB10_TCR2	0x1a010
#define   SMMU500_SMMU_CB10_TCR2_NSCFG1_WIDTH	1
#define   SMMU500_SMMU_CB10_TCR2_NSCFG1_SHIFT	30
#define   SMMU500_SMMU_CB10_TCR2_NSCFG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB10_TCR2_SEP_WIDTH	3
#define   SMMU500_SMMU_CB10_TCR2_SEP_SHIFT	15
#define   SMMU500_SMMU_CB10_TCR2_SEP_MASK	0x38000U
#define   SMMU500_SMMU_CB10_TCR2_NSCFG0_WIDTH	1
#define   SMMU500_SMMU_CB10_TCR2_NSCFG0_SHIFT	14
#define   SMMU500_SMMU_CB10_TCR2_NSCFG0_MASK	0x4000U
#define   SMMU500_SMMU_CB10_TCR2_TBI1_WIDTH	1
#define   SMMU500_SMMU_CB10_TCR2_TBI1_SHIFT	6
#define   SMMU500_SMMU_CB10_TCR2_TBI1_MASK	0x40U
#define   SMMU500_SMMU_CB10_TCR2_TBI0_WIDTH	1
#define   SMMU500_SMMU_CB10_TCR2_TBI0_SHIFT	5
#define   SMMU500_SMMU_CB10_TCR2_TBI0_MASK	0x20U
#define   SMMU500_SMMU_CB10_TCR2_AS_WIDTH	1
#define   SMMU500_SMMU_CB10_TCR2_AS_SHIFT	4
#define   SMMU500_SMMU_CB10_TCR2_AS_MASK	0x10U
#define   SMMU500_SMMU_CB10_TCR2_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB10_TCR2_PASIZE_SHIFT	0
#define   SMMU500_SMMU_CB10_TCR2_PASIZE_MASK	0x7U

#define R_SMMU500_SMMU_CB10_TTBR0_LOW	0x1a020
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB10_TTBR0_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB10_TTBR0_HIGH	0x1a024
#define   SMMU500_SMMU_CB10_TTBR0_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB10_TTBR0_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB10_TTBR0_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB10_TTBR0_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB10_TTBR0_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB10_TTBR0_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB10_TTBR1_LOW	0x1a028
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB10_TTBR1_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB10_TTBR1_HIGH	0x1a02c
#define   SMMU500_SMMU_CB10_TTBR1_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB10_TTBR1_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB10_TTBR1_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB10_TTBR1_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB10_TTBR1_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB10_TTBR1_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB10_TCR_LPAE	0x1a030
#define   SMMU500_SMMU_CB10_TCR_LPAE_EAE_WIDTH	1
#define   SMMU500_SMMU_CB10_TCR_LPAE_EAE_SHIFT	31
#define   SMMU500_SMMU_CB10_TCR_LPAE_EAE_MASK	0x80000000U
#define   SMMU500_SMMU_CB10_TCR_LPAE_NSCFG1_TG1_WIDTH	1
#define   SMMU500_SMMU_CB10_TCR_LPAE_NSCFG1_TG1_SHIFT	30
#define   SMMU500_SMMU_CB10_TCR_LPAE_NSCFG1_TG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB10_TCR_LPAE_SH1_WIDTH	2
#define   SMMU500_SMMU_CB10_TCR_LPAE_SH1_SHIFT	28
#define   SMMU500_SMMU_CB10_TCR_LPAE_SH1_MASK	0x30000000U
#define   SMMU500_SMMU_CB10_TCR_LPAE_ORGN1_WIDTH	2
#define   SMMU500_SMMU_CB10_TCR_LPAE_ORGN1_SHIFT	26
#define   SMMU500_SMMU_CB10_TCR_LPAE_ORGN1_MASK	0xc000000U
#define   SMMU500_SMMU_CB10_TCR_LPAE_IRGN1_WIDTH	2
#define   SMMU500_SMMU_CB10_TCR_LPAE_IRGN1_SHIFT	24
#define   SMMU500_SMMU_CB10_TCR_LPAE_IRGN1_MASK	0x3000000U
#define   SMMU500_SMMU_CB10_TCR_LPAE_EPD1_WIDTH	1
#define   SMMU500_SMMU_CB10_TCR_LPAE_EPD1_SHIFT	23
#define   SMMU500_SMMU_CB10_TCR_LPAE_EPD1_MASK	0x800000U
#define   SMMU500_SMMU_CB10_TCR_LPAE_A1_WIDTH	1
#define   SMMU500_SMMU_CB10_TCR_LPAE_A1_SHIFT	22
#define   SMMU500_SMMU_CB10_TCR_LPAE_A1_MASK	0x400000U
#define   SMMU500_SMMU_CB10_TCR_LPAE_T1SZ_5_3_WIDTH	3
#define   SMMU500_SMMU_CB10_TCR_LPAE_T1SZ_5_3_SHIFT	19
#define   SMMU500_SMMU_CB10_TCR_LPAE_T1SZ_5_3_MASK	0x380000U
#define   SMMU500_SMMU_CB10_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB10_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT	16
#define   SMMU500_SMMU_CB10_TCR_LPAE_T1SZ_2_0_PASIZE_MASK	0x70000U
#define   SMMU500_SMMU_CB10_TCR_LPAE_NSCFG0_TG0_WIDTH	1
#define   SMMU500_SMMU_CB10_TCR_LPAE_NSCFG0_TG0_SHIFT	14
#define   SMMU500_SMMU_CB10_TCR_LPAE_NSCFG0_TG0_MASK	0x4000U
#define   SMMU500_SMMU_CB10_TCR_LPAE_SH0_WIDTH	2
#define   SMMU500_SMMU_CB10_TCR_LPAE_SH0_SHIFT	12
#define   SMMU500_SMMU_CB10_TCR_LPAE_SH0_MASK	0x3000U
#define   SMMU500_SMMU_CB10_TCR_LPAE_ORGN0_WIDTH	2
#define   SMMU500_SMMU_CB10_TCR_LPAE_ORGN0_SHIFT	10
#define   SMMU500_SMMU_CB10_TCR_LPAE_ORGN0_MASK	0xc00U
#define   SMMU500_SMMU_CB10_TCR_LPAE_IRGN0_WIDTH	2
#define   SMMU500_SMMU_CB10_TCR_LPAE_IRGN0_SHIFT	8
#define   SMMU500_SMMU_CB10_TCR_LPAE_IRGN0_MASK	0x300U
#define   SMMU500_SMMU_CB10_TCR_LPAE_SL0_1_EPD0_WIDTH	1
#define   SMMU500_SMMU_CB10_TCR_LPAE_SL0_1_EPD0_SHIFT	7
#define   SMMU500_SMMU_CB10_TCR_LPAE_SL0_1_EPD0_MASK	0x80U
#define   SMMU500_SMMU_CB10_TCR_LPAE_SL0_0_WIDTH	1
#define   SMMU500_SMMU_CB10_TCR_LPAE_SL0_0_SHIFT	6
#define   SMMU500_SMMU_CB10_TCR_LPAE_SL0_0_MASK	0x40U
#define   SMMU500_SMMU_CB10_TCR_LPAE_PD1_T0SZ_5_WIDTH	1
#define   SMMU500_SMMU_CB10_TCR_LPAE_PD1_T0SZ_5_SHIFT	5
#define   SMMU500_SMMU_CB10_TCR_LPAE_PD1_T0SZ_5_MASK	0x20U
#define   SMMU500_SMMU_CB10_TCR_LPAE_S_PD0_T0SZ_4_WIDTH	1
#define   SMMU500_SMMU_CB10_TCR_LPAE_S_PD0_T0SZ_4_SHIFT	4
#define   SMMU500_SMMU_CB10_TCR_LPAE_S_PD0_T0SZ_4_MASK	0x10U
#define   SMMU500_SMMU_CB10_TCR_LPAE_T0SZ_3_0_WIDTH	4
#define   SMMU500_SMMU_CB10_TCR_LPAE_T0SZ_3_0_SHIFT	0
#define   SMMU500_SMMU_CB10_TCR_LPAE_T0SZ_3_0_MASK	0xfU

#define R_SMMU500_SMMU_CB10_CONTEXTIDR	0x1a034
#define   SMMU500_SMMU_CB10_CONTEXTIDR_PROCID_WIDTH	24
#define   SMMU500_SMMU_CB10_CONTEXTIDR_PROCID_SHIFT	8
#define   SMMU500_SMMU_CB10_CONTEXTIDR_PROCID_MASK	0xffffff00U
#define   SMMU500_SMMU_CB10_CONTEXTIDR_ASID_WIDTH	8
#define   SMMU500_SMMU_CB10_CONTEXTIDR_ASID_SHIFT	0
#define   SMMU500_SMMU_CB10_CONTEXTIDR_ASID_MASK	0xffU

#define R_SMMU500_SMMU_CB10_PRRR_MAIR0	0x1a038
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS7_WIDTH	1
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS7_SHIFT	31
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS7_MASK	0x80000000U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS6_WIDTH	1
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS6_SHIFT	30
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS6_MASK	0x40000000U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS5_WIDTH	1
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS5_SHIFT	29
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS5_MASK	0x20000000U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS4_WIDTH	1
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS4_SHIFT	28
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS4_MASK	0x10000000U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS3_WIDTH	1
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS3_SHIFT	27
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS3_MASK	0x8000000U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS2_WIDTH	1
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS2_SHIFT	26
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS2_MASK	0x4000000U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS1_WIDTH	1
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS1_SHIFT	25
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS1_MASK	0x2000000U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS0_WIDTH	1
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS0_SHIFT	24
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NOS0_MASK	0x1000000U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NS1_WIDTH	1
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NS1_SHIFT	19
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NS1_MASK	0x80000U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NS0_WIDTH	1
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NS0_SHIFT	18
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_NS0_MASK	0x40000U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_DS1_WIDTH	1
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_DS1_SHIFT	17
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_DS1_MASK	0x20000U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_DS0_WIDTH	1
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_DS0_SHIFT	16
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_DS0_MASK	0x10000U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR7_WIDTH	2
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR7_SHIFT	14
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR7_MASK	0xc000U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR6_WIDTH	2
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR6_SHIFT	12
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR6_MASK	0x3000U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR5_WIDTH	2
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR5_SHIFT	10
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR5_MASK	0xc00U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR4_WIDTH	2
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR4_SHIFT	8
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR4_MASK	0x300U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR3_WIDTH	2
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR3_SHIFT	6
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR3_MASK	0xc0U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR2_WIDTH	2
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR2_SHIFT	4
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR2_MASK	0x30U
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR1_WIDTH	2
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR1_SHIFT	2
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR1_MASK	0xcU
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR0_WIDTH	2
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR0_SHIFT	0
#define   SMMU500_SMMU_CB10_PRRR_MAIR0_TR0_MASK	0x3U

#define R_SMMU500_SMMU_CB10_NMRR_MAIR1	0x1a03c
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR7_WIDTH	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR7_SHIFT	30
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR7_MASK	0xc0000000U
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR6_WIDTH	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR6_SHIFT	28
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR6_MASK	0x30000000U
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR5_WIDTH	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR5_SHIFT	26
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR5_MASK	0xc000000U
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR4_WIDTH	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR4_SHIFT	24
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR4_MASK	0x3000000U
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR3_WIDTH	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR3_SHIFT	22
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR3_MASK	0xc00000U
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR2_WIDTH	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR2_SHIFT	20
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR2_MASK	0x300000U
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR1_WIDTH	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR1_SHIFT	18
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR1_MASK	0xc0000U
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR0_WIDTH	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR0_SHIFT	16
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_OR0_MASK	0x30000U
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR7_WIDTH	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR7_SHIFT	14
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR7_MASK	0xc000U
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR6_WIDTH	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR6_SHIFT	12
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR6_MASK	0x3000U
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR5_WIDTH	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR5_SHIFT	10
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR5_MASK	0xc00U
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR4_WIDTH	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR4_SHIFT	8
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR4_MASK	0x300U
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR3_WIDTH	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR3_SHIFT	6
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR3_MASK	0xc0U
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR2_WIDTH	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR2_SHIFT	4
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR2_MASK	0x30U
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR1_WIDTH	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR1_SHIFT	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR1_MASK	0xcU
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR0_WIDTH	2
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR0_SHIFT	0
#define   SMMU500_SMMU_CB10_NMRR_MAIR1_IR0_MASK	0x3U

#define R_SMMU500_SMMU_CB10_FSR	0x1a058
#define   SMMU500_SMMU_CB10_FSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_CB10_FSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_CB10_FSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_CB10_FSR_SS_WIDTH	1
#define   SMMU500_SMMU_CB10_FSR_SS_SHIFT	30
#define   SMMU500_SMMU_CB10_FSR_SS_MASK	0x40000000U
#define   SMMU500_SMMU_CB10_FSR_FORMAT_WIDTH	2
#define   SMMU500_SMMU_CB10_FSR_FORMAT_SHIFT	9
#define   SMMU500_SMMU_CB10_FSR_FORMAT_MASK	0x600U
#define   SMMU500_SMMU_CB10_FSR_UUT_WIDTH	1
#define   SMMU500_SMMU_CB10_FSR_UUT_SHIFT	8
#define   SMMU500_SMMU_CB10_FSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_CB10_FSR_ASF_WIDTH	1
#define   SMMU500_SMMU_CB10_FSR_ASF_SHIFT	7
#define   SMMU500_SMMU_CB10_FSR_ASF_MASK	0x80U
#define   SMMU500_SMMU_CB10_FSR_TLBLKF_WIDTH	1
#define   SMMU500_SMMU_CB10_FSR_TLBLKF_SHIFT	6
#define   SMMU500_SMMU_CB10_FSR_TLBLKF_MASK	0x40U
#define   SMMU500_SMMU_CB10_FSR_TLBMCF_WIDTH	1
#define   SMMU500_SMMU_CB10_FSR_TLBMCF_SHIFT	5
#define   SMMU500_SMMU_CB10_FSR_TLBMCF_MASK	0x20U
#define   SMMU500_SMMU_CB10_FSR_EF_WIDTH	1
#define   SMMU500_SMMU_CB10_FSR_EF_SHIFT	4
#define   SMMU500_SMMU_CB10_FSR_EF_MASK	0x10U
#define   SMMU500_SMMU_CB10_FSR_PF_WIDTH	1
#define   SMMU500_SMMU_CB10_FSR_PF_SHIFT	3
#define   SMMU500_SMMU_CB10_FSR_PF_MASK	0x8U
#define   SMMU500_SMMU_CB10_FSR_AFF_WIDTH	1
#define   SMMU500_SMMU_CB10_FSR_AFF_SHIFT	2
#define   SMMU500_SMMU_CB10_FSR_AFF_MASK	0x4U
#define   SMMU500_SMMU_CB10_FSR_TF_WIDTH	1
#define   SMMU500_SMMU_CB10_FSR_TF_SHIFT	1
#define   SMMU500_SMMU_CB10_FSR_TF_MASK	0x2U

#define R_SMMU500_SMMU_CB10_FSRRESTORE	0x1a05c
#define   SMMU500_SMMU_CB10_FSRRESTORE_BITS_WIDTH	32
#define   SMMU500_SMMU_CB10_FSRRESTORE_BITS_SHIFT	0
#define   SMMU500_SMMU_CB10_FSRRESTORE_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB10_FAR_LOW	0x1a060
#define   SMMU500_SMMU_CB10_FAR_LOW_BITS_WIDTH	32
#define   SMMU500_SMMU_CB10_FAR_LOW_BITS_SHIFT	0
#define   SMMU500_SMMU_CB10_FAR_LOW_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB10_FAR_HIGH	0x1a064
#define   SMMU500_SMMU_CB10_FAR_HIGH_BITS_WIDTH	17
#define   SMMU500_SMMU_CB10_FAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB10_FAR_HIGH_BITS_MASK	0x1ffffU

#define R_SMMU500_SMMU_CB10_FSYNR0	0x1a068
#define   SMMU500_SMMU_CB10_FSYNR0_S1CBNDX_WIDTH	4
#define   SMMU500_SMMU_CB10_FSYNR0_S1CBNDX_SHIFT	16
#define   SMMU500_SMMU_CB10_FSYNR0_S1CBNDX_MASK	0xf0000U
#define   SMMU500_SMMU_CB10_FSYNR0_AFR_WIDTH	1
#define   SMMU500_SMMU_CB10_FSYNR0_AFR_SHIFT	11
#define   SMMU500_SMMU_CB10_FSYNR0_AFR_MASK	0x800U
#define   SMMU500_SMMU_CB10_FSYNR0_PTWF_WIDTH	1
#define   SMMU500_SMMU_CB10_FSYNR0_PTWF_SHIFT	10
#define   SMMU500_SMMU_CB10_FSYNR0_PTWF_MASK	0x400U
#define   SMMU500_SMMU_CB10_FSYNR0_ATOF_WIDTH	1
#define   SMMU500_SMMU_CB10_FSYNR0_ATOF_SHIFT	9
#define   SMMU500_SMMU_CB10_FSYNR0_ATOF_MASK	0x200U
#define   SMMU500_SMMU_CB10_FSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_CB10_FSYNR0_NSATTR_SHIFT	8
#define   SMMU500_SMMU_CB10_FSYNR0_NSATTR_MASK	0x100U
#define   SMMU500_SMMU_CB10_FSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_CB10_FSYNR0_IND_SHIFT	6
#define   SMMU500_SMMU_CB10_FSYNR0_IND_MASK	0x40U
#define   SMMU500_SMMU_CB10_FSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_CB10_FSYNR0_PNU_SHIFT	5
#define   SMMU500_SMMU_CB10_FSYNR0_PNU_MASK	0x20U
#define   SMMU500_SMMU_CB10_FSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_CB10_FSYNR0_WNR_SHIFT	4
#define   SMMU500_SMMU_CB10_FSYNR0_WNR_MASK	0x10U
#define   SMMU500_SMMU_CB10_FSYNR0_PLVL_WIDTH	2
#define   SMMU500_SMMU_CB10_FSYNR0_PLVL_SHIFT	0
#define   SMMU500_SMMU_CB10_FSYNR0_PLVL_MASK	0x3U

#define R_SMMU500_SMMU_CB10_IPAFAR_LOW	0x1a070
#define   SMMU500_SMMU_CB10_IPAFAR_LOW_IPAFAR_L_WIDTH	20
#define   SMMU500_SMMU_CB10_IPAFAR_LOW_IPAFAR_L_SHIFT	12
#define   SMMU500_SMMU_CB10_IPAFAR_LOW_IPAFAR_L_MASK	0xfffff000U
#define   SMMU500_SMMU_CB10_IPAFAR_LOW_FAR_RO_WIDTH	12
#define   SMMU500_SMMU_CB10_IPAFAR_LOW_FAR_RO_SHIFT	0
#define   SMMU500_SMMU_CB10_IPAFAR_LOW_FAR_RO_MASK	0xfffU

#define R_SMMU500_SMMU_CB10_IPAFAR_HIGH	0x1a074
#define   SMMU500_SMMU_CB10_IPAFAR_HIGH_BITS_WIDTH	16
#define   SMMU500_SMMU_CB10_IPAFAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB10_IPAFAR_HIGH_BITS_MASK	0xffffU

#define R_SMMU500_SMMU_CB10_TLBIVA_LOW	0x1a600
#define   SMMU500_SMMU_CB10_TLBIVA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB10_TLBIVA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB10_TLBIVA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB10_TLBIVA_HIGH	0x1a604
#define   SMMU500_SMMU_CB10_TLBIVA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB10_TLBIVA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB10_TLBIVA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB10_TLBIVA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB10_TLBIVA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB10_TLBIVA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB10_TLBIVAA_LOW	0x1a608
#define   SMMU500_SMMU_CB10_TLBIVAA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB10_TLBIVAA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB10_TLBIVAA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB10_TLBIVAA_HIGH	0x1a60c
#define   SMMU500_SMMU_CB10_TLBIVAA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB10_TLBIVAA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB10_TLBIVAA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB10_TLBIVAA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB10_TLBIVAA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB10_TLBIVAA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB10_TLBIASID	0x1a610
#define   SMMU500_SMMU_CB10_TLBIASID_ASID_WIDTH	16
#define   SMMU500_SMMU_CB10_TLBIASID_ASID_SHIFT	0
#define   SMMU500_SMMU_CB10_TLBIASID_ASID_MASK	0xffffU

#define R_SMMU500_SMMU_CB10_TLBIALL	0x1a618
#define   SMMU500_SMMU_CB10_TLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_CB10_TLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_CB10_TLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB10_TLBIVAL_LOW	0x1a620
#define   SMMU500_SMMU_CB10_TLBIVAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB10_TLBIVAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB10_TLBIVAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB10_TLBIVAL_HIGH	0x1a624
#define   SMMU500_SMMU_CB10_TLBIVAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB10_TLBIVAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB10_TLBIVAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB10_TLBIVAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB10_TLBIVAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB10_TLBIVAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB10_TLBIVAAL_LOW	0x1a628
#define   SMMU500_SMMU_CB10_TLBIVAAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB10_TLBIVAAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB10_TLBIVAAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB10_TLBIVAAL_HIGH	0x1a62c
#define   SMMU500_SMMU_CB10_TLBIVAAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB10_TLBIVAAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB10_TLBIVAAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB10_TLBIVAAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB10_TLBIVAAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB10_TLBIVAAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB10_TLBIIPAS2_LOW	0x1a630
#define   SMMU500_SMMU_CB10_TLBIIPAS2_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB10_TLBIIPAS2_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB10_TLBIIPAS2_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB10_TLBIIPAS2_HIGH	0x1a634
#define   SMMU500_SMMU_CB10_TLBIIPAS2_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB10_TLBIIPAS2_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB10_TLBIIPAS2_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB10_TLBIIPAS2L_LOW	0x1a638
#define   SMMU500_SMMU_CB10_TLBIIPAS2L_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB10_TLBIIPAS2L_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB10_TLBIIPAS2L_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB10_TLBIIPAS2L_HIGH	0x1a63c
#define   SMMU500_SMMU_CB10_TLBIIPAS2L_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB10_TLBIIPAS2L_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB10_TLBIIPAS2L_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB10_TLBSYNC	0x1a7f0
#define   SMMU500_SMMU_CB10_TLBSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_CB10_TLBSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_CB10_TLBSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB10_TLBSTATUS	0x1a7f4
#define   SMMU500_SMMU_CB10_TLBSTATUS_SACTIVE_WIDTH	1
#define   SMMU500_SMMU_CB10_TLBSTATUS_SACTIVE_SHIFT	0
#define   SMMU500_SMMU_CB10_TLBSTATUS_SACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_CB10_PMEVCNTR0	0x1ae00
#define   SMMU500_SMMU_CB10_PMEVCNTR0_BITS_WIDTH	32
#define   SMMU500_SMMU_CB10_PMEVCNTR0_BITS_SHIFT	0
#define   SMMU500_SMMU_CB10_PMEVCNTR0_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB10_PMEVCNTR1	0x1ae04
#define   SMMU500_SMMU_CB10_PMEVCNTR1_BITS_WIDTH	32
#define   SMMU500_SMMU_CB10_PMEVCNTR1_BITS_SHIFT	0
#define   SMMU500_SMMU_CB10_PMEVCNTR1_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB10_PMEVCNTR2	0x1ae08
#define   SMMU500_SMMU_CB10_PMEVCNTR2_BITS_WIDTH	32
#define   SMMU500_SMMU_CB10_PMEVCNTR2_BITS_SHIFT	0
#define   SMMU500_SMMU_CB10_PMEVCNTR2_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB10_PMEVCNTR3	0x1ae0c
#define   SMMU500_SMMU_CB10_PMEVCNTR3_BITS_WIDTH	32
#define   SMMU500_SMMU_CB10_PMEVCNTR3_BITS_SHIFT	0
#define   SMMU500_SMMU_CB10_PMEVCNTR3_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB10_PMEVTYPER0	0x1ae80
#define   SMMU500_SMMU_CB10_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_SMMU_CB10_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_SMMU_CB10_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB10_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_SMMU_CB10_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_SMMU_CB10_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB10_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_SMMU_CB10_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_SMMU_CB10_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB10_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_SMMU_CB10_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_SMMU_CB10_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB10_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB10_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB10_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB10_PMEVTYPER1	0x1ae84
#define   SMMU500_SMMU_CB10_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_SMMU_CB10_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_SMMU_CB10_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB10_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_SMMU_CB10_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_SMMU_CB10_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB10_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_SMMU_CB10_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_SMMU_CB10_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB10_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_SMMU_CB10_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_SMMU_CB10_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB10_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB10_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB10_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB10_PMEVTYPER2	0x1ae88
#define   SMMU500_SMMU_CB10_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_SMMU_CB10_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_SMMU_CB10_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB10_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_SMMU_CB10_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_SMMU_CB10_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB10_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_SMMU_CB10_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_SMMU_CB10_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB10_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_SMMU_CB10_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_SMMU_CB10_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB10_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB10_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB10_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB10_PMEVTYPER3	0x1ae8c
#define   SMMU500_SMMU_CB10_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_SMMU_CB10_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_SMMU_CB10_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB10_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_SMMU_CB10_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_SMMU_CB10_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB10_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_SMMU_CB10_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_SMMU_CB10_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB10_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_SMMU_CB10_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_SMMU_CB10_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB10_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB10_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB10_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB10_PMCFGR	0x1af00
#define   SMMU500_SMMU_CB10_PMCFGR_NCG_WIDTH	8
#define   SMMU500_SMMU_CB10_PMCFGR_NCG_SHIFT	24
#define   SMMU500_SMMU_CB10_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_SMMU_CB10_PMCFGR_UEN_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCFGR_UEN_SHIFT	19
#define   SMMU500_SMMU_CB10_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_SMMU_CB10_PMCFGR_EX_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCFGR_EX_SHIFT	16
#define   SMMU500_SMMU_CB10_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_SMMU_CB10_PMCFGR_CCD_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCFGR_CCD_SHIFT	15
#define   SMMU500_SMMU_CB10_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_SMMU_CB10_PMCFGR_CC_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCFGR_CC_SHIFT	14
#define   SMMU500_SMMU_CB10_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_SMMU_CB10_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_SMMU_CB10_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_SMMU_CB10_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_SMMU_CB10_PMCFGR_N_WIDTH	8
#define   SMMU500_SMMU_CB10_PMCFGR_N_SHIFT	0
#define   SMMU500_SMMU_CB10_PMCFGR_N_MASK	0xffU

#define R_SMMU500_SMMU_CB10_PMCR	0x1af04
#define   SMMU500_SMMU_CB10_PMCR_IMP_WIDTH	8
#define   SMMU500_SMMU_CB10_PMCR_IMP_SHIFT	24
#define   SMMU500_SMMU_CB10_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_SMMU_CB10_PMCR_X_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCR_X_SHIFT	4
#define   SMMU500_SMMU_CB10_PMCR_X_MASK	0x10U
#define   SMMU500_SMMU_CB10_PMCR_P_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCR_P_SHIFT	1
#define   SMMU500_SMMU_CB10_PMCR_P_MASK	0x2U
#define   SMMU500_SMMU_CB10_PMCR_E_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCR_E_SHIFT	0
#define   SMMU500_SMMU_CB10_PMCR_E_MASK	0x1U

#define R_SMMU500_SMMU_CB10_PMCEID	0x1af20
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X12_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X12_SHIFT	17
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X12_MASK	0x20000U
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X11_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X11_SHIFT	16
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X11_MASK	0x10000U
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X10_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X10_SHIFT	15
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X10_MASK	0x8000U
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X0A_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X0A_SHIFT	9
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X0A_MASK	0x200U
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X09_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X09_SHIFT	8
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X09_MASK	0x100U
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X08_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X08_SHIFT	7
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X08_MASK	0x80U
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X01_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X01_SHIFT	1
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X01_MASK	0x2U
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X00_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X00_SHIFT	0
#define   SMMU500_SMMU_CB10_PMCEID_EVENT0X00_MASK	0x1U

#define R_SMMU500_SMMU_CB10_PMCNTENSE	0x1af40
#define   SMMU500_SMMU_CB10_PMCNTENSE_P3_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCNTENSE_P3_SHIFT	3
#define   SMMU500_SMMU_CB10_PMCNTENSE_P3_MASK	0x8U
#define   SMMU500_SMMU_CB10_PMCNTENSE_P2_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCNTENSE_P2_SHIFT	2
#define   SMMU500_SMMU_CB10_PMCNTENSE_P2_MASK	0x4U
#define   SMMU500_SMMU_CB10_PMCNTENSE_P1_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCNTENSE_P1_SHIFT	1
#define   SMMU500_SMMU_CB10_PMCNTENSE_P1_MASK	0x2U
#define   SMMU500_SMMU_CB10_PMCNTENSE_P0_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCNTENSE_P0_SHIFT	0
#define   SMMU500_SMMU_CB10_PMCNTENSE_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB10_PMCNTENCLR	0x1af44
#define   SMMU500_SMMU_CB10_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB10_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB10_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB10_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB10_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB10_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB10_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB10_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB10_PMCNTENSET	0x1af48
#define   SMMU500_SMMU_CB10_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB10_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB10_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB10_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB10_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB10_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB10_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB10_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB10_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB10_PMINTENCLR	0x1af4c
#define   SMMU500_SMMU_CB10_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB10_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB10_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB10_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB10_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB10_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB10_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB10_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB10_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB10_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB10_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB10_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB10_PMOVSCLR	0x1af50
#define   SMMU500_SMMU_CB10_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB10_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB10_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB10_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB10_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB10_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB10_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB10_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB10_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB10_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB10_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB10_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB10_PMOVSSET	0x1af58
#define   SMMU500_SMMU_CB10_PMOVSSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB10_PMOVSSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB10_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB10_PMOVSSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB10_PMOVSSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB10_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB10_PMOVSSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB10_PMOVSSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB10_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB10_PMOVSSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB10_PMOVSSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB10_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB10_PMAUTHSTATUS	0x1afb8
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_SMMU_CB10_PMAUTHSTATUS_NSE_MASK	0x1U

#define R_SMMU500_SMMU_CB11_SCTLR	0x1b000
#define   SMMU500_SMMU_CB11_SCTLR_NSCFG_WIDTH	2
#define   SMMU500_SMMU_CB11_SCTLR_NSCFG_SHIFT	28
#define   SMMU500_SMMU_CB11_SCTLR_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_CB11_SCTLR_WACFG_WIDTH	2
#define   SMMU500_SMMU_CB11_SCTLR_WACFG_SHIFT	26
#define   SMMU500_SMMU_CB11_SCTLR_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_CB11_SCTLR_RACFG_WIDTH	2
#define   SMMU500_SMMU_CB11_SCTLR_RACFG_SHIFT	24
#define   SMMU500_SMMU_CB11_SCTLR_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_CB11_SCTLR_SHCFG_WIDTH	2
#define   SMMU500_SMMU_CB11_SCTLR_SHCFG_SHIFT	22
#define   SMMU500_SMMU_CB11_SCTLR_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_CB11_SCTLR_FB_WIDTH	1
#define   SMMU500_SMMU_CB11_SCTLR_FB_SHIFT	21
#define   SMMU500_SMMU_CB11_SCTLR_FB_MASK	0x200000U
#define   SMMU500_SMMU_CB11_SCTLR_MTCFG_WIDTH	1
#define   SMMU500_SMMU_CB11_SCTLR_MTCFG_SHIFT	20
#define   SMMU500_SMMU_CB11_SCTLR_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_CB11_SCTLR_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_CB11_SCTLR_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_CB11_SCTLR_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_CB11_SCTLR_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_CB11_SCTLR_TRANSIENTCFG_SHIFT	14
#define   SMMU500_SMMU_CB11_SCTLR_TRANSIENTCFG_MASK	0xc000U
#define   SMMU500_SMMU_CB11_SCTLR_PTW_WIDTH	1
#define   SMMU500_SMMU_CB11_SCTLR_PTW_SHIFT	13
#define   SMMU500_SMMU_CB11_SCTLR_PTW_MASK	0x2000U
#define   SMMU500_SMMU_CB11_SCTLR_ASIDPNE_WIDTH	1
#define   SMMU500_SMMU_CB11_SCTLR_ASIDPNE_SHIFT	12
#define   SMMU500_SMMU_CB11_SCTLR_ASIDPNE_MASK	0x1000U
#define   SMMU500_SMMU_CB11_SCTLR_UWXN_WIDTH	1
#define   SMMU500_SMMU_CB11_SCTLR_UWXN_SHIFT	10
#define   SMMU500_SMMU_CB11_SCTLR_UWXN_MASK	0x400U
#define   SMMU500_SMMU_CB11_SCTLR_WXN_WIDTH	1
#define   SMMU500_SMMU_CB11_SCTLR_WXN_SHIFT	9
#define   SMMU500_SMMU_CB11_SCTLR_WXN_MASK	0x200U
#define   SMMU500_SMMU_CB11_SCTLR_HUPCF_WIDTH	1
#define   SMMU500_SMMU_CB11_SCTLR_HUPCF_SHIFT	8
#define   SMMU500_SMMU_CB11_SCTLR_HUPCF_MASK	0x100U
#define   SMMU500_SMMU_CB11_SCTLR_CFCFG_WIDTH	1
#define   SMMU500_SMMU_CB11_SCTLR_CFCFG_SHIFT	7
#define   SMMU500_SMMU_CB11_SCTLR_CFCFG_MASK	0x80U
#define   SMMU500_SMMU_CB11_SCTLR_CFIE_WIDTH	1
#define   SMMU500_SMMU_CB11_SCTLR_CFIE_SHIFT	6
#define   SMMU500_SMMU_CB11_SCTLR_CFIE_MASK	0x40U
#define   SMMU500_SMMU_CB11_SCTLR_CFRE_WIDTH	1
#define   SMMU500_SMMU_CB11_SCTLR_CFRE_SHIFT	5
#define   SMMU500_SMMU_CB11_SCTLR_CFRE_MASK	0x20U
#define   SMMU500_SMMU_CB11_SCTLR_E_WIDTH	1
#define   SMMU500_SMMU_CB11_SCTLR_E_SHIFT	4
#define   SMMU500_SMMU_CB11_SCTLR_E_MASK	0x10U
#define   SMMU500_SMMU_CB11_SCTLR_AFFD_WIDTH	1
#define   SMMU500_SMMU_CB11_SCTLR_AFFD_SHIFT	3
#define   SMMU500_SMMU_CB11_SCTLR_AFFD_MASK	0x8U
#define   SMMU500_SMMU_CB11_SCTLR_AFE_WIDTH	1
#define   SMMU500_SMMU_CB11_SCTLR_AFE_SHIFT	2
#define   SMMU500_SMMU_CB11_SCTLR_AFE_MASK	0x4U
#define   SMMU500_SMMU_CB11_SCTLR_TRE_WIDTH	1
#define   SMMU500_SMMU_CB11_SCTLR_TRE_SHIFT	1
#define   SMMU500_SMMU_CB11_SCTLR_TRE_MASK	0x2U
#define   SMMU500_SMMU_CB11_SCTLR_M_WIDTH	1
#define   SMMU500_SMMU_CB11_SCTLR_M_SHIFT	0
#define   SMMU500_SMMU_CB11_SCTLR_M_MASK	0x1U

#define R_SMMU500_SMMU_CB11_ACTLR	0x1b004
#define   SMMU500_SMMU_CB11_ACTLR_CPRE_WIDTH	1
#define   SMMU500_SMMU_CB11_ACTLR_CPRE_SHIFT	1
#define   SMMU500_SMMU_CB11_ACTLR_CPRE_MASK	0x2U
#define   SMMU500_SMMU_CB11_ACTLR_CMTLB_WIDTH	1
#define   SMMU500_SMMU_CB11_ACTLR_CMTLB_SHIFT	0
#define   SMMU500_SMMU_CB11_ACTLR_CMTLB_MASK	0x1U

#define R_SMMU500_SMMU_CB11_RESUME	0x1b008
#define   SMMU500_SMMU_CB11_RESUME_TNR_WIDTH	1
#define   SMMU500_SMMU_CB11_RESUME_TNR_SHIFT	0
#define   SMMU500_SMMU_CB11_RESUME_TNR_MASK	0x1U

#define R_SMMU500_SMMU_CB11_TCR2	0x1b010
#define   SMMU500_SMMU_CB11_TCR2_NSCFG1_WIDTH	1
#define   SMMU500_SMMU_CB11_TCR2_NSCFG1_SHIFT	30
#define   SMMU500_SMMU_CB11_TCR2_NSCFG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB11_TCR2_SEP_WIDTH	3
#define   SMMU500_SMMU_CB11_TCR2_SEP_SHIFT	15
#define   SMMU500_SMMU_CB11_TCR2_SEP_MASK	0x38000U
#define   SMMU500_SMMU_CB11_TCR2_NSCFG0_WIDTH	1
#define   SMMU500_SMMU_CB11_TCR2_NSCFG0_SHIFT	14
#define   SMMU500_SMMU_CB11_TCR2_NSCFG0_MASK	0x4000U
#define   SMMU500_SMMU_CB11_TCR2_TBI1_WIDTH	1
#define   SMMU500_SMMU_CB11_TCR2_TBI1_SHIFT	6
#define   SMMU500_SMMU_CB11_TCR2_TBI1_MASK	0x40U
#define   SMMU500_SMMU_CB11_TCR2_TBI0_WIDTH	1
#define   SMMU500_SMMU_CB11_TCR2_TBI0_SHIFT	5
#define   SMMU500_SMMU_CB11_TCR2_TBI0_MASK	0x20U
#define   SMMU500_SMMU_CB11_TCR2_AS_WIDTH	1
#define   SMMU500_SMMU_CB11_TCR2_AS_SHIFT	4
#define   SMMU500_SMMU_CB11_TCR2_AS_MASK	0x10U
#define   SMMU500_SMMU_CB11_TCR2_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB11_TCR2_PASIZE_SHIFT	0
#define   SMMU500_SMMU_CB11_TCR2_PASIZE_MASK	0x7U

#define R_SMMU500_SMMU_CB11_TTBR0_LOW	0x1b020
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB11_TTBR0_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB11_TTBR0_HIGH	0x1b024
#define   SMMU500_SMMU_CB11_TTBR0_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB11_TTBR0_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB11_TTBR0_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB11_TTBR0_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB11_TTBR0_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB11_TTBR0_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB11_TTBR1_LOW	0x1b028
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB11_TTBR1_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB11_TTBR1_HIGH	0x1b02c
#define   SMMU500_SMMU_CB11_TTBR1_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB11_TTBR1_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB11_TTBR1_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB11_TTBR1_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB11_TTBR1_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB11_TTBR1_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB11_TCR_LPAE	0x1b030
#define   SMMU500_SMMU_CB11_TCR_LPAE_EAE_WIDTH	1
#define   SMMU500_SMMU_CB11_TCR_LPAE_EAE_SHIFT	31
#define   SMMU500_SMMU_CB11_TCR_LPAE_EAE_MASK	0x80000000U
#define   SMMU500_SMMU_CB11_TCR_LPAE_NSCFG1_TG1_WIDTH	1
#define   SMMU500_SMMU_CB11_TCR_LPAE_NSCFG1_TG1_SHIFT	30
#define   SMMU500_SMMU_CB11_TCR_LPAE_NSCFG1_TG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB11_TCR_LPAE_SH1_WIDTH	2
#define   SMMU500_SMMU_CB11_TCR_LPAE_SH1_SHIFT	28
#define   SMMU500_SMMU_CB11_TCR_LPAE_SH1_MASK	0x30000000U
#define   SMMU500_SMMU_CB11_TCR_LPAE_ORGN1_WIDTH	2
#define   SMMU500_SMMU_CB11_TCR_LPAE_ORGN1_SHIFT	26
#define   SMMU500_SMMU_CB11_TCR_LPAE_ORGN1_MASK	0xc000000U
#define   SMMU500_SMMU_CB11_TCR_LPAE_IRGN1_WIDTH	2
#define   SMMU500_SMMU_CB11_TCR_LPAE_IRGN1_SHIFT	24
#define   SMMU500_SMMU_CB11_TCR_LPAE_IRGN1_MASK	0x3000000U
#define   SMMU500_SMMU_CB11_TCR_LPAE_EPD1_WIDTH	1
#define   SMMU500_SMMU_CB11_TCR_LPAE_EPD1_SHIFT	23
#define   SMMU500_SMMU_CB11_TCR_LPAE_EPD1_MASK	0x800000U
#define   SMMU500_SMMU_CB11_TCR_LPAE_A1_WIDTH	1
#define   SMMU500_SMMU_CB11_TCR_LPAE_A1_SHIFT	22
#define   SMMU500_SMMU_CB11_TCR_LPAE_A1_MASK	0x400000U
#define   SMMU500_SMMU_CB11_TCR_LPAE_T1SZ_5_3_WIDTH	3
#define   SMMU500_SMMU_CB11_TCR_LPAE_T1SZ_5_3_SHIFT	19
#define   SMMU500_SMMU_CB11_TCR_LPAE_T1SZ_5_3_MASK	0x380000U
#define   SMMU500_SMMU_CB11_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB11_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT	16
#define   SMMU500_SMMU_CB11_TCR_LPAE_T1SZ_2_0_PASIZE_MASK	0x70000U
#define   SMMU500_SMMU_CB11_TCR_LPAE_NSCFG0_TG0_WIDTH	1
#define   SMMU500_SMMU_CB11_TCR_LPAE_NSCFG0_TG0_SHIFT	14
#define   SMMU500_SMMU_CB11_TCR_LPAE_NSCFG0_TG0_MASK	0x4000U
#define   SMMU500_SMMU_CB11_TCR_LPAE_SH0_WIDTH	2
#define   SMMU500_SMMU_CB11_TCR_LPAE_SH0_SHIFT	12
#define   SMMU500_SMMU_CB11_TCR_LPAE_SH0_MASK	0x3000U
#define   SMMU500_SMMU_CB11_TCR_LPAE_ORGN0_WIDTH	2
#define   SMMU500_SMMU_CB11_TCR_LPAE_ORGN0_SHIFT	10
#define   SMMU500_SMMU_CB11_TCR_LPAE_ORGN0_MASK	0xc00U
#define   SMMU500_SMMU_CB11_TCR_LPAE_IRGN0_WIDTH	2
#define   SMMU500_SMMU_CB11_TCR_LPAE_IRGN0_SHIFT	8
#define   SMMU500_SMMU_CB11_TCR_LPAE_IRGN0_MASK	0x300U
#define   SMMU500_SMMU_CB11_TCR_LPAE_SL0_1_EPD0_WIDTH	1
#define   SMMU500_SMMU_CB11_TCR_LPAE_SL0_1_EPD0_SHIFT	7
#define   SMMU500_SMMU_CB11_TCR_LPAE_SL0_1_EPD0_MASK	0x80U
#define   SMMU500_SMMU_CB11_TCR_LPAE_SL0_0_WIDTH	1
#define   SMMU500_SMMU_CB11_TCR_LPAE_SL0_0_SHIFT	6
#define   SMMU500_SMMU_CB11_TCR_LPAE_SL0_0_MASK	0x40U
#define   SMMU500_SMMU_CB11_TCR_LPAE_PD1_T0SZ_5_WIDTH	1
#define   SMMU500_SMMU_CB11_TCR_LPAE_PD1_T0SZ_5_SHIFT	5
#define   SMMU500_SMMU_CB11_TCR_LPAE_PD1_T0SZ_5_MASK	0x20U
#define   SMMU500_SMMU_CB11_TCR_LPAE_S_PD0_T0SZ_4_WIDTH	1
#define   SMMU500_SMMU_CB11_TCR_LPAE_S_PD0_T0SZ_4_SHIFT	4
#define   SMMU500_SMMU_CB11_TCR_LPAE_S_PD0_T0SZ_4_MASK	0x10U
#define   SMMU500_SMMU_CB11_TCR_LPAE_T0SZ_3_0_WIDTH	4
#define   SMMU500_SMMU_CB11_TCR_LPAE_T0SZ_3_0_SHIFT	0
#define   SMMU500_SMMU_CB11_TCR_LPAE_T0SZ_3_0_MASK	0xfU

#define R_SMMU500_SMMU_CB11_CONTEXTIDR	0x1b034
#define   SMMU500_SMMU_CB11_CONTEXTIDR_PROCID_WIDTH	24
#define   SMMU500_SMMU_CB11_CONTEXTIDR_PROCID_SHIFT	8
#define   SMMU500_SMMU_CB11_CONTEXTIDR_PROCID_MASK	0xffffff00U
#define   SMMU500_SMMU_CB11_CONTEXTIDR_ASID_WIDTH	8
#define   SMMU500_SMMU_CB11_CONTEXTIDR_ASID_SHIFT	0
#define   SMMU500_SMMU_CB11_CONTEXTIDR_ASID_MASK	0xffU

#define R_SMMU500_SMMU_CB11_PRRR_MAIR0	0x1b038
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS7_WIDTH	1
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS7_SHIFT	31
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS7_MASK	0x80000000U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS6_WIDTH	1
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS6_SHIFT	30
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS6_MASK	0x40000000U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS5_WIDTH	1
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS5_SHIFT	29
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS5_MASK	0x20000000U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS4_WIDTH	1
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS4_SHIFT	28
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS4_MASK	0x10000000U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS3_WIDTH	1
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS3_SHIFT	27
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS3_MASK	0x8000000U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS2_WIDTH	1
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS2_SHIFT	26
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS2_MASK	0x4000000U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS1_WIDTH	1
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS1_SHIFT	25
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS1_MASK	0x2000000U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS0_WIDTH	1
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS0_SHIFT	24
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NOS0_MASK	0x1000000U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NS1_WIDTH	1
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NS1_SHIFT	19
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NS1_MASK	0x80000U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NS0_WIDTH	1
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NS0_SHIFT	18
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_NS0_MASK	0x40000U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_DS1_WIDTH	1
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_DS1_SHIFT	17
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_DS1_MASK	0x20000U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_DS0_WIDTH	1
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_DS0_SHIFT	16
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_DS0_MASK	0x10000U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR7_WIDTH	2
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR7_SHIFT	14
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR7_MASK	0xc000U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR6_WIDTH	2
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR6_SHIFT	12
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR6_MASK	0x3000U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR5_WIDTH	2
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR5_SHIFT	10
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR5_MASK	0xc00U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR4_WIDTH	2
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR4_SHIFT	8
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR4_MASK	0x300U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR3_WIDTH	2
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR3_SHIFT	6
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR3_MASK	0xc0U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR2_WIDTH	2
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR2_SHIFT	4
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR2_MASK	0x30U
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR1_WIDTH	2
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR1_SHIFT	2
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR1_MASK	0xcU
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR0_WIDTH	2
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR0_SHIFT	0
#define   SMMU500_SMMU_CB11_PRRR_MAIR0_TR0_MASK	0x3U

#define R_SMMU500_SMMU_CB11_NMRR_MAIR1	0x1b03c
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR7_WIDTH	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR7_SHIFT	30
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR7_MASK	0xc0000000U
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR6_WIDTH	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR6_SHIFT	28
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR6_MASK	0x30000000U
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR5_WIDTH	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR5_SHIFT	26
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR5_MASK	0xc000000U
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR4_WIDTH	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR4_SHIFT	24
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR4_MASK	0x3000000U
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR3_WIDTH	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR3_SHIFT	22
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR3_MASK	0xc00000U
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR2_WIDTH	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR2_SHIFT	20
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR2_MASK	0x300000U
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR1_WIDTH	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR1_SHIFT	18
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR1_MASK	0xc0000U
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR0_WIDTH	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR0_SHIFT	16
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_OR0_MASK	0x30000U
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR7_WIDTH	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR7_SHIFT	14
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR7_MASK	0xc000U
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR6_WIDTH	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR6_SHIFT	12
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR6_MASK	0x3000U
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR5_WIDTH	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR5_SHIFT	10
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR5_MASK	0xc00U
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR4_WIDTH	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR4_SHIFT	8
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR4_MASK	0x300U
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR3_WIDTH	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR3_SHIFT	6
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR3_MASK	0xc0U
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR2_WIDTH	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR2_SHIFT	4
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR2_MASK	0x30U
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR1_WIDTH	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR1_SHIFT	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR1_MASK	0xcU
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR0_WIDTH	2
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR0_SHIFT	0
#define   SMMU500_SMMU_CB11_NMRR_MAIR1_IR0_MASK	0x3U

#define R_SMMU500_SMMU_CB11_FSR	0x1b058
#define   SMMU500_SMMU_CB11_FSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_CB11_FSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_CB11_FSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_CB11_FSR_SS_WIDTH	1
#define   SMMU500_SMMU_CB11_FSR_SS_SHIFT	30
#define   SMMU500_SMMU_CB11_FSR_SS_MASK	0x40000000U
#define   SMMU500_SMMU_CB11_FSR_FORMAT_WIDTH	2
#define   SMMU500_SMMU_CB11_FSR_FORMAT_SHIFT	9
#define   SMMU500_SMMU_CB11_FSR_FORMAT_MASK	0x600U
#define   SMMU500_SMMU_CB11_FSR_UUT_WIDTH	1
#define   SMMU500_SMMU_CB11_FSR_UUT_SHIFT	8
#define   SMMU500_SMMU_CB11_FSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_CB11_FSR_ASF_WIDTH	1
#define   SMMU500_SMMU_CB11_FSR_ASF_SHIFT	7
#define   SMMU500_SMMU_CB11_FSR_ASF_MASK	0x80U
#define   SMMU500_SMMU_CB11_FSR_TLBLKF_WIDTH	1
#define   SMMU500_SMMU_CB11_FSR_TLBLKF_SHIFT	6
#define   SMMU500_SMMU_CB11_FSR_TLBLKF_MASK	0x40U
#define   SMMU500_SMMU_CB11_FSR_TLBMCF_WIDTH	1
#define   SMMU500_SMMU_CB11_FSR_TLBMCF_SHIFT	5
#define   SMMU500_SMMU_CB11_FSR_TLBMCF_MASK	0x20U
#define   SMMU500_SMMU_CB11_FSR_EF_WIDTH	1
#define   SMMU500_SMMU_CB11_FSR_EF_SHIFT	4
#define   SMMU500_SMMU_CB11_FSR_EF_MASK	0x10U
#define   SMMU500_SMMU_CB11_FSR_PF_WIDTH	1
#define   SMMU500_SMMU_CB11_FSR_PF_SHIFT	3
#define   SMMU500_SMMU_CB11_FSR_PF_MASK	0x8U
#define   SMMU500_SMMU_CB11_FSR_AFF_WIDTH	1
#define   SMMU500_SMMU_CB11_FSR_AFF_SHIFT	2
#define   SMMU500_SMMU_CB11_FSR_AFF_MASK	0x4U
#define   SMMU500_SMMU_CB11_FSR_TF_WIDTH	1
#define   SMMU500_SMMU_CB11_FSR_TF_SHIFT	1
#define   SMMU500_SMMU_CB11_FSR_TF_MASK	0x2U

#define R_SMMU500_SMMU_CB11_FSRRESTORE	0x1b05c
#define   SMMU500_SMMU_CB11_FSRRESTORE_BITS_WIDTH	32
#define   SMMU500_SMMU_CB11_FSRRESTORE_BITS_SHIFT	0
#define   SMMU500_SMMU_CB11_FSRRESTORE_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB11_FAR_LOW	0x1b060
#define   SMMU500_SMMU_CB11_FAR_LOW_BITS_WIDTH	32
#define   SMMU500_SMMU_CB11_FAR_LOW_BITS_SHIFT	0
#define   SMMU500_SMMU_CB11_FAR_LOW_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB11_FAR_HIGH	0x1b064
#define   SMMU500_SMMU_CB11_FAR_HIGH_BITS_WIDTH	17
#define   SMMU500_SMMU_CB11_FAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB11_FAR_HIGH_BITS_MASK	0x1ffffU

#define R_SMMU500_SMMU_CB11_FSYNR0	0x1b068
#define   SMMU500_SMMU_CB11_FSYNR0_S1CBNDX_WIDTH	4
#define   SMMU500_SMMU_CB11_FSYNR0_S1CBNDX_SHIFT	16
#define   SMMU500_SMMU_CB11_FSYNR0_S1CBNDX_MASK	0xf0000U
#define   SMMU500_SMMU_CB11_FSYNR0_AFR_WIDTH	1
#define   SMMU500_SMMU_CB11_FSYNR0_AFR_SHIFT	11
#define   SMMU500_SMMU_CB11_FSYNR0_AFR_MASK	0x800U
#define   SMMU500_SMMU_CB11_FSYNR0_PTWF_WIDTH	1
#define   SMMU500_SMMU_CB11_FSYNR0_PTWF_SHIFT	10
#define   SMMU500_SMMU_CB11_FSYNR0_PTWF_MASK	0x400U
#define   SMMU500_SMMU_CB11_FSYNR0_ATOF_WIDTH	1
#define   SMMU500_SMMU_CB11_FSYNR0_ATOF_SHIFT	9
#define   SMMU500_SMMU_CB11_FSYNR0_ATOF_MASK	0x200U
#define   SMMU500_SMMU_CB11_FSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_CB11_FSYNR0_NSATTR_SHIFT	8
#define   SMMU500_SMMU_CB11_FSYNR0_NSATTR_MASK	0x100U
#define   SMMU500_SMMU_CB11_FSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_CB11_FSYNR0_IND_SHIFT	6
#define   SMMU500_SMMU_CB11_FSYNR0_IND_MASK	0x40U
#define   SMMU500_SMMU_CB11_FSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_CB11_FSYNR0_PNU_SHIFT	5
#define   SMMU500_SMMU_CB11_FSYNR0_PNU_MASK	0x20U
#define   SMMU500_SMMU_CB11_FSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_CB11_FSYNR0_WNR_SHIFT	4
#define   SMMU500_SMMU_CB11_FSYNR0_WNR_MASK	0x10U
#define   SMMU500_SMMU_CB11_FSYNR0_PLVL_WIDTH	2
#define   SMMU500_SMMU_CB11_FSYNR0_PLVL_SHIFT	0
#define   SMMU500_SMMU_CB11_FSYNR0_PLVL_MASK	0x3U

#define R_SMMU500_SMMU_CB11_IPAFAR_LOW	0x1b070
#define   SMMU500_SMMU_CB11_IPAFAR_LOW_IPAFAR_L_WIDTH	20
#define   SMMU500_SMMU_CB11_IPAFAR_LOW_IPAFAR_L_SHIFT	12
#define   SMMU500_SMMU_CB11_IPAFAR_LOW_IPAFAR_L_MASK	0xfffff000U
#define   SMMU500_SMMU_CB11_IPAFAR_LOW_FAR_RO_WIDTH	12
#define   SMMU500_SMMU_CB11_IPAFAR_LOW_FAR_RO_SHIFT	0
#define   SMMU500_SMMU_CB11_IPAFAR_LOW_FAR_RO_MASK	0xfffU

#define R_SMMU500_SMMU_CB11_IPAFAR_HIGH	0x1b074
#define   SMMU500_SMMU_CB11_IPAFAR_HIGH_BITS_WIDTH	16
#define   SMMU500_SMMU_CB11_IPAFAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB11_IPAFAR_HIGH_BITS_MASK	0xffffU

#define R_SMMU500_SMMU_CB11_TLBIVA_LOW	0x1b600
#define   SMMU500_SMMU_CB11_TLBIVA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB11_TLBIVA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB11_TLBIVA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB11_TLBIVA_HIGH	0x1b604
#define   SMMU500_SMMU_CB11_TLBIVA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB11_TLBIVA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB11_TLBIVA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB11_TLBIVA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB11_TLBIVA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB11_TLBIVA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB11_TLBIVAA_LOW	0x1b608
#define   SMMU500_SMMU_CB11_TLBIVAA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB11_TLBIVAA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB11_TLBIVAA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB11_TLBIVAA_HIGH	0x1b60c
#define   SMMU500_SMMU_CB11_TLBIVAA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB11_TLBIVAA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB11_TLBIVAA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB11_TLBIVAA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB11_TLBIVAA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB11_TLBIVAA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB11_TLBIASID	0x1b610
#define   SMMU500_SMMU_CB11_TLBIASID_ASID_WIDTH	16
#define   SMMU500_SMMU_CB11_TLBIASID_ASID_SHIFT	0
#define   SMMU500_SMMU_CB11_TLBIASID_ASID_MASK	0xffffU

#define R_SMMU500_SMMU_CB11_TLBIALL	0x1b618
#define   SMMU500_SMMU_CB11_TLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_CB11_TLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_CB11_TLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB11_TLBIVAL_LOW	0x1b620
#define   SMMU500_SMMU_CB11_TLBIVAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB11_TLBIVAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB11_TLBIVAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB11_TLBIVAL_HIGH	0x1b624
#define   SMMU500_SMMU_CB11_TLBIVAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB11_TLBIVAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB11_TLBIVAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB11_TLBIVAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB11_TLBIVAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB11_TLBIVAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB11_TLBIVAAL_LOW	0x1b628
#define   SMMU500_SMMU_CB11_TLBIVAAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB11_TLBIVAAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB11_TLBIVAAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB11_TLBIVAAL_HIGH	0x1b62c
#define   SMMU500_SMMU_CB11_TLBIVAAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB11_TLBIVAAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB11_TLBIVAAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB11_TLBIVAAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB11_TLBIVAAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB11_TLBIVAAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB11_TLBIIPAS2_LOW	0x1b630
#define   SMMU500_SMMU_CB11_TLBIIPAS2_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB11_TLBIIPAS2_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB11_TLBIIPAS2_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB11_TLBIIPAS2_HIGH	0x1b634
#define   SMMU500_SMMU_CB11_TLBIIPAS2_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB11_TLBIIPAS2_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB11_TLBIIPAS2_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB11_TLBIIPAS2L_LOW	0x1b638
#define   SMMU500_SMMU_CB11_TLBIIPAS2L_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB11_TLBIIPAS2L_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB11_TLBIIPAS2L_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB11_TLBIIPAS2L_HIGH	0x1b63c
#define   SMMU500_SMMU_CB11_TLBIIPAS2L_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB11_TLBIIPAS2L_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB11_TLBIIPAS2L_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB11_TLBSYNC	0x1b7f0
#define   SMMU500_SMMU_CB11_TLBSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_CB11_TLBSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_CB11_TLBSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB11_TLBSTATUS	0x1b7f4
#define   SMMU500_SMMU_CB11_TLBSTATUS_SACTIVE_WIDTH	1
#define   SMMU500_SMMU_CB11_TLBSTATUS_SACTIVE_SHIFT	0
#define   SMMU500_SMMU_CB11_TLBSTATUS_SACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_CB11_PMEVCNTR0	0x1be00
#define   SMMU500_SMMU_CB11_PMEVCNTR0_BITS_WIDTH	32
#define   SMMU500_SMMU_CB11_PMEVCNTR0_BITS_SHIFT	0
#define   SMMU500_SMMU_CB11_PMEVCNTR0_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB11_PMEVCNTR1	0x1be04
#define   SMMU500_SMMU_CB11_PMEVCNTR1_BITS_WIDTH	32
#define   SMMU500_SMMU_CB11_PMEVCNTR1_BITS_SHIFT	0
#define   SMMU500_SMMU_CB11_PMEVCNTR1_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB11_PMEVCNTR2	0x1be08
#define   SMMU500_SMMU_CB11_PMEVCNTR2_BITS_WIDTH	32
#define   SMMU500_SMMU_CB11_PMEVCNTR2_BITS_SHIFT	0
#define   SMMU500_SMMU_CB11_PMEVCNTR2_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB11_PMEVCNTR3	0x1be0c
#define   SMMU500_SMMU_CB11_PMEVCNTR3_BITS_WIDTH	32
#define   SMMU500_SMMU_CB11_PMEVCNTR3_BITS_SHIFT	0
#define   SMMU500_SMMU_CB11_PMEVCNTR3_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB11_PMEVTYPER0	0x1be80
#define   SMMU500_SMMU_CB11_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_SMMU_CB11_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_SMMU_CB11_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB11_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_SMMU_CB11_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_SMMU_CB11_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB11_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_SMMU_CB11_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_SMMU_CB11_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB11_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_SMMU_CB11_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_SMMU_CB11_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB11_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB11_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB11_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB11_PMEVTYPER1	0x1be84
#define   SMMU500_SMMU_CB11_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_SMMU_CB11_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_SMMU_CB11_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB11_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_SMMU_CB11_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_SMMU_CB11_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB11_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_SMMU_CB11_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_SMMU_CB11_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB11_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_SMMU_CB11_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_SMMU_CB11_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB11_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB11_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB11_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB11_PMEVTYPER2	0x1be88
#define   SMMU500_SMMU_CB11_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_SMMU_CB11_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_SMMU_CB11_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB11_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_SMMU_CB11_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_SMMU_CB11_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB11_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_SMMU_CB11_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_SMMU_CB11_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB11_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_SMMU_CB11_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_SMMU_CB11_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB11_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB11_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB11_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB11_PMEVTYPER3	0x1be8c
#define   SMMU500_SMMU_CB11_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_SMMU_CB11_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_SMMU_CB11_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB11_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_SMMU_CB11_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_SMMU_CB11_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB11_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_SMMU_CB11_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_SMMU_CB11_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB11_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_SMMU_CB11_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_SMMU_CB11_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB11_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB11_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB11_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB11_PMCFGR	0x1bf00
#define   SMMU500_SMMU_CB11_PMCFGR_NCG_WIDTH	8
#define   SMMU500_SMMU_CB11_PMCFGR_NCG_SHIFT	24
#define   SMMU500_SMMU_CB11_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_SMMU_CB11_PMCFGR_UEN_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCFGR_UEN_SHIFT	19
#define   SMMU500_SMMU_CB11_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_SMMU_CB11_PMCFGR_EX_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCFGR_EX_SHIFT	16
#define   SMMU500_SMMU_CB11_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_SMMU_CB11_PMCFGR_CCD_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCFGR_CCD_SHIFT	15
#define   SMMU500_SMMU_CB11_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_SMMU_CB11_PMCFGR_CC_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCFGR_CC_SHIFT	14
#define   SMMU500_SMMU_CB11_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_SMMU_CB11_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_SMMU_CB11_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_SMMU_CB11_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_SMMU_CB11_PMCFGR_N_WIDTH	8
#define   SMMU500_SMMU_CB11_PMCFGR_N_SHIFT	0
#define   SMMU500_SMMU_CB11_PMCFGR_N_MASK	0xffU

#define R_SMMU500_SMMU_CB11_PMCR	0x1bf04
#define   SMMU500_SMMU_CB11_PMCR_IMP_WIDTH	8
#define   SMMU500_SMMU_CB11_PMCR_IMP_SHIFT	24
#define   SMMU500_SMMU_CB11_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_SMMU_CB11_PMCR_X_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCR_X_SHIFT	4
#define   SMMU500_SMMU_CB11_PMCR_X_MASK	0x10U
#define   SMMU500_SMMU_CB11_PMCR_P_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCR_P_SHIFT	1
#define   SMMU500_SMMU_CB11_PMCR_P_MASK	0x2U
#define   SMMU500_SMMU_CB11_PMCR_E_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCR_E_SHIFT	0
#define   SMMU500_SMMU_CB11_PMCR_E_MASK	0x1U

#define R_SMMU500_SMMU_CB11_PMCEID	0x1bf20
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X12_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X12_SHIFT	17
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X12_MASK	0x20000U
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X11_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X11_SHIFT	16
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X11_MASK	0x10000U
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X10_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X10_SHIFT	15
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X10_MASK	0x8000U
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X0A_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X0A_SHIFT	9
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X0A_MASK	0x200U
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X09_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X09_SHIFT	8
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X09_MASK	0x100U
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X08_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X08_SHIFT	7
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X08_MASK	0x80U
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X01_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X01_SHIFT	1
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X01_MASK	0x2U
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X00_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X00_SHIFT	0
#define   SMMU500_SMMU_CB11_PMCEID_EVENT0X00_MASK	0x1U

#define R_SMMU500_SMMU_CB11_PMCNTENSE	0x1bf40
#define   SMMU500_SMMU_CB11_PMCNTENSE_P3_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCNTENSE_P3_SHIFT	3
#define   SMMU500_SMMU_CB11_PMCNTENSE_P3_MASK	0x8U
#define   SMMU500_SMMU_CB11_PMCNTENSE_P2_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCNTENSE_P2_SHIFT	2
#define   SMMU500_SMMU_CB11_PMCNTENSE_P2_MASK	0x4U
#define   SMMU500_SMMU_CB11_PMCNTENSE_P1_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCNTENSE_P1_SHIFT	1
#define   SMMU500_SMMU_CB11_PMCNTENSE_P1_MASK	0x2U
#define   SMMU500_SMMU_CB11_PMCNTENSE_P0_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCNTENSE_P0_SHIFT	0
#define   SMMU500_SMMU_CB11_PMCNTENSE_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB11_PMCNTENCLR	0x1bf44
#define   SMMU500_SMMU_CB11_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB11_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB11_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB11_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB11_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB11_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB11_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB11_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB11_PMCNTENSET	0x1bf48
#define   SMMU500_SMMU_CB11_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB11_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB11_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB11_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB11_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB11_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB11_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB11_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB11_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB11_PMINTENCLR	0x1bf4c
#define   SMMU500_SMMU_CB11_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB11_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB11_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB11_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB11_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB11_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB11_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB11_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB11_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB11_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB11_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB11_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB11_PMOVSCLR	0x1bf50
#define   SMMU500_SMMU_CB11_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB11_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB11_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB11_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB11_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB11_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB11_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB11_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB11_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB11_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB11_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB11_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB11_PMOVSSET	0x1bf58
#define   SMMU500_SMMU_CB11_PMOVSSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB11_PMOVSSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB11_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB11_PMOVSSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB11_PMOVSSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB11_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB11_PMOVSSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB11_PMOVSSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB11_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB11_PMOVSSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB11_PMOVSSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB11_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB11_PMAUTHSTATUS	0x1bfb8
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_SMMU_CB11_PMAUTHSTATUS_NSE_MASK	0x1U

#define R_SMMU500_SMMU_CB12_SCTLR	0x1c000
#define   SMMU500_SMMU_CB12_SCTLR_NSCFG_WIDTH	2
#define   SMMU500_SMMU_CB12_SCTLR_NSCFG_SHIFT	28
#define   SMMU500_SMMU_CB12_SCTLR_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_CB12_SCTLR_WACFG_WIDTH	2
#define   SMMU500_SMMU_CB12_SCTLR_WACFG_SHIFT	26
#define   SMMU500_SMMU_CB12_SCTLR_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_CB12_SCTLR_RACFG_WIDTH	2
#define   SMMU500_SMMU_CB12_SCTLR_RACFG_SHIFT	24
#define   SMMU500_SMMU_CB12_SCTLR_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_CB12_SCTLR_SHCFG_WIDTH	2
#define   SMMU500_SMMU_CB12_SCTLR_SHCFG_SHIFT	22
#define   SMMU500_SMMU_CB12_SCTLR_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_CB12_SCTLR_FB_WIDTH	1
#define   SMMU500_SMMU_CB12_SCTLR_FB_SHIFT	21
#define   SMMU500_SMMU_CB12_SCTLR_FB_MASK	0x200000U
#define   SMMU500_SMMU_CB12_SCTLR_MTCFG_WIDTH	1
#define   SMMU500_SMMU_CB12_SCTLR_MTCFG_SHIFT	20
#define   SMMU500_SMMU_CB12_SCTLR_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_CB12_SCTLR_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_CB12_SCTLR_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_CB12_SCTLR_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_CB12_SCTLR_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_CB12_SCTLR_TRANSIENTCFG_SHIFT	14
#define   SMMU500_SMMU_CB12_SCTLR_TRANSIENTCFG_MASK	0xc000U
#define   SMMU500_SMMU_CB12_SCTLR_PTW_WIDTH	1
#define   SMMU500_SMMU_CB12_SCTLR_PTW_SHIFT	13
#define   SMMU500_SMMU_CB12_SCTLR_PTW_MASK	0x2000U
#define   SMMU500_SMMU_CB12_SCTLR_ASIDPNE_WIDTH	1
#define   SMMU500_SMMU_CB12_SCTLR_ASIDPNE_SHIFT	12
#define   SMMU500_SMMU_CB12_SCTLR_ASIDPNE_MASK	0x1000U
#define   SMMU500_SMMU_CB12_SCTLR_UWXN_WIDTH	1
#define   SMMU500_SMMU_CB12_SCTLR_UWXN_SHIFT	10
#define   SMMU500_SMMU_CB12_SCTLR_UWXN_MASK	0x400U
#define   SMMU500_SMMU_CB12_SCTLR_WXN_WIDTH	1
#define   SMMU500_SMMU_CB12_SCTLR_WXN_SHIFT	9
#define   SMMU500_SMMU_CB12_SCTLR_WXN_MASK	0x200U
#define   SMMU500_SMMU_CB12_SCTLR_HUPCF_WIDTH	1
#define   SMMU500_SMMU_CB12_SCTLR_HUPCF_SHIFT	8
#define   SMMU500_SMMU_CB12_SCTLR_HUPCF_MASK	0x100U
#define   SMMU500_SMMU_CB12_SCTLR_CFCFG_WIDTH	1
#define   SMMU500_SMMU_CB12_SCTLR_CFCFG_SHIFT	7
#define   SMMU500_SMMU_CB12_SCTLR_CFCFG_MASK	0x80U
#define   SMMU500_SMMU_CB12_SCTLR_CFIE_WIDTH	1
#define   SMMU500_SMMU_CB12_SCTLR_CFIE_SHIFT	6
#define   SMMU500_SMMU_CB12_SCTLR_CFIE_MASK	0x40U
#define   SMMU500_SMMU_CB12_SCTLR_CFRE_WIDTH	1
#define   SMMU500_SMMU_CB12_SCTLR_CFRE_SHIFT	5
#define   SMMU500_SMMU_CB12_SCTLR_CFRE_MASK	0x20U
#define   SMMU500_SMMU_CB12_SCTLR_E_WIDTH	1
#define   SMMU500_SMMU_CB12_SCTLR_E_SHIFT	4
#define   SMMU500_SMMU_CB12_SCTLR_E_MASK	0x10U
#define   SMMU500_SMMU_CB12_SCTLR_AFFD_WIDTH	1
#define   SMMU500_SMMU_CB12_SCTLR_AFFD_SHIFT	3
#define   SMMU500_SMMU_CB12_SCTLR_AFFD_MASK	0x8U
#define   SMMU500_SMMU_CB12_SCTLR_AFE_WIDTH	1
#define   SMMU500_SMMU_CB12_SCTLR_AFE_SHIFT	2
#define   SMMU500_SMMU_CB12_SCTLR_AFE_MASK	0x4U
#define   SMMU500_SMMU_CB12_SCTLR_TRE_WIDTH	1
#define   SMMU500_SMMU_CB12_SCTLR_TRE_SHIFT	1
#define   SMMU500_SMMU_CB12_SCTLR_TRE_MASK	0x2U
#define   SMMU500_SMMU_CB12_SCTLR_M_WIDTH	1
#define   SMMU500_SMMU_CB12_SCTLR_M_SHIFT	0
#define   SMMU500_SMMU_CB12_SCTLR_M_MASK	0x1U

#define R_SMMU500_SMMU_CB12_ACTLR	0x1c004
#define   SMMU500_SMMU_CB12_ACTLR_CPRE_WIDTH	1
#define   SMMU500_SMMU_CB12_ACTLR_CPRE_SHIFT	1
#define   SMMU500_SMMU_CB12_ACTLR_CPRE_MASK	0x2U
#define   SMMU500_SMMU_CB12_ACTLR_CMTLB_WIDTH	1
#define   SMMU500_SMMU_CB12_ACTLR_CMTLB_SHIFT	0
#define   SMMU500_SMMU_CB12_ACTLR_CMTLB_MASK	0x1U

#define R_SMMU500_SMMU_CB12_RESUME	0x1c008
#define   SMMU500_SMMU_CB12_RESUME_TNR_WIDTH	1
#define   SMMU500_SMMU_CB12_RESUME_TNR_SHIFT	0
#define   SMMU500_SMMU_CB12_RESUME_TNR_MASK	0x1U

#define R_SMMU500_SMMU_CB12_TCR2	0x1c010
#define   SMMU500_SMMU_CB12_TCR2_NSCFG1_WIDTH	1
#define   SMMU500_SMMU_CB12_TCR2_NSCFG1_SHIFT	30
#define   SMMU500_SMMU_CB12_TCR2_NSCFG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB12_TCR2_SEP_WIDTH	3
#define   SMMU500_SMMU_CB12_TCR2_SEP_SHIFT	15
#define   SMMU500_SMMU_CB12_TCR2_SEP_MASK	0x38000U
#define   SMMU500_SMMU_CB12_TCR2_NSCFG0_WIDTH	1
#define   SMMU500_SMMU_CB12_TCR2_NSCFG0_SHIFT	14
#define   SMMU500_SMMU_CB12_TCR2_NSCFG0_MASK	0x4000U
#define   SMMU500_SMMU_CB12_TCR2_TBI1_WIDTH	1
#define   SMMU500_SMMU_CB12_TCR2_TBI1_SHIFT	6
#define   SMMU500_SMMU_CB12_TCR2_TBI1_MASK	0x40U
#define   SMMU500_SMMU_CB12_TCR2_TBI0_WIDTH	1
#define   SMMU500_SMMU_CB12_TCR2_TBI0_SHIFT	5
#define   SMMU500_SMMU_CB12_TCR2_TBI0_MASK	0x20U
#define   SMMU500_SMMU_CB12_TCR2_AS_WIDTH	1
#define   SMMU500_SMMU_CB12_TCR2_AS_SHIFT	4
#define   SMMU500_SMMU_CB12_TCR2_AS_MASK	0x10U
#define   SMMU500_SMMU_CB12_TCR2_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB12_TCR2_PASIZE_SHIFT	0
#define   SMMU500_SMMU_CB12_TCR2_PASIZE_MASK	0x7U

#define R_SMMU500_SMMU_CB12_TTBR0_LOW	0x1c020
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB12_TTBR0_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB12_TTBR0_HIGH	0x1c024
#define   SMMU500_SMMU_CB12_TTBR0_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB12_TTBR0_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB12_TTBR0_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB12_TTBR0_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB12_TTBR0_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB12_TTBR0_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB12_TTBR1_LOW	0x1c028
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB12_TTBR1_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB12_TTBR1_HIGH	0x1c02c
#define   SMMU500_SMMU_CB12_TTBR1_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB12_TTBR1_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB12_TTBR1_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB12_TTBR1_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB12_TTBR1_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB12_TTBR1_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB12_TCR_LPAE	0x1c030
#define   SMMU500_SMMU_CB12_TCR_LPAE_EAE_WIDTH	1
#define   SMMU500_SMMU_CB12_TCR_LPAE_EAE_SHIFT	31
#define   SMMU500_SMMU_CB12_TCR_LPAE_EAE_MASK	0x80000000U
#define   SMMU500_SMMU_CB12_TCR_LPAE_NSCFG1_TG1_WIDTH	1
#define   SMMU500_SMMU_CB12_TCR_LPAE_NSCFG1_TG1_SHIFT	30
#define   SMMU500_SMMU_CB12_TCR_LPAE_NSCFG1_TG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB12_TCR_LPAE_SH1_WIDTH	2
#define   SMMU500_SMMU_CB12_TCR_LPAE_SH1_SHIFT	28
#define   SMMU500_SMMU_CB12_TCR_LPAE_SH1_MASK	0x30000000U
#define   SMMU500_SMMU_CB12_TCR_LPAE_ORGN1_WIDTH	2
#define   SMMU500_SMMU_CB12_TCR_LPAE_ORGN1_SHIFT	26
#define   SMMU500_SMMU_CB12_TCR_LPAE_ORGN1_MASK	0xc000000U
#define   SMMU500_SMMU_CB12_TCR_LPAE_IRGN1_WIDTH	2
#define   SMMU500_SMMU_CB12_TCR_LPAE_IRGN1_SHIFT	24
#define   SMMU500_SMMU_CB12_TCR_LPAE_IRGN1_MASK	0x3000000U
#define   SMMU500_SMMU_CB12_TCR_LPAE_EPD1_WIDTH	1
#define   SMMU500_SMMU_CB12_TCR_LPAE_EPD1_SHIFT	23
#define   SMMU500_SMMU_CB12_TCR_LPAE_EPD1_MASK	0x800000U
#define   SMMU500_SMMU_CB12_TCR_LPAE_A1_WIDTH	1
#define   SMMU500_SMMU_CB12_TCR_LPAE_A1_SHIFT	22
#define   SMMU500_SMMU_CB12_TCR_LPAE_A1_MASK	0x400000U
#define   SMMU500_SMMU_CB12_TCR_LPAE_T1SZ_5_3_WIDTH	3
#define   SMMU500_SMMU_CB12_TCR_LPAE_T1SZ_5_3_SHIFT	19
#define   SMMU500_SMMU_CB12_TCR_LPAE_T1SZ_5_3_MASK	0x380000U
#define   SMMU500_SMMU_CB12_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB12_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT	16
#define   SMMU500_SMMU_CB12_TCR_LPAE_T1SZ_2_0_PASIZE_MASK	0x70000U
#define   SMMU500_SMMU_CB12_TCR_LPAE_NSCFG0_TG0_WIDTH	1
#define   SMMU500_SMMU_CB12_TCR_LPAE_NSCFG0_TG0_SHIFT	14
#define   SMMU500_SMMU_CB12_TCR_LPAE_NSCFG0_TG0_MASK	0x4000U
#define   SMMU500_SMMU_CB12_TCR_LPAE_SH0_WIDTH	2
#define   SMMU500_SMMU_CB12_TCR_LPAE_SH0_SHIFT	12
#define   SMMU500_SMMU_CB12_TCR_LPAE_SH0_MASK	0x3000U
#define   SMMU500_SMMU_CB12_TCR_LPAE_ORGN0_WIDTH	2
#define   SMMU500_SMMU_CB12_TCR_LPAE_ORGN0_SHIFT	10
#define   SMMU500_SMMU_CB12_TCR_LPAE_ORGN0_MASK	0xc00U
#define   SMMU500_SMMU_CB12_TCR_LPAE_IRGN0_WIDTH	2
#define   SMMU500_SMMU_CB12_TCR_LPAE_IRGN0_SHIFT	8
#define   SMMU500_SMMU_CB12_TCR_LPAE_IRGN0_MASK	0x300U
#define   SMMU500_SMMU_CB12_TCR_LPAE_SL0_1_EPD0_WIDTH	1
#define   SMMU500_SMMU_CB12_TCR_LPAE_SL0_1_EPD0_SHIFT	7
#define   SMMU500_SMMU_CB12_TCR_LPAE_SL0_1_EPD0_MASK	0x80U
#define   SMMU500_SMMU_CB12_TCR_LPAE_SL0_0_WIDTH	1
#define   SMMU500_SMMU_CB12_TCR_LPAE_SL0_0_SHIFT	6
#define   SMMU500_SMMU_CB12_TCR_LPAE_SL0_0_MASK	0x40U
#define   SMMU500_SMMU_CB12_TCR_LPAE_PD1_T0SZ_5_WIDTH	1
#define   SMMU500_SMMU_CB12_TCR_LPAE_PD1_T0SZ_5_SHIFT	5
#define   SMMU500_SMMU_CB12_TCR_LPAE_PD1_T0SZ_5_MASK	0x20U
#define   SMMU500_SMMU_CB12_TCR_LPAE_S_PD0_T0SZ_4_WIDTH	1
#define   SMMU500_SMMU_CB12_TCR_LPAE_S_PD0_T0SZ_4_SHIFT	4
#define   SMMU500_SMMU_CB12_TCR_LPAE_S_PD0_T0SZ_4_MASK	0x10U
#define   SMMU500_SMMU_CB12_TCR_LPAE_T0SZ_3_0_WIDTH	4
#define   SMMU500_SMMU_CB12_TCR_LPAE_T0SZ_3_0_SHIFT	0
#define   SMMU500_SMMU_CB12_TCR_LPAE_T0SZ_3_0_MASK	0xfU

#define R_SMMU500_SMMU_CB12_CONTEXTIDR	0x1c034
#define   SMMU500_SMMU_CB12_CONTEXTIDR_PROCID_WIDTH	24
#define   SMMU500_SMMU_CB12_CONTEXTIDR_PROCID_SHIFT	8
#define   SMMU500_SMMU_CB12_CONTEXTIDR_PROCID_MASK	0xffffff00U
#define   SMMU500_SMMU_CB12_CONTEXTIDR_ASID_WIDTH	8
#define   SMMU500_SMMU_CB12_CONTEXTIDR_ASID_SHIFT	0
#define   SMMU500_SMMU_CB12_CONTEXTIDR_ASID_MASK	0xffU

#define R_SMMU500_SMMU_CB12_PRRR_MAIR0	0x1c038
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS7_WIDTH	1
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS7_SHIFT	31
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS7_MASK	0x80000000U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS6_WIDTH	1
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS6_SHIFT	30
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS6_MASK	0x40000000U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS5_WIDTH	1
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS5_SHIFT	29
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS5_MASK	0x20000000U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS4_WIDTH	1
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS4_SHIFT	28
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS4_MASK	0x10000000U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS3_WIDTH	1
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS3_SHIFT	27
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS3_MASK	0x8000000U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS2_WIDTH	1
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS2_SHIFT	26
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS2_MASK	0x4000000U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS1_WIDTH	1
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS1_SHIFT	25
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS1_MASK	0x2000000U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS0_WIDTH	1
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS0_SHIFT	24
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NOS0_MASK	0x1000000U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NS1_WIDTH	1
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NS1_SHIFT	19
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NS1_MASK	0x80000U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NS0_WIDTH	1
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NS0_SHIFT	18
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_NS0_MASK	0x40000U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_DS1_WIDTH	1
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_DS1_SHIFT	17
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_DS1_MASK	0x20000U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_DS0_WIDTH	1
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_DS0_SHIFT	16
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_DS0_MASK	0x10000U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR7_WIDTH	2
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR7_SHIFT	14
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR7_MASK	0xc000U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR6_WIDTH	2
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR6_SHIFT	12
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR6_MASK	0x3000U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR5_WIDTH	2
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR5_SHIFT	10
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR5_MASK	0xc00U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR4_WIDTH	2
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR4_SHIFT	8
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR4_MASK	0x300U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR3_WIDTH	2
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR3_SHIFT	6
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR3_MASK	0xc0U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR2_WIDTH	2
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR2_SHIFT	4
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR2_MASK	0x30U
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR1_WIDTH	2
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR1_SHIFT	2
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR1_MASK	0xcU
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR0_WIDTH	2
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR0_SHIFT	0
#define   SMMU500_SMMU_CB12_PRRR_MAIR0_TR0_MASK	0x3U

#define R_SMMU500_SMMU_CB12_NMRR_MAIR1	0x1c03c
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR7_WIDTH	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR7_SHIFT	30
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR7_MASK	0xc0000000U
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR6_WIDTH	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR6_SHIFT	28
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR6_MASK	0x30000000U
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR5_WIDTH	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR5_SHIFT	26
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR5_MASK	0xc000000U
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR4_WIDTH	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR4_SHIFT	24
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR4_MASK	0x3000000U
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR3_WIDTH	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR3_SHIFT	22
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR3_MASK	0xc00000U
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR2_WIDTH	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR2_SHIFT	20
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR2_MASK	0x300000U
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR1_WIDTH	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR1_SHIFT	18
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR1_MASK	0xc0000U
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR0_WIDTH	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR0_SHIFT	16
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_OR0_MASK	0x30000U
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR7_WIDTH	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR7_SHIFT	14
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR7_MASK	0xc000U
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR6_WIDTH	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR6_SHIFT	12
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR6_MASK	0x3000U
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR5_WIDTH	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR5_SHIFT	10
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR5_MASK	0xc00U
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR4_WIDTH	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR4_SHIFT	8
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR4_MASK	0x300U
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR3_WIDTH	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR3_SHIFT	6
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR3_MASK	0xc0U
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR2_WIDTH	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR2_SHIFT	4
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR2_MASK	0x30U
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR1_WIDTH	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR1_SHIFT	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR1_MASK	0xcU
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR0_WIDTH	2
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR0_SHIFT	0
#define   SMMU500_SMMU_CB12_NMRR_MAIR1_IR0_MASK	0x3U

#define R_SMMU500_SMMU_CB12_FSR	0x1c058
#define   SMMU500_SMMU_CB12_FSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_CB12_FSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_CB12_FSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_CB12_FSR_SS_WIDTH	1
#define   SMMU500_SMMU_CB12_FSR_SS_SHIFT	30
#define   SMMU500_SMMU_CB12_FSR_SS_MASK	0x40000000U
#define   SMMU500_SMMU_CB12_FSR_FORMAT_WIDTH	2
#define   SMMU500_SMMU_CB12_FSR_FORMAT_SHIFT	9
#define   SMMU500_SMMU_CB12_FSR_FORMAT_MASK	0x600U
#define   SMMU500_SMMU_CB12_FSR_UUT_WIDTH	1
#define   SMMU500_SMMU_CB12_FSR_UUT_SHIFT	8
#define   SMMU500_SMMU_CB12_FSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_CB12_FSR_ASF_WIDTH	1
#define   SMMU500_SMMU_CB12_FSR_ASF_SHIFT	7
#define   SMMU500_SMMU_CB12_FSR_ASF_MASK	0x80U
#define   SMMU500_SMMU_CB12_FSR_TLBLKF_WIDTH	1
#define   SMMU500_SMMU_CB12_FSR_TLBLKF_SHIFT	6
#define   SMMU500_SMMU_CB12_FSR_TLBLKF_MASK	0x40U
#define   SMMU500_SMMU_CB12_FSR_TLBMCF_WIDTH	1
#define   SMMU500_SMMU_CB12_FSR_TLBMCF_SHIFT	5
#define   SMMU500_SMMU_CB12_FSR_TLBMCF_MASK	0x20U
#define   SMMU500_SMMU_CB12_FSR_EF_WIDTH	1
#define   SMMU500_SMMU_CB12_FSR_EF_SHIFT	4
#define   SMMU500_SMMU_CB12_FSR_EF_MASK	0x10U
#define   SMMU500_SMMU_CB12_FSR_PF_WIDTH	1
#define   SMMU500_SMMU_CB12_FSR_PF_SHIFT	3
#define   SMMU500_SMMU_CB12_FSR_PF_MASK	0x8U
#define   SMMU500_SMMU_CB12_FSR_AFF_WIDTH	1
#define   SMMU500_SMMU_CB12_FSR_AFF_SHIFT	2
#define   SMMU500_SMMU_CB12_FSR_AFF_MASK	0x4U
#define   SMMU500_SMMU_CB12_FSR_TF_WIDTH	1
#define   SMMU500_SMMU_CB12_FSR_TF_SHIFT	1
#define   SMMU500_SMMU_CB12_FSR_TF_MASK	0x2U

#define R_SMMU500_SMMU_CB12_FSRRESTORE	0x1c05c
#define   SMMU500_SMMU_CB12_FSRRESTORE_BITS_WIDTH	32
#define   SMMU500_SMMU_CB12_FSRRESTORE_BITS_SHIFT	0
#define   SMMU500_SMMU_CB12_FSRRESTORE_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB12_FAR_LOW	0x1c060
#define   SMMU500_SMMU_CB12_FAR_LOW_BITS_WIDTH	32
#define   SMMU500_SMMU_CB12_FAR_LOW_BITS_SHIFT	0
#define   SMMU500_SMMU_CB12_FAR_LOW_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB12_FAR_HIGH	0x1c064
#define   SMMU500_SMMU_CB12_FAR_HIGH_BITS_WIDTH	17
#define   SMMU500_SMMU_CB12_FAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB12_FAR_HIGH_BITS_MASK	0x1ffffU

#define R_SMMU500_SMMU_CB12_FSYNR0	0x1c068
#define   SMMU500_SMMU_CB12_FSYNR0_S1CBNDX_WIDTH	4
#define   SMMU500_SMMU_CB12_FSYNR0_S1CBNDX_SHIFT	16
#define   SMMU500_SMMU_CB12_FSYNR0_S1CBNDX_MASK	0xf0000U
#define   SMMU500_SMMU_CB12_FSYNR0_AFR_WIDTH	1
#define   SMMU500_SMMU_CB12_FSYNR0_AFR_SHIFT	11
#define   SMMU500_SMMU_CB12_FSYNR0_AFR_MASK	0x800U
#define   SMMU500_SMMU_CB12_FSYNR0_PTWF_WIDTH	1
#define   SMMU500_SMMU_CB12_FSYNR0_PTWF_SHIFT	10
#define   SMMU500_SMMU_CB12_FSYNR0_PTWF_MASK	0x400U
#define   SMMU500_SMMU_CB12_FSYNR0_ATOF_WIDTH	1
#define   SMMU500_SMMU_CB12_FSYNR0_ATOF_SHIFT	9
#define   SMMU500_SMMU_CB12_FSYNR0_ATOF_MASK	0x200U
#define   SMMU500_SMMU_CB12_FSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_CB12_FSYNR0_NSATTR_SHIFT	8
#define   SMMU500_SMMU_CB12_FSYNR0_NSATTR_MASK	0x100U
#define   SMMU500_SMMU_CB12_FSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_CB12_FSYNR0_IND_SHIFT	6
#define   SMMU500_SMMU_CB12_FSYNR0_IND_MASK	0x40U
#define   SMMU500_SMMU_CB12_FSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_CB12_FSYNR0_PNU_SHIFT	5
#define   SMMU500_SMMU_CB12_FSYNR0_PNU_MASK	0x20U
#define   SMMU500_SMMU_CB12_FSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_CB12_FSYNR0_WNR_SHIFT	4
#define   SMMU500_SMMU_CB12_FSYNR0_WNR_MASK	0x10U
#define   SMMU500_SMMU_CB12_FSYNR0_PLVL_WIDTH	2
#define   SMMU500_SMMU_CB12_FSYNR0_PLVL_SHIFT	0
#define   SMMU500_SMMU_CB12_FSYNR0_PLVL_MASK	0x3U

#define R_SMMU500_SMMU_CB12_IPAFAR_LOW	0x1c070
#define   SMMU500_SMMU_CB12_IPAFAR_LOW_IPAFAR_L_WIDTH	20
#define   SMMU500_SMMU_CB12_IPAFAR_LOW_IPAFAR_L_SHIFT	12
#define   SMMU500_SMMU_CB12_IPAFAR_LOW_IPAFAR_L_MASK	0xfffff000U
#define   SMMU500_SMMU_CB12_IPAFAR_LOW_FAR_RO_WIDTH	12
#define   SMMU500_SMMU_CB12_IPAFAR_LOW_FAR_RO_SHIFT	0
#define   SMMU500_SMMU_CB12_IPAFAR_LOW_FAR_RO_MASK	0xfffU

#define R_SMMU500_SMMU_CB12_IPAFAR_HIGH	0x1c074
#define   SMMU500_SMMU_CB12_IPAFAR_HIGH_BITS_WIDTH	16
#define   SMMU500_SMMU_CB12_IPAFAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB12_IPAFAR_HIGH_BITS_MASK	0xffffU

#define R_SMMU500_SMMU_CB12_TLBIVA_LOW	0x1c600
#define   SMMU500_SMMU_CB12_TLBIVA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB12_TLBIVA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB12_TLBIVA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB12_TLBIVA_HIGH	0x1c604
#define   SMMU500_SMMU_CB12_TLBIVA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB12_TLBIVA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB12_TLBIVA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB12_TLBIVA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB12_TLBIVA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB12_TLBIVA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB12_TLBIVAA_LOW	0x1c608
#define   SMMU500_SMMU_CB12_TLBIVAA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB12_TLBIVAA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB12_TLBIVAA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB12_TLBIVAA_HIGH	0x1c60c
#define   SMMU500_SMMU_CB12_TLBIVAA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB12_TLBIVAA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB12_TLBIVAA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB12_TLBIVAA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB12_TLBIVAA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB12_TLBIVAA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB12_TLBIASID	0x1c610
#define   SMMU500_SMMU_CB12_TLBIASID_ASID_WIDTH	16
#define   SMMU500_SMMU_CB12_TLBIASID_ASID_SHIFT	0
#define   SMMU500_SMMU_CB12_TLBIASID_ASID_MASK	0xffffU

#define R_SMMU500_SMMU_CB12_TLBIALL	0x1c618
#define   SMMU500_SMMU_CB12_TLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_CB12_TLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_CB12_TLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB12_TLBIVAL_LOW	0x1c620
#define   SMMU500_SMMU_CB12_TLBIVAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB12_TLBIVAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB12_TLBIVAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB12_TLBIVAL_HIGH	0x1c624
#define   SMMU500_SMMU_CB12_TLBIVAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB12_TLBIVAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB12_TLBIVAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB12_TLBIVAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB12_TLBIVAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB12_TLBIVAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB12_TLBIVAAL_LOW	0x1c628
#define   SMMU500_SMMU_CB12_TLBIVAAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB12_TLBIVAAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB12_TLBIVAAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB12_TLBIVAAL_HIGH	0x1c62c
#define   SMMU500_SMMU_CB12_TLBIVAAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB12_TLBIVAAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB12_TLBIVAAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB12_TLBIVAAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB12_TLBIVAAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB12_TLBIVAAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB12_TLBIIPAS2_LOW	0x1c630
#define   SMMU500_SMMU_CB12_TLBIIPAS2_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB12_TLBIIPAS2_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB12_TLBIIPAS2_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB12_TLBIIPAS2_HIGH	0x1c634
#define   SMMU500_SMMU_CB12_TLBIIPAS2_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB12_TLBIIPAS2_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB12_TLBIIPAS2_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB12_TLBIIPAS2L_LOW	0x1c638
#define   SMMU500_SMMU_CB12_TLBIIPAS2L_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB12_TLBIIPAS2L_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB12_TLBIIPAS2L_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB12_TLBIIPAS2L_HIGH	0x1c63c
#define   SMMU500_SMMU_CB12_TLBIIPAS2L_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB12_TLBIIPAS2L_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB12_TLBIIPAS2L_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB12_TLBSYNC	0x1c7f0
#define   SMMU500_SMMU_CB12_TLBSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_CB12_TLBSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_CB12_TLBSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB12_TLBSTATUS	0x1c7f4
#define   SMMU500_SMMU_CB12_TLBSTATUS_SACTIVE_WIDTH	1
#define   SMMU500_SMMU_CB12_TLBSTATUS_SACTIVE_SHIFT	0
#define   SMMU500_SMMU_CB12_TLBSTATUS_SACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_CB12_PMEVCNTR0	0x1ce00
#define   SMMU500_SMMU_CB12_PMEVCNTR0_BITS_WIDTH	32
#define   SMMU500_SMMU_CB12_PMEVCNTR0_BITS_SHIFT	0
#define   SMMU500_SMMU_CB12_PMEVCNTR0_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB12_PMEVCNTR1	0x1ce04
#define   SMMU500_SMMU_CB12_PMEVCNTR1_BITS_WIDTH	32
#define   SMMU500_SMMU_CB12_PMEVCNTR1_BITS_SHIFT	0
#define   SMMU500_SMMU_CB12_PMEVCNTR1_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB12_PMEVCNTR2	0x1ce08
#define   SMMU500_SMMU_CB12_PMEVCNTR2_BITS_WIDTH	32
#define   SMMU500_SMMU_CB12_PMEVCNTR2_BITS_SHIFT	0
#define   SMMU500_SMMU_CB12_PMEVCNTR2_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB12_PMEVCNTR3	0x1ce0c
#define   SMMU500_SMMU_CB12_PMEVCNTR3_BITS_WIDTH	32
#define   SMMU500_SMMU_CB12_PMEVCNTR3_BITS_SHIFT	0
#define   SMMU500_SMMU_CB12_PMEVCNTR3_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB12_PMEVTYPER0	0x1ce80
#define   SMMU500_SMMU_CB12_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_SMMU_CB12_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_SMMU_CB12_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB12_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_SMMU_CB12_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_SMMU_CB12_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB12_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_SMMU_CB12_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_SMMU_CB12_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB12_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_SMMU_CB12_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_SMMU_CB12_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB12_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB12_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB12_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB12_PMEVTYPER1	0x1ce84
#define   SMMU500_SMMU_CB12_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_SMMU_CB12_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_SMMU_CB12_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB12_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_SMMU_CB12_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_SMMU_CB12_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB12_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_SMMU_CB12_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_SMMU_CB12_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB12_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_SMMU_CB12_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_SMMU_CB12_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB12_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB12_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB12_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB12_PMEVTYPER2	0x1ce88
#define   SMMU500_SMMU_CB12_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_SMMU_CB12_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_SMMU_CB12_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB12_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_SMMU_CB12_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_SMMU_CB12_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB12_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_SMMU_CB12_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_SMMU_CB12_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB12_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_SMMU_CB12_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_SMMU_CB12_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB12_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB12_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB12_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB12_PMEVTYPER3	0x1ce8c
#define   SMMU500_SMMU_CB12_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_SMMU_CB12_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_SMMU_CB12_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB12_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_SMMU_CB12_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_SMMU_CB12_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB12_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_SMMU_CB12_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_SMMU_CB12_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB12_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_SMMU_CB12_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_SMMU_CB12_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB12_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB12_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB12_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB12_PMCFGR	0x1cf00
#define   SMMU500_SMMU_CB12_PMCFGR_NCG_WIDTH	8
#define   SMMU500_SMMU_CB12_PMCFGR_NCG_SHIFT	24
#define   SMMU500_SMMU_CB12_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_SMMU_CB12_PMCFGR_UEN_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCFGR_UEN_SHIFT	19
#define   SMMU500_SMMU_CB12_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_SMMU_CB12_PMCFGR_EX_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCFGR_EX_SHIFT	16
#define   SMMU500_SMMU_CB12_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_SMMU_CB12_PMCFGR_CCD_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCFGR_CCD_SHIFT	15
#define   SMMU500_SMMU_CB12_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_SMMU_CB12_PMCFGR_CC_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCFGR_CC_SHIFT	14
#define   SMMU500_SMMU_CB12_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_SMMU_CB12_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_SMMU_CB12_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_SMMU_CB12_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_SMMU_CB12_PMCFGR_N_WIDTH	8
#define   SMMU500_SMMU_CB12_PMCFGR_N_SHIFT	0
#define   SMMU500_SMMU_CB12_PMCFGR_N_MASK	0xffU

#define R_SMMU500_SMMU_CB12_PMCR	0x1cf04
#define   SMMU500_SMMU_CB12_PMCR_IMP_WIDTH	8
#define   SMMU500_SMMU_CB12_PMCR_IMP_SHIFT	24
#define   SMMU500_SMMU_CB12_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_SMMU_CB12_PMCR_X_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCR_X_SHIFT	4
#define   SMMU500_SMMU_CB12_PMCR_X_MASK	0x10U
#define   SMMU500_SMMU_CB12_PMCR_P_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCR_P_SHIFT	1
#define   SMMU500_SMMU_CB12_PMCR_P_MASK	0x2U
#define   SMMU500_SMMU_CB12_PMCR_E_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCR_E_SHIFT	0
#define   SMMU500_SMMU_CB12_PMCR_E_MASK	0x1U

#define R_SMMU500_SMMU_CB12_PMCEID	0x1cf20
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X12_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X12_SHIFT	17
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X12_MASK	0x20000U
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X11_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X11_SHIFT	16
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X11_MASK	0x10000U
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X10_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X10_SHIFT	15
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X10_MASK	0x8000U
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X0A_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X0A_SHIFT	9
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X0A_MASK	0x200U
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X09_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X09_SHIFT	8
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X09_MASK	0x100U
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X08_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X08_SHIFT	7
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X08_MASK	0x80U
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X01_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X01_SHIFT	1
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X01_MASK	0x2U
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X00_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X00_SHIFT	0
#define   SMMU500_SMMU_CB12_PMCEID_EVENT0X00_MASK	0x1U

#define R_SMMU500_SMMU_CB12_PMCNTENSE	0x1cf40
#define   SMMU500_SMMU_CB12_PMCNTENSE_P3_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCNTENSE_P3_SHIFT	3
#define   SMMU500_SMMU_CB12_PMCNTENSE_P3_MASK	0x8U
#define   SMMU500_SMMU_CB12_PMCNTENSE_P2_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCNTENSE_P2_SHIFT	2
#define   SMMU500_SMMU_CB12_PMCNTENSE_P2_MASK	0x4U
#define   SMMU500_SMMU_CB12_PMCNTENSE_P1_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCNTENSE_P1_SHIFT	1
#define   SMMU500_SMMU_CB12_PMCNTENSE_P1_MASK	0x2U
#define   SMMU500_SMMU_CB12_PMCNTENSE_P0_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCNTENSE_P0_SHIFT	0
#define   SMMU500_SMMU_CB12_PMCNTENSE_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB12_PMCNTENCLR	0x1cf44
#define   SMMU500_SMMU_CB12_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB12_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB12_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB12_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB12_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB12_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB12_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB12_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB12_PMCNTENSET	0x1cf48
#define   SMMU500_SMMU_CB12_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB12_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB12_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB12_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB12_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB12_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB12_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB12_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB12_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB12_PMINTENCLR	0x1cf4c
#define   SMMU500_SMMU_CB12_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB12_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB12_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB12_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB12_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB12_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB12_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB12_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB12_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB12_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB12_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB12_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB12_PMOVSCLR	0x1cf50
#define   SMMU500_SMMU_CB12_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB12_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB12_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB12_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB12_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB12_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB12_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB12_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB12_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB12_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB12_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB12_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB12_PMOVSSET	0x1cf58
#define   SMMU500_SMMU_CB12_PMOVSSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB12_PMOVSSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB12_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB12_PMOVSSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB12_PMOVSSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB12_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB12_PMOVSSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB12_PMOVSSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB12_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB12_PMOVSSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB12_PMOVSSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB12_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB12_PMAUTHSTATUS	0x1cfb8
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_SMMU_CB12_PMAUTHSTATUS_NSE_MASK	0x1U

#define R_SMMU500_SMMU_CB13_SCTLR	0x1d000
#define   SMMU500_SMMU_CB13_SCTLR_NSCFG_WIDTH	2
#define   SMMU500_SMMU_CB13_SCTLR_NSCFG_SHIFT	28
#define   SMMU500_SMMU_CB13_SCTLR_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_CB13_SCTLR_WACFG_WIDTH	2
#define   SMMU500_SMMU_CB13_SCTLR_WACFG_SHIFT	26
#define   SMMU500_SMMU_CB13_SCTLR_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_CB13_SCTLR_RACFG_WIDTH	2
#define   SMMU500_SMMU_CB13_SCTLR_RACFG_SHIFT	24
#define   SMMU500_SMMU_CB13_SCTLR_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_CB13_SCTLR_SHCFG_WIDTH	2
#define   SMMU500_SMMU_CB13_SCTLR_SHCFG_SHIFT	22
#define   SMMU500_SMMU_CB13_SCTLR_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_CB13_SCTLR_FB_WIDTH	1
#define   SMMU500_SMMU_CB13_SCTLR_FB_SHIFT	21
#define   SMMU500_SMMU_CB13_SCTLR_FB_MASK	0x200000U
#define   SMMU500_SMMU_CB13_SCTLR_MTCFG_WIDTH	1
#define   SMMU500_SMMU_CB13_SCTLR_MTCFG_SHIFT	20
#define   SMMU500_SMMU_CB13_SCTLR_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_CB13_SCTLR_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_CB13_SCTLR_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_CB13_SCTLR_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_CB13_SCTLR_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_CB13_SCTLR_TRANSIENTCFG_SHIFT	14
#define   SMMU500_SMMU_CB13_SCTLR_TRANSIENTCFG_MASK	0xc000U
#define   SMMU500_SMMU_CB13_SCTLR_PTW_WIDTH	1
#define   SMMU500_SMMU_CB13_SCTLR_PTW_SHIFT	13
#define   SMMU500_SMMU_CB13_SCTLR_PTW_MASK	0x2000U
#define   SMMU500_SMMU_CB13_SCTLR_ASIDPNE_WIDTH	1
#define   SMMU500_SMMU_CB13_SCTLR_ASIDPNE_SHIFT	12
#define   SMMU500_SMMU_CB13_SCTLR_ASIDPNE_MASK	0x1000U
#define   SMMU500_SMMU_CB13_SCTLR_UWXN_WIDTH	1
#define   SMMU500_SMMU_CB13_SCTLR_UWXN_SHIFT	10
#define   SMMU500_SMMU_CB13_SCTLR_UWXN_MASK	0x400U
#define   SMMU500_SMMU_CB13_SCTLR_WXN_WIDTH	1
#define   SMMU500_SMMU_CB13_SCTLR_WXN_SHIFT	9
#define   SMMU500_SMMU_CB13_SCTLR_WXN_MASK	0x200U
#define   SMMU500_SMMU_CB13_SCTLR_HUPCF_WIDTH	1
#define   SMMU500_SMMU_CB13_SCTLR_HUPCF_SHIFT	8
#define   SMMU500_SMMU_CB13_SCTLR_HUPCF_MASK	0x100U
#define   SMMU500_SMMU_CB13_SCTLR_CFCFG_WIDTH	1
#define   SMMU500_SMMU_CB13_SCTLR_CFCFG_SHIFT	7
#define   SMMU500_SMMU_CB13_SCTLR_CFCFG_MASK	0x80U
#define   SMMU500_SMMU_CB13_SCTLR_CFIE_WIDTH	1
#define   SMMU500_SMMU_CB13_SCTLR_CFIE_SHIFT	6
#define   SMMU500_SMMU_CB13_SCTLR_CFIE_MASK	0x40U
#define   SMMU500_SMMU_CB13_SCTLR_CFRE_WIDTH	1
#define   SMMU500_SMMU_CB13_SCTLR_CFRE_SHIFT	5
#define   SMMU500_SMMU_CB13_SCTLR_CFRE_MASK	0x20U
#define   SMMU500_SMMU_CB13_SCTLR_E_WIDTH	1
#define   SMMU500_SMMU_CB13_SCTLR_E_SHIFT	4
#define   SMMU500_SMMU_CB13_SCTLR_E_MASK	0x10U
#define   SMMU500_SMMU_CB13_SCTLR_AFFD_WIDTH	1
#define   SMMU500_SMMU_CB13_SCTLR_AFFD_SHIFT	3
#define   SMMU500_SMMU_CB13_SCTLR_AFFD_MASK	0x8U
#define   SMMU500_SMMU_CB13_SCTLR_AFE_WIDTH	1
#define   SMMU500_SMMU_CB13_SCTLR_AFE_SHIFT	2
#define   SMMU500_SMMU_CB13_SCTLR_AFE_MASK	0x4U
#define   SMMU500_SMMU_CB13_SCTLR_TRE_WIDTH	1
#define   SMMU500_SMMU_CB13_SCTLR_TRE_SHIFT	1
#define   SMMU500_SMMU_CB13_SCTLR_TRE_MASK	0x2U
#define   SMMU500_SMMU_CB13_SCTLR_M_WIDTH	1
#define   SMMU500_SMMU_CB13_SCTLR_M_SHIFT	0
#define   SMMU500_SMMU_CB13_SCTLR_M_MASK	0x1U

#define R_SMMU500_SMMU_CB13_ACTLR	0x1d004
#define   SMMU500_SMMU_CB13_ACTLR_CPRE_WIDTH	1
#define   SMMU500_SMMU_CB13_ACTLR_CPRE_SHIFT	1
#define   SMMU500_SMMU_CB13_ACTLR_CPRE_MASK	0x2U
#define   SMMU500_SMMU_CB13_ACTLR_CMTLB_WIDTH	1
#define   SMMU500_SMMU_CB13_ACTLR_CMTLB_SHIFT	0
#define   SMMU500_SMMU_CB13_ACTLR_CMTLB_MASK	0x1U

#define R_SMMU500_SMMU_CB13_RESUME	0x1d008
#define   SMMU500_SMMU_CB13_RESUME_TNR_WIDTH	1
#define   SMMU500_SMMU_CB13_RESUME_TNR_SHIFT	0
#define   SMMU500_SMMU_CB13_RESUME_TNR_MASK	0x1U

#define R_SMMU500_SMMU_CB13_TCR2	0x1d010
#define   SMMU500_SMMU_CB13_TCR2_NSCFG1_WIDTH	1
#define   SMMU500_SMMU_CB13_TCR2_NSCFG1_SHIFT	30
#define   SMMU500_SMMU_CB13_TCR2_NSCFG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB13_TCR2_SEP_WIDTH	3
#define   SMMU500_SMMU_CB13_TCR2_SEP_SHIFT	15
#define   SMMU500_SMMU_CB13_TCR2_SEP_MASK	0x38000U
#define   SMMU500_SMMU_CB13_TCR2_NSCFG0_WIDTH	1
#define   SMMU500_SMMU_CB13_TCR2_NSCFG0_SHIFT	14
#define   SMMU500_SMMU_CB13_TCR2_NSCFG0_MASK	0x4000U
#define   SMMU500_SMMU_CB13_TCR2_TBI1_WIDTH	1
#define   SMMU500_SMMU_CB13_TCR2_TBI1_SHIFT	6
#define   SMMU500_SMMU_CB13_TCR2_TBI1_MASK	0x40U
#define   SMMU500_SMMU_CB13_TCR2_TBI0_WIDTH	1
#define   SMMU500_SMMU_CB13_TCR2_TBI0_SHIFT	5
#define   SMMU500_SMMU_CB13_TCR2_TBI0_MASK	0x20U
#define   SMMU500_SMMU_CB13_TCR2_AS_WIDTH	1
#define   SMMU500_SMMU_CB13_TCR2_AS_SHIFT	4
#define   SMMU500_SMMU_CB13_TCR2_AS_MASK	0x10U
#define   SMMU500_SMMU_CB13_TCR2_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB13_TCR2_PASIZE_SHIFT	0
#define   SMMU500_SMMU_CB13_TCR2_PASIZE_MASK	0x7U

#define R_SMMU500_SMMU_CB13_TTBR0_LOW	0x1d020
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB13_TTBR0_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB13_TTBR0_HIGH	0x1d024
#define   SMMU500_SMMU_CB13_TTBR0_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB13_TTBR0_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB13_TTBR0_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB13_TTBR0_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB13_TTBR0_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB13_TTBR0_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB13_TTBR1_LOW	0x1d028
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB13_TTBR1_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB13_TTBR1_HIGH	0x1d02c
#define   SMMU500_SMMU_CB13_TTBR1_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB13_TTBR1_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB13_TTBR1_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB13_TTBR1_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB13_TTBR1_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB13_TTBR1_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB13_TCR_LPAE	0x1d030
#define   SMMU500_SMMU_CB13_TCR_LPAE_EAE_WIDTH	1
#define   SMMU500_SMMU_CB13_TCR_LPAE_EAE_SHIFT	31
#define   SMMU500_SMMU_CB13_TCR_LPAE_EAE_MASK	0x80000000U
#define   SMMU500_SMMU_CB13_TCR_LPAE_NSCFG1_TG1_WIDTH	1
#define   SMMU500_SMMU_CB13_TCR_LPAE_NSCFG1_TG1_SHIFT	30
#define   SMMU500_SMMU_CB13_TCR_LPAE_NSCFG1_TG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB13_TCR_LPAE_SH1_WIDTH	2
#define   SMMU500_SMMU_CB13_TCR_LPAE_SH1_SHIFT	28
#define   SMMU500_SMMU_CB13_TCR_LPAE_SH1_MASK	0x30000000U
#define   SMMU500_SMMU_CB13_TCR_LPAE_ORGN1_WIDTH	2
#define   SMMU500_SMMU_CB13_TCR_LPAE_ORGN1_SHIFT	26
#define   SMMU500_SMMU_CB13_TCR_LPAE_ORGN1_MASK	0xc000000U
#define   SMMU500_SMMU_CB13_TCR_LPAE_IRGN1_WIDTH	2
#define   SMMU500_SMMU_CB13_TCR_LPAE_IRGN1_SHIFT	24
#define   SMMU500_SMMU_CB13_TCR_LPAE_IRGN1_MASK	0x3000000U
#define   SMMU500_SMMU_CB13_TCR_LPAE_EPD1_WIDTH	1
#define   SMMU500_SMMU_CB13_TCR_LPAE_EPD1_SHIFT	23
#define   SMMU500_SMMU_CB13_TCR_LPAE_EPD1_MASK	0x800000U
#define   SMMU500_SMMU_CB13_TCR_LPAE_A1_WIDTH	1
#define   SMMU500_SMMU_CB13_TCR_LPAE_A1_SHIFT	22
#define   SMMU500_SMMU_CB13_TCR_LPAE_A1_MASK	0x400000U
#define   SMMU500_SMMU_CB13_TCR_LPAE_T1SZ_5_3_WIDTH	3
#define   SMMU500_SMMU_CB13_TCR_LPAE_T1SZ_5_3_SHIFT	19
#define   SMMU500_SMMU_CB13_TCR_LPAE_T1SZ_5_3_MASK	0x380000U
#define   SMMU500_SMMU_CB13_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB13_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT	16
#define   SMMU500_SMMU_CB13_TCR_LPAE_T1SZ_2_0_PASIZE_MASK	0x70000U
#define   SMMU500_SMMU_CB13_TCR_LPAE_NSCFG0_TG0_WIDTH	1
#define   SMMU500_SMMU_CB13_TCR_LPAE_NSCFG0_TG0_SHIFT	14
#define   SMMU500_SMMU_CB13_TCR_LPAE_NSCFG0_TG0_MASK	0x4000U
#define   SMMU500_SMMU_CB13_TCR_LPAE_SH0_WIDTH	2
#define   SMMU500_SMMU_CB13_TCR_LPAE_SH0_SHIFT	12
#define   SMMU500_SMMU_CB13_TCR_LPAE_SH0_MASK	0x3000U
#define   SMMU500_SMMU_CB13_TCR_LPAE_ORGN0_WIDTH	2
#define   SMMU500_SMMU_CB13_TCR_LPAE_ORGN0_SHIFT	10
#define   SMMU500_SMMU_CB13_TCR_LPAE_ORGN0_MASK	0xc00U
#define   SMMU500_SMMU_CB13_TCR_LPAE_IRGN0_WIDTH	2
#define   SMMU500_SMMU_CB13_TCR_LPAE_IRGN0_SHIFT	8
#define   SMMU500_SMMU_CB13_TCR_LPAE_IRGN0_MASK	0x300U
#define   SMMU500_SMMU_CB13_TCR_LPAE_SL0_1_EPD0_WIDTH	1
#define   SMMU500_SMMU_CB13_TCR_LPAE_SL0_1_EPD0_SHIFT	7
#define   SMMU500_SMMU_CB13_TCR_LPAE_SL0_1_EPD0_MASK	0x80U
#define   SMMU500_SMMU_CB13_TCR_LPAE_SL0_0_WIDTH	1
#define   SMMU500_SMMU_CB13_TCR_LPAE_SL0_0_SHIFT	6
#define   SMMU500_SMMU_CB13_TCR_LPAE_SL0_0_MASK	0x40U
#define   SMMU500_SMMU_CB13_TCR_LPAE_PD1_T0SZ_5_WIDTH	1
#define   SMMU500_SMMU_CB13_TCR_LPAE_PD1_T0SZ_5_SHIFT	5
#define   SMMU500_SMMU_CB13_TCR_LPAE_PD1_T0SZ_5_MASK	0x20U
#define   SMMU500_SMMU_CB13_TCR_LPAE_S_PD0_T0SZ_4_WIDTH	1
#define   SMMU500_SMMU_CB13_TCR_LPAE_S_PD0_T0SZ_4_SHIFT	4
#define   SMMU500_SMMU_CB13_TCR_LPAE_S_PD0_T0SZ_4_MASK	0x10U
#define   SMMU500_SMMU_CB13_TCR_LPAE_T0SZ_3_0_WIDTH	4
#define   SMMU500_SMMU_CB13_TCR_LPAE_T0SZ_3_0_SHIFT	0
#define   SMMU500_SMMU_CB13_TCR_LPAE_T0SZ_3_0_MASK	0xfU

#define R_SMMU500_SMMU_CB13_CONTEXTIDR	0x1d034
#define   SMMU500_SMMU_CB13_CONTEXTIDR_PROCID_WIDTH	24
#define   SMMU500_SMMU_CB13_CONTEXTIDR_PROCID_SHIFT	8
#define   SMMU500_SMMU_CB13_CONTEXTIDR_PROCID_MASK	0xffffff00U
#define   SMMU500_SMMU_CB13_CONTEXTIDR_ASID_WIDTH	8
#define   SMMU500_SMMU_CB13_CONTEXTIDR_ASID_SHIFT	0
#define   SMMU500_SMMU_CB13_CONTEXTIDR_ASID_MASK	0xffU

#define R_SMMU500_SMMU_CB13_PRRR_MAIR0	0x1d038
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS7_WIDTH	1
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS7_SHIFT	31
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS7_MASK	0x80000000U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS6_WIDTH	1
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS6_SHIFT	30
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS6_MASK	0x40000000U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS5_WIDTH	1
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS5_SHIFT	29
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS5_MASK	0x20000000U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS4_WIDTH	1
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS4_SHIFT	28
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS4_MASK	0x10000000U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS3_WIDTH	1
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS3_SHIFT	27
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS3_MASK	0x8000000U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS2_WIDTH	1
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS2_SHIFT	26
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS2_MASK	0x4000000U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS1_WIDTH	1
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS1_SHIFT	25
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS1_MASK	0x2000000U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS0_WIDTH	1
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS0_SHIFT	24
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NOS0_MASK	0x1000000U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NS1_WIDTH	1
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NS1_SHIFT	19
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NS1_MASK	0x80000U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NS0_WIDTH	1
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NS0_SHIFT	18
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_NS0_MASK	0x40000U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_DS1_WIDTH	1
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_DS1_SHIFT	17
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_DS1_MASK	0x20000U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_DS0_WIDTH	1
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_DS0_SHIFT	16
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_DS0_MASK	0x10000U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR7_WIDTH	2
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR7_SHIFT	14
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR7_MASK	0xc000U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR6_WIDTH	2
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR6_SHIFT	12
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR6_MASK	0x3000U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR5_WIDTH	2
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR5_SHIFT	10
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR5_MASK	0xc00U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR4_WIDTH	2
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR4_SHIFT	8
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR4_MASK	0x300U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR3_WIDTH	2
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR3_SHIFT	6
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR3_MASK	0xc0U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR2_WIDTH	2
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR2_SHIFT	4
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR2_MASK	0x30U
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR1_WIDTH	2
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR1_SHIFT	2
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR1_MASK	0xcU
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR0_WIDTH	2
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR0_SHIFT	0
#define   SMMU500_SMMU_CB13_PRRR_MAIR0_TR0_MASK	0x3U

#define R_SMMU500_SMMU_CB13_NMRR_MAIR1	0x1d03c
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR7_WIDTH	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR7_SHIFT	30
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR7_MASK	0xc0000000U
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR6_WIDTH	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR6_SHIFT	28
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR6_MASK	0x30000000U
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR5_WIDTH	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR5_SHIFT	26
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR5_MASK	0xc000000U
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR4_WIDTH	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR4_SHIFT	24
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR4_MASK	0x3000000U
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR3_WIDTH	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR3_SHIFT	22
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR3_MASK	0xc00000U
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR2_WIDTH	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR2_SHIFT	20
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR2_MASK	0x300000U
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR1_WIDTH	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR1_SHIFT	18
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR1_MASK	0xc0000U
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR0_WIDTH	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR0_SHIFT	16
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_OR0_MASK	0x30000U
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR7_WIDTH	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR7_SHIFT	14
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR7_MASK	0xc000U
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR6_WIDTH	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR6_SHIFT	12
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR6_MASK	0x3000U
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR5_WIDTH	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR5_SHIFT	10
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR5_MASK	0xc00U
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR4_WIDTH	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR4_SHIFT	8
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR4_MASK	0x300U
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR3_WIDTH	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR3_SHIFT	6
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR3_MASK	0xc0U
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR2_WIDTH	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR2_SHIFT	4
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR2_MASK	0x30U
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR1_WIDTH	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR1_SHIFT	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR1_MASK	0xcU
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR0_WIDTH	2
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR0_SHIFT	0
#define   SMMU500_SMMU_CB13_NMRR_MAIR1_IR0_MASK	0x3U

#define R_SMMU500_SMMU_CB13_FSR	0x1d058
#define   SMMU500_SMMU_CB13_FSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_CB13_FSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_CB13_FSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_CB13_FSR_SS_WIDTH	1
#define   SMMU500_SMMU_CB13_FSR_SS_SHIFT	30
#define   SMMU500_SMMU_CB13_FSR_SS_MASK	0x40000000U
#define   SMMU500_SMMU_CB13_FSR_FORMAT_WIDTH	2
#define   SMMU500_SMMU_CB13_FSR_FORMAT_SHIFT	9
#define   SMMU500_SMMU_CB13_FSR_FORMAT_MASK	0x600U
#define   SMMU500_SMMU_CB13_FSR_UUT_WIDTH	1
#define   SMMU500_SMMU_CB13_FSR_UUT_SHIFT	8
#define   SMMU500_SMMU_CB13_FSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_CB13_FSR_ASF_WIDTH	1
#define   SMMU500_SMMU_CB13_FSR_ASF_SHIFT	7
#define   SMMU500_SMMU_CB13_FSR_ASF_MASK	0x80U
#define   SMMU500_SMMU_CB13_FSR_TLBLKF_WIDTH	1
#define   SMMU500_SMMU_CB13_FSR_TLBLKF_SHIFT	6
#define   SMMU500_SMMU_CB13_FSR_TLBLKF_MASK	0x40U
#define   SMMU500_SMMU_CB13_FSR_TLBMCF_WIDTH	1
#define   SMMU500_SMMU_CB13_FSR_TLBMCF_SHIFT	5
#define   SMMU500_SMMU_CB13_FSR_TLBMCF_MASK	0x20U
#define   SMMU500_SMMU_CB13_FSR_EF_WIDTH	1
#define   SMMU500_SMMU_CB13_FSR_EF_SHIFT	4
#define   SMMU500_SMMU_CB13_FSR_EF_MASK	0x10U
#define   SMMU500_SMMU_CB13_FSR_PF_WIDTH	1
#define   SMMU500_SMMU_CB13_FSR_PF_SHIFT	3
#define   SMMU500_SMMU_CB13_FSR_PF_MASK	0x8U
#define   SMMU500_SMMU_CB13_FSR_AFF_WIDTH	1
#define   SMMU500_SMMU_CB13_FSR_AFF_SHIFT	2
#define   SMMU500_SMMU_CB13_FSR_AFF_MASK	0x4U
#define   SMMU500_SMMU_CB13_FSR_TF_WIDTH	1
#define   SMMU500_SMMU_CB13_FSR_TF_SHIFT	1
#define   SMMU500_SMMU_CB13_FSR_TF_MASK	0x2U

#define R_SMMU500_SMMU_CB13_FSRRESTORE	0x1d05c
#define   SMMU500_SMMU_CB13_FSRRESTORE_BITS_WIDTH	32
#define   SMMU500_SMMU_CB13_FSRRESTORE_BITS_SHIFT	0
#define   SMMU500_SMMU_CB13_FSRRESTORE_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB13_FAR_LOW	0x1d060
#define   SMMU500_SMMU_CB13_FAR_LOW_BITS_WIDTH	32
#define   SMMU500_SMMU_CB13_FAR_LOW_BITS_SHIFT	0
#define   SMMU500_SMMU_CB13_FAR_LOW_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB13_FAR_HIGH	0x1d064
#define   SMMU500_SMMU_CB13_FAR_HIGH_BITS_WIDTH	17
#define   SMMU500_SMMU_CB13_FAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB13_FAR_HIGH_BITS_MASK	0x1ffffU

#define R_SMMU500_SMMU_CB13_FSYNR0	0x1d068
#define   SMMU500_SMMU_CB13_FSYNR0_S1CBNDX_WIDTH	4
#define   SMMU500_SMMU_CB13_FSYNR0_S1CBNDX_SHIFT	16
#define   SMMU500_SMMU_CB13_FSYNR0_S1CBNDX_MASK	0xf0000U
#define   SMMU500_SMMU_CB13_FSYNR0_AFR_WIDTH	1
#define   SMMU500_SMMU_CB13_FSYNR0_AFR_SHIFT	11
#define   SMMU500_SMMU_CB13_FSYNR0_AFR_MASK	0x800U
#define   SMMU500_SMMU_CB13_FSYNR0_PTWF_WIDTH	1
#define   SMMU500_SMMU_CB13_FSYNR0_PTWF_SHIFT	10
#define   SMMU500_SMMU_CB13_FSYNR0_PTWF_MASK	0x400U
#define   SMMU500_SMMU_CB13_FSYNR0_ATOF_WIDTH	1
#define   SMMU500_SMMU_CB13_FSYNR0_ATOF_SHIFT	9
#define   SMMU500_SMMU_CB13_FSYNR0_ATOF_MASK	0x200U
#define   SMMU500_SMMU_CB13_FSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_CB13_FSYNR0_NSATTR_SHIFT	8
#define   SMMU500_SMMU_CB13_FSYNR0_NSATTR_MASK	0x100U
#define   SMMU500_SMMU_CB13_FSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_CB13_FSYNR0_IND_SHIFT	6
#define   SMMU500_SMMU_CB13_FSYNR0_IND_MASK	0x40U
#define   SMMU500_SMMU_CB13_FSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_CB13_FSYNR0_PNU_SHIFT	5
#define   SMMU500_SMMU_CB13_FSYNR0_PNU_MASK	0x20U
#define   SMMU500_SMMU_CB13_FSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_CB13_FSYNR0_WNR_SHIFT	4
#define   SMMU500_SMMU_CB13_FSYNR0_WNR_MASK	0x10U
#define   SMMU500_SMMU_CB13_FSYNR0_PLVL_WIDTH	2
#define   SMMU500_SMMU_CB13_FSYNR0_PLVL_SHIFT	0
#define   SMMU500_SMMU_CB13_FSYNR0_PLVL_MASK	0x3U

#define R_SMMU500_SMMU_CB13_IPAFAR_LOW	0x1d070
#define   SMMU500_SMMU_CB13_IPAFAR_LOW_IPAFAR_L_WIDTH	20
#define   SMMU500_SMMU_CB13_IPAFAR_LOW_IPAFAR_L_SHIFT	12
#define   SMMU500_SMMU_CB13_IPAFAR_LOW_IPAFAR_L_MASK	0xfffff000U
#define   SMMU500_SMMU_CB13_IPAFAR_LOW_FAR_RO_WIDTH	12
#define   SMMU500_SMMU_CB13_IPAFAR_LOW_FAR_RO_SHIFT	0
#define   SMMU500_SMMU_CB13_IPAFAR_LOW_FAR_RO_MASK	0xfffU

#define R_SMMU500_SMMU_CB13_IPAFAR_HIGH	0x1d074
#define   SMMU500_SMMU_CB13_IPAFAR_HIGH_BITS_WIDTH	16
#define   SMMU500_SMMU_CB13_IPAFAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB13_IPAFAR_HIGH_BITS_MASK	0xffffU

#define R_SMMU500_SMMU_CB13_TLBIVA_LOW	0x1d600
#define   SMMU500_SMMU_CB13_TLBIVA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB13_TLBIVA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB13_TLBIVA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB13_TLBIVA_HIGH	0x1d604
#define   SMMU500_SMMU_CB13_TLBIVA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB13_TLBIVA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB13_TLBIVA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB13_TLBIVA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB13_TLBIVA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB13_TLBIVA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB13_TLBIVAA_LOW	0x1d608
#define   SMMU500_SMMU_CB13_TLBIVAA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB13_TLBIVAA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB13_TLBIVAA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB13_TLBIVAA_HIGH	0x1d60c
#define   SMMU500_SMMU_CB13_TLBIVAA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB13_TLBIVAA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB13_TLBIVAA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB13_TLBIVAA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB13_TLBIVAA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB13_TLBIVAA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB13_TLBIASID	0x1d610
#define   SMMU500_SMMU_CB13_TLBIASID_ASID_WIDTH	16
#define   SMMU500_SMMU_CB13_TLBIASID_ASID_SHIFT	0
#define   SMMU500_SMMU_CB13_TLBIASID_ASID_MASK	0xffffU

#define R_SMMU500_SMMU_CB13_TLBIALL	0x1d618
#define   SMMU500_SMMU_CB13_TLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_CB13_TLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_CB13_TLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB13_TLBIVAL_LOW	0x1d620
#define   SMMU500_SMMU_CB13_TLBIVAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB13_TLBIVAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB13_TLBIVAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB13_TLBIVAL_HIGH	0x1d624
#define   SMMU500_SMMU_CB13_TLBIVAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB13_TLBIVAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB13_TLBIVAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB13_TLBIVAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB13_TLBIVAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB13_TLBIVAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB13_TLBIVAAL_LOW	0x1d628
#define   SMMU500_SMMU_CB13_TLBIVAAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB13_TLBIVAAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB13_TLBIVAAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB13_TLBIVAAL_HIGH	0x1d62c
#define   SMMU500_SMMU_CB13_TLBIVAAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB13_TLBIVAAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB13_TLBIVAAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB13_TLBIVAAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB13_TLBIVAAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB13_TLBIVAAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB13_TLBIIPAS2_LOW	0x1d630
#define   SMMU500_SMMU_CB13_TLBIIPAS2_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB13_TLBIIPAS2_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB13_TLBIIPAS2_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB13_TLBIIPAS2_HIGH	0x1d634
#define   SMMU500_SMMU_CB13_TLBIIPAS2_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB13_TLBIIPAS2_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB13_TLBIIPAS2_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB13_TLBIIPAS2L_LOW	0x1d638
#define   SMMU500_SMMU_CB13_TLBIIPAS2L_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB13_TLBIIPAS2L_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB13_TLBIIPAS2L_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB13_TLBIIPAS2L_HIGH	0x1d63c
#define   SMMU500_SMMU_CB13_TLBIIPAS2L_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB13_TLBIIPAS2L_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB13_TLBIIPAS2L_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB13_TLBSYNC	0x1d7f0
#define   SMMU500_SMMU_CB13_TLBSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_CB13_TLBSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_CB13_TLBSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB13_TLBSTATUS	0x1d7f4
#define   SMMU500_SMMU_CB13_TLBSTATUS_SACTIVE_WIDTH	1
#define   SMMU500_SMMU_CB13_TLBSTATUS_SACTIVE_SHIFT	0
#define   SMMU500_SMMU_CB13_TLBSTATUS_SACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_CB13_PMEVCNTR0	0x1de00
#define   SMMU500_SMMU_CB13_PMEVCNTR0_BITS_WIDTH	32
#define   SMMU500_SMMU_CB13_PMEVCNTR0_BITS_SHIFT	0
#define   SMMU500_SMMU_CB13_PMEVCNTR0_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB13_PMEVCNTR1	0x1de04
#define   SMMU500_SMMU_CB13_PMEVCNTR1_BITS_WIDTH	32
#define   SMMU500_SMMU_CB13_PMEVCNTR1_BITS_SHIFT	0
#define   SMMU500_SMMU_CB13_PMEVCNTR1_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB13_PMEVCNTR2	0x1de08
#define   SMMU500_SMMU_CB13_PMEVCNTR2_BITS_WIDTH	32
#define   SMMU500_SMMU_CB13_PMEVCNTR2_BITS_SHIFT	0
#define   SMMU500_SMMU_CB13_PMEVCNTR2_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB13_PMEVCNTR3	0x1de0c
#define   SMMU500_SMMU_CB13_PMEVCNTR3_BITS_WIDTH	32
#define   SMMU500_SMMU_CB13_PMEVCNTR3_BITS_SHIFT	0
#define   SMMU500_SMMU_CB13_PMEVCNTR3_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB13_PMEVTYPER0	0x1de80
#define   SMMU500_SMMU_CB13_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_SMMU_CB13_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_SMMU_CB13_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB13_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_SMMU_CB13_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_SMMU_CB13_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB13_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_SMMU_CB13_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_SMMU_CB13_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB13_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_SMMU_CB13_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_SMMU_CB13_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB13_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB13_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB13_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB13_PMEVTYPER1	0x1de84
#define   SMMU500_SMMU_CB13_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_SMMU_CB13_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_SMMU_CB13_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB13_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_SMMU_CB13_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_SMMU_CB13_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB13_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_SMMU_CB13_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_SMMU_CB13_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB13_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_SMMU_CB13_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_SMMU_CB13_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB13_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB13_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB13_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB13_PMEVTYPER2	0x1de88
#define   SMMU500_SMMU_CB13_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_SMMU_CB13_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_SMMU_CB13_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB13_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_SMMU_CB13_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_SMMU_CB13_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB13_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_SMMU_CB13_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_SMMU_CB13_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB13_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_SMMU_CB13_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_SMMU_CB13_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB13_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB13_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB13_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB13_PMEVTYPER3	0x1de8c
#define   SMMU500_SMMU_CB13_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_SMMU_CB13_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_SMMU_CB13_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB13_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_SMMU_CB13_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_SMMU_CB13_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB13_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_SMMU_CB13_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_SMMU_CB13_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB13_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_SMMU_CB13_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_SMMU_CB13_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB13_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB13_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB13_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB13_PMCFGR	0x1df00
#define   SMMU500_SMMU_CB13_PMCFGR_NCG_WIDTH	8
#define   SMMU500_SMMU_CB13_PMCFGR_NCG_SHIFT	24
#define   SMMU500_SMMU_CB13_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_SMMU_CB13_PMCFGR_UEN_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCFGR_UEN_SHIFT	19
#define   SMMU500_SMMU_CB13_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_SMMU_CB13_PMCFGR_EX_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCFGR_EX_SHIFT	16
#define   SMMU500_SMMU_CB13_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_SMMU_CB13_PMCFGR_CCD_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCFGR_CCD_SHIFT	15
#define   SMMU500_SMMU_CB13_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_SMMU_CB13_PMCFGR_CC_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCFGR_CC_SHIFT	14
#define   SMMU500_SMMU_CB13_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_SMMU_CB13_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_SMMU_CB13_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_SMMU_CB13_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_SMMU_CB13_PMCFGR_N_WIDTH	8
#define   SMMU500_SMMU_CB13_PMCFGR_N_SHIFT	0
#define   SMMU500_SMMU_CB13_PMCFGR_N_MASK	0xffU

#define R_SMMU500_SMMU_CB13_PMCR	0x1df04
#define   SMMU500_SMMU_CB13_PMCR_IMP_WIDTH	8
#define   SMMU500_SMMU_CB13_PMCR_IMP_SHIFT	24
#define   SMMU500_SMMU_CB13_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_SMMU_CB13_PMCR_X_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCR_X_SHIFT	4
#define   SMMU500_SMMU_CB13_PMCR_X_MASK	0x10U
#define   SMMU500_SMMU_CB13_PMCR_P_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCR_P_SHIFT	1
#define   SMMU500_SMMU_CB13_PMCR_P_MASK	0x2U
#define   SMMU500_SMMU_CB13_PMCR_E_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCR_E_SHIFT	0
#define   SMMU500_SMMU_CB13_PMCR_E_MASK	0x1U

#define R_SMMU500_SMMU_CB13_PMCEID	0x1df20
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X12_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X12_SHIFT	17
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X12_MASK	0x20000U
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X11_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X11_SHIFT	16
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X11_MASK	0x10000U
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X10_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X10_SHIFT	15
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X10_MASK	0x8000U
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X0A_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X0A_SHIFT	9
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X0A_MASK	0x200U
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X09_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X09_SHIFT	8
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X09_MASK	0x100U
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X08_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X08_SHIFT	7
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X08_MASK	0x80U
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X01_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X01_SHIFT	1
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X01_MASK	0x2U
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X00_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X00_SHIFT	0
#define   SMMU500_SMMU_CB13_PMCEID_EVENT0X00_MASK	0x1U

#define R_SMMU500_SMMU_CB13_PMCNTENSE	0x1df40
#define   SMMU500_SMMU_CB13_PMCNTENSE_P3_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCNTENSE_P3_SHIFT	3
#define   SMMU500_SMMU_CB13_PMCNTENSE_P3_MASK	0x8U
#define   SMMU500_SMMU_CB13_PMCNTENSE_P2_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCNTENSE_P2_SHIFT	2
#define   SMMU500_SMMU_CB13_PMCNTENSE_P2_MASK	0x4U
#define   SMMU500_SMMU_CB13_PMCNTENSE_P1_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCNTENSE_P1_SHIFT	1
#define   SMMU500_SMMU_CB13_PMCNTENSE_P1_MASK	0x2U
#define   SMMU500_SMMU_CB13_PMCNTENSE_P0_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCNTENSE_P0_SHIFT	0
#define   SMMU500_SMMU_CB13_PMCNTENSE_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB13_PMCNTENCLR	0x1df44
#define   SMMU500_SMMU_CB13_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB13_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB13_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB13_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB13_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB13_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB13_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB13_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB13_PMCNTENSET	0x1df48
#define   SMMU500_SMMU_CB13_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB13_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB13_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB13_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB13_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB13_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB13_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB13_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB13_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB13_PMINTENCLR	0x1df4c
#define   SMMU500_SMMU_CB13_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB13_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB13_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB13_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB13_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB13_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB13_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB13_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB13_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB13_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB13_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB13_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB13_PMOVSCLR	0x1df50
#define   SMMU500_SMMU_CB13_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB13_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB13_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB13_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB13_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB13_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB13_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB13_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB13_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB13_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB13_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB13_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB13_PMOVSSET	0x1df58
#define   SMMU500_SMMU_CB13_PMOVSSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB13_PMOVSSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB13_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB13_PMOVSSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB13_PMOVSSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB13_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB13_PMOVSSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB13_PMOVSSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB13_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB13_PMOVSSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB13_PMOVSSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB13_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB13_PMAUTHSTATUS	0x1dfb8
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_SMMU_CB13_PMAUTHSTATUS_NSE_MASK	0x1U

#define R_SMMU500_SMMU_CB14_SCTLR	0x1e000
#define   SMMU500_SMMU_CB14_SCTLR_NSCFG_WIDTH	2
#define   SMMU500_SMMU_CB14_SCTLR_NSCFG_SHIFT	28
#define   SMMU500_SMMU_CB14_SCTLR_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_CB14_SCTLR_WACFG_WIDTH	2
#define   SMMU500_SMMU_CB14_SCTLR_WACFG_SHIFT	26
#define   SMMU500_SMMU_CB14_SCTLR_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_CB14_SCTLR_RACFG_WIDTH	2
#define   SMMU500_SMMU_CB14_SCTLR_RACFG_SHIFT	24
#define   SMMU500_SMMU_CB14_SCTLR_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_CB14_SCTLR_SHCFG_WIDTH	2
#define   SMMU500_SMMU_CB14_SCTLR_SHCFG_SHIFT	22
#define   SMMU500_SMMU_CB14_SCTLR_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_CB14_SCTLR_FB_WIDTH	1
#define   SMMU500_SMMU_CB14_SCTLR_FB_SHIFT	21
#define   SMMU500_SMMU_CB14_SCTLR_FB_MASK	0x200000U
#define   SMMU500_SMMU_CB14_SCTLR_MTCFG_WIDTH	1
#define   SMMU500_SMMU_CB14_SCTLR_MTCFG_SHIFT	20
#define   SMMU500_SMMU_CB14_SCTLR_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_CB14_SCTLR_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_CB14_SCTLR_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_CB14_SCTLR_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_CB14_SCTLR_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_CB14_SCTLR_TRANSIENTCFG_SHIFT	14
#define   SMMU500_SMMU_CB14_SCTLR_TRANSIENTCFG_MASK	0xc000U
#define   SMMU500_SMMU_CB14_SCTLR_PTW_WIDTH	1
#define   SMMU500_SMMU_CB14_SCTLR_PTW_SHIFT	13
#define   SMMU500_SMMU_CB14_SCTLR_PTW_MASK	0x2000U
#define   SMMU500_SMMU_CB14_SCTLR_ASIDPNE_WIDTH	1
#define   SMMU500_SMMU_CB14_SCTLR_ASIDPNE_SHIFT	12
#define   SMMU500_SMMU_CB14_SCTLR_ASIDPNE_MASK	0x1000U
#define   SMMU500_SMMU_CB14_SCTLR_UWXN_WIDTH	1
#define   SMMU500_SMMU_CB14_SCTLR_UWXN_SHIFT	10
#define   SMMU500_SMMU_CB14_SCTLR_UWXN_MASK	0x400U
#define   SMMU500_SMMU_CB14_SCTLR_WXN_WIDTH	1
#define   SMMU500_SMMU_CB14_SCTLR_WXN_SHIFT	9
#define   SMMU500_SMMU_CB14_SCTLR_WXN_MASK	0x200U
#define   SMMU500_SMMU_CB14_SCTLR_HUPCF_WIDTH	1
#define   SMMU500_SMMU_CB14_SCTLR_HUPCF_SHIFT	8
#define   SMMU500_SMMU_CB14_SCTLR_HUPCF_MASK	0x100U
#define   SMMU500_SMMU_CB14_SCTLR_CFCFG_WIDTH	1
#define   SMMU500_SMMU_CB14_SCTLR_CFCFG_SHIFT	7
#define   SMMU500_SMMU_CB14_SCTLR_CFCFG_MASK	0x80U
#define   SMMU500_SMMU_CB14_SCTLR_CFIE_WIDTH	1
#define   SMMU500_SMMU_CB14_SCTLR_CFIE_SHIFT	6
#define   SMMU500_SMMU_CB14_SCTLR_CFIE_MASK	0x40U
#define   SMMU500_SMMU_CB14_SCTLR_CFRE_WIDTH	1
#define   SMMU500_SMMU_CB14_SCTLR_CFRE_SHIFT	5
#define   SMMU500_SMMU_CB14_SCTLR_CFRE_MASK	0x20U
#define   SMMU500_SMMU_CB14_SCTLR_E_WIDTH	1
#define   SMMU500_SMMU_CB14_SCTLR_E_SHIFT	4
#define   SMMU500_SMMU_CB14_SCTLR_E_MASK	0x10U
#define   SMMU500_SMMU_CB14_SCTLR_AFFD_WIDTH	1
#define   SMMU500_SMMU_CB14_SCTLR_AFFD_SHIFT	3
#define   SMMU500_SMMU_CB14_SCTLR_AFFD_MASK	0x8U
#define   SMMU500_SMMU_CB14_SCTLR_AFE_WIDTH	1
#define   SMMU500_SMMU_CB14_SCTLR_AFE_SHIFT	2
#define   SMMU500_SMMU_CB14_SCTLR_AFE_MASK	0x4U
#define   SMMU500_SMMU_CB14_SCTLR_TRE_WIDTH	1
#define   SMMU500_SMMU_CB14_SCTLR_TRE_SHIFT	1
#define   SMMU500_SMMU_CB14_SCTLR_TRE_MASK	0x2U
#define   SMMU500_SMMU_CB14_SCTLR_M_WIDTH	1
#define   SMMU500_SMMU_CB14_SCTLR_M_SHIFT	0
#define   SMMU500_SMMU_CB14_SCTLR_M_MASK	0x1U

#define R_SMMU500_SMMU_CB14_ACTLR	0x1e004
#define   SMMU500_SMMU_CB14_ACTLR_CPRE_WIDTH	1
#define   SMMU500_SMMU_CB14_ACTLR_CPRE_SHIFT	1
#define   SMMU500_SMMU_CB14_ACTLR_CPRE_MASK	0x2U
#define   SMMU500_SMMU_CB14_ACTLR_CMTLB_WIDTH	1
#define   SMMU500_SMMU_CB14_ACTLR_CMTLB_SHIFT	0
#define   SMMU500_SMMU_CB14_ACTLR_CMTLB_MASK	0x1U

#define R_SMMU500_SMMU_CB14_RESUME	0x1e008
#define   SMMU500_SMMU_CB14_RESUME_TNR_WIDTH	1
#define   SMMU500_SMMU_CB14_RESUME_TNR_SHIFT	0
#define   SMMU500_SMMU_CB14_RESUME_TNR_MASK	0x1U

#define R_SMMU500_SMMU_CB14_TCR2	0x1e010
#define   SMMU500_SMMU_CB14_TCR2_NSCFG1_WIDTH	1
#define   SMMU500_SMMU_CB14_TCR2_NSCFG1_SHIFT	30
#define   SMMU500_SMMU_CB14_TCR2_NSCFG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB14_TCR2_SEP_WIDTH	3
#define   SMMU500_SMMU_CB14_TCR2_SEP_SHIFT	15
#define   SMMU500_SMMU_CB14_TCR2_SEP_MASK	0x38000U
#define   SMMU500_SMMU_CB14_TCR2_NSCFG0_WIDTH	1
#define   SMMU500_SMMU_CB14_TCR2_NSCFG0_SHIFT	14
#define   SMMU500_SMMU_CB14_TCR2_NSCFG0_MASK	0x4000U
#define   SMMU500_SMMU_CB14_TCR2_TBI1_WIDTH	1
#define   SMMU500_SMMU_CB14_TCR2_TBI1_SHIFT	6
#define   SMMU500_SMMU_CB14_TCR2_TBI1_MASK	0x40U
#define   SMMU500_SMMU_CB14_TCR2_TBI0_WIDTH	1
#define   SMMU500_SMMU_CB14_TCR2_TBI0_SHIFT	5
#define   SMMU500_SMMU_CB14_TCR2_TBI0_MASK	0x20U
#define   SMMU500_SMMU_CB14_TCR2_AS_WIDTH	1
#define   SMMU500_SMMU_CB14_TCR2_AS_SHIFT	4
#define   SMMU500_SMMU_CB14_TCR2_AS_MASK	0x10U
#define   SMMU500_SMMU_CB14_TCR2_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB14_TCR2_PASIZE_SHIFT	0
#define   SMMU500_SMMU_CB14_TCR2_PASIZE_MASK	0x7U

#define R_SMMU500_SMMU_CB14_TTBR0_LOW	0x1e020
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB14_TTBR0_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB14_TTBR0_HIGH	0x1e024
#define   SMMU500_SMMU_CB14_TTBR0_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB14_TTBR0_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB14_TTBR0_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB14_TTBR0_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB14_TTBR0_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB14_TTBR0_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB14_TTBR1_LOW	0x1e028
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB14_TTBR1_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB14_TTBR1_HIGH	0x1e02c
#define   SMMU500_SMMU_CB14_TTBR1_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB14_TTBR1_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB14_TTBR1_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB14_TTBR1_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB14_TTBR1_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB14_TTBR1_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB14_TCR_LPAE	0x1e030
#define   SMMU500_SMMU_CB14_TCR_LPAE_EAE_WIDTH	1
#define   SMMU500_SMMU_CB14_TCR_LPAE_EAE_SHIFT	31
#define   SMMU500_SMMU_CB14_TCR_LPAE_EAE_MASK	0x80000000U
#define   SMMU500_SMMU_CB14_TCR_LPAE_NSCFG1_TG1_WIDTH	1
#define   SMMU500_SMMU_CB14_TCR_LPAE_NSCFG1_TG1_SHIFT	30
#define   SMMU500_SMMU_CB14_TCR_LPAE_NSCFG1_TG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB14_TCR_LPAE_SH1_WIDTH	2
#define   SMMU500_SMMU_CB14_TCR_LPAE_SH1_SHIFT	28
#define   SMMU500_SMMU_CB14_TCR_LPAE_SH1_MASK	0x30000000U
#define   SMMU500_SMMU_CB14_TCR_LPAE_ORGN1_WIDTH	2
#define   SMMU500_SMMU_CB14_TCR_LPAE_ORGN1_SHIFT	26
#define   SMMU500_SMMU_CB14_TCR_LPAE_ORGN1_MASK	0xc000000U
#define   SMMU500_SMMU_CB14_TCR_LPAE_IRGN1_WIDTH	2
#define   SMMU500_SMMU_CB14_TCR_LPAE_IRGN1_SHIFT	24
#define   SMMU500_SMMU_CB14_TCR_LPAE_IRGN1_MASK	0x3000000U
#define   SMMU500_SMMU_CB14_TCR_LPAE_EPD1_WIDTH	1
#define   SMMU500_SMMU_CB14_TCR_LPAE_EPD1_SHIFT	23
#define   SMMU500_SMMU_CB14_TCR_LPAE_EPD1_MASK	0x800000U
#define   SMMU500_SMMU_CB14_TCR_LPAE_A1_WIDTH	1
#define   SMMU500_SMMU_CB14_TCR_LPAE_A1_SHIFT	22
#define   SMMU500_SMMU_CB14_TCR_LPAE_A1_MASK	0x400000U
#define   SMMU500_SMMU_CB14_TCR_LPAE_T1SZ_5_3_WIDTH	3
#define   SMMU500_SMMU_CB14_TCR_LPAE_T1SZ_5_3_SHIFT	19
#define   SMMU500_SMMU_CB14_TCR_LPAE_T1SZ_5_3_MASK	0x380000U
#define   SMMU500_SMMU_CB14_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB14_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT	16
#define   SMMU500_SMMU_CB14_TCR_LPAE_T1SZ_2_0_PASIZE_MASK	0x70000U
#define   SMMU500_SMMU_CB14_TCR_LPAE_NSCFG0_TG0_WIDTH	1
#define   SMMU500_SMMU_CB14_TCR_LPAE_NSCFG0_TG0_SHIFT	14
#define   SMMU500_SMMU_CB14_TCR_LPAE_NSCFG0_TG0_MASK	0x4000U
#define   SMMU500_SMMU_CB14_TCR_LPAE_SH0_WIDTH	2
#define   SMMU500_SMMU_CB14_TCR_LPAE_SH0_SHIFT	12
#define   SMMU500_SMMU_CB14_TCR_LPAE_SH0_MASK	0x3000U
#define   SMMU500_SMMU_CB14_TCR_LPAE_ORGN0_WIDTH	2
#define   SMMU500_SMMU_CB14_TCR_LPAE_ORGN0_SHIFT	10
#define   SMMU500_SMMU_CB14_TCR_LPAE_ORGN0_MASK	0xc00U
#define   SMMU500_SMMU_CB14_TCR_LPAE_IRGN0_WIDTH	2
#define   SMMU500_SMMU_CB14_TCR_LPAE_IRGN0_SHIFT	8
#define   SMMU500_SMMU_CB14_TCR_LPAE_IRGN0_MASK	0x300U
#define   SMMU500_SMMU_CB14_TCR_LPAE_SL0_1_EPD0_WIDTH	1
#define   SMMU500_SMMU_CB14_TCR_LPAE_SL0_1_EPD0_SHIFT	7
#define   SMMU500_SMMU_CB14_TCR_LPAE_SL0_1_EPD0_MASK	0x80U
#define   SMMU500_SMMU_CB14_TCR_LPAE_SL0_0_WIDTH	1
#define   SMMU500_SMMU_CB14_TCR_LPAE_SL0_0_SHIFT	6
#define   SMMU500_SMMU_CB14_TCR_LPAE_SL0_0_MASK	0x40U
#define   SMMU500_SMMU_CB14_TCR_LPAE_PD1_T0SZ_5_WIDTH	1
#define   SMMU500_SMMU_CB14_TCR_LPAE_PD1_T0SZ_5_SHIFT	5
#define   SMMU500_SMMU_CB14_TCR_LPAE_PD1_T0SZ_5_MASK	0x20U
#define   SMMU500_SMMU_CB14_TCR_LPAE_S_PD0_T0SZ_4_WIDTH	1
#define   SMMU500_SMMU_CB14_TCR_LPAE_S_PD0_T0SZ_4_SHIFT	4
#define   SMMU500_SMMU_CB14_TCR_LPAE_S_PD0_T0SZ_4_MASK	0x10U
#define   SMMU500_SMMU_CB14_TCR_LPAE_T0SZ_3_0_WIDTH	4
#define   SMMU500_SMMU_CB14_TCR_LPAE_T0SZ_3_0_SHIFT	0
#define   SMMU500_SMMU_CB14_TCR_LPAE_T0SZ_3_0_MASK	0xfU

#define R_SMMU500_SMMU_CB14_CONTEXTIDR	0x1e034
#define   SMMU500_SMMU_CB14_CONTEXTIDR_PROCID_WIDTH	24
#define   SMMU500_SMMU_CB14_CONTEXTIDR_PROCID_SHIFT	8
#define   SMMU500_SMMU_CB14_CONTEXTIDR_PROCID_MASK	0xffffff00U
#define   SMMU500_SMMU_CB14_CONTEXTIDR_ASID_WIDTH	8
#define   SMMU500_SMMU_CB14_CONTEXTIDR_ASID_SHIFT	0
#define   SMMU500_SMMU_CB14_CONTEXTIDR_ASID_MASK	0xffU

#define R_SMMU500_SMMU_CB14_PRRR_MAIR0	0x1e038
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS7_WIDTH	1
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS7_SHIFT	31
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS7_MASK	0x80000000U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS6_WIDTH	1
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS6_SHIFT	30
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS6_MASK	0x40000000U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS5_WIDTH	1
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS5_SHIFT	29
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS5_MASK	0x20000000U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS4_WIDTH	1
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS4_SHIFT	28
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS4_MASK	0x10000000U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS3_WIDTH	1
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS3_SHIFT	27
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS3_MASK	0x8000000U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS2_WIDTH	1
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS2_SHIFT	26
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS2_MASK	0x4000000U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS1_WIDTH	1
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS1_SHIFT	25
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS1_MASK	0x2000000U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS0_WIDTH	1
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS0_SHIFT	24
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NOS0_MASK	0x1000000U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NS1_WIDTH	1
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NS1_SHIFT	19
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NS1_MASK	0x80000U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NS0_WIDTH	1
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NS0_SHIFT	18
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_NS0_MASK	0x40000U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_DS1_WIDTH	1
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_DS1_SHIFT	17
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_DS1_MASK	0x20000U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_DS0_WIDTH	1
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_DS0_SHIFT	16
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_DS0_MASK	0x10000U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR7_WIDTH	2
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR7_SHIFT	14
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR7_MASK	0xc000U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR6_WIDTH	2
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR6_SHIFT	12
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR6_MASK	0x3000U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR5_WIDTH	2
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR5_SHIFT	10
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR5_MASK	0xc00U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR4_WIDTH	2
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR4_SHIFT	8
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR4_MASK	0x300U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR3_WIDTH	2
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR3_SHIFT	6
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR3_MASK	0xc0U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR2_WIDTH	2
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR2_SHIFT	4
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR2_MASK	0x30U
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR1_WIDTH	2
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR1_SHIFT	2
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR1_MASK	0xcU
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR0_WIDTH	2
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR0_SHIFT	0
#define   SMMU500_SMMU_CB14_PRRR_MAIR0_TR0_MASK	0x3U

#define R_SMMU500_SMMU_CB14_NMRR_MAIR1	0x1e03c
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR7_WIDTH	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR7_SHIFT	30
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR7_MASK	0xc0000000U
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR6_WIDTH	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR6_SHIFT	28
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR6_MASK	0x30000000U
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR5_WIDTH	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR5_SHIFT	26
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR5_MASK	0xc000000U
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR4_WIDTH	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR4_SHIFT	24
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR4_MASK	0x3000000U
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR3_WIDTH	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR3_SHIFT	22
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR3_MASK	0xc00000U
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR2_WIDTH	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR2_SHIFT	20
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR2_MASK	0x300000U
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR1_WIDTH	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR1_SHIFT	18
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR1_MASK	0xc0000U
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR0_WIDTH	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR0_SHIFT	16
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_OR0_MASK	0x30000U
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR7_WIDTH	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR7_SHIFT	14
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR7_MASK	0xc000U
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR6_WIDTH	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR6_SHIFT	12
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR6_MASK	0x3000U
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR5_WIDTH	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR5_SHIFT	10
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR5_MASK	0xc00U
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR4_WIDTH	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR4_SHIFT	8
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR4_MASK	0x300U
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR3_WIDTH	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR3_SHIFT	6
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR3_MASK	0xc0U
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR2_WIDTH	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR2_SHIFT	4
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR2_MASK	0x30U
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR1_WIDTH	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR1_SHIFT	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR1_MASK	0xcU
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR0_WIDTH	2
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR0_SHIFT	0
#define   SMMU500_SMMU_CB14_NMRR_MAIR1_IR0_MASK	0x3U

#define R_SMMU500_SMMU_CB14_FSR	0x1e058
#define   SMMU500_SMMU_CB14_FSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_CB14_FSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_CB14_FSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_CB14_FSR_SS_WIDTH	1
#define   SMMU500_SMMU_CB14_FSR_SS_SHIFT	30
#define   SMMU500_SMMU_CB14_FSR_SS_MASK	0x40000000U
#define   SMMU500_SMMU_CB14_FSR_FORMAT_WIDTH	2
#define   SMMU500_SMMU_CB14_FSR_FORMAT_SHIFT	9
#define   SMMU500_SMMU_CB14_FSR_FORMAT_MASK	0x600U
#define   SMMU500_SMMU_CB14_FSR_UUT_WIDTH	1
#define   SMMU500_SMMU_CB14_FSR_UUT_SHIFT	8
#define   SMMU500_SMMU_CB14_FSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_CB14_FSR_ASF_WIDTH	1
#define   SMMU500_SMMU_CB14_FSR_ASF_SHIFT	7
#define   SMMU500_SMMU_CB14_FSR_ASF_MASK	0x80U
#define   SMMU500_SMMU_CB14_FSR_TLBLKF_WIDTH	1
#define   SMMU500_SMMU_CB14_FSR_TLBLKF_SHIFT	6
#define   SMMU500_SMMU_CB14_FSR_TLBLKF_MASK	0x40U
#define   SMMU500_SMMU_CB14_FSR_TLBMCF_WIDTH	1
#define   SMMU500_SMMU_CB14_FSR_TLBMCF_SHIFT	5
#define   SMMU500_SMMU_CB14_FSR_TLBMCF_MASK	0x20U
#define   SMMU500_SMMU_CB14_FSR_EF_WIDTH	1
#define   SMMU500_SMMU_CB14_FSR_EF_SHIFT	4
#define   SMMU500_SMMU_CB14_FSR_EF_MASK	0x10U
#define   SMMU500_SMMU_CB14_FSR_PF_WIDTH	1
#define   SMMU500_SMMU_CB14_FSR_PF_SHIFT	3
#define   SMMU500_SMMU_CB14_FSR_PF_MASK	0x8U
#define   SMMU500_SMMU_CB14_FSR_AFF_WIDTH	1
#define   SMMU500_SMMU_CB14_FSR_AFF_SHIFT	2
#define   SMMU500_SMMU_CB14_FSR_AFF_MASK	0x4U
#define   SMMU500_SMMU_CB14_FSR_TF_WIDTH	1
#define   SMMU500_SMMU_CB14_FSR_TF_SHIFT	1
#define   SMMU500_SMMU_CB14_FSR_TF_MASK	0x2U

#define R_SMMU500_SMMU_CB14_FSRRESTORE	0x1e05c
#define   SMMU500_SMMU_CB14_FSRRESTORE_BITS_WIDTH	32
#define   SMMU500_SMMU_CB14_FSRRESTORE_BITS_SHIFT	0
#define   SMMU500_SMMU_CB14_FSRRESTORE_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB14_FAR_LOW	0x1e060
#define   SMMU500_SMMU_CB14_FAR_LOW_BITS_WIDTH	32
#define   SMMU500_SMMU_CB14_FAR_LOW_BITS_SHIFT	0
#define   SMMU500_SMMU_CB14_FAR_LOW_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB14_FAR_HIGH	0x1e064
#define   SMMU500_SMMU_CB14_FAR_HIGH_BITS_WIDTH	17
#define   SMMU500_SMMU_CB14_FAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB14_FAR_HIGH_BITS_MASK	0x1ffffU

#define R_SMMU500_SMMU_CB14_FSYNR0	0x1e068
#define   SMMU500_SMMU_CB14_FSYNR0_S1CBNDX_WIDTH	4
#define   SMMU500_SMMU_CB14_FSYNR0_S1CBNDX_SHIFT	16
#define   SMMU500_SMMU_CB14_FSYNR0_S1CBNDX_MASK	0xf0000U
#define   SMMU500_SMMU_CB14_FSYNR0_AFR_WIDTH	1
#define   SMMU500_SMMU_CB14_FSYNR0_AFR_SHIFT	11
#define   SMMU500_SMMU_CB14_FSYNR0_AFR_MASK	0x800U
#define   SMMU500_SMMU_CB14_FSYNR0_PTWF_WIDTH	1
#define   SMMU500_SMMU_CB14_FSYNR0_PTWF_SHIFT	10
#define   SMMU500_SMMU_CB14_FSYNR0_PTWF_MASK	0x400U
#define   SMMU500_SMMU_CB14_FSYNR0_ATOF_WIDTH	1
#define   SMMU500_SMMU_CB14_FSYNR0_ATOF_SHIFT	9
#define   SMMU500_SMMU_CB14_FSYNR0_ATOF_MASK	0x200U
#define   SMMU500_SMMU_CB14_FSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_CB14_FSYNR0_NSATTR_SHIFT	8
#define   SMMU500_SMMU_CB14_FSYNR0_NSATTR_MASK	0x100U
#define   SMMU500_SMMU_CB14_FSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_CB14_FSYNR0_IND_SHIFT	6
#define   SMMU500_SMMU_CB14_FSYNR0_IND_MASK	0x40U
#define   SMMU500_SMMU_CB14_FSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_CB14_FSYNR0_PNU_SHIFT	5
#define   SMMU500_SMMU_CB14_FSYNR0_PNU_MASK	0x20U
#define   SMMU500_SMMU_CB14_FSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_CB14_FSYNR0_WNR_SHIFT	4
#define   SMMU500_SMMU_CB14_FSYNR0_WNR_MASK	0x10U
#define   SMMU500_SMMU_CB14_FSYNR0_PLVL_WIDTH	2
#define   SMMU500_SMMU_CB14_FSYNR0_PLVL_SHIFT	0
#define   SMMU500_SMMU_CB14_FSYNR0_PLVL_MASK	0x3U

#define R_SMMU500_SMMU_CB14_IPAFAR_LOW	0x1e070
#define   SMMU500_SMMU_CB14_IPAFAR_LOW_IPAFAR_L_WIDTH	20
#define   SMMU500_SMMU_CB14_IPAFAR_LOW_IPAFAR_L_SHIFT	12
#define   SMMU500_SMMU_CB14_IPAFAR_LOW_IPAFAR_L_MASK	0xfffff000U
#define   SMMU500_SMMU_CB14_IPAFAR_LOW_FAR_RO_WIDTH	12
#define   SMMU500_SMMU_CB14_IPAFAR_LOW_FAR_RO_SHIFT	0
#define   SMMU500_SMMU_CB14_IPAFAR_LOW_FAR_RO_MASK	0xfffU

#define R_SMMU500_SMMU_CB14_IPAFAR_HIGH	0x1e074
#define   SMMU500_SMMU_CB14_IPAFAR_HIGH_BITS_WIDTH	16
#define   SMMU500_SMMU_CB14_IPAFAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB14_IPAFAR_HIGH_BITS_MASK	0xffffU

#define R_SMMU500_SMMU_CB14_TLBIVA_LOW	0x1e600
#define   SMMU500_SMMU_CB14_TLBIVA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB14_TLBIVA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB14_TLBIVA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB14_TLBIVA_HIGH	0x1e604
#define   SMMU500_SMMU_CB14_TLBIVA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB14_TLBIVA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB14_TLBIVA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB14_TLBIVA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB14_TLBIVA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB14_TLBIVA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB14_TLBIVAA_LOW	0x1e608
#define   SMMU500_SMMU_CB14_TLBIVAA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB14_TLBIVAA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB14_TLBIVAA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB14_TLBIVAA_HIGH	0x1e60c
#define   SMMU500_SMMU_CB14_TLBIVAA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB14_TLBIVAA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB14_TLBIVAA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB14_TLBIVAA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB14_TLBIVAA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB14_TLBIVAA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB14_TLBIASID	0x1e610
#define   SMMU500_SMMU_CB14_TLBIASID_ASID_WIDTH	16
#define   SMMU500_SMMU_CB14_TLBIASID_ASID_SHIFT	0
#define   SMMU500_SMMU_CB14_TLBIASID_ASID_MASK	0xffffU

#define R_SMMU500_SMMU_CB14_TLBIALL	0x1e618
#define   SMMU500_SMMU_CB14_TLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_CB14_TLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_CB14_TLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB14_TLBIVAL_LOW	0x1e620
#define   SMMU500_SMMU_CB14_TLBIVAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB14_TLBIVAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB14_TLBIVAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB14_TLBIVAL_HIGH	0x1e624
#define   SMMU500_SMMU_CB14_TLBIVAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB14_TLBIVAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB14_TLBIVAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB14_TLBIVAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB14_TLBIVAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB14_TLBIVAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB14_TLBIVAAL_LOW	0x1e628
#define   SMMU500_SMMU_CB14_TLBIVAAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB14_TLBIVAAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB14_TLBIVAAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB14_TLBIVAAL_HIGH	0x1e62c
#define   SMMU500_SMMU_CB14_TLBIVAAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB14_TLBIVAAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB14_TLBIVAAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB14_TLBIVAAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB14_TLBIVAAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB14_TLBIVAAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB14_TLBIIPAS2_LOW	0x1e630
#define   SMMU500_SMMU_CB14_TLBIIPAS2_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB14_TLBIIPAS2_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB14_TLBIIPAS2_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB14_TLBIIPAS2_HIGH	0x1e634
#define   SMMU500_SMMU_CB14_TLBIIPAS2_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB14_TLBIIPAS2_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB14_TLBIIPAS2_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB14_TLBIIPAS2L_LOW	0x1e638
#define   SMMU500_SMMU_CB14_TLBIIPAS2L_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB14_TLBIIPAS2L_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB14_TLBIIPAS2L_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB14_TLBIIPAS2L_HIGH	0x1e63c
#define   SMMU500_SMMU_CB14_TLBIIPAS2L_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB14_TLBIIPAS2L_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB14_TLBIIPAS2L_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB14_TLBSYNC	0x1e7f0
#define   SMMU500_SMMU_CB14_TLBSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_CB14_TLBSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_CB14_TLBSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB14_TLBSTATUS	0x1e7f4
#define   SMMU500_SMMU_CB14_TLBSTATUS_SACTIVE_WIDTH	1
#define   SMMU500_SMMU_CB14_TLBSTATUS_SACTIVE_SHIFT	0
#define   SMMU500_SMMU_CB14_TLBSTATUS_SACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_CB14_PMEVCNTR0	0x1ee00
#define   SMMU500_SMMU_CB14_PMEVCNTR0_BITS_WIDTH	32
#define   SMMU500_SMMU_CB14_PMEVCNTR0_BITS_SHIFT	0
#define   SMMU500_SMMU_CB14_PMEVCNTR0_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB14_PMEVCNTR1	0x1ee04
#define   SMMU500_SMMU_CB14_PMEVCNTR1_BITS_WIDTH	32
#define   SMMU500_SMMU_CB14_PMEVCNTR1_BITS_SHIFT	0
#define   SMMU500_SMMU_CB14_PMEVCNTR1_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB14_PMEVCNTR2	0x1ee08
#define   SMMU500_SMMU_CB14_PMEVCNTR2_BITS_WIDTH	32
#define   SMMU500_SMMU_CB14_PMEVCNTR2_BITS_SHIFT	0
#define   SMMU500_SMMU_CB14_PMEVCNTR2_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB14_PMEVCNTR3	0x1ee0c
#define   SMMU500_SMMU_CB14_PMEVCNTR3_BITS_WIDTH	32
#define   SMMU500_SMMU_CB14_PMEVCNTR3_BITS_SHIFT	0
#define   SMMU500_SMMU_CB14_PMEVCNTR3_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB14_PMEVTYPER0	0x1ee80
#define   SMMU500_SMMU_CB14_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_SMMU_CB14_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_SMMU_CB14_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB14_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_SMMU_CB14_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_SMMU_CB14_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB14_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_SMMU_CB14_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_SMMU_CB14_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB14_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_SMMU_CB14_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_SMMU_CB14_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB14_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB14_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB14_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB14_PMEVTYPER1	0x1ee84
#define   SMMU500_SMMU_CB14_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_SMMU_CB14_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_SMMU_CB14_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB14_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_SMMU_CB14_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_SMMU_CB14_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB14_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_SMMU_CB14_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_SMMU_CB14_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB14_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_SMMU_CB14_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_SMMU_CB14_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB14_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB14_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB14_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB14_PMEVTYPER2	0x1ee88
#define   SMMU500_SMMU_CB14_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_SMMU_CB14_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_SMMU_CB14_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB14_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_SMMU_CB14_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_SMMU_CB14_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB14_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_SMMU_CB14_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_SMMU_CB14_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB14_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_SMMU_CB14_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_SMMU_CB14_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB14_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB14_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB14_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB14_PMEVTYPER3	0x1ee8c
#define   SMMU500_SMMU_CB14_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_SMMU_CB14_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_SMMU_CB14_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB14_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_SMMU_CB14_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_SMMU_CB14_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB14_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_SMMU_CB14_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_SMMU_CB14_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB14_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_SMMU_CB14_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_SMMU_CB14_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB14_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB14_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB14_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB14_PMCFGR	0x1ef00
#define   SMMU500_SMMU_CB14_PMCFGR_NCG_WIDTH	8
#define   SMMU500_SMMU_CB14_PMCFGR_NCG_SHIFT	24
#define   SMMU500_SMMU_CB14_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_SMMU_CB14_PMCFGR_UEN_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCFGR_UEN_SHIFT	19
#define   SMMU500_SMMU_CB14_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_SMMU_CB14_PMCFGR_EX_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCFGR_EX_SHIFT	16
#define   SMMU500_SMMU_CB14_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_SMMU_CB14_PMCFGR_CCD_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCFGR_CCD_SHIFT	15
#define   SMMU500_SMMU_CB14_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_SMMU_CB14_PMCFGR_CC_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCFGR_CC_SHIFT	14
#define   SMMU500_SMMU_CB14_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_SMMU_CB14_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_SMMU_CB14_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_SMMU_CB14_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_SMMU_CB14_PMCFGR_N_WIDTH	8
#define   SMMU500_SMMU_CB14_PMCFGR_N_SHIFT	0
#define   SMMU500_SMMU_CB14_PMCFGR_N_MASK	0xffU

#define R_SMMU500_SMMU_CB14_PMCR	0x1ef04
#define   SMMU500_SMMU_CB14_PMCR_IMP_WIDTH	8
#define   SMMU500_SMMU_CB14_PMCR_IMP_SHIFT	24
#define   SMMU500_SMMU_CB14_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_SMMU_CB14_PMCR_X_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCR_X_SHIFT	4
#define   SMMU500_SMMU_CB14_PMCR_X_MASK	0x10U
#define   SMMU500_SMMU_CB14_PMCR_P_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCR_P_SHIFT	1
#define   SMMU500_SMMU_CB14_PMCR_P_MASK	0x2U
#define   SMMU500_SMMU_CB14_PMCR_E_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCR_E_SHIFT	0
#define   SMMU500_SMMU_CB14_PMCR_E_MASK	0x1U

#define R_SMMU500_SMMU_CB14_PMCEID	0x1ef20
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X12_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X12_SHIFT	17
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X12_MASK	0x20000U
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X11_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X11_SHIFT	16
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X11_MASK	0x10000U
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X10_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X10_SHIFT	15
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X10_MASK	0x8000U
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X0A_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X0A_SHIFT	9
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X0A_MASK	0x200U
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X09_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X09_SHIFT	8
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X09_MASK	0x100U
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X08_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X08_SHIFT	7
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X08_MASK	0x80U
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X01_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X01_SHIFT	1
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X01_MASK	0x2U
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X00_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X00_SHIFT	0
#define   SMMU500_SMMU_CB14_PMCEID_EVENT0X00_MASK	0x1U

#define R_SMMU500_SMMU_CB14_PMCNTENSE	0x1ef40
#define   SMMU500_SMMU_CB14_PMCNTENSE_P3_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCNTENSE_P3_SHIFT	3
#define   SMMU500_SMMU_CB14_PMCNTENSE_P3_MASK	0x8U
#define   SMMU500_SMMU_CB14_PMCNTENSE_P2_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCNTENSE_P2_SHIFT	2
#define   SMMU500_SMMU_CB14_PMCNTENSE_P2_MASK	0x4U
#define   SMMU500_SMMU_CB14_PMCNTENSE_P1_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCNTENSE_P1_SHIFT	1
#define   SMMU500_SMMU_CB14_PMCNTENSE_P1_MASK	0x2U
#define   SMMU500_SMMU_CB14_PMCNTENSE_P0_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCNTENSE_P0_SHIFT	0
#define   SMMU500_SMMU_CB14_PMCNTENSE_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB14_PMCNTENCLR	0x1ef44
#define   SMMU500_SMMU_CB14_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB14_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB14_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB14_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB14_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB14_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB14_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB14_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB14_PMCNTENSET	0x1ef48
#define   SMMU500_SMMU_CB14_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB14_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB14_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB14_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB14_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB14_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB14_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB14_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB14_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB14_PMINTENCLR	0x1ef4c
#define   SMMU500_SMMU_CB14_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB14_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB14_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB14_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB14_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB14_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB14_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB14_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB14_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB14_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB14_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB14_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB14_PMOVSCLR	0x1ef50
#define   SMMU500_SMMU_CB14_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB14_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB14_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB14_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB14_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB14_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB14_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB14_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB14_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB14_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB14_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB14_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB14_PMOVSSET	0x1ef58
#define   SMMU500_SMMU_CB14_PMOVSSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB14_PMOVSSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB14_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB14_PMOVSSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB14_PMOVSSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB14_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB14_PMOVSSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB14_PMOVSSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB14_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB14_PMOVSSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB14_PMOVSSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB14_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB14_PMAUTHSTATUS	0x1efb8
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_SMMU_CB14_PMAUTHSTATUS_NSE_MASK	0x1U

#define R_SMMU500_SMMU_CB15_SCTLR	0x1f000
#define   SMMU500_SMMU_CB15_SCTLR_NSCFG_WIDTH	2
#define   SMMU500_SMMU_CB15_SCTLR_NSCFG_SHIFT	28
#define   SMMU500_SMMU_CB15_SCTLR_NSCFG_MASK	0x30000000U
#define   SMMU500_SMMU_CB15_SCTLR_WACFG_WIDTH	2
#define   SMMU500_SMMU_CB15_SCTLR_WACFG_SHIFT	26
#define   SMMU500_SMMU_CB15_SCTLR_WACFG_MASK	0xc000000U
#define   SMMU500_SMMU_CB15_SCTLR_RACFG_WIDTH	2
#define   SMMU500_SMMU_CB15_SCTLR_RACFG_SHIFT	24
#define   SMMU500_SMMU_CB15_SCTLR_RACFG_MASK	0x3000000U
#define   SMMU500_SMMU_CB15_SCTLR_SHCFG_WIDTH	2
#define   SMMU500_SMMU_CB15_SCTLR_SHCFG_SHIFT	22
#define   SMMU500_SMMU_CB15_SCTLR_SHCFG_MASK	0xc00000U
#define   SMMU500_SMMU_CB15_SCTLR_FB_WIDTH	1
#define   SMMU500_SMMU_CB15_SCTLR_FB_SHIFT	21
#define   SMMU500_SMMU_CB15_SCTLR_FB_MASK	0x200000U
#define   SMMU500_SMMU_CB15_SCTLR_MTCFG_WIDTH	1
#define   SMMU500_SMMU_CB15_SCTLR_MTCFG_SHIFT	20
#define   SMMU500_SMMU_CB15_SCTLR_MTCFG_MASK	0x100000U
#define   SMMU500_SMMU_CB15_SCTLR_MEMATTR_WIDTH	4
#define   SMMU500_SMMU_CB15_SCTLR_MEMATTR_SHIFT	16
#define   SMMU500_SMMU_CB15_SCTLR_MEMATTR_MASK	0xf0000U
#define   SMMU500_SMMU_CB15_SCTLR_TRANSIENTCFG_WIDTH	2
#define   SMMU500_SMMU_CB15_SCTLR_TRANSIENTCFG_SHIFT	14
#define   SMMU500_SMMU_CB15_SCTLR_TRANSIENTCFG_MASK	0xc000U
#define   SMMU500_SMMU_CB15_SCTLR_PTW_WIDTH	1
#define   SMMU500_SMMU_CB15_SCTLR_PTW_SHIFT	13
#define   SMMU500_SMMU_CB15_SCTLR_PTW_MASK	0x2000U
#define   SMMU500_SMMU_CB15_SCTLR_ASIDPNE_WIDTH	1
#define   SMMU500_SMMU_CB15_SCTLR_ASIDPNE_SHIFT	12
#define   SMMU500_SMMU_CB15_SCTLR_ASIDPNE_MASK	0x1000U
#define   SMMU500_SMMU_CB15_SCTLR_UWXN_WIDTH	1
#define   SMMU500_SMMU_CB15_SCTLR_UWXN_SHIFT	10
#define   SMMU500_SMMU_CB15_SCTLR_UWXN_MASK	0x400U
#define   SMMU500_SMMU_CB15_SCTLR_WXN_WIDTH	1
#define   SMMU500_SMMU_CB15_SCTLR_WXN_SHIFT	9
#define   SMMU500_SMMU_CB15_SCTLR_WXN_MASK	0x200U
#define   SMMU500_SMMU_CB15_SCTLR_HUPCF_WIDTH	1
#define   SMMU500_SMMU_CB15_SCTLR_HUPCF_SHIFT	8
#define   SMMU500_SMMU_CB15_SCTLR_HUPCF_MASK	0x100U
#define   SMMU500_SMMU_CB15_SCTLR_CFCFG_WIDTH	1
#define   SMMU500_SMMU_CB15_SCTLR_CFCFG_SHIFT	7
#define   SMMU500_SMMU_CB15_SCTLR_CFCFG_MASK	0x80U
#define   SMMU500_SMMU_CB15_SCTLR_CFIE_WIDTH	1
#define   SMMU500_SMMU_CB15_SCTLR_CFIE_SHIFT	6
#define   SMMU500_SMMU_CB15_SCTLR_CFIE_MASK	0x40U
#define   SMMU500_SMMU_CB15_SCTLR_CFRE_WIDTH	1
#define   SMMU500_SMMU_CB15_SCTLR_CFRE_SHIFT	5
#define   SMMU500_SMMU_CB15_SCTLR_CFRE_MASK	0x20U
#define   SMMU500_SMMU_CB15_SCTLR_E_WIDTH	1
#define   SMMU500_SMMU_CB15_SCTLR_E_SHIFT	4
#define   SMMU500_SMMU_CB15_SCTLR_E_MASK	0x10U
#define   SMMU500_SMMU_CB15_SCTLR_AFFD_WIDTH	1
#define   SMMU500_SMMU_CB15_SCTLR_AFFD_SHIFT	3
#define   SMMU500_SMMU_CB15_SCTLR_AFFD_MASK	0x8U
#define   SMMU500_SMMU_CB15_SCTLR_AFE_WIDTH	1
#define   SMMU500_SMMU_CB15_SCTLR_AFE_SHIFT	2
#define   SMMU500_SMMU_CB15_SCTLR_AFE_MASK	0x4U
#define   SMMU500_SMMU_CB15_SCTLR_TRE_WIDTH	1
#define   SMMU500_SMMU_CB15_SCTLR_TRE_SHIFT	1
#define   SMMU500_SMMU_CB15_SCTLR_TRE_MASK	0x2U
#define   SMMU500_SMMU_CB15_SCTLR_M_WIDTH	1
#define   SMMU500_SMMU_CB15_SCTLR_M_SHIFT	0
#define   SMMU500_SMMU_CB15_SCTLR_M_MASK	0x1U

#define R_SMMU500_SMMU_CB15_ACTLR	0x1f004
#define   SMMU500_SMMU_CB15_ACTLR_CPRE_WIDTH	1
#define   SMMU500_SMMU_CB15_ACTLR_CPRE_SHIFT	1
#define   SMMU500_SMMU_CB15_ACTLR_CPRE_MASK	0x2U
#define   SMMU500_SMMU_CB15_ACTLR_CMTLB_WIDTH	1
#define   SMMU500_SMMU_CB15_ACTLR_CMTLB_SHIFT	0
#define   SMMU500_SMMU_CB15_ACTLR_CMTLB_MASK	0x1U

#define R_SMMU500_SMMU_CB15_RESUME	0x1f008
#define   SMMU500_SMMU_CB15_RESUME_TNR_WIDTH	1
#define   SMMU500_SMMU_CB15_RESUME_TNR_SHIFT	0
#define   SMMU500_SMMU_CB15_RESUME_TNR_MASK	0x1U

#define R_SMMU500_SMMU_CB15_TCR2	0x1f010
#define   SMMU500_SMMU_CB15_TCR2_NSCFG1_WIDTH	1
#define   SMMU500_SMMU_CB15_TCR2_NSCFG1_SHIFT	30
#define   SMMU500_SMMU_CB15_TCR2_NSCFG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB15_TCR2_SEP_WIDTH	3
#define   SMMU500_SMMU_CB15_TCR2_SEP_SHIFT	15
#define   SMMU500_SMMU_CB15_TCR2_SEP_MASK	0x38000U
#define   SMMU500_SMMU_CB15_TCR2_NSCFG0_WIDTH	1
#define   SMMU500_SMMU_CB15_TCR2_NSCFG0_SHIFT	14
#define   SMMU500_SMMU_CB15_TCR2_NSCFG0_MASK	0x4000U
#define   SMMU500_SMMU_CB15_TCR2_TBI1_WIDTH	1
#define   SMMU500_SMMU_CB15_TCR2_TBI1_SHIFT	6
#define   SMMU500_SMMU_CB15_TCR2_TBI1_MASK	0x40U
#define   SMMU500_SMMU_CB15_TCR2_TBI0_WIDTH	1
#define   SMMU500_SMMU_CB15_TCR2_TBI0_SHIFT	5
#define   SMMU500_SMMU_CB15_TCR2_TBI0_MASK	0x20U
#define   SMMU500_SMMU_CB15_TCR2_AS_WIDTH	1
#define   SMMU500_SMMU_CB15_TCR2_AS_SHIFT	4
#define   SMMU500_SMMU_CB15_TCR2_AS_MASK	0x10U
#define   SMMU500_SMMU_CB15_TCR2_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB15_TCR2_PASIZE_SHIFT	0
#define   SMMU500_SMMU_CB15_TCR2_PASIZE_MASK	0x7U

#define R_SMMU500_SMMU_CB15_TTBR0_LOW	0x1f020
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB15_TTBR0_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB15_TTBR0_HIGH	0x1f024
#define   SMMU500_SMMU_CB15_TTBR0_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB15_TTBR0_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB15_TTBR0_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB15_TTBR0_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB15_TTBR0_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB15_TTBR0_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB15_TTBR1_LOW	0x1f028
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_31_7_WIDTH	25
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_31_7_SHIFT	7
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_31_7_MASK	0xffffff80U
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_6_IRGN0_WIDTH	1
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_6_IRGN0_SHIFT	6
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_6_IRGN0_MASK	0x40U
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_5_NOS_WIDTH	1
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_5_NOS_SHIFT	5
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_5_NOS_MASK	0x20U
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_4_3_RGN_WIDTH	2
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_4_3_RGN_SHIFT	3
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_4_3_RGN_MASK	0x18U
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_2_WIDTH	1
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_2_SHIFT	2
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_2_MASK	0x4U
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_1_S_WIDTH	1
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_1_S_SHIFT	1
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_1_S_MASK	0x2U
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_0_IRGN1_WIDTH	1
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_0_IRGN1_SHIFT	0
#define   SMMU500_SMMU_CB15_TTBR1_LOW_ADDRESS_0_IRGN1_MASK	0x1U

#define R_SMMU500_SMMU_CB15_TTBR1_HIGH	0x1f02c
#define   SMMU500_SMMU_CB15_TTBR1_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB15_TTBR1_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB15_TTBR1_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB15_TTBR1_HIGH_ADDRESS_WIDTH	16
#define   SMMU500_SMMU_CB15_TTBR1_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB15_TTBR1_HIGH_ADDRESS_MASK	0xffffU

#define R_SMMU500_SMMU_CB15_TCR_LPAE	0x1f030
#define   SMMU500_SMMU_CB15_TCR_LPAE_EAE_WIDTH	1
#define   SMMU500_SMMU_CB15_TCR_LPAE_EAE_SHIFT	31
#define   SMMU500_SMMU_CB15_TCR_LPAE_EAE_MASK	0x80000000U
#define   SMMU500_SMMU_CB15_TCR_LPAE_NSCFG1_TG1_WIDTH	1
#define   SMMU500_SMMU_CB15_TCR_LPAE_NSCFG1_TG1_SHIFT	30
#define   SMMU500_SMMU_CB15_TCR_LPAE_NSCFG1_TG1_MASK	0x40000000U
#define   SMMU500_SMMU_CB15_TCR_LPAE_SH1_WIDTH	2
#define   SMMU500_SMMU_CB15_TCR_LPAE_SH1_SHIFT	28
#define   SMMU500_SMMU_CB15_TCR_LPAE_SH1_MASK	0x30000000U
#define   SMMU500_SMMU_CB15_TCR_LPAE_ORGN1_WIDTH	2
#define   SMMU500_SMMU_CB15_TCR_LPAE_ORGN1_SHIFT	26
#define   SMMU500_SMMU_CB15_TCR_LPAE_ORGN1_MASK	0xc000000U
#define   SMMU500_SMMU_CB15_TCR_LPAE_IRGN1_WIDTH	2
#define   SMMU500_SMMU_CB15_TCR_LPAE_IRGN1_SHIFT	24
#define   SMMU500_SMMU_CB15_TCR_LPAE_IRGN1_MASK	0x3000000U
#define   SMMU500_SMMU_CB15_TCR_LPAE_EPD1_WIDTH	1
#define   SMMU500_SMMU_CB15_TCR_LPAE_EPD1_SHIFT	23
#define   SMMU500_SMMU_CB15_TCR_LPAE_EPD1_MASK	0x800000U
#define   SMMU500_SMMU_CB15_TCR_LPAE_A1_WIDTH	1
#define   SMMU500_SMMU_CB15_TCR_LPAE_A1_SHIFT	22
#define   SMMU500_SMMU_CB15_TCR_LPAE_A1_MASK	0x400000U
#define   SMMU500_SMMU_CB15_TCR_LPAE_T1SZ_5_3_WIDTH	3
#define   SMMU500_SMMU_CB15_TCR_LPAE_T1SZ_5_3_SHIFT	19
#define   SMMU500_SMMU_CB15_TCR_LPAE_T1SZ_5_3_MASK	0x380000U
#define   SMMU500_SMMU_CB15_TCR_LPAE_T1SZ_2_0_PASIZE_WIDTH	3
#define   SMMU500_SMMU_CB15_TCR_LPAE_T1SZ_2_0_PASIZE_SHIFT	16
#define   SMMU500_SMMU_CB15_TCR_LPAE_T1SZ_2_0_PASIZE_MASK	0x70000U
#define   SMMU500_SMMU_CB15_TCR_LPAE_NSCFG0_TG0_WIDTH	1
#define   SMMU500_SMMU_CB15_TCR_LPAE_NSCFG0_TG0_SHIFT	14
#define   SMMU500_SMMU_CB15_TCR_LPAE_NSCFG0_TG0_MASK	0x4000U
#define   SMMU500_SMMU_CB15_TCR_LPAE_SH0_WIDTH	2
#define   SMMU500_SMMU_CB15_TCR_LPAE_SH0_SHIFT	12
#define   SMMU500_SMMU_CB15_TCR_LPAE_SH0_MASK	0x3000U
#define   SMMU500_SMMU_CB15_TCR_LPAE_ORGN0_WIDTH	2
#define   SMMU500_SMMU_CB15_TCR_LPAE_ORGN0_SHIFT	10
#define   SMMU500_SMMU_CB15_TCR_LPAE_ORGN0_MASK	0xc00U
#define   SMMU500_SMMU_CB15_TCR_LPAE_IRGN0_WIDTH	2
#define   SMMU500_SMMU_CB15_TCR_LPAE_IRGN0_SHIFT	8
#define   SMMU500_SMMU_CB15_TCR_LPAE_IRGN0_MASK	0x300U
#define   SMMU500_SMMU_CB15_TCR_LPAE_SL0_1_EPD0_WIDTH	1
#define   SMMU500_SMMU_CB15_TCR_LPAE_SL0_1_EPD0_SHIFT	7
#define   SMMU500_SMMU_CB15_TCR_LPAE_SL0_1_EPD0_MASK	0x80U
#define   SMMU500_SMMU_CB15_TCR_LPAE_SL0_0_WIDTH	1
#define   SMMU500_SMMU_CB15_TCR_LPAE_SL0_0_SHIFT	6
#define   SMMU500_SMMU_CB15_TCR_LPAE_SL0_0_MASK	0x40U
#define   SMMU500_SMMU_CB15_TCR_LPAE_PD1_T0SZ_5_WIDTH	1
#define   SMMU500_SMMU_CB15_TCR_LPAE_PD1_T0SZ_5_SHIFT	5
#define   SMMU500_SMMU_CB15_TCR_LPAE_PD1_T0SZ_5_MASK	0x20U
#define   SMMU500_SMMU_CB15_TCR_LPAE_S_PD0_T0SZ_4_WIDTH	1
#define   SMMU500_SMMU_CB15_TCR_LPAE_S_PD0_T0SZ_4_SHIFT	4
#define   SMMU500_SMMU_CB15_TCR_LPAE_S_PD0_T0SZ_4_MASK	0x10U
#define   SMMU500_SMMU_CB15_TCR_LPAE_T0SZ_3_0_WIDTH	4
#define   SMMU500_SMMU_CB15_TCR_LPAE_T0SZ_3_0_SHIFT	0
#define   SMMU500_SMMU_CB15_TCR_LPAE_T0SZ_3_0_MASK	0xfU

#define R_SMMU500_SMMU_CB15_CONTEXTIDR	0x1f034
#define   SMMU500_SMMU_CB15_CONTEXTIDR_PROCID_WIDTH	24
#define   SMMU500_SMMU_CB15_CONTEXTIDR_PROCID_SHIFT	8
#define   SMMU500_SMMU_CB15_CONTEXTIDR_PROCID_MASK	0xffffff00U
#define   SMMU500_SMMU_CB15_CONTEXTIDR_ASID_WIDTH	8
#define   SMMU500_SMMU_CB15_CONTEXTIDR_ASID_SHIFT	0
#define   SMMU500_SMMU_CB15_CONTEXTIDR_ASID_MASK	0xffU

#define R_SMMU500_SMMU_CB15_PRRR_MAIR0	0x1f038
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS7_WIDTH	1
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS7_SHIFT	31
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS7_MASK	0x80000000U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS6_WIDTH	1
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS6_SHIFT	30
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS6_MASK	0x40000000U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS5_WIDTH	1
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS5_SHIFT	29
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS5_MASK	0x20000000U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS4_WIDTH	1
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS4_SHIFT	28
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS4_MASK	0x10000000U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS3_WIDTH	1
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS3_SHIFT	27
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS3_MASK	0x8000000U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS2_WIDTH	1
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS2_SHIFT	26
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS2_MASK	0x4000000U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS1_WIDTH	1
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS1_SHIFT	25
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS1_MASK	0x2000000U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS0_WIDTH	1
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS0_SHIFT	24
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NOS0_MASK	0x1000000U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NS1_WIDTH	1
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NS1_SHIFT	19
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NS1_MASK	0x80000U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NS0_WIDTH	1
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NS0_SHIFT	18
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_NS0_MASK	0x40000U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_DS1_WIDTH	1
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_DS1_SHIFT	17
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_DS1_MASK	0x20000U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_DS0_WIDTH	1
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_DS0_SHIFT	16
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_DS0_MASK	0x10000U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR7_WIDTH	2
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR7_SHIFT	14
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR7_MASK	0xc000U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR6_WIDTH	2
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR6_SHIFT	12
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR6_MASK	0x3000U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR5_WIDTH	2
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR5_SHIFT	10
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR5_MASK	0xc00U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR4_WIDTH	2
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR4_SHIFT	8
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR4_MASK	0x300U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR3_WIDTH	2
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR3_SHIFT	6
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR3_MASK	0xc0U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR2_WIDTH	2
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR2_SHIFT	4
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR2_MASK	0x30U
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR1_WIDTH	2
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR1_SHIFT	2
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR1_MASK	0xcU
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR0_WIDTH	2
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR0_SHIFT	0
#define   SMMU500_SMMU_CB15_PRRR_MAIR0_TR0_MASK	0x3U

#define R_SMMU500_SMMU_CB15_NMRR_MAIR1	0x1f03c
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR7_WIDTH	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR7_SHIFT	30
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR7_MASK	0xc0000000U
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR6_WIDTH	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR6_SHIFT	28
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR6_MASK	0x30000000U
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR5_WIDTH	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR5_SHIFT	26
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR5_MASK	0xc000000U
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR4_WIDTH	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR4_SHIFT	24
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR4_MASK	0x3000000U
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR3_WIDTH	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR3_SHIFT	22
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR3_MASK	0xc00000U
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR2_WIDTH	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR2_SHIFT	20
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR2_MASK	0x300000U
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR1_WIDTH	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR1_SHIFT	18
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR1_MASK	0xc0000U
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR0_WIDTH	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR0_SHIFT	16
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_OR0_MASK	0x30000U
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR7_WIDTH	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR7_SHIFT	14
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR7_MASK	0xc000U
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR6_WIDTH	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR6_SHIFT	12
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR6_MASK	0x3000U
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR5_WIDTH	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR5_SHIFT	10
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR5_MASK	0xc00U
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR4_WIDTH	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR4_SHIFT	8
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR4_MASK	0x300U
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR3_WIDTH	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR3_SHIFT	6
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR3_MASK	0xc0U
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR2_WIDTH	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR2_SHIFT	4
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR2_MASK	0x30U
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR1_WIDTH	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR1_SHIFT	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR1_MASK	0xcU
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR0_WIDTH	2
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR0_SHIFT	0
#define   SMMU500_SMMU_CB15_NMRR_MAIR1_IR0_MASK	0x3U

#define R_SMMU500_SMMU_CB15_FSR	0x1f058
#define   SMMU500_SMMU_CB15_FSR_MULTI_WIDTH	1
#define   SMMU500_SMMU_CB15_FSR_MULTI_SHIFT	31
#define   SMMU500_SMMU_CB15_FSR_MULTI_MASK	0x80000000U
#define   SMMU500_SMMU_CB15_FSR_SS_WIDTH	1
#define   SMMU500_SMMU_CB15_FSR_SS_SHIFT	30
#define   SMMU500_SMMU_CB15_FSR_SS_MASK	0x40000000U
#define   SMMU500_SMMU_CB15_FSR_FORMAT_WIDTH	2
#define   SMMU500_SMMU_CB15_FSR_FORMAT_SHIFT	9
#define   SMMU500_SMMU_CB15_FSR_FORMAT_MASK	0x600U
#define   SMMU500_SMMU_CB15_FSR_UUT_WIDTH	1
#define   SMMU500_SMMU_CB15_FSR_UUT_SHIFT	8
#define   SMMU500_SMMU_CB15_FSR_UUT_MASK	0x100U
#define   SMMU500_SMMU_CB15_FSR_ASF_WIDTH	1
#define   SMMU500_SMMU_CB15_FSR_ASF_SHIFT	7
#define   SMMU500_SMMU_CB15_FSR_ASF_MASK	0x80U
#define   SMMU500_SMMU_CB15_FSR_TLBLKF_WIDTH	1
#define   SMMU500_SMMU_CB15_FSR_TLBLKF_SHIFT	6
#define   SMMU500_SMMU_CB15_FSR_TLBLKF_MASK	0x40U
#define   SMMU500_SMMU_CB15_FSR_TLBMCF_WIDTH	1
#define   SMMU500_SMMU_CB15_FSR_TLBMCF_SHIFT	5
#define   SMMU500_SMMU_CB15_FSR_TLBMCF_MASK	0x20U
#define   SMMU500_SMMU_CB15_FSR_EF_WIDTH	1
#define   SMMU500_SMMU_CB15_FSR_EF_SHIFT	4
#define   SMMU500_SMMU_CB15_FSR_EF_MASK	0x10U
#define   SMMU500_SMMU_CB15_FSR_PF_WIDTH	1
#define   SMMU500_SMMU_CB15_FSR_PF_SHIFT	3
#define   SMMU500_SMMU_CB15_FSR_PF_MASK	0x8U
#define   SMMU500_SMMU_CB15_FSR_AFF_WIDTH	1
#define   SMMU500_SMMU_CB15_FSR_AFF_SHIFT	2
#define   SMMU500_SMMU_CB15_FSR_AFF_MASK	0x4U
#define   SMMU500_SMMU_CB15_FSR_TF_WIDTH	1
#define   SMMU500_SMMU_CB15_FSR_TF_SHIFT	1
#define   SMMU500_SMMU_CB15_FSR_TF_MASK	0x2U

#define R_SMMU500_SMMU_CB15_FSRRESTORE	0x1f05c
#define   SMMU500_SMMU_CB15_FSRRESTORE_BITS_WIDTH	32
#define   SMMU500_SMMU_CB15_FSRRESTORE_BITS_SHIFT	0
#define   SMMU500_SMMU_CB15_FSRRESTORE_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB15_FAR_LOW	0x1f060
#define   SMMU500_SMMU_CB15_FAR_LOW_BITS_WIDTH	32
#define   SMMU500_SMMU_CB15_FAR_LOW_BITS_SHIFT	0
#define   SMMU500_SMMU_CB15_FAR_LOW_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB15_FAR_HIGH	0x1f064
#define   SMMU500_SMMU_CB15_FAR_HIGH_BITS_WIDTH	17
#define   SMMU500_SMMU_CB15_FAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB15_FAR_HIGH_BITS_MASK	0x1ffffU

#define R_SMMU500_SMMU_CB15_FSYNR0	0x1f068
#define   SMMU500_SMMU_CB15_FSYNR0_S1CBNDX_WIDTH	4
#define   SMMU500_SMMU_CB15_FSYNR0_S1CBNDX_SHIFT	16
#define   SMMU500_SMMU_CB15_FSYNR0_S1CBNDX_MASK	0xf0000U
#define   SMMU500_SMMU_CB15_FSYNR0_AFR_WIDTH	1
#define   SMMU500_SMMU_CB15_FSYNR0_AFR_SHIFT	11
#define   SMMU500_SMMU_CB15_FSYNR0_AFR_MASK	0x800U
#define   SMMU500_SMMU_CB15_FSYNR0_PTWF_WIDTH	1
#define   SMMU500_SMMU_CB15_FSYNR0_PTWF_SHIFT	10
#define   SMMU500_SMMU_CB15_FSYNR0_PTWF_MASK	0x400U
#define   SMMU500_SMMU_CB15_FSYNR0_ATOF_WIDTH	1
#define   SMMU500_SMMU_CB15_FSYNR0_ATOF_SHIFT	9
#define   SMMU500_SMMU_CB15_FSYNR0_ATOF_MASK	0x200U
#define   SMMU500_SMMU_CB15_FSYNR0_NSATTR_WIDTH	1
#define   SMMU500_SMMU_CB15_FSYNR0_NSATTR_SHIFT	8
#define   SMMU500_SMMU_CB15_FSYNR0_NSATTR_MASK	0x100U
#define   SMMU500_SMMU_CB15_FSYNR0_IND_WIDTH	1
#define   SMMU500_SMMU_CB15_FSYNR0_IND_SHIFT	6
#define   SMMU500_SMMU_CB15_FSYNR0_IND_MASK	0x40U
#define   SMMU500_SMMU_CB15_FSYNR0_PNU_WIDTH	1
#define   SMMU500_SMMU_CB15_FSYNR0_PNU_SHIFT	5
#define   SMMU500_SMMU_CB15_FSYNR0_PNU_MASK	0x20U
#define   SMMU500_SMMU_CB15_FSYNR0_WNR_WIDTH	1
#define   SMMU500_SMMU_CB15_FSYNR0_WNR_SHIFT	4
#define   SMMU500_SMMU_CB15_FSYNR0_WNR_MASK	0x10U
#define   SMMU500_SMMU_CB15_FSYNR0_PLVL_WIDTH	2
#define   SMMU500_SMMU_CB15_FSYNR0_PLVL_SHIFT	0
#define   SMMU500_SMMU_CB15_FSYNR0_PLVL_MASK	0x3U

#define R_SMMU500_SMMU_CB15_IPAFAR_LOW	0x1f070
#define   SMMU500_SMMU_CB15_IPAFAR_LOW_IPAFAR_L_WIDTH	20
#define   SMMU500_SMMU_CB15_IPAFAR_LOW_IPAFAR_L_SHIFT	12
#define   SMMU500_SMMU_CB15_IPAFAR_LOW_IPAFAR_L_MASK	0xfffff000U
#define   SMMU500_SMMU_CB15_IPAFAR_LOW_FAR_RO_WIDTH	12
#define   SMMU500_SMMU_CB15_IPAFAR_LOW_FAR_RO_SHIFT	0
#define   SMMU500_SMMU_CB15_IPAFAR_LOW_FAR_RO_MASK	0xfffU

#define R_SMMU500_SMMU_CB15_IPAFAR_HIGH	0x1f074
#define   SMMU500_SMMU_CB15_IPAFAR_HIGH_BITS_WIDTH	16
#define   SMMU500_SMMU_CB15_IPAFAR_HIGH_BITS_SHIFT	0
#define   SMMU500_SMMU_CB15_IPAFAR_HIGH_BITS_MASK	0xffffU

#define R_SMMU500_SMMU_CB15_TLBIVA_LOW	0x1f600
#define   SMMU500_SMMU_CB15_TLBIVA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB15_TLBIVA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB15_TLBIVA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB15_TLBIVA_HIGH	0x1f604
#define   SMMU500_SMMU_CB15_TLBIVA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB15_TLBIVA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB15_TLBIVA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB15_TLBIVA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB15_TLBIVA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB15_TLBIVA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB15_TLBIVAA_LOW	0x1f608
#define   SMMU500_SMMU_CB15_TLBIVAA_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB15_TLBIVAA_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB15_TLBIVAA_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB15_TLBIVAA_HIGH	0x1f60c
#define   SMMU500_SMMU_CB15_TLBIVAA_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB15_TLBIVAA_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB15_TLBIVAA_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB15_TLBIVAA_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB15_TLBIVAA_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB15_TLBIVAA_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB15_TLBIASID	0x1f610
#define   SMMU500_SMMU_CB15_TLBIASID_ASID_WIDTH	16
#define   SMMU500_SMMU_CB15_TLBIASID_ASID_SHIFT	0
#define   SMMU500_SMMU_CB15_TLBIASID_ASID_MASK	0xffffU

#define R_SMMU500_SMMU_CB15_TLBIALL	0x1f618
#define   SMMU500_SMMU_CB15_TLBIALL_BITS_WIDTH	32
#define   SMMU500_SMMU_CB15_TLBIALL_BITS_SHIFT	0
#define   SMMU500_SMMU_CB15_TLBIALL_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB15_TLBIVAL_LOW	0x1f620
#define   SMMU500_SMMU_CB15_TLBIVAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB15_TLBIVAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB15_TLBIVAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB15_TLBIVAL_HIGH	0x1f624
#define   SMMU500_SMMU_CB15_TLBIVAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB15_TLBIVAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB15_TLBIVAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB15_TLBIVAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB15_TLBIVAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB15_TLBIVAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB15_TLBIVAAL_LOW	0x1f628
#define   SMMU500_SMMU_CB15_TLBIVAAL_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB15_TLBIVAAL_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB15_TLBIVAAL_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB15_TLBIVAAL_HIGH	0x1f62c
#define   SMMU500_SMMU_CB15_TLBIVAAL_HIGH_ASID_WIDTH	16
#define   SMMU500_SMMU_CB15_TLBIVAAL_HIGH_ASID_SHIFT	16
#define   SMMU500_SMMU_CB15_TLBIVAAL_HIGH_ASID_MASK	0xffff0000U
#define   SMMU500_SMMU_CB15_TLBIVAAL_HIGH_ADDRESS_WIDTH	5
#define   SMMU500_SMMU_CB15_TLBIVAAL_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB15_TLBIVAAL_HIGH_ADDRESS_MASK	0x1fU

#define R_SMMU500_SMMU_CB15_TLBIIPAS2_LOW	0x1f630
#define   SMMU500_SMMU_CB15_TLBIIPAS2_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB15_TLBIIPAS2_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB15_TLBIIPAS2_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB15_TLBIIPAS2_HIGH	0x1f634
#define   SMMU500_SMMU_CB15_TLBIIPAS2_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB15_TLBIIPAS2_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB15_TLBIIPAS2_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB15_TLBIIPAS2L_LOW	0x1f638
#define   SMMU500_SMMU_CB15_TLBIIPAS2L_LOW_ADDRESS_WIDTH	32
#define   SMMU500_SMMU_CB15_TLBIIPAS2L_LOW_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB15_TLBIIPAS2L_LOW_ADDRESS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB15_TLBIIPAS2L_HIGH	0x1f63c
#define   SMMU500_SMMU_CB15_TLBIIPAS2L_HIGH_ADDRESS_WIDTH	4
#define   SMMU500_SMMU_CB15_TLBIIPAS2L_HIGH_ADDRESS_SHIFT	0
#define   SMMU500_SMMU_CB15_TLBIIPAS2L_HIGH_ADDRESS_MASK	0xfU

#define R_SMMU500_SMMU_CB15_TLBSYNC	0x1f7f0
#define   SMMU500_SMMU_CB15_TLBSYNC_BITS_WIDTH	32
#define   SMMU500_SMMU_CB15_TLBSYNC_BITS_SHIFT	0
#define   SMMU500_SMMU_CB15_TLBSYNC_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB15_TLBSTATUS	0x1f7f4
#define   SMMU500_SMMU_CB15_TLBSTATUS_SACTIVE_WIDTH	1
#define   SMMU500_SMMU_CB15_TLBSTATUS_SACTIVE_SHIFT	0
#define   SMMU500_SMMU_CB15_TLBSTATUS_SACTIVE_MASK	0x1U

#define R_SMMU500_SMMU_CB15_PMEVCNTR0	0x1fe00
#define   SMMU500_SMMU_CB15_PMEVCNTR0_BITS_WIDTH	32
#define   SMMU500_SMMU_CB15_PMEVCNTR0_BITS_SHIFT	0
#define   SMMU500_SMMU_CB15_PMEVCNTR0_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB15_PMEVCNTR1	0x1fe04
#define   SMMU500_SMMU_CB15_PMEVCNTR1_BITS_WIDTH	32
#define   SMMU500_SMMU_CB15_PMEVCNTR1_BITS_SHIFT	0
#define   SMMU500_SMMU_CB15_PMEVCNTR1_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB15_PMEVCNTR2	0x1fe08
#define   SMMU500_SMMU_CB15_PMEVCNTR2_BITS_WIDTH	32
#define   SMMU500_SMMU_CB15_PMEVCNTR2_BITS_SHIFT	0
#define   SMMU500_SMMU_CB15_PMEVCNTR2_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB15_PMEVCNTR3	0x1fe0c
#define   SMMU500_SMMU_CB15_PMEVCNTR3_BITS_WIDTH	32
#define   SMMU500_SMMU_CB15_PMEVCNTR3_BITS_SHIFT	0
#define   SMMU500_SMMU_CB15_PMEVCNTR3_BITS_MASK	0xffffffffU

#define R_SMMU500_SMMU_CB15_PMEVTYPER0	0x1fe80
#define   SMMU500_SMMU_CB15_PMEVTYPER0_P_WIDTH	1
#define   SMMU500_SMMU_CB15_PMEVTYPER0_P_SHIFT	31
#define   SMMU500_SMMU_CB15_PMEVTYPER0_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB15_PMEVTYPER0_U_WIDTH	1
#define   SMMU500_SMMU_CB15_PMEVTYPER0_U_SHIFT	30
#define   SMMU500_SMMU_CB15_PMEVTYPER0_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB15_PMEVTYPER0_NSP_WIDTH	1
#define   SMMU500_SMMU_CB15_PMEVTYPER0_NSP_SHIFT	29
#define   SMMU500_SMMU_CB15_PMEVTYPER0_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB15_PMEVTYPER0_NSU_WIDTH	1
#define   SMMU500_SMMU_CB15_PMEVTYPER0_NSU_SHIFT	28
#define   SMMU500_SMMU_CB15_PMEVTYPER0_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB15_PMEVTYPER0_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB15_PMEVTYPER0_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB15_PMEVTYPER0_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB15_PMEVTYPER1	0x1fe84
#define   SMMU500_SMMU_CB15_PMEVTYPER1_P_WIDTH	1
#define   SMMU500_SMMU_CB15_PMEVTYPER1_P_SHIFT	31
#define   SMMU500_SMMU_CB15_PMEVTYPER1_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB15_PMEVTYPER1_U_WIDTH	1
#define   SMMU500_SMMU_CB15_PMEVTYPER1_U_SHIFT	30
#define   SMMU500_SMMU_CB15_PMEVTYPER1_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB15_PMEVTYPER1_NSP_WIDTH	1
#define   SMMU500_SMMU_CB15_PMEVTYPER1_NSP_SHIFT	29
#define   SMMU500_SMMU_CB15_PMEVTYPER1_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB15_PMEVTYPER1_NSU_WIDTH	1
#define   SMMU500_SMMU_CB15_PMEVTYPER1_NSU_SHIFT	28
#define   SMMU500_SMMU_CB15_PMEVTYPER1_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB15_PMEVTYPER1_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB15_PMEVTYPER1_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB15_PMEVTYPER1_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB15_PMEVTYPER2	0x1fe88
#define   SMMU500_SMMU_CB15_PMEVTYPER2_P_WIDTH	1
#define   SMMU500_SMMU_CB15_PMEVTYPER2_P_SHIFT	31
#define   SMMU500_SMMU_CB15_PMEVTYPER2_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB15_PMEVTYPER2_U_WIDTH	1
#define   SMMU500_SMMU_CB15_PMEVTYPER2_U_SHIFT	30
#define   SMMU500_SMMU_CB15_PMEVTYPER2_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB15_PMEVTYPER2_NSP_WIDTH	1
#define   SMMU500_SMMU_CB15_PMEVTYPER2_NSP_SHIFT	29
#define   SMMU500_SMMU_CB15_PMEVTYPER2_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB15_PMEVTYPER2_NSU_WIDTH	1
#define   SMMU500_SMMU_CB15_PMEVTYPER2_NSU_SHIFT	28
#define   SMMU500_SMMU_CB15_PMEVTYPER2_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB15_PMEVTYPER2_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB15_PMEVTYPER2_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB15_PMEVTYPER2_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB15_PMEVTYPER3	0x1fe8c
#define   SMMU500_SMMU_CB15_PMEVTYPER3_P_WIDTH	1
#define   SMMU500_SMMU_CB15_PMEVTYPER3_P_SHIFT	31
#define   SMMU500_SMMU_CB15_PMEVTYPER3_P_MASK	0x80000000U
#define   SMMU500_SMMU_CB15_PMEVTYPER3_U_WIDTH	1
#define   SMMU500_SMMU_CB15_PMEVTYPER3_U_SHIFT	30
#define   SMMU500_SMMU_CB15_PMEVTYPER3_U_MASK	0x40000000U
#define   SMMU500_SMMU_CB15_PMEVTYPER3_NSP_WIDTH	1
#define   SMMU500_SMMU_CB15_PMEVTYPER3_NSP_SHIFT	29
#define   SMMU500_SMMU_CB15_PMEVTYPER3_NSP_MASK	0x20000000U
#define   SMMU500_SMMU_CB15_PMEVTYPER3_NSU_WIDTH	1
#define   SMMU500_SMMU_CB15_PMEVTYPER3_NSU_SHIFT	28
#define   SMMU500_SMMU_CB15_PMEVTYPER3_NSU_MASK	0x10000000U
#define   SMMU500_SMMU_CB15_PMEVTYPER3_EVENT_WIDTH	5
#define   SMMU500_SMMU_CB15_PMEVTYPER3_EVENT_SHIFT	0
#define   SMMU500_SMMU_CB15_PMEVTYPER3_EVENT_MASK	0x1fU

#define R_SMMU500_SMMU_CB15_PMCFGR	0x1ff00
#define   SMMU500_SMMU_CB15_PMCFGR_NCG_WIDTH	8
#define   SMMU500_SMMU_CB15_PMCFGR_NCG_SHIFT	24
#define   SMMU500_SMMU_CB15_PMCFGR_NCG_MASK	0xff000000U
#define   SMMU500_SMMU_CB15_PMCFGR_UEN_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCFGR_UEN_SHIFT	19
#define   SMMU500_SMMU_CB15_PMCFGR_UEN_MASK	0x80000U
#define   SMMU500_SMMU_CB15_PMCFGR_EX_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCFGR_EX_SHIFT	16
#define   SMMU500_SMMU_CB15_PMCFGR_EX_MASK	0x10000U
#define   SMMU500_SMMU_CB15_PMCFGR_CCD_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCFGR_CCD_SHIFT	15
#define   SMMU500_SMMU_CB15_PMCFGR_CCD_MASK	0x8000U
#define   SMMU500_SMMU_CB15_PMCFGR_CC_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCFGR_CC_SHIFT	14
#define   SMMU500_SMMU_CB15_PMCFGR_CC_MASK	0x4000U
#define   SMMU500_SMMU_CB15_PMCFGR_SIZE_WIDTH	6
#define   SMMU500_SMMU_CB15_PMCFGR_SIZE_SHIFT	8
#define   SMMU500_SMMU_CB15_PMCFGR_SIZE_MASK	0x3f00U
#define   SMMU500_SMMU_CB15_PMCFGR_N_WIDTH	8
#define   SMMU500_SMMU_CB15_PMCFGR_N_SHIFT	0
#define   SMMU500_SMMU_CB15_PMCFGR_N_MASK	0xffU

#define R_SMMU500_SMMU_CB15_PMCR	0x1ff04
#define   SMMU500_SMMU_CB15_PMCR_IMP_WIDTH	8
#define   SMMU500_SMMU_CB15_PMCR_IMP_SHIFT	24
#define   SMMU500_SMMU_CB15_PMCR_IMP_MASK	0xff000000U
#define   SMMU500_SMMU_CB15_PMCR_X_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCR_X_SHIFT	4
#define   SMMU500_SMMU_CB15_PMCR_X_MASK	0x10U
#define   SMMU500_SMMU_CB15_PMCR_P_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCR_P_SHIFT	1
#define   SMMU500_SMMU_CB15_PMCR_P_MASK	0x2U
#define   SMMU500_SMMU_CB15_PMCR_E_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCR_E_SHIFT	0
#define   SMMU500_SMMU_CB15_PMCR_E_MASK	0x1U

#define R_SMMU500_SMMU_CB15_PMCEID	0x1ff20
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X12_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X12_SHIFT	17
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X12_MASK	0x20000U
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X11_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X11_SHIFT	16
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X11_MASK	0x10000U
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X10_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X10_SHIFT	15
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X10_MASK	0x8000U
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X0A_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X0A_SHIFT	9
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X0A_MASK	0x200U
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X09_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X09_SHIFT	8
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X09_MASK	0x100U
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X08_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X08_SHIFT	7
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X08_MASK	0x80U
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X01_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X01_SHIFT	1
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X01_MASK	0x2U
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X00_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X00_SHIFT	0
#define   SMMU500_SMMU_CB15_PMCEID_EVENT0X00_MASK	0x1U

#define R_SMMU500_SMMU_CB15_PMCNTENSE	0x1ff40
#define   SMMU500_SMMU_CB15_PMCNTENSE_P3_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCNTENSE_P3_SHIFT	3
#define   SMMU500_SMMU_CB15_PMCNTENSE_P3_MASK	0x8U
#define   SMMU500_SMMU_CB15_PMCNTENSE_P2_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCNTENSE_P2_SHIFT	2
#define   SMMU500_SMMU_CB15_PMCNTENSE_P2_MASK	0x4U
#define   SMMU500_SMMU_CB15_PMCNTENSE_P1_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCNTENSE_P1_SHIFT	1
#define   SMMU500_SMMU_CB15_PMCNTENSE_P1_MASK	0x2U
#define   SMMU500_SMMU_CB15_PMCNTENSE_P0_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCNTENSE_P0_SHIFT	0
#define   SMMU500_SMMU_CB15_PMCNTENSE_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB15_PMCNTENCLR	0x1ff44
#define   SMMU500_SMMU_CB15_PMCNTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCNTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB15_PMCNTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB15_PMCNTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCNTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB15_PMCNTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB15_PMCNTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCNTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB15_PMCNTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB15_PMCNTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCNTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB15_PMCNTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB15_PMCNTENSET	0x1ff48
#define   SMMU500_SMMU_CB15_PMCNTENSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCNTENSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB15_PMCNTENSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB15_PMCNTENSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCNTENSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB15_PMCNTENSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB15_PMCNTENSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCNTENSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB15_PMCNTENSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB15_PMCNTENSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB15_PMCNTENSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB15_PMCNTENSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB15_PMINTENCLR	0x1ff4c
#define   SMMU500_SMMU_CB15_PMINTENCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB15_PMINTENCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB15_PMINTENCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB15_PMINTENCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB15_PMINTENCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB15_PMINTENCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB15_PMINTENCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB15_PMINTENCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB15_PMINTENCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB15_PMINTENCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB15_PMINTENCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB15_PMINTENCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB15_PMOVSCLR	0x1ff50
#define   SMMU500_SMMU_CB15_PMOVSCLR_P3_WIDTH	1
#define   SMMU500_SMMU_CB15_PMOVSCLR_P3_SHIFT	3
#define   SMMU500_SMMU_CB15_PMOVSCLR_P3_MASK	0x8U
#define   SMMU500_SMMU_CB15_PMOVSCLR_P2_WIDTH	1
#define   SMMU500_SMMU_CB15_PMOVSCLR_P2_SHIFT	2
#define   SMMU500_SMMU_CB15_PMOVSCLR_P2_MASK	0x4U
#define   SMMU500_SMMU_CB15_PMOVSCLR_P1_WIDTH	1
#define   SMMU500_SMMU_CB15_PMOVSCLR_P1_SHIFT	1
#define   SMMU500_SMMU_CB15_PMOVSCLR_P1_MASK	0x2U
#define   SMMU500_SMMU_CB15_PMOVSCLR_P0_WIDTH	1
#define   SMMU500_SMMU_CB15_PMOVSCLR_P0_SHIFT	0
#define   SMMU500_SMMU_CB15_PMOVSCLR_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB15_PMOVSSET	0x1ff58
#define   SMMU500_SMMU_CB15_PMOVSSET_P3_WIDTH	1
#define   SMMU500_SMMU_CB15_PMOVSSET_P3_SHIFT	3
#define   SMMU500_SMMU_CB15_PMOVSSET_P3_MASK	0x8U
#define   SMMU500_SMMU_CB15_PMOVSSET_P2_WIDTH	1
#define   SMMU500_SMMU_CB15_PMOVSSET_P2_SHIFT	2
#define   SMMU500_SMMU_CB15_PMOVSSET_P2_MASK	0x4U
#define   SMMU500_SMMU_CB15_PMOVSSET_P1_WIDTH	1
#define   SMMU500_SMMU_CB15_PMOVSSET_P1_SHIFT	1
#define   SMMU500_SMMU_CB15_PMOVSSET_P1_MASK	0x2U
#define   SMMU500_SMMU_CB15_PMOVSSET_P0_WIDTH	1
#define   SMMU500_SMMU_CB15_PMOVSSET_P0_SHIFT	0
#define   SMMU500_SMMU_CB15_PMOVSSET_P0_MASK	0x1U

#define R_SMMU500_SMMU_CB15_PMAUTHSTATUS	0x1ffb8
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_SNI_WIDTH	1
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_SNI_SHIFT	7
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_SNI_MASK	0x80U
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_SNE_WIDTH	1
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_SNE_SHIFT	6
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_SNE_MASK	0x40U
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_SI_WIDTH	1
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_SI_SHIFT	5
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_SI_MASK	0x20U
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_SE_WIDTH	1
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_SE_SHIFT	4
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_SE_MASK	0x10U
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_NSNI_WIDTH	1
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_NSNI_SHIFT	3
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_NSNI_MASK	0x8U
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_NSNE_WIDTH	1
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_NSNE_SHIFT	2
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_NSNE_MASK	0x4U
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_NSI_WIDTH	1
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_NSI_SHIFT	1
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_NSI_MASK	0x2U
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_NSE_WIDTH	1
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_NSE_SHIFT	0
#define   SMMU500_SMMU_CB15_PMAUTHSTATUS_NSE_MASK	0x1U

