Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 03:24:10 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_67/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.055        0.000                      0                 1315        0.004        0.000                      0                 1315        2.314        0.000                       0                  1295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.589}        5.178           193.125         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.055        0.000                      0                 1315        0.004        0.000                      0                 1315        2.314        0.000                       0                  1295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 genblk1[66].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.589ns period=5.178ns})
  Destination:            reg_out/reg_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.589ns period=5.178ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.178ns  (vclock rise@5.178ns - vclock rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 2.008ns (40.607%)  route 2.937ns (59.393%))
  Logic Levels:           18  (CARRY8=11 LUT2=7)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns = ( 6.522 - 5.178 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.774ns (routing 0.001ns, distribution 0.773ns)
  Clock Net Delay (Destination): 0.688ns (routing 0.001ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1294, routed)        0.774     1.720    genblk1[66].reg_in/clk_IBUF_BUFG
    SLICE_X117Y519       FDRE                                         r  genblk1[66].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y519       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.800 r  genblk1[66].reg_in/reg_out_reg[0]/Q
                         net (fo=3, routed)           0.348     2.148    conv/mul40/O67[0]
    SLICE_X117Y519       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     2.388 r  conv/mul40/reg_out_reg[1]_i_271/O[5]
                         net (fo=2, routed)           0.293     2.681    conv/add000077/out0_1[5]
    SLICE_X118Y519       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     2.730 r  conv/add000077/reg_out[1]_i_274/O
                         net (fo=1, routed)           0.011     2.741    conv/add000077/reg_out[1]_i_274_n_0
    SLICE_X118Y519       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.896 r  conv/add000077/reg_out_reg[1]_i_175/CO[7]
                         net (fo=1, routed)           0.026     2.922    conv/add000077/reg_out_reg[1]_i_175_n_0
    SLICE_X118Y520       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.978 r  conv/add000077/reg_out_reg[1]_i_219/O[0]
                         net (fo=2, routed)           0.263     3.241    conv/add000077/reg_out_reg[1]_i_219_n_15
    SLICE_X119Y520       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     3.293 r  conv/add000077/reg_out[1]_i_227/O
                         net (fo=1, routed)           0.016     3.309    conv/add000077/reg_out[1]_i_227_n_0
    SLICE_X119Y520       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     3.546 r  conv/add000077/reg_out_reg[1]_i_116/O[5]
                         net (fo=2, routed)           0.191     3.737    conv/add000077/reg_out_reg[1]_i_116_n_10
    SLICE_X120Y520       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     3.860 r  conv/add000077/reg_out[1]_i_118/O
                         net (fo=1, routed)           0.008     3.868    conv/add000077/reg_out[1]_i_118_n_0
    SLICE_X120Y520       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     3.983 r  conv/add000077/reg_out_reg[1]_i_60/CO[7]
                         net (fo=1, routed)           0.026     4.009    conv/add000077/reg_out_reg[1]_i_60_n_0
    SLICE_X120Y521       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.065 r  conv/add000077/reg_out_reg[21]_i_104/O[0]
                         net (fo=1, routed)           0.234     4.299    conv/add000077/reg_out_reg[21]_i_104_n_15
    SLICE_X121Y524       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.400 r  conv/add000077/reg_out[21]_i_60/O
                         net (fo=1, routed)           0.015     4.415    conv/add000077/reg_out[21]_i_60_n_0
    SLICE_X121Y524       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.532 r  conv/add000077/reg_out_reg[21]_i_29/CO[7]
                         net (fo=1, routed)           0.026     4.558    conv/add000077/reg_out_reg[21]_i_29_n_0
    SLICE_X121Y525       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.614 r  conv/add000077/reg_out_reg[21]_i_28/O[0]
                         net (fo=2, routed)           0.454     5.068    conv/add000077/reg_out_reg[21]_i_28_n_15
    SLICE_X123Y525       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[4])
                                                      0.160     5.228 r  conv/add000077/reg_out_reg[21]_i_20/CO[4]
                         net (fo=1, routed)           0.266     5.494    conv/add000077/reg_out_reg[21]_i_20_n_3
    SLICE_X122Y525       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.544 r  conv/add000077/reg_out[21]_i_11/O
                         net (fo=1, routed)           0.009     5.553    conv/add000077/reg_out[21]_i_11_n_0
    SLICE_X122Y525       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.054     5.607 r  conv/add000077/reg_out_reg[21]_i_3/O[3]
                         net (fo=3, routed)           0.351     5.958    conv/add000073/reg_out_reg[21][0]
    SLICE_X119Y526       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     6.046 r  conv/add000073/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.025     6.071    conv/add000077/reg_out_reg[21]_0[0]
    SLICE_X119Y526       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     6.255 r  conv/add000077/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.127     6.382    reg_out/a[21]
    SLICE_X120Y525       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     6.417 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.248     6.665    reg_out/reg_out[21]_i_1_n_0
    SLICE_X119Y525       FDRE                                         r  reg_out/reg_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     5.178     5.178 r  
    AP13                                              0.000     5.178 r  clk (IN)
                         net (fo=0)                   0.000     5.178    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.523 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.523    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.523 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.810    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.834 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1294, routed)        0.688     6.522    reg_out/clk_IBUF_BUFG
    SLICE_X119Y525       FDRE                                         r  reg_out/reg_out_reg[0]/C
                         clock pessimism              0.308     6.829    
                         clock uncertainty           -0.035     6.794    
    SLICE_X119Y525       FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     6.720    reg_out/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  0.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 demux/genblk1[116].z_reg[116][6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.589ns period=5.178ns})
  Destination:            genblk1[116].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.589ns period=5.178ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.060ns (40.816%)  route 0.087ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.681ns (routing 0.001ns, distribution 0.680ns)
  Clock Net Delay (Destination): 0.779ns (routing 0.001ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1294, routed)        0.681     1.337    demux/clk_IBUF_BUFG
    SLICE_X117Y497       FDRE                                         r  demux/genblk1[116].z_reg[116][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y497       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.397 r  demux/genblk1[116].z_reg[116][6]/Q
                         net (fo=1, routed)           0.087     1.484    genblk1[116].reg_in/D[6]
    SLICE_X116Y497       FDRE                                         r  genblk1[116].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1294, routed)        0.779     1.725    genblk1[116].reg_in/clk_IBUF_BUFG
    SLICE_X116Y497       FDRE                                         r  genblk1[116].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.308     1.417    
    SLICE_X116Y497       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.479    genblk1[116].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.589 }
Period(ns):         5.178
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         5.178       3.888      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.589       2.314      SLICE_X123Y516  genblk1[93].reg_in/reg_out_reg[6]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.589       2.314      SLICE_X117Y525  demux/genblk1[36].z_reg[36][0]/C



