// Seed: 1553195526
module module_0 ();
  bit id_1;
  always
    if (-1'b0);
    else id_2 <= id_2;
  assign id_1 = id_1;
  assign id_1 = -1'b0;
  always id_1 <= 1'b0 ==? 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always while (id_3) id_3 <= id_3;
  module_0 modCall_1 ();
  task id_4;
    output id_5;
  endtask
  wor id_6;
  assign id_5 = id_6 << -1;
  wire id_7, id_8, id_9;
endmodule
