15:28:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\PC-CLICK-PLUS\Desktop\Stage_CRTI\vitis\prj_wifi_jstk\temp_xsdb_launch_script.tcl
15:28:20 INFO  : XSCT server has started successfully.
15:28:20 INFO  : Successfully done setting XSCT server connection channel  
15:28:22 INFO  : plnx-install-location is set to ''
15:28:22 INFO  : Successfully done query RDI_DATADIR 
15:28:22 INFO  : Successfully done setting workspace for the tool. 
15:28:24 INFO  : Registering command handlers for Vitis TCF services
15:29:40 INFO  : Successfully done sdx_reload_mss "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/platfir/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:32:31 INFO  : Successfully done sdx_reload_mss "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/platfir2/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:35:45 INFO  : Removed 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/platfir2/export/platfir2' from custom platform repositories.
15:35:56 INFO  : Removed 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/platfir/export/platfir' from custom platform repositories.
15:36:08 ERROR : An unexpected exception occurred in the module 'reading platform'
15:36:45 INFO  : Successfully done sdx_reload_mss "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/robot_wifi_jstk_plat/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:38:48 INFO  : Successfully done sdx_reload_mss "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:38:56 INFO  : Removed 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/robot_wifi_jstk_plat/export/robot_wifi_jstk_plat' from custom platform repositories.
15:43:30 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
15:44:09 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
15:44:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:44:41 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
15:45:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:45:23 INFO  : 'jtag frequency' command is executed.
15:45:23 INFO  : Context for 'APU' is selected.
15:45:23 INFO  : System reset is completed.
15:45:26 INFO  : 'after 3000' command is executed.
15:45:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:45:28 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
15:45:28 INFO  : Context for 'APU' is selected.
15:45:28 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
15:45:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:28 INFO  : Context for 'APU' is selected.
15:45:28 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
15:45:29 INFO  : 'ps7_init' command is executed.
15:45:29 INFO  : 'ps7_post_config' command is executed.
15:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:30 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:30 INFO  : 'con' command is executed.
15:45:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:30 INFO  : Disconnected from the channel tcfchan#5.
15:54:03 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
15:55:27 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
15:55:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:55:53 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit"
15:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:22 INFO  : 'jtag frequency' command is executed.
15:56:22 INFO  : Context for 'APU' is selected.
15:56:22 INFO  : System reset is completed.
15:56:25 INFO  : 'after 3000' command is executed.
15:56:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:27 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit"
15:56:27 INFO  : Context for 'APU' is selected.
15:56:27 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
15:56:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:27 INFO  : Context for 'APU' is selected.
15:56:27 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/psinit/ps7_init.tcl' is done.
15:56:28 INFO  : 'ps7_init' command is executed.
15:56:28 INFO  : 'ps7_post_config' command is executed.
15:56:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:29 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/Debug/test_wifi_jstk_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/Debug/test_wifi_jstk_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:29 INFO  : 'con' command is executed.
15:56:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:56:29 INFO  : Disconnected from the channel tcfchan#6.
15:57:03 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
15:57:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:21 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit"
15:57:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:57:26 INFO  : 'jtag frequency' command is executed.
15:57:26 INFO  : Context for 'APU' is selected.
15:57:26 INFO  : System reset is completed.
15:57:29 INFO  : 'after 3000' command is executed.
15:57:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:31 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit"
15:57:31 INFO  : Context for 'APU' is selected.
15:57:31 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
15:57:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:31 INFO  : Context for 'APU' is selected.
15:57:31 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/psinit/ps7_init.tcl' is done.
15:57:32 INFO  : 'ps7_init' command is executed.
15:57:32 INFO  : 'ps7_post_config' command is executed.
15:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:33 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/Debug/test_wifi_jstk_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/Debug/test_wifi_jstk_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:33 INFO  : 'con' command is executed.
15:57:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:57:33 INFO  : Disconnected from the channel tcfchan#7.
16:07:29 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
09:52:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\PC-CLICK-PLUS\Desktop\Stage_CRTI\vitis\prj_wifi_jstk\temp_xsdb_launch_script.tcl
09:52:43 INFO  : Registering command handlers for Vitis TCF services
09:52:43 INFO  : XSCT server has started successfully.
09:52:44 INFO  : plnx-install-location is set to ''
09:52:44 INFO  : Successfully done setting XSCT server connection channel  
09:52:46 INFO  : Successfully done setting workspace for the tool. 
09:52:46 INFO  : Successfully done query RDI_DATADIR 
09:54:17 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
09:56:35 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
09:57:23 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
09:59:06 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:00:44 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:02:40 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:03:16 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:03:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa is already opened

10:05:12 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:06:15 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
10:06:59 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:08:52 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
10:09:33 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:11:03 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:12:09 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:12:36 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:18:41 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:18:53 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:18:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa is already opened

10:19:34 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:19:51 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
10:19:58 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
10:20:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa is already opened

10:20:41 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:20:54 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
10:27:39 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
10:27:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:27:51 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit"
10:28:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:28:36 INFO  : 'jtag frequency' command is executed.
10:28:36 INFO  : Context for 'APU' is selected.
10:28:36 INFO  : System reset is completed.
10:28:39 INFO  : 'after 3000' command is executed.
10:28:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:28:41 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit"
10:28:41 INFO  : Context for 'APU' is selected.
10:28:42 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:28:42 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:42 INFO  : Context for 'APU' is selected.
10:28:42 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/psinit/ps7_init.tcl' is done.
10:28:42 INFO  : 'ps7_init' command is executed.
10:28:42 INFO  : 'ps7_post_config' command is executed.
10:28:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:43 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/Debug/test_wifi_jstk_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:28:43 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/Debug/test_wifi_jstk_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:43 INFO  : 'con' command is executed.
10:28:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:28:43 INFO  : Disconnected from the channel tcfchan#4.
10:30:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:30:14 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit"
10:30:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:30:19 INFO  : 'jtag frequency' command is executed.
10:30:19 INFO  : Context for 'APU' is selected.
10:30:19 INFO  : System reset is completed.
10:30:22 INFO  : 'after 3000' command is executed.
10:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:30:25 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit"
10:30:25 INFO  : Context for 'APU' is selected.
10:30:25 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:30:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:25 INFO  : Context for 'APU' is selected.
10:30:25 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/psinit/ps7_init.tcl' is done.
10:30:26 INFO  : 'ps7_init' command is executed.
10:30:26 INFO  : 'ps7_post_config' command is executed.
10:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:26 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/Debug/test_wifi_jstk_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/Debug/test_wifi_jstk_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:26 INFO  : 'con' command is executed.
10:30:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:30:26 INFO  : Disconnected from the channel tcfchan#5.
10:47:13 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
10:47:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa is already opened

10:47:39 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
11:09:57 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
11:10:59 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
11:12:42 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
11:17:08 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
11:17:49 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
11:24:25 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
11:28:29 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
11:29:15 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
11:29:47 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
11:30:03 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
11:30:51 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
11:31:04 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
11:31:19 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
11:38:02 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_recive'...
11:39:35 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_recive'...
11:40:10 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
11:40:15 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_recive'...
11:40:19 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
11:40:23 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
11:50:11 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
11:50:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:50:25 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
11:52:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:52:11 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
11:53:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:53:01 INFO  : 'jtag frequency' command is executed.
11:53:01 INFO  : Context for 'APU' is selected.
11:53:01 INFO  : System reset is completed.
11:53:04 INFO  : 'after 3000' command is executed.
11:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:53:07 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
11:53:07 INFO  : Context for 'APU' is selected.
11:53:07 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:53:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:07 INFO  : Context for 'APU' is selected.
11:53:07 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
11:53:08 INFO  : 'ps7_init' command is executed.
11:53:08 INFO  : 'ps7_post_config' command is executed.
11:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:08 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:08 INFO  : 'con' command is executed.
11:53:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:53:08 INFO  : Disconnected from the channel tcfchan#7.
11:53:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:53:52 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/bitstream/design_1_wrapper.bit"
11:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:53:58 INFO  : 'jtag frequency' command is executed.
11:53:58 INFO  : Context for 'APU' is selected.
11:53:58 INFO  : System reset is completed.
11:54:01 INFO  : 'after 3000' command is executed.
11:54:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:54:03 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/bitstream/design_1_wrapper.bit"
11:54:03 INFO  : Context for 'APU' is selected.
11:54:04 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:54:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:04 INFO  : Context for 'APU' is selected.
11:54:04 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/psinit/ps7_init.tcl' is done.
11:54:04 INFO  : 'ps7_init' command is executed.
11:54:04 INFO  : 'ps7_post_config' command is executed.
11:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:05 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/Debug/test_reciver.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/Debug/test_reciver.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:05 INFO  : 'con' command is executed.
11:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:54:05 INFO  : Disconnected from the channel tcfchan#8.
11:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:57:03 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit"
11:57:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:57:09 INFO  : 'jtag frequency' command is executed.
11:57:09 INFO  : Context for 'APU' is selected.
11:57:09 INFO  : System reset is completed.
11:57:12 INFO  : 'after 3000' command is executed.
11:57:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:57:14 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit"
11:57:15 INFO  : Context for 'APU' is selected.
11:57:15 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:57:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:15 INFO  : Context for 'APU' is selected.
11:57:15 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/psinit/ps7_init.tcl' is done.
11:57:15 INFO  : 'ps7_init' command is executed.
11:57:15 INFO  : 'ps7_post_config' command is executed.
11:57:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:16 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/Debug/test_wifi_jstk_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/Debug/test_wifi_jstk_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:16 INFO  : 'con' command is executed.
11:57:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:57:16 INFO  : Disconnected from the channel tcfchan#9.
11:57:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:57:45 INFO  : 'jtag frequency' command is executed.
11:57:45 INFO  : Context for 'APU' is selected.
11:57:46 INFO  : System reset is completed.
11:57:49 INFO  : 'after 3000' command is executed.
11:57:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:57:51 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_recive/_ide/bitstream/design_1_wrapper.bit"
11:57:51 INFO  : Context for 'APU' is selected.
11:57:58 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:57:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:58 INFO  : Context for 'APU' is selected.
11:57:58 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_recive/_ide/psinit/ps7_init.tcl' is done.
11:57:59 INFO  : 'ps7_init' command is executed.
11:57:59 INFO  : 'ps7_post_config' command is executed.
11:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:00 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_recive/Debug/test_wifi_jstk_recive.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_recive/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_recive/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_recive/Debug/test_wifi_jstk_recive.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:00 INFO  : 'con' command is executed.
11:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:58:00 INFO  : Disconnected from the channel tcfchan#10.
11:58:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:58:36 INFO  : 'jtag frequency' command is executed.
11:58:36 INFO  : Context for 'APU' is selected.
11:58:37 INFO  : System reset is completed.
11:58:40 INFO  : 'after 3000' command is executed.
11:58:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:58:42 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit"
11:58:42 INFO  : Context for 'APU' is selected.
11:58:49 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:58:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:58:49 INFO  : Context for 'APU' is selected.
11:58:49 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/psinit/ps7_init.tcl' is done.
11:58:50 INFO  : 'ps7_init' command is executed.
11:58:50 INFO  : 'ps7_post_config' command is executed.
11:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:50 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/Debug/test_wifi_jstk_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:58:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:58:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/Debug/test_wifi_jstk_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

11:58:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:58:50 INFO  : 'con' command is executed.
11:58:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:58:50 INFO  : Disconnected from the channel tcfchan#11.
12:00:05 ERROR : Failed to redirect connection to hardware server on host 'COM' and port '9'.
Reason: Hôte inconnu. 
12:00:05 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:COM:9]
----------------End of Script----------------

12:00:05 ERROR : Failed to redirect connection to hardware server on host 'COM' and port '9'.
Reason: Hôte inconnu. 
13:19:49 INFO  : Successfully done sdx_reload_mss "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
13:28:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\PC-CLICK-PLUS\Desktop\Stage_CRTI\vitis\prj_wifi_jstk\temp_xsdb_launch_script.tcl
13:28:50 INFO  : Registering command handlers for Vitis TCF services
13:28:52 INFO  : XSCT server has started successfully.
13:28:52 INFO  : Successfully done setting XSCT server connection channel  
13:28:58 INFO  : plnx-install-location is set to ''
13:29:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/hw/design_12_wrapper.xsa is already opened

13:29:04 INFO  : Successfully done query RDI_DATADIR 
13:29:04 INFO  : Successfully done setting workspace for the tool. 
13:29:05 INFO  : Successfully done sdx_reload_mss "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
13:31:14 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
13:31:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:31:34 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/bitstream/design_1_wrapper.bit"
13:31:48 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
13:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:32:00 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit"
13:54:17 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi_jstk_trans'...
13:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:55:23 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit"
13:57:32 ERROR : Failed to redirect connection to hardware server on host 'COM' and port '9'.
Reason: Hôte inconnu. 
13:57:32 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:COM:9]
----------------End of Script----------------

13:57:32 ERROR : Failed to redirect connection to hardware server on host 'COM' and port '9'.
Reason: Hôte inconnu. 
13:57:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:57:51 INFO  : 'jtag frequency' command is executed.
13:57:51 INFO  : Context for 'APU' is selected.
13:57:51 INFO  : System reset is completed.
13:57:54 INFO  : 'after 3000' command is executed.
13:57:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:57:56 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit"
13:57:56 INFO  : Context for 'APU' is selected.
13:57:57 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
13:57:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:57 INFO  : Context for 'APU' is selected.
13:57:57 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/psinit/ps7_init.tcl' is done.
13:57:57 INFO  : 'ps7_init' command is executed.
13:57:57 INFO  : 'ps7_post_config' command is executed.
13:57:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:58 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/Debug/test_wifi_jstk_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/Debug/test_wifi_jstk_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:58 INFO  : 'con' command is executed.
13:57:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:57:58 INFO  : Disconnected from the channel tcfchan#2.
13:58:40 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
13:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:58:53 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
13:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:58:58 INFO  : 'jtag frequency' command is executed.
13:58:58 INFO  : Context for 'APU' is selected.
13:58:58 INFO  : System reset is completed.
13:59:01 INFO  : 'after 3000' command is executed.
13:59:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:59:04 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
13:59:04 INFO  : Context for 'APU' is selected.
13:59:04 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
13:59:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:04 INFO  : Context for 'APU' is selected.
13:59:04 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
13:59:05 INFO  : 'ps7_init' command is executed.
13:59:05 INFO  : 'ps7_post_config' command is executed.
13:59:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:05 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:05 INFO  : 'con' command is executed.
13:59:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:59:05 INFO  : Disconnected from the channel tcfchan#4.
13:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:59:48 INFO  : 'jtag frequency' command is executed.
13:59:48 INFO  : Context for 'APU' is selected.
13:59:48 INFO  : System reset is completed.
13:59:51 INFO  : 'after 3000' command is executed.
13:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:59:54 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit"
13:59:54 INFO  : Context for 'APU' is selected.
13:59:54 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
13:59:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:54 INFO  : Context for 'APU' is selected.
13:59:54 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/psinit/ps7_init.tcl' is done.
13:59:55 INFO  : 'ps7_init' command is executed.
13:59:55 INFO  : 'ps7_post_config' command is executed.
13:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:56 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/Debug/test_wifi_jstk_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi_jstk_trans/Debug/test_wifi_jstk_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:56 INFO  : 'con' command is executed.
13:59:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:59:56 INFO  : Disconnected from the channel tcfchan#5.
14:12:40 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
14:12:58 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
14:13:44 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
14:13:54 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
14:18:45 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
14:20:07 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
14:22:49 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
14:30:04 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
14:30:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:30:33 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
14:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:30:50 INFO  : 'jtag frequency' command is executed.
14:30:50 INFO  : Context for 'APU' is selected.
14:30:51 INFO  : System reset is completed.
14:30:54 INFO  : 'after 3000' command is executed.
14:30:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:30:56 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
14:30:56 INFO  : Context for 'APU' is selected.
14:30:56 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
14:30:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:56 INFO  : Context for 'APU' is selected.
14:30:56 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
14:30:57 INFO  : 'ps7_init' command is executed.
14:30:57 INFO  : 'ps7_post_config' command is executed.
14:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:57 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:58 INFO  : 'con' command is executed.
14:30:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:30:58 INFO  : Disconnected from the channel tcfchan#6.
14:31:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:31:26 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/bitstream/design_1_wrapper.bit"
14:31:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:31:33 INFO  : 'jtag frequency' command is executed.
14:31:33 INFO  : Context for 'APU' is selected.
14:31:33 INFO  : System reset is completed.
14:31:36 INFO  : 'after 3000' command is executed.
14:31:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:31:38 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/bitstream/design_1_wrapper.bit"
14:31:38 INFO  : Context for 'APU' is selected.
14:31:38 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
14:31:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:39 INFO  : Context for 'APU' is selected.
14:31:39 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/psinit/ps7_init.tcl' is done.
14:31:39 INFO  : 'ps7_init' command is executed.
14:31:39 INFO  : 'ps7_post_config' command is executed.
14:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:40 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/Debug/test_reciver.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/Debug/test_reciver.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:40 INFO  : 'con' command is executed.
14:31:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:31:40 INFO  : Disconnected from the channel tcfchan#7.
09:13:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\PC-CLICK-PLUS\Desktop\Stage_CRTI\vitis\prj_wifi_jstk\temp_xsdb_launch_script.tcl
09:13:42 INFO  : Registering command handlers for Vitis TCF services
09:13:43 INFO  : XSCT server has started successfully.
09:13:45 INFO  : plnx-install-location is set to ''
09:13:45 INFO  : Successfully done setting XSCT server connection channel  
09:13:45 INFO  : Successfully done query RDI_DATADIR 
09:13:45 INFO  : Successfully done setting workspace for the tool. 
09:15:15 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
09:15:22 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
09:15:35 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
09:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:22:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:22:46 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
09:27:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:27:39 INFO  : 'jtag frequency' command is executed.
09:27:39 INFO  : Context for 'APU' is selected.
09:27:39 INFO  : System reset is completed.
09:27:42 INFO  : 'after 3000' command is executed.
09:27:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:27:44 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
09:27:44 INFO  : Context for 'APU' is selected.
09:27:44 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
09:27:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:45 INFO  : Context for 'APU' is selected.
09:27:45 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
09:27:45 INFO  : 'ps7_init' command is executed.
09:27:45 INFO  : 'ps7_post_config' command is executed.
09:27:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:46 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:27:46 INFO  : 'configparams force-mem-access 0' command is executed.
09:27:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

09:27:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:46 INFO  : 'con' command is executed.
09:27:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:27:46 INFO  : Disconnected from the channel tcfchan#1.
09:29:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:29:10 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
09:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:29:51 INFO  : 'jtag frequency' command is executed.
09:29:51 INFO  : Context for 'APU' is selected.
09:29:52 INFO  : System reset is completed.
09:29:55 INFO  : 'after 3000' command is executed.
09:29:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:29:57 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
09:29:57 INFO  : Context for 'APU' is selected.
09:29:57 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
09:29:57 INFO  : 'configparams force-mem-access 1' command is executed.
09:29:57 INFO  : Context for 'APU' is selected.
09:29:57 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
09:29:58 INFO  : 'ps7_init' command is executed.
09:29:58 INFO  : 'ps7_post_config' command is executed.
09:29:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:58 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:29:59 INFO  : 'configparams force-mem-access 0' command is executed.
09:29:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

09:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:59 INFO  : 'con' command is executed.
09:29:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:29:59 INFO  : Disconnected from the channel tcfchan#2.
09:31:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:31:29 INFO  : 'jtag frequency' command is executed.
09:31:29 INFO  : Context for 'APU' is selected.
09:31:29 INFO  : System reset is completed.
09:31:32 INFO  : 'after 3000' command is executed.
09:31:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:31:35 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
09:31:35 INFO  : Context for 'APU' is selected.
09:31:41 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
09:31:41 INFO  : 'configparams force-mem-access 1' command is executed.
09:31:41 INFO  : Context for 'APU' is selected.
09:31:41 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
09:31:42 INFO  : 'ps7_init' command is executed.
09:31:42 INFO  : 'ps7_post_config' command is executed.
09:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:43 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:31:43 INFO  : 'configparams force-mem-access 0' command is executed.
09:31:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

09:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:31:43 INFO  : 'con' command is executed.
09:31:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:31:44 INFO  : Disconnected from the channel tcfchan#3.
09:32:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:32:17 INFO  : 'jtag frequency' command is executed.
09:32:17 INFO  : Context for 'APU' is selected.
09:32:17 INFO  : System reset is completed.
09:32:20 INFO  : 'after 3000' command is executed.
09:32:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:32:23 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
09:32:23 INFO  : Context for 'APU' is selected.
09:32:29 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
09:32:29 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:29 INFO  : Context for 'APU' is selected.
09:32:29 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
09:32:29 INFO  : 'ps7_init' command is executed.
09:32:29 INFO  : 'ps7_post_config' command is executed.
09:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:30 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:32:30 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:30 INFO  : 'con' command is executed.
09:32:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:32:31 INFO  : Disconnected from the channel tcfchan#4.
09:34:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:34:55 INFO  : 'jtag frequency' command is executed.
09:34:55 INFO  : Context for 'APU' is selected.
09:34:55 INFO  : System reset is completed.
09:34:58 INFO  : 'after 3000' command is executed.
09:34:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:35:01 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
09:35:01 INFO  : Context for 'APU' is selected.
09:35:09 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
09:35:09 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:09 INFO  : Context for 'APU' is selected.
09:35:09 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
09:35:10 INFO  : 'ps7_init' command is executed.
09:35:10 INFO  : 'ps7_post_config' command is executed.
09:35:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:11 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:11 INFO  : 'con' command is executed.
09:35:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:35:11 INFO  : Disconnected from the channel tcfchan#5.
09:35:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:35:30 INFO  : 'jtag frequency' command is executed.
09:35:30 INFO  : Context for 'APU' is selected.
09:35:30 INFO  : System reset is completed.
09:35:33 INFO  : 'after 3000' command is executed.
09:35:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:35:36 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
09:35:36 INFO  : Context for 'APU' is selected.
09:35:43 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
09:35:43 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:43 INFO  : Context for 'APU' is selected.
09:35:43 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
09:35:44 INFO  : 'ps7_init' command is executed.
09:35:44 INFO  : 'ps7_post_config' command is executed.
09:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:44 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:44 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:44 INFO  : 'con' command is executed.
09:35:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:35:45 INFO  : Disconnected from the channel tcfchan#6.
09:36:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:36:08 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
09:36:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:36:14 INFO  : 'jtag frequency' command is executed.
09:36:14 INFO  : Context for 'APU' is selected.
09:36:14 INFO  : System reset is completed.
09:36:17 INFO  : 'after 3000' command is executed.
09:36:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:36:20 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
09:36:20 INFO  : Context for 'APU' is selected.
09:36:20 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
09:36:20 INFO  : 'configparams force-mem-access 1' command is executed.
09:36:20 INFO  : Context for 'APU' is selected.
09:36:20 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
09:36:21 INFO  : 'ps7_init' command is executed.
09:36:21 INFO  : 'ps7_post_config' command is executed.
09:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:21 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:36:21 INFO  : 'configparams force-mem-access 0' command is executed.
09:36:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

09:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:36:21 INFO  : 'con' command is executed.
09:36:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:36:21 INFO  : Disconnected from the channel tcfchan#7.
09:37:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:37:06 INFO  : 'jtag frequency' command is executed.
09:37:06 INFO  : Context for 'APU' is selected.
09:37:06 INFO  : System reset is completed.
09:37:09 INFO  : 'after 3000' command is executed.
09:37:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:37:12 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
09:37:12 INFO  : Context for 'APU' is selected.
09:37:19 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
09:37:19 INFO  : 'configparams force-mem-access 1' command is executed.
09:37:19 INFO  : Context for 'APU' is selected.
09:37:19 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
09:37:19 INFO  : 'ps7_init' command is executed.
09:37:19 INFO  : 'ps7_post_config' command is executed.
09:37:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:20 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:37:20 INFO  : 'configparams force-mem-access 0' command is executed.
09:37:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

09:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:20 INFO  : 'con' command is executed.
09:37:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:37:20 INFO  : Disconnected from the channel tcfchan#8.
09:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:37:56 INFO  : 'jtag frequency' command is executed.
09:37:56 INFO  : Context for 'APU' is selected.
09:37:56 INFO  : System reset is completed.
09:37:59 INFO  : 'after 3000' command is executed.
09:37:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:38:01 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
09:38:01 INFO  : Context for 'APU' is selected.
09:38:08 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
09:38:08 INFO  : 'configparams force-mem-access 1' command is executed.
09:38:08 INFO  : Context for 'APU' is selected.
09:38:08 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
09:38:09 INFO  : 'ps7_init' command is executed.
09:38:09 INFO  : 'ps7_post_config' command is executed.
09:38:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:10 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:38:10 INFO  : 'configparams force-mem-access 0' command is executed.
09:38:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

09:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:10 INFO  : 'con' command is executed.
09:38:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:38:10 INFO  : Disconnected from the channel tcfchan#9.
09:43:59 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
09:45:02 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
09:46:04 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
09:46:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:46:19 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
09:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:46:24 INFO  : 'jtag frequency' command is executed.
09:46:24 INFO  : Context for 'APU' is selected.
09:46:24 INFO  : System reset is completed.
09:46:27 INFO  : 'after 3000' command is executed.
09:46:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:46:30 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
09:46:30 INFO  : Context for 'APU' is selected.
09:46:30 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
09:46:30 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:30 INFO  : Context for 'APU' is selected.
09:46:30 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
09:46:31 INFO  : 'ps7_init' command is executed.
09:46:31 INFO  : 'ps7_post_config' command is executed.
09:46:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:31 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:31 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:31 INFO  : 'con' command is executed.
09:46:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:46:31 INFO  : Disconnected from the channel tcfchan#10.
09:49:09 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
09:49:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:49:36 INFO  : 'jtag frequency' command is executed.
09:49:36 INFO  : Context for 'APU' is selected.
09:49:36 INFO  : System reset is completed.
09:49:39 INFO  : 'after 3000' command is executed.
09:49:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:49:42 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
09:49:42 INFO  : Context for 'APU' is selected.
09:49:42 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
09:49:42 INFO  : 'configparams force-mem-access 1' command is executed.
09:49:42 INFO  : Context for 'APU' is selected.
09:49:42 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
09:49:43 INFO  : 'ps7_init' command is executed.
09:49:43 INFO  : 'ps7_post_config' command is executed.
09:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:43 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:49:43 INFO  : 'configparams force-mem-access 0' command is executed.
09:49:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

09:49:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:49:43 INFO  : 'con' command is executed.
09:49:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:49:43 INFO  : Disconnected from the channel tcfchan#11.
09:52:10 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
09:55:05 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
09:56:38 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
09:58:54 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
10:00:18 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
10:01:30 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
10:02:26 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
10:07:50 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
10:08:24 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
10:08:40 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
10:09:16 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
10:09:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:09:44 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
10:09:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:09:49 INFO  : 'jtag frequency' command is executed.
10:09:49 INFO  : Context for 'APU' is selected.
10:09:49 INFO  : System reset is completed.
10:09:52 INFO  : 'after 3000' command is executed.
10:09:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:09:54 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
10:09:54 INFO  : Context for 'APU' is selected.
10:09:55 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:09:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:09:55 INFO  : Context for 'APU' is selected.
10:09:55 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
10:09:55 INFO  : 'ps7_init' command is executed.
10:09:55 INFO  : 'ps7_post_config' command is executed.
10:09:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:56 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:09:56 INFO  : 'configparams force-mem-access 0' command is executed.
10:09:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

10:09:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:09:56 INFO  : 'con' command is executed.
10:09:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:09:56 INFO  : Disconnected from the channel tcfchan#12.
10:13:01 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:14:07 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:15:50 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:16:42 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:17:30 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
10:18:09 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:20:17 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:21:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:21:13 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:21:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:21:18 INFO  : 'jtag frequency' command is executed.
10:21:18 INFO  : Context for 'APU' is selected.
10:21:18 INFO  : System reset is completed.
10:21:21 INFO  : 'after 3000' command is executed.
10:21:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:21:23 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:21:23 INFO  : Context for 'APU' is selected.
10:21:24 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:21:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:24 INFO  : Context for 'APU' is selected.
10:21:24 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
10:21:24 INFO  : 'ps7_init' command is executed.
10:21:24 INFO  : 'ps7_post_config' command is executed.
10:21:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:25 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:25 INFO  : 'con' command is executed.
10:21:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:21:25 INFO  : Disconnected from the channel tcfchan#13.
10:23:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:23:47 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:23:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:23:52 INFO  : 'jtag frequency' command is executed.
10:23:52 INFO  : Context for 'APU' is selected.
10:23:52 INFO  : System reset is completed.
10:23:55 INFO  : 'after 3000' command is executed.
10:23:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:23:57 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:23:58 INFO  : Context for 'APU' is selected.
10:23:58 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:23:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:23:58 INFO  : Context for 'APU' is selected.
10:23:58 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
10:23:58 INFO  : 'ps7_init' command is executed.
10:23:58 INFO  : 'ps7_post_config' command is executed.
10:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:59 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:23:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:23:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:23:59 INFO  : 'con' command is executed.
10:23:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:23:59 INFO  : Disconnected from the channel tcfchan#14.
10:25:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:25:22 INFO  : 'jtag frequency' command is executed.
10:25:22 INFO  : Context for 'APU' is selected.
10:25:22 INFO  : System reset is completed.
10:25:25 INFO  : 'after 3000' command is executed.
10:25:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:25:28 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:25:28 INFO  : Context for 'APU' is selected.
10:25:35 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:25:35 INFO  : 'configparams force-mem-access 1' command is executed.
10:25:35 INFO  : Context for 'APU' is selected.
10:25:35 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
10:25:35 INFO  : 'ps7_init' command is executed.
10:25:35 INFO  : 'ps7_post_config' command is executed.
10:25:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:36 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:25:36 INFO  : 'configparams force-mem-access 0' command is executed.
10:25:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:25:36 INFO  : 'con' command is executed.
10:25:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:25:36 INFO  : Disconnected from the channel tcfchan#15.
10:27:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:27:15 INFO  : 'jtag frequency' command is executed.
10:27:15 INFO  : Context for 'APU' is selected.
10:27:15 INFO  : System reset is completed.
10:27:18 INFO  : 'after 3000' command is executed.
10:27:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:27:21 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:27:21 INFO  : Context for 'APU' is selected.
10:27:27 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:27:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:27:27 INFO  : Context for 'APU' is selected.
10:27:27 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
10:27:28 INFO  : 'ps7_init' command is executed.
10:27:28 INFO  : 'ps7_post_config' command is executed.
10:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:29 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:27:29 INFO  : 'configparams force-mem-access 0' command is executed.
10:27:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:29 INFO  : 'con' command is executed.
10:27:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:27:29 INFO  : Disconnected from the channel tcfchan#16.
10:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:27:49 INFO  : 'jtag frequency' command is executed.
10:27:49 INFO  : Context for 'APU' is selected.
10:27:49 INFO  : System reset is completed.
10:27:52 INFO  : 'after 3000' command is executed.
10:27:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:27:54 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:27:54 INFO  : Context for 'APU' is selected.
10:28:01 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:28:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:01 INFO  : Context for 'APU' is selected.
10:28:01 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
10:28:02 INFO  : 'ps7_init' command is executed.
10:28:02 INFO  : 'ps7_post_config' command is executed.
10:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:02 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:28:02 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:03 INFO  : 'con' command is executed.
10:28:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:28:03 INFO  : Disconnected from the channel tcfchan#17.
10:36:06 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
10:36:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa is already opened

10:36:38 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
10:36:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa is already opened

10:38:56 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
10:39:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa is already opened

10:39:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:39:10 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:39:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:39:21 INFO  : 'jtag frequency' command is executed.
10:39:21 INFO  : Context for 'APU' is selected.
10:39:21 INFO  : System reset is completed.
10:39:24 INFO  : 'after 3000' command is executed.
10:39:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:39:27 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:39:27 INFO  : Context for 'APU' is selected.
10:39:27 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:39:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:39:27 INFO  : Context for 'APU' is selected.
10:39:27 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
10:39:27 INFO  : 'ps7_init' command is executed.
10:39:27 INFO  : 'ps7_post_config' command is executed.
10:39:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:28 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:39:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:39:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:39:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:39:28 INFO  : 'con' command is executed.
10:39:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:39:28 INFO  : Disconnected from the channel tcfchan#21.
10:41:17 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
10:41:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:41:48 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:41:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:41:56 INFO  : 'jtag frequency' command is executed.
10:41:56 INFO  : Context for 'APU' is selected.
10:41:56 INFO  : System reset is completed.
10:41:59 INFO  : 'after 3000' command is executed.
10:42:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:42:02 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:42:02 INFO  : Context for 'APU' is selected.
10:42:02 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:42:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:02 INFO  : Context for 'APU' is selected.
10:42:02 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
10:42:03 INFO  : 'ps7_init' command is executed.
10:42:03 INFO  : 'ps7_post_config' command is executed.
10:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:04 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:04 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:04 INFO  : 'con' command is executed.
10:42:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:42:04 INFO  : Disconnected from the channel tcfchan#22.
10:43:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:43:19 INFO  : 'jtag frequency' command is executed.
10:43:19 INFO  : Context for 'APU' is selected.
10:43:19 INFO  : System reset is completed.
10:43:22 INFO  : 'after 3000' command is executed.
10:43:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:43:25 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:43:25 INFO  : Context for 'APU' is selected.
10:43:32 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:43:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:32 INFO  : Context for 'APU' is selected.
10:43:32 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
10:43:33 INFO  : 'ps7_init' command is executed.
10:43:33 INFO  : 'ps7_post_config' command is executed.
10:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:33 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:34 INFO  : 'con' command is executed.
10:43:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:43:34 INFO  : Disconnected from the channel tcfchan#23.
10:44:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:44:37 INFO  : 'jtag frequency' command is executed.
10:44:37 INFO  : Context for 'APU' is selected.
10:44:37 INFO  : System reset is completed.
10:44:40 INFO  : 'after 3000' command is executed.
10:44:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:44:43 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:44:43 INFO  : Context for 'APU' is selected.
10:44:49 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:44:49 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:49 INFO  : Context for 'APU' is selected.
10:44:49 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
10:44:50 INFO  : 'ps7_init' command is executed.
10:44:50 INFO  : 'ps7_post_config' command is executed.
10:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:51 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:51 INFO  : 'con' command is executed.
10:44:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:44:51 INFO  : Disconnected from the channel tcfchan#24.
10:44:54 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
10:45:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:45:10 INFO  : 'jtag frequency' command is executed.
10:45:10 INFO  : Context for 'APU' is selected.
10:45:10 INFO  : System reset is completed.
10:45:13 INFO  : 'after 3000' command is executed.
10:45:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:45:16 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:45:16 INFO  : Context for 'APU' is selected.
10:45:16 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:45:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:16 INFO  : Context for 'APU' is selected.
10:45:16 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
10:45:17 INFO  : 'ps7_init' command is executed.
10:45:17 INFO  : 'ps7_post_config' command is executed.
10:45:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:18 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:18 INFO  : 'con' command is executed.
10:45:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:45:18 INFO  : Disconnected from the channel tcfchan#25.
10:46:05 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
10:46:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:46:25 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:46:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:46:30 INFO  : 'jtag frequency' command is executed.
10:46:30 INFO  : Context for 'APU' is selected.
10:46:31 INFO  : System reset is completed.
10:46:34 INFO  : 'after 3000' command is executed.
10:46:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:46:36 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:46:36 INFO  : Context for 'APU' is selected.
10:46:36 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:46:36 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:36 INFO  : Context for 'APU' is selected.
10:46:36 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
10:46:37 INFO  : 'ps7_init' command is executed.
10:46:37 INFO  : 'ps7_post_config' command is executed.
10:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:37 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:37 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:38 INFO  : 'con' command is executed.
10:46:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:46:38 INFO  : Disconnected from the channel tcfchan#26.
10:50:15 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
10:50:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:50:32 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:50:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:50:37 INFO  : 'jtag frequency' command is executed.
10:50:37 INFO  : Context for 'APU' is selected.
10:50:37 INFO  : System reset is completed.
10:50:40 INFO  : 'after 3000' command is executed.
10:50:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:50:42 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:50:43 INFO  : Context for 'APU' is selected.
10:50:43 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:50:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:50:43 INFO  : Context for 'APU' is selected.
10:50:43 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
10:50:43 INFO  : 'ps7_init' command is executed.
10:50:43 INFO  : 'ps7_post_config' command is executed.
10:50:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:44 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:50:44 INFO  : 'configparams force-mem-access 0' command is executed.
10:50:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:50:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:44 INFO  : 'con' command is executed.
10:50:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:50:44 INFO  : Disconnected from the channel tcfchan#27.
10:53:42 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
10:53:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:53:58 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:54:01 INFO  : 'jtag frequency' command is executed.
10:54:01 INFO  : Context for 'APU' is selected.
10:54:01 INFO  : System reset is completed.
10:54:04 INFO  : 'after 3000' command is executed.
10:54:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:54:07 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:54:07 INFO  : Context for 'APU' is selected.
10:54:07 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:54:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:07 INFO  : Context for 'APU' is selected.
10:54:07 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
10:54:08 INFO  : 'ps7_init' command is executed.
10:54:08 INFO  : 'ps7_post_config' command is executed.
10:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:09 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:09 INFO  : 'con' command is executed.
10:54:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:54:09 INFO  : Disconnected from the channel tcfchan#28.
10:55:13 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
10:55:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:55:34 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:56:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:56:06 INFO  : 'jtag frequency' command is executed.
10:56:06 INFO  : Context for 'APU' is selected.
10:56:06 INFO  : System reset is completed.
10:56:09 INFO  : 'after 3000' command is executed.
10:56:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:56:11 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:56:11 INFO  : Context for 'APU' is selected.
10:56:11 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:56:11 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:11 INFO  : Context for 'APU' is selected.
10:56:11 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
10:56:12 INFO  : 'ps7_init' command is executed.
10:56:12 INFO  : 'ps7_post_config' command is executed.
10:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:13 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:13 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:13 INFO  : 'con' command is executed.
10:56:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:56:13 INFO  : Disconnected from the channel tcfchan#29.
10:57:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:57:18 INFO  : 'jtag frequency' command is executed.
10:57:18 INFO  : Context for 'APU' is selected.
10:57:18 INFO  : System reset is completed.
10:57:21 INFO  : 'after 3000' command is executed.
10:57:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:57:24 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
10:57:24 INFO  : Context for 'APU' is selected.
10:57:30 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
10:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:30 INFO  : Context for 'APU' is selected.
10:57:30 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
10:57:31 INFO  : 'ps7_init' command is executed.
10:57:31 INFO  : 'ps7_post_config' command is executed.
10:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:32 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:32 INFO  : 'con' command is executed.
10:57:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:57:32 INFO  : Disconnected from the channel tcfchan#30.
11:01:43 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
11:01:53 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
11:02:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:02:04 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
11:02:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:02:10 INFO  : 'jtag frequency' command is executed.
11:02:10 INFO  : Context for 'APU' is selected.
11:02:10 INFO  : System reset is completed.
11:02:13 INFO  : 'after 3000' command is executed.
11:02:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:02:15 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
11:02:15 INFO  : Context for 'APU' is selected.
11:02:15 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:02:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:16 INFO  : Context for 'APU' is selected.
11:02:16 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
11:02:16 INFO  : 'ps7_init' command is executed.
11:02:16 INFO  : 'ps7_post_config' command is executed.
11:02:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:17 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:17 INFO  : 'con' command is executed.
11:02:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:02:17 INFO  : Disconnected from the channel tcfchan#31.
11:05:17 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
11:05:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:05:35 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
11:05:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:05:41 INFO  : 'jtag frequency' command is executed.
11:05:41 INFO  : Context for 'APU' is selected.
11:05:41 INFO  : System reset is completed.
11:05:44 INFO  : 'after 3000' command is executed.
11:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:05:47 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
11:05:47 INFO  : Context for 'APU' is selected.
11:05:47 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:05:47 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:47 INFO  : Context for 'APU' is selected.
11:05:47 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
11:05:48 INFO  : 'ps7_init' command is executed.
11:05:48 INFO  : 'ps7_post_config' command is executed.
11:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:48 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:48 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:49 INFO  : 'con' command is executed.
11:05:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:05:49 INFO  : Disconnected from the channel tcfchan#32.
11:11:18 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
11:11:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:11:35 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
11:11:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:11:40 INFO  : 'jtag frequency' command is executed.
11:11:40 INFO  : Context for 'APU' is selected.
11:11:40 INFO  : System reset is completed.
11:11:43 INFO  : 'after 3000' command is executed.
11:11:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:11:45 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
11:11:45 INFO  : Context for 'APU' is selected.
11:11:45 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:11:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:46 INFO  : Context for 'APU' is selected.
11:11:46 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
11:11:46 INFO  : 'ps7_init' command is executed.
11:11:46 INFO  : 'ps7_post_config' command is executed.
11:11:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:47 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:47 INFO  : 'con' command is executed.
11:11:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:11:47 INFO  : Disconnected from the channel tcfchan#33.
11:13:56 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
11:14:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:14:14 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
11:14:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:19 INFO  : 'jtag frequency' command is executed.
11:14:19 INFO  : Context for 'APU' is selected.
11:14:19 INFO  : System reset is completed.
11:14:22 INFO  : 'after 3000' command is executed.
11:14:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:14:24 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit"
11:14:24 INFO  : Context for 'APU' is selected.
11:14:25 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:14:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:25 INFO  : Context for 'APU' is selected.
11:14:25 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl' is done.
11:14:26 INFO  : 'ps7_init' command is executed.
11:14:26 INFO  : 'ps7_post_config' command is executed.
11:14:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:26 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_trans/Debug/test_trans.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:27 INFO  : 'con' command is executed.
11:14:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:14:27 INFO  : Disconnected from the channel tcfchan#34.
11:20:25 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
11:21:57 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
11:24:09 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
11:25:37 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
11:26:38 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
11:27:25 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
11:27:55 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
11:29:14 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
11:31:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:31:35 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:31:53 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
11:32:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:32:03 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:32:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:32:08 INFO  : 'jtag frequency' command is executed.
11:32:08 INFO  : Context for 'APU' is selected.
11:32:08 INFO  : System reset is completed.
11:32:11 INFO  : 'after 3000' command is executed.
11:32:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:32:13 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:32:14 INFO  : Context for 'APU' is selected.
11:32:14 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:32:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:14 INFO  : Context for 'APU' is selected.
11:32:14 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
11:32:14 INFO  : 'ps7_init' command is executed.
11:32:14 INFO  : 'ps7_post_config' command is executed.
11:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:15 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:15 INFO  : 'con' command is executed.
11:32:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:32:15 INFO  : Disconnected from the channel tcfchan#35.
11:32:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:32:50 INFO  : 'jtag frequency' command is executed.
11:32:50 INFO  : Context for 'APU' is selected.
11:32:50 INFO  : System reset is completed.
11:32:53 INFO  : 'after 3000' command is executed.
11:32:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:32:56 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:32:56 INFO  : Context for 'APU' is selected.
11:33:02 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:33:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:02 INFO  : Context for 'APU' is selected.
11:33:02 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
11:33:03 INFO  : 'ps7_init' command is executed.
11:33:03 INFO  : 'ps7_post_config' command is executed.
11:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:03 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:04 INFO  : 'con' command is executed.
11:33:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:33:04 INFO  : Disconnected from the channel tcfchan#36.
11:34:11 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
11:34:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:34:28 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:34:33 INFO  : 'jtag frequency' command is executed.
11:34:33 INFO  : Context for 'APU' is selected.
11:34:33 INFO  : System reset is completed.
11:34:36 INFO  : 'after 3000' command is executed.
11:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:34:38 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:34:38 INFO  : Context for 'APU' is selected.
11:34:38 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:38 INFO  : Context for 'APU' is selected.
11:34:38 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
11:34:39 INFO  : 'ps7_init' command is executed.
11:34:39 INFO  : 'ps7_post_config' command is executed.
11:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:40 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:40 INFO  : 'con' command is executed.
11:34:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:34:40 INFO  : Disconnected from the channel tcfchan#37.
11:35:42 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
11:36:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:36:11 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:36:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:36:37 INFO  : 'jtag frequency' command is executed.
11:36:37 INFO  : Context for 'APU' is selected.
11:36:37 INFO  : System reset is completed.
11:36:40 INFO  : 'after 3000' command is executed.
11:36:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:36:43 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:36:43 INFO  : Context for 'APU' is selected.
11:36:43 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:36:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:43 INFO  : Context for 'APU' is selected.
11:36:43 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
11:36:44 INFO  : 'ps7_init' command is executed.
11:36:44 INFO  : 'ps7_post_config' command is executed.
11:36:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:44 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:44 INFO  : 'con' command is executed.
11:36:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:36:44 INFO  : Disconnected from the channel tcfchan#38.
11:39:50 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
11:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:40:08 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:40:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:40:29 INFO  : 'jtag frequency' command is executed.
11:40:29 INFO  : Context for 'APU' is selected.
11:40:29 INFO  : System reset is completed.
11:40:32 INFO  : 'after 3000' command is executed.
11:40:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:40:34 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:40:34 INFO  : Context for 'APU' is selected.
11:40:34 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:40:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:35 INFO  : Context for 'APU' is selected.
11:40:35 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
11:40:35 INFO  : 'ps7_init' command is executed.
11:40:35 INFO  : 'ps7_post_config' command is executed.
11:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:36 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:36 INFO  : 'con' command is executed.
11:40:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:40:36 INFO  : Disconnected from the channel tcfchan#39.
11:47:26 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
11:47:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:47:43 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:48:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:48:00 INFO  : 'jtag frequency' command is executed.
11:48:00 INFO  : Context for 'APU' is selected.
11:48:00 INFO  : System reset is completed.
11:48:03 INFO  : 'after 3000' command is executed.
11:48:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:48:06 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:48:06 INFO  : Context for 'APU' is selected.
11:48:06 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:48:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:06 INFO  : Context for 'APU' is selected.
11:48:06 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
11:48:07 INFO  : 'ps7_init' command is executed.
11:48:07 INFO  : 'ps7_post_config' command is executed.
11:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:08 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:08 INFO  : 'con' command is executed.
11:48:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:48:08 INFO  : Disconnected from the channel tcfchan#40.
11:51:49 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
11:52:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:52:10 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:52:16 INFO  : 'jtag frequency' command is executed.
11:52:16 INFO  : Context for 'APU' is selected.
11:52:16 INFO  : System reset is completed.
11:52:19 INFO  : 'after 3000' command is executed.
11:52:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:52:21 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:52:21 INFO  : Context for 'APU' is selected.
11:52:21 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:52:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:21 INFO  : Context for 'APU' is selected.
11:52:21 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
11:52:22 INFO  : 'ps7_init' command is executed.
11:52:22 INFO  : 'ps7_post_config' command is executed.
11:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:23 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:23 INFO  : 'con' command is executed.
11:52:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:52:23 INFO  : Disconnected from the channel tcfchan#41.
11:53:16 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
11:53:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:53:33 INFO  : 'jtag frequency' command is executed.
11:53:33 INFO  : Context for 'APU' is selected.
11:53:33 INFO  : System reset is completed.
11:53:36 INFO  : 'after 3000' command is executed.
11:53:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:53:38 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:53:38 INFO  : Context for 'APU' is selected.
11:53:39 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:53:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:39 INFO  : Context for 'APU' is selected.
11:53:39 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
11:53:39 INFO  : 'ps7_init' command is executed.
11:53:39 INFO  : 'ps7_post_config' command is executed.
11:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:40 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:53:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:53:40 INFO  : 'con' command is executed.
11:53:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:53:40 INFO  : Disconnected from the channel tcfchan#42.
11:53:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:53:49 INFO  : 'jtag frequency' command is executed.
11:53:49 INFO  : Context for 'APU' is selected.
11:53:49 INFO  : System reset is completed.
11:53:52 INFO  : 'after 3000' command is executed.
11:53:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:53:55 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:53:55 INFO  : Context for 'APU' is selected.
11:54:02 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:02 INFO  : Context for 'APU' is selected.
11:54:02 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
11:54:03 INFO  : 'ps7_init' command is executed.
11:54:03 INFO  : 'ps7_post_config' command is executed.
11:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:04 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:04 INFO  : 'con' command is executed.
11:54:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:54:04 INFO  : Disconnected from the channel tcfchan#43.
11:57:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:57:23 INFO  : 'jtag frequency' command is executed.
11:57:23 INFO  : Context for 'APU' is selected.
11:57:23 INFO  : System reset is completed.
11:57:26 INFO  : 'after 3000' command is executed.
11:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:57:28 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
11:57:28 INFO  : Context for 'APU' is selected.
11:57:37 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
11:57:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:57:37 INFO  : Context for 'APU' is selected.
11:57:37 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
11:57:38 INFO  : 'ps7_init' command is executed.
11:57:38 INFO  : 'ps7_post_config' command is executed.
11:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:39 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:57:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:57:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

11:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:57:39 INFO  : 'con' command is executed.
11:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:57:39 INFO  : Disconnected from the channel tcfchan#44.
12:00:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:13 INFO  : 'jtag frequency' command is executed.
12:00:13 INFO  : Context for 'APU' is selected.
12:00:13 INFO  : System reset is completed.
12:00:16 INFO  : 'after 3000' command is executed.
12:00:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:00:19 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
12:00:19 INFO  : Context for 'APU' is selected.
12:00:26 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
12:00:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:26 INFO  : Context for 'APU' is selected.
12:00:26 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
12:00:27 INFO  : 'ps7_init' command is executed.
12:00:27 INFO  : 'ps7_post_config' command is executed.
12:00:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:28 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:28 INFO  : 'con' command is executed.
12:00:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:00:28 INFO  : Disconnected from the channel tcfchan#45.
13:59:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\PC-CLICK-PLUS\Desktop\Stage_CRTI\vitis\prj_wifi_jstk\temp_xsdb_launch_script.tcl
13:59:12 INFO  : Registering command handlers for Vitis TCF services
13:59:12 INFO  : XSCT server has started successfully.
13:59:12 INFO  : plnx-install-location is set to ''
13:59:14 INFO  : Successfully done query RDI_DATADIR 
13:59:14 INFO  : Successfully done setting XSCT server connection channel  
13:59:14 INFO  : Successfully done setting workspace for the tool. 
14:01:17 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
14:01:27 INFO  : Checking for BSP changes to sync application flags for project 'test_trans'...
14:01:59 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
14:02:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:02:15 INFO  : 'jtag frequency' command is executed.
14:02:15 INFO  : Context for 'APU' is selected.
14:02:15 INFO  : System reset is completed.
14:02:18 INFO  : 'after 3000' command is executed.
14:02:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:02:21 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
14:02:21 INFO  : Context for 'APU' is selected.
14:02:21 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
14:02:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:21 INFO  : Context for 'APU' is selected.
14:02:21 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
14:02:22 INFO  : 'ps7_init' command is executed.
14:02:22 INFO  : 'ps7_post_config' command is executed.
14:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:23 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:23 INFO  : 'con' command is executed.
14:02:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:02:23 INFO  : Disconnected from the channel tcfchan#1.
14:07:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:07:58 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
14:08:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:08:04 INFO  : 'jtag frequency' command is executed.
14:08:04 INFO  : Context for 'APU' is selected.
14:08:04 INFO  : System reset is completed.
14:08:07 INFO  : 'after 3000' command is executed.
14:08:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:08:09 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
14:08:10 INFO  : Context for 'APU' is selected.
14:08:10 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
14:08:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:10 INFO  : Context for 'APU' is selected.
14:08:10 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
14:08:10 INFO  : 'ps7_init' command is executed.
14:08:10 INFO  : 'ps7_post_config' command is executed.
14:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:11 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:11 INFO  : 'con' command is executed.
14:08:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:08:11 INFO  : Disconnected from the channel tcfchan#2.
14:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:08:45 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
14:08:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:08:51 INFO  : 'jtag frequency' command is executed.
14:08:51 INFO  : Context for 'APU' is selected.
14:08:51 INFO  : System reset is completed.
14:08:54 INFO  : 'after 3000' command is executed.
14:08:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:08:57 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
14:08:57 INFO  : Context for 'APU' is selected.
14:08:57 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
14:08:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:57 INFO  : Context for 'APU' is selected.
14:08:57 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
14:08:58 INFO  : 'ps7_init' command is executed.
14:08:58 INFO  : 'ps7_post_config' command is executed.
14:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:58 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:59 INFO  : 'con' command is executed.
14:08:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:08:59 INFO  : Disconnected from the channel tcfchan#3.
14:20:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:20:16 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
14:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:20:26 INFO  : 'jtag frequency' command is executed.
14:20:26 INFO  : Context for 'APU' is selected.
14:20:26 INFO  : System reset is completed.
14:20:29 INFO  : 'after 3000' command is executed.
14:20:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:20:31 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
14:20:31 INFO  : Context for 'APU' is selected.
14:20:31 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
14:20:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:31 INFO  : Context for 'APU' is selected.
14:20:31 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
14:20:32 INFO  : 'ps7_init' command is executed.
14:20:32 INFO  : 'ps7_post_config' command is executed.
14:20:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:33 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:33 INFO  : 'con' command is executed.
14:20:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:20:33 INFO  : Disconnected from the channel tcfchan#4.
14:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:21:02 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
14:21:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:21:23 INFO  : 'jtag frequency' command is executed.
14:21:23 INFO  : Context for 'APU' is selected.
14:21:23 INFO  : System reset is completed.
14:21:26 INFO  : 'after 3000' command is executed.
14:21:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:21:29 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
14:21:29 INFO  : Context for 'APU' is selected.
14:21:29 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
14:21:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:29 INFO  : Context for 'APU' is selected.
14:21:29 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
14:21:30 INFO  : 'ps7_init' command is executed.
14:21:30 INFO  : 'ps7_post_config' command is executed.
14:21:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:30 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:31 INFO  : 'con' command is executed.
14:21:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:21:31 INFO  : Disconnected from the channel tcfchan#5.
14:21:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:22:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:22:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:22:39 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
14:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:22:43 INFO  : 'jtag frequency' command is executed.
14:22:43 INFO  : Context for 'APU' is selected.
14:22:44 INFO  : System reset is completed.
14:22:47 INFO  : 'after 3000' command is executed.
14:22:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:22:49 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit"
14:22:49 INFO  : Context for 'APU' is selected.
14:22:49 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
14:22:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:49 INFO  : Context for 'APU' is selected.
14:22:49 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl' is done.
14:22:50 INFO  : 'ps7_init' command is executed.
14:22:50 INFO  : 'ps7_post_config' command is executed.
14:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:51 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_wifi/Debug/test_wifi.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:51 INFO  : 'con' command is executed.
14:22:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:22:51 INFO  : Disconnected from the channel tcfchan#6.
14:27:02 INFO  : Checking for BSP changes to sync application flags for project 'test_reciver'...
14:27:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:52 ERROR : Specified device 'Xilinx TUL 1234-tulA/2-xc7z020' is not found on the board
14:28:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:20 ERROR : Specified device 'Xilinx TUL 1234-tulA/2-xc7z020' is not found on the board
14:28:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:28:53 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/bitstream/design_1_wrapper.bit"
14:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:28:58 INFO  : 'jtag frequency' command is executed.
14:28:58 INFO  : Context for 'APU' is selected.
14:28:58 INFO  : System reset is completed.
14:29:01 INFO  : 'after 3000' command is executed.
14:29:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:29:04 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/bitstream/design_1_wrapper.bit"
14:29:04 INFO  : Context for 'APU' is selected.
14:29:04 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
14:29:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:04 INFO  : Context for 'APU' is selected.
14:29:04 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/psinit/ps7_init.tcl' is done.
14:29:04 INFO  : 'ps7_init' command is executed.
14:29:04 INFO  : 'ps7_post_config' command is executed.
14:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:05 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/Debug/test_reciver.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/Debug/test_reciver.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:05 INFO  : 'con' command is executed.
14:29:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:29:05 INFO  : Disconnected from the channel tcfchan#7.
14:29:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:29:37 INFO  : 'jtag frequency' command is executed.
14:29:37 INFO  : Context for 'APU' is selected.
14:29:37 INFO  : System reset is completed.
14:29:40 INFO  : 'after 3000' command is executed.
14:29:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:29:43 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/bitstream/design_1_wrapper.bit"
14:29:43 INFO  : Context for 'APU' is selected.
14:29:49 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa'.
14:29:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:49 INFO  : Context for 'APU' is selected.
14:29:49 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/psinit/ps7_init.tcl' is done.
14:29:50 INFO  : 'ps7_init' command is executed.
14:29:50 INFO  : 'ps7_post_config' command is executed.
14:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:51 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/Debug/test_reciver.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test_reciver/Debug/test_reciver.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:51 INFO  : 'con' command is executed.
14:29:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:29:51 INFO  : Disconnected from the channel tcfchan#8.
14:53:38 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
14:54:41 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
14:55:32 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
14:55:51 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
14:57:11 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
14:57:52 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
14:59:13 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
15:00:02 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
15:00:48 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
15:01:24 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
15:01:40 INFO  : Checking for BSP changes to sync application flags for project 'test_wifi'...
15:02:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v7_1::generate : error deleting "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/plat2/ps7_cortexa9_0/standalone_domain/bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/arm\ARMv8\includes_ps\platform\ZynqMP\xlpd_xppu.h": permission denied
    while executing
"file delete -force $armsrcdir"
    (procedure "::sw_standalone_v7_1::generate" line 374)
    invoked from within
"::sw_standalone_v7_1::generate standalone"

15:02:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

15:02:44 ERROR : Failed to create platform.
15:04:00 INFO  : Successfully done sdx_reload_mss "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/plat2/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:07:36 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:08:21 INFO  : Removed 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/rhsdfh/export/rhsdfh' from custom platform repositories.
15:09:17 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:09:38 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:09:58 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test/_ide/bitstream/design_1_wrapper.bit"
15:10:48 ERROR : Failed to redirect connection to hardware server on host 'COM' and port '5'.
Reason: Hôte inconnu. 
15:10:48 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:COM:5]
----------------End of Script----------------

15:10:48 ERROR : Failed to redirect connection to hardware server on host 'COM' and port '5'.
Reason: Hôte inconnu. 
15:11:37 ERROR : Failed to redirect connection to hardware server on host 'COM5' and port '3121'.
Reason: Hôte inconnu. 
15:11:37 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:COM5:3121]
----------------End of Script----------------

15:11:37 ERROR : Failed to redirect connection to hardware server on host 'COM5' and port '3121'.
Reason: Hôte inconnu. 
15:13:11 ERROR : Failed to connect to hardware server on host 'COM5' and port '3121'.
Reason: Hôte inconnu. 
15:15:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:15:34 INFO  : 'jtag frequency' command is executed.
15:15:34 INFO  : Context for 'APU' is selected.
15:15:34 INFO  : System reset is completed.
15:15:37 INFO  : 'after 3000' command is executed.
15:15:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:15:40 INFO  : FPGA configured successfully with bitstream "C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test/_ide/bitstream/design_1_wrapper.bit"
15:15:40 INFO  : Context for 'APU' is selected.
15:15:40 INFO  : Hardware design information is loaded from 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/plat2/export/plat2/hw/design_12_wrapper.xsa'.
15:15:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:40 INFO  : Context for 'APU' is selected.
15:15:40 INFO  : Sourcing of 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test/_ide/psinit/ps7_init.tcl' is done.
15:15:41 INFO  : 'ps7_init' command is executed.
15:15:41 INFO  : 'ps7_post_config' command is executed.
15:15:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:41 INFO  : The application 'C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/plat2/export/plat2/hw/design_12_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/PC-CLICK-PLUS/Desktop/Stage_CRTI/vitis/prj_wifi_jstk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:42 INFO  : 'con' command is executed.
15:15:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:42 INFO  : Disconnected from the channel tcfchan#10.
