// Seed: 2778526351
module module_0 (
    input  uwire id_0,
    output uwire id_1
);
  assign id_1 = id_0 - 1;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    output supply1 id_2,
    output wor id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    output tri1 id_8,
    input uwire id_9,
    input tri0 id_10,
    output uwire id_11
);
  tri1 id_13 = 1;
  wire id_14;
  always @(posedge id_9, 1) begin
    disable id_15;
  end
  module_0(
      id_6, id_8
  );
endmodule
