OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/urgay/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/ZeroToFiveCounter/runs/RUN_2025.05.25_08.10.02/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/designs/ZeroToFiveCounter/src/ZeroToFiveCounter.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   ZeroToFiveCounter
Die area:                 ( 0 0 ) ( 70000 110000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     689
Number of terminals:      15
Number of snets:          2
Number of nets:           174

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 103.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 9136.
[INFO DRT-0033] mcon shape region query size = 2952.
[INFO DRT-0033] met1 shape region query size = 1916.
[INFO DRT-0033] via shape region query size = 495.
[INFO DRT-0033] met2 shape region query size = 301.
[INFO DRT-0033] via2 shape region query size = 396.
[INFO DRT-0033] met3 shape region query size = 306.
[INFO DRT-0033] via3 shape region query size = 396.
[INFO DRT-0033] met4 shape region query size = 135.
[INFO DRT-0033] via4 shape region query size = 24.
[INFO DRT-0033] met5 shape region query size = 40.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 289 pins.
[INFO DRT-0081]   Complete 85 unique inst patterns.
[INFO DRT-0084]   Complete 142 groups.
#scanned instances     = 689
#unique  instances     = 103
#stdCellGenAp          = 2417
#stdCellValidPlanarAp  = 48
#stdCellValidViaAp     = 1722
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 552
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:05, memory = 119.43 (MB), peak = 119.43 (MB)

Number of guides:     1842

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 10 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 15 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 507.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 516.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 334.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 67.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 23.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 864 vertical wires in 1 frboxes and 583 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 173 vertical wires in 1 frboxes and 205 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 123.23 (MB), peak = 123.23 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 123.23 (MB), peak = 123.23 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 132.98 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 132.05 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:04, memory = 145.74 (MB).
    Completing 40% with 118 violations.
    elapsed time = 00:00:04, memory = 145.74 (MB).
    Completing 50% with 118 violations.
    elapsed time = 00:00:04, memory = 145.74 (MB).
    Completing 60% with 158 violations.
    elapsed time = 00:00:05, memory = 145.74 (MB).
[INFO DRT-0199]   Number of violations = 256.
Viol/Layer        met1   met2   met3
Metal Spacing        9     21      3
Recheck             41     30      3
Short              104     45      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 486.28 (MB), peak = 486.28 (MB)
Total wire length = 12309 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4652 um.
Total wire length on LAYER met2 = 5997 um.
Total wire length on LAYER met3 = 894 um.
Total wire length on LAYER met4 = 764 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1479.
Up-via summary (total 1479):

-----------------------
 FR_MASTERSLICE       0
            li1     523
           met1     808
           met2     100
           met3      48
           met4       0
-----------------------
                   1479


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 256 violations.
    elapsed time = 00:00:00, memory = 490.00 (MB).
    Completing 20% with 256 violations.
    elapsed time = 00:00:00, memory = 490.00 (MB).
    Completing 30% with 265 violations.
    elapsed time = 00:00:00, memory = 490.00 (MB).
    Completing 40% with 259 violations.
    elapsed time = 00:00:00, memory = 491.29 (MB).
    Completing 50% with 259 violations.
    elapsed time = 00:00:00, memory = 491.29 (MB).
    Completing 60% with 193 violations.
    elapsed time = 00:00:01, memory = 491.29 (MB).
[INFO DRT-0199]   Number of violations = 71.
Viol/Layer        met1   met2
Metal Spacing        3     17
Short               43      8
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 494.48 (MB), peak = 494.48 (MB)
Total wire length = 12233 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4615 um.
Total wire length on LAYER met2 = 5948 um.
Total wire length on LAYER met3 = 959 um.
Total wire length on LAYER met4 = 710 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1504.
Up-via summary (total 1504):

-----------------------
 FR_MASTERSLICE       0
            li1     523
           met1     827
           met2     110
           met3      44
           met4       0
-----------------------
                   1504


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 71 violations.
    elapsed time = 00:00:00, memory = 494.48 (MB).
    Completing 20% with 71 violations.
    elapsed time = 00:00:00, memory = 494.48 (MB).
    Completing 30% with 71 violations.
    elapsed time = 00:00:00, memory = 494.48 (MB).
    Completing 40% with 71 violations.
    elapsed time = 00:00:00, memory = 494.48 (MB).
    Completing 50% with 71 violations.
    elapsed time = 00:00:00, memory = 494.48 (MB).
    Completing 60% with 71 violations.
    elapsed time = 00:00:00, memory = 494.48 (MB).
    Completing 70% with 71 violations.
    elapsed time = 00:00:00, memory = 494.48 (MB).
    Completing 80% with 71 violations.
    elapsed time = 00:00:00, memory = 501.59 (MB).
    Completing 90% with 60 violations.
    elapsed time = 00:00:04, memory = 501.59 (MB).
    Completing 100% with 77 violations.
    elapsed time = 00:00:04, memory = 501.59 (MB).
[INFO DRT-0199]   Number of violations = 77.
Viol/Layer        met1   met2
Metal Spacing        7     12
Short               49      9
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 501.59 (MB), peak = 511.23 (MB)
Total wire length = 12204 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4701 um.
Total wire length on LAYER met2 = 5961 um.
Total wire length on LAYER met3 = 892 um.
Total wire length on LAYER met4 = 648 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1460.
Up-via summary (total 1460):

-----------------------
 FR_MASTERSLICE       0
            li1     523
           met1     801
           met2      98
           met3      38
           met4       0
-----------------------
                   1460


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 77 violations.
    elapsed time = 00:00:00, memory = 501.59 (MB).
    Completing 20% with 77 violations.
    elapsed time = 00:00:01, memory = 501.59 (MB).
    Completing 30% with 65 violations.
    elapsed time = 00:00:01, memory = 501.59 (MB).
    Completing 40% with 43 violations.
    elapsed time = 00:00:01, memory = 501.59 (MB).
    Completing 50% with 43 violations.
    elapsed time = 00:00:01, memory = 501.59 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:01, memory = 501.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 501.59 (MB), peak = 511.23 (MB)
Total wire length = 12155 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4455 um.
Total wire length on LAYER met2 = 5855 um.
Total wire length on LAYER met3 = 1080 um.
Total wire length on LAYER met4 = 763 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1499.
Up-via summary (total 1499):

-----------------------
 FR_MASTERSLICE       0
            li1     523
           met1     788
           met2     136
           met3      52
           met4       0
-----------------------
                   1499


[INFO DRT-0198] Complete detail routing.
Total wire length = 12155 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4455 um.
Total wire length on LAYER met2 = 5855 um.
Total wire length on LAYER met3 = 1080 um.
Total wire length on LAYER met4 = 763 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1499.
Up-via summary (total 1499):

-----------------------
 FR_MASTERSLICE       0
            li1     523
           met1     788
           met2     136
           met3      52
           met4       0
-----------------------
                   1499


[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:13, memory = 501.59 (MB), peak = 511.23 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/ZeroToFiveCounter/runs/RUN_2025.05.25_08.10.02/results/routing/ZeroToFiveCounter.odb'…
Writing netlist to '/openlane/designs/ZeroToFiveCounter/runs/RUN_2025.05.25_08.10.02/results/routing/ZeroToFiveCounter.nl.v'…
Writing powered netlist to '/openlane/designs/ZeroToFiveCounter/runs/RUN_2025.05.25_08.10.02/results/routing/ZeroToFiveCounter.pnl.v'…
Writing layout to '/openlane/designs/ZeroToFiveCounter/runs/RUN_2025.05.25_08.10.02/results/routing/ZeroToFiveCounter.def'…
