/*
 *  Copyright (c) 2015 The WebM project authors. All Rights Reserved.
 *
 *  Use of this source code is governed by a BSD-style license
 *  that can be found in the LICENSE file in the root of the source
 *  tree. An additional intellectual property rights grant can be found
 *  in the file PATENTS.  All contributing project authors may
 *  be found in the AUTHORS file in the root of the source tree.
 */

#ifndef VP10_INV_TXFM2D_CFG_H_
#define VP10_INV_TXFM2D_CFG_H_
#include "vp10/common/vp10_inv_txfm1d.h"

//  ---------------- config inv_dct_dct_4 ----------------
static int8_t inv_shift_dct_dct_4[2] = {1, -5};
static int8_t inv_stage_range_col_dct_dct_4[4] = {17, 17, 16, 16};
static int8_t inv_stage_range_row_dct_dct_4[4] = {16, 16, 16, 16};
static int8_t inv_cos_bit_col_dct_dct_4[4] = {15, 15, 15, 15};
static int8_t inv_cos_bit_row_dct_dct_4[4] = {15, 15, 15, 15};

static const TXFM_2D_CFG inv_txfm_2d_cfg_dct_dct_4 = {
    .txfm_size = 4,
    .stage_num_col = 4,
    .stage_num_row = 4,

    .shift = inv_shift_dct_dct_4,
    .stage_range_col = inv_stage_range_col_dct_dct_4,
    .stage_range_row = inv_stage_range_row_dct_dct_4,
    .cos_bit_col = inv_cos_bit_col_dct_dct_4,
    .cos_bit_row = inv_cos_bit_row_dct_dct_4,
    .txfm_func_col = vp10_idct4_new,
    .txfm_func_row = vp10_idct4_new};

//  ---------------- config inv_dct_dct_8 ----------------
static int8_t inv_shift_dct_dct_8[2] = {0, -5};
static int8_t inv_stage_range_col_dct_dct_8[6] = {17, 17, 17, 17, 16, 16};
static int8_t inv_stage_range_row_dct_dct_8[6] = {17, 17, 17, 17, 17, 17};
static int8_t inv_cos_bit_col_dct_dct_8[6] = {15, 15, 15, 15, 15, 15};
static int8_t inv_cos_bit_row_dct_dct_8[6] = {15, 15, 15, 15, 15, 15};

static const TXFM_2D_CFG inv_txfm_2d_cfg_dct_dct_8 = {
    .txfm_size = 8,
    .stage_num_col = 6,
    .stage_num_row = 6,

    .shift = inv_shift_dct_dct_8,
    .stage_range_col = inv_stage_range_col_dct_dct_8,
    .stage_range_row = inv_stage_range_row_dct_dct_8,
    .cos_bit_col = inv_cos_bit_col_dct_dct_8,
    .cos_bit_row = inv_cos_bit_row_dct_dct_8,
    .txfm_func_col = vp10_idct8_new,
    .txfm_func_row = vp10_idct8_new};

//  ---------------- config inv_dct_dct_16 ----------------
static int8_t inv_shift_dct_dct_16[2] = {0, -6};
static int8_t inv_stage_range_col_dct_dct_16[8] = {18, 18, 18, 18,
                                                   18, 18, 17, 17};
static int8_t inv_stage_range_row_dct_dct_16[8] = {18, 18, 18, 18,
                                                   18, 18, 18, 18};
static int8_t inv_cos_bit_col_dct_dct_16[8] = {14, 14, 14, 14, 14, 14, 14, 15};
static int8_t inv_cos_bit_row_dct_dct_16[8] = {14, 14, 14, 14, 14, 14, 14, 14};

static const TXFM_2D_CFG inv_txfm_2d_cfg_dct_dct_16 = {
    .txfm_size = 16,
    .stage_num_col = 8,
    .stage_num_row = 8,

    .shift = inv_shift_dct_dct_16,
    .stage_range_col = inv_stage_range_col_dct_dct_16,
    .stage_range_row = inv_stage_range_row_dct_dct_16,
    .cos_bit_col = inv_cos_bit_col_dct_dct_16,
    .cos_bit_row = inv_cos_bit_row_dct_dct_16,
    .txfm_func_col = vp10_idct16_new,
    .txfm_func_row = vp10_idct16_new};

//  ---------------- config inv_dct_dct_32 ----------------
static int8_t inv_shift_dct_dct_32[2] = {-1, -6};
static int8_t inv_stage_range_col_dct_dct_32[10] = {18, 18, 18, 18, 18,
                                                    18, 18, 18, 17, 17};
static int8_t inv_stage_range_row_dct_dct_32[10] = {19, 19, 19, 19, 19,
                                                    19, 19, 19, 19, 19};
static int8_t inv_cos_bit_col_dct_dct_32[10] = {14, 14, 14, 14, 14,
                                                14, 14, 14, 14, 15};
static int8_t inv_cos_bit_row_dct_dct_32[10] = {13, 13, 13, 13, 13,
                                                13, 13, 13, 13, 13};

static const TXFM_2D_CFG inv_txfm_2d_cfg_dct_dct_32 = {
    .txfm_size = 32,
    .stage_num_col = 10,
    .stage_num_row = 10,

    .shift = inv_shift_dct_dct_32,
    .stage_range_col = inv_stage_range_col_dct_dct_32,
    .stage_range_row = inv_stage_range_row_dct_dct_32,
    .cos_bit_col = inv_cos_bit_col_dct_dct_32,
    .cos_bit_row = inv_cos_bit_row_dct_dct_32,
    .txfm_func_col = vp10_idct32_new,
    .txfm_func_row = vp10_idct32_new};

//  ---------------- config inv_dct_adst_4 ----------------
static int8_t inv_shift_dct_adst_4[2] = {1, -5};
static int8_t inv_stage_range_col_dct_adst_4[4] = {17, 17, 16, 16};
static int8_t inv_stage_range_row_dct_adst_4[6] = {16, 16, 16, 16, 16, 16};
static int8_t inv_cos_bit_col_dct_adst_4[4] = {15, 15, 15, 15};
static int8_t inv_cos_bit_row_dct_adst_4[6] = {15, 15, 15, 15, 15, 15};

static const TXFM_2D_CFG inv_txfm_2d_cfg_dct_adst_4 = {
    .txfm_size = 4,
    .stage_num_col = 4,
    .stage_num_row = 6,

    .shift = inv_shift_dct_adst_4,
    .stage_range_col = inv_stage_range_col_dct_adst_4,
    .stage_range_row = inv_stage_range_row_dct_adst_4,
    .cos_bit_col = inv_cos_bit_col_dct_adst_4,
    .cos_bit_row = inv_cos_bit_row_dct_adst_4,
    .txfm_func_col = vp10_idct4_new,
    .txfm_func_row = vp10_iadst4_new};

//  ---------------- config inv_dct_adst_8 ----------------
static int8_t inv_shift_dct_adst_8[2] = {-1, -4};
static int8_t inv_stage_range_col_dct_adst_8[6] = {16, 16, 16, 16, 15, 15};
static int8_t inv_stage_range_row_dct_adst_8[8] = {17, 17, 17, 17,
                                                   17, 17, 17, 17};
static int8_t inv_cos_bit_col_dct_adst_8[6] = {15, 15, 15, 15, 15, 15};
static int8_t inv_cos_bit_row_dct_adst_8[8] = {15, 15, 15, 15, 15, 15, 15, 15};

static const TXFM_2D_CFG inv_txfm_2d_cfg_dct_adst_8 = {
    .txfm_size = 8,
    .stage_num_col = 6,
    .stage_num_row = 8,

    .shift = inv_shift_dct_adst_8,
    .stage_range_col = inv_stage_range_col_dct_adst_8,
    .stage_range_row = inv_stage_range_row_dct_adst_8,
    .cos_bit_col = inv_cos_bit_col_dct_adst_8,
    .cos_bit_row = inv_cos_bit_row_dct_adst_8,
    .txfm_func_col = vp10_idct8_new,
    .txfm_func_row = vp10_iadst8_new};

//  ---------------- config inv_dct_adst_16 ----------------
static int8_t inv_shift_dct_adst_16[2] = {1, -7};
static int8_t inv_stage_range_col_dct_adst_16[8] = {19, 19, 19, 19,
                                                    19, 19, 18, 18};
static int8_t inv_stage_range_row_dct_adst_16[10] = {18, 18, 18, 18, 18,
                                                     18, 18, 18, 18, 18};
static int8_t inv_cos_bit_col_dct_adst_16[8] = {13, 13, 13, 13, 13, 13, 13, 14};
static int8_t inv_cos_bit_row_dct_adst_16[10] = {14, 14, 14, 14, 14,
                                                 14, 14, 14, 14, 14};

static const TXFM_2D_CFG inv_txfm_2d_cfg_dct_adst_16 = {
    .txfm_size = 16,
    .stage_num_col = 8,
    .stage_num_row = 10,

    .shift = inv_shift_dct_adst_16,
    .stage_range_col = inv_stage_range_col_dct_adst_16,
    .stage_range_row = inv_stage_range_row_dct_adst_16,
    .cos_bit_col = inv_cos_bit_col_dct_adst_16,
    .cos_bit_row = inv_cos_bit_row_dct_adst_16,
    .txfm_func_col = vp10_idct16_new,
    .txfm_func_row = vp10_iadst16_new};

//  ---------------- config inv_dct_adst_32 ----------------
static int8_t inv_shift_dct_adst_32[2] = {-1, -6};
static int8_t inv_stage_range_col_dct_adst_32[10] = {18, 18, 18, 18, 18,
                                                     18, 18, 18, 17, 17};
static int8_t inv_stage_range_row_dct_adst_32[12] = {19, 19, 19, 19, 19, 19,
                                                     19, 19, 19, 19, 19, 19};
static int8_t inv_cos_bit_col_dct_adst_32[10] = {14, 14, 14, 14, 14,
                                                 14, 14, 14, 14, 15};
static int8_t inv_cos_bit_row_dct_adst_32[12] = {13, 13, 13, 13, 13, 13,
                                                 13, 13, 13, 13, 13, 13};

static const TXFM_2D_CFG inv_txfm_2d_cfg_dct_adst_32 = {
    .txfm_size = 32,
    .stage_num_col = 10,
    .stage_num_row = 12,

    .shift = inv_shift_dct_adst_32,
    .stage_range_col = inv_stage_range_col_dct_adst_32,
    .stage_range_row = inv_stage_range_row_dct_adst_32,
    .cos_bit_col = inv_cos_bit_col_dct_adst_32,
    .cos_bit_row = inv_cos_bit_row_dct_adst_32,
    .txfm_func_col = vp10_idct32_new,
    .txfm_func_row = vp10_iadst32_new};

#endif  // VP10_INV_TXFM2D_CFG_H_
