Disassembly Listing for myRPCdevLCDproj
Generated From:
C:/Users/rfischer/MPLABXProjects/myRPCdevLCDproj/dist/default/production/myRPCdevLCDproj.production.elf
May 2, 2016 9:33:30 AM

---  C:/Users/rfischer/MPLABXProjects/myRPCdevLCDproj/myRPCdevLCDproj/USART_driver/msgserials.c  --------
1:             //
2:             //  MODULE   : msgserials.c
3:             //  PROJECT  : 
4:             //  VERSION  :
5:             //  AUTHOR   : RGF
6:             //  WORKDATE : APRIL 2016
7:             //
8:             //
9:             //  *****************   REFERENCE INFO      *************************
10:            //
11:            //
12:            //  ***************** END OF REFERENCE INFO *************************
13:            //
14:            
15:            #include <xc.h>
16:            #include <p18f46k22.h>
17:            
18:            #include <stdio.h>
19:            #include <stdlib.h>
20:            #include <stdint.h>
21:            
22:            #include <plib/delays.h>
23:            #include <plib/usart.h>
24:            
25:            #include "Initialize_MCU/configMCU.h"
26:            #include "Initialize_MCU/initialization.h"
27:            #include "Initialize_MCU/myDELAYS.h"
28:            
29:            #include "msgserials.h"
30:            
31:            extern byte bdum;
32:            extern word idum;
33:             
34:            extern char hbuf[17];
35:            extern char sbuf[17];
36:            
37:            /*  ************************************************************************
38:             *  **********   Serial communication functions   **************************
39:             *  ************************************************************************
40:             *
41:             *   "btoa()" is "binary to ascii" .... INPUT: bdum
42:             *   "htoa()" is "hex to ascii" ....... INPUT: idum
43:             *   "crlf()" is "carriage return line feed" ...
44:             *
45:             *   .....  */
46:            
47:            void btoa(void){
48:            	unsigned char btemp;
49:            
50:            	btemp = bdum & 0x80;
51:            	sbuf[0] = hbuf[0];    /* Most signif bit */
52:            	if (btemp == 0x80) sbuf[0] = hbuf[1];
53:            
54:            	btemp = bdum & 0x40;
55:            	sbuf[1] = hbuf[0];
56:            	if (btemp == 0x40) sbuf[1] = hbuf[1];
57:            
58:            	btemp = bdum & 0x20;
59:            	sbuf[2] = hbuf[0];
60:            	if (btemp == 0x20) sbuf[2] = hbuf[1];
61:            
62:            	btemp = bdum & 0x10;
63:            	sbuf[3] = hbuf[0];
64:            	if (btemp == 0x10) sbuf[3] = hbuf[1];
65:            
66:            	btemp = bdum & 0x08;
67:            	sbuf[4] = hbuf[0];
68:            	if (btemp == 0x08) sbuf[4] = hbuf[1];
69:            
70:            	btemp = bdum & 0x04;
71:            	sbuf[5] = hbuf[0];
72:            	if (btemp == 0x04) sbuf[5] = hbuf[1];
73:            
74:            	btemp = bdum & 0x02;
75:            	sbuf[6] = hbuf[0];
76:            	if (btemp == 0x02) sbuf[6] = hbuf[1];
77:            
78:            	btemp = bdum & 0x01;
79:            	sbuf[7] = hbuf[0];
80:            	if (btemp == 0x01) sbuf[7] = hbuf[1];
81:            
82:            	sbuf[8] = 0;
83:            }
84:            
85:            void htoa(void){                  /* Hex to ascii ... null terminated string */
86:            	bdum = (unsigned char) (idum >> 12);    /* Result in "sbuf" ....         */
87:            	sbuf[0] = hbuf[bdum];
88:                idum = idum & 0x0FFF;
89:            	bdum = (unsigned char) (idum >> 8);
90:            	sbuf[1] = hbuf[bdum];
91:                idum = idum & 0x00FF;
92:                bdum = (unsigned char) (idum >> 4);
93:                sbuf[2] = hbuf[bdum];
94:                idum = idum & 0x000F;
95:                bdum = (unsigned char) idum;
96:                sbuf[3] = hbuf[bdum];
97:                sbuf[4] = 0;
98:            }
99:            
100:           void bytetohex(void){
101:           	char btemp;
102:           
103:           	btemp = bdum >> 4;         /* Result in "sbuf" ....         */
104:           	sbuf[0] = hbuf[btemp];
105:               btemp = bdum & 0x0F;
106:           	sbuf[1] = hbuf[btemp];
107:           	sbuf[2] = 0;
108:           }
109:           
110:           // ...............................................................
111:           
112:           void crlf_print(void){
113:               putrs1USART("\n\r");
11B0  0E1A     MOVLW 0x1A
11B2  EC99     CALL 0x1132, 0
11B4  F008     NOP
114:               Nop();
11B6  F000     NOP
115:               Nop();
11B8  F000     NOP
116:           }
11BA  0012     RETURN 0
11BC  8EF2     BSF INTCON, 7, ACCESS
117:           
118:           void id_print(void){    /* ****  INITIAL ID MESSAGE ****** */
119:           	crlf_print();
110E  ECD8     CALL 0x11B0, 0
1110  F008     NOP
120:           	crlf_print();
1112  ECD8     CALL 0x11B0, 0
1114  F008     NOP
121:           //
122:           	Nop();
1116  F000     NOP
123:           	Nop();
1118  F000     NOP
124:           	Nop();
111A  F000     NOP
125:           //
126:               putrs1USART("*** USART1 19200 BAUD ***\n\r");
111C  0E01     MOVLW 0x1
111E  EC99     CALL 0x1132, 0
1120  F008     NOP
127:           	crlf_print();
1122  ECD8     CALL 0x11B0, 0
1124  F008     NOP
128:           	Nop();
1126  F000     NOP
129:           	Nop();
1128  F000     NOP
130:           	Nop();
112A  F000     NOP
131:           	Nop();
112C  F000     NOP
132:           	Nop();
112E  F000     NOP
133:           }
1130  0012     RETURN 0
134:           
135:           // REMINDER about using USART2 instead of USART1 ....
136:           
137:           void menu(void){    
138:               crlf_print();
139:               putrs1USART("*** MENU  *** \n\r\a");
140:               Nop();
141:               Nop();
142:           } 
143:           
144:           
145:           //  ...............................................
146:           //  ......   END of "msgserials.c"   ..............
147:           //  ...............................................
148:           
---  C:/Users/rfischer/MPLABXProjects/myRPCdevLCDproj/myRPCdevLCDproj/Initialize_MCU/initialization.c  --
1:             //
2:             //  PIC18F46K22 MCU ........................
3:             //
4:             //  MODULE   : initialization.c
5:             //
6:             
7:             #include <xc.h>
8:             #include <p18f46k22.h>
9:             
10:            #include <stdio.h>
11:            #include <stdlib.h>
12:            #include <stdint.h>
13:            
14:            #include <plib\delays.h>
15:            #include <plib\usart.h>
16:            #include <plib\pconfig.h>
17:            
18:            #include "initialization.h"
19:            
20:            extern byte bdum;
21:            extern word idum;
22:            
23:            
24:            /* ****************   FUNCTIONS BEGIN HERE    ******************** */
25:            
26:            // ENABLE interrupts .....
27:            
28:            void intrENAB(void){
29:            	INTCONbits.GIEH = 1;    /* Enable all interrupts ......  */
11BC  8EF2     BSF INTCON, 7, ACCESS
30:                INTCONbits.GIEL = 1;
11BE  8CF2     BSF INTCON, 6, ACCESS
31:            	Nop();
11C0  F000     NOP
32:            	Nop();
11C2  F000     NOP
33:            }
11C4  0012     RETURN 0
11C6  FFFF     NOP
34:            
35:            void intrDISAB(void){
36:            	INTCONbits.GIEH = 0;    /* DISABLE all interrupts ......  */
37:                INTCONbits.GIEL = 0;
38:            	Nop();
39:            	Nop();
40:            }
41:            
42:            // ******* PORT PIN INIT's ..................
43:            
44:            void init_ports(void){
45:                LATA = 0;           /* Set the byte ... Microchip uses "0b" prefix
10D8  6A89     CLRF LATA, ACCESS
46:                                       to set binary values.  See the C Compiler
47:                                       User's Guide page 16 for language specifics.    */
48:            
49:                TRISA = 0b11011111; /* RA7 and R6 CER RES (OPTIONAL) ... OTHERS INPUTS */
10DA  0EDF     MOVLW 0xDF
10DC  6E92     MOVWF TRISA, ACCESS
50:            //  CLKI CLKO CUST1 FEEDENC  PWRSENSV(AN3) EDSPOT(AN2) ICM(AN1) IFM(AN0)
51:            //
52:                LATB = 0;            /* Configure PORT B pins ........................ */
10DE  6A8A     CLRF LATB, ACCESS
53:                TRISB = 0b11111111;  /* ICD pins, motor drives, interrupt inputs ..... */
10E0  6893     SETF TRISB, ACCESS
54:            //  PGD(RB7)    PGC(RB6)      TP43(RB5)          CUTHOME(RB4) 
55:            //  SWEDS(RB3)  CHSNSR(RB2)   INTRCM(RB1/INT1)   SSW(RB0/INT0)
56:            //
57:                LATC = 0;
10E2  6A8B     CLRF LATC, ACCESS
58:                TRISC = 0b11111001;
10E4  0EF9     MOVLW 0xF9
10E6  6E94     MOVWF TRISC, ACCESS
59:            /* RC7(RX)         RC6(TX)             RC5(RESET PB)        RC4(FOOTSW)
60:             * RC3(EOW_SNSRV)  RC2(P1A - PWM OUT)  RC1(P2A - 1HDRIVE)   RC0(TP38/T1CKI) ... */
61:            
62:            	LATD = 0x03;
10E8  0E03     MOVLW 0x3
10EA  6E8C     MOVWF LATD, ACCESS
63:            	TRISD = 0b11110000;
10EC  0EF0     MOVLW 0xF0
10EE  6E95     MOVWF TRISD, ACCESS
64:            // RD7   RD6   SPDSELECT(RD5)
65:            //
66:            	LATE = 0;
10F0  6A8D     CLRF LATE, ACCESS
67:            	TRISE = 0b11111000;
10F2  0EF8     MOVLW 0xF8
10F4  6E96     MOVWF TRISE, ACCESS
68:            //
69:            // Set "analog select bits" ....
70:            //   1 = Dig inp bufr disabled
71:            //   0 = Dig inp bufr enabled
72:            //
73:            	ANSELA = 0x0F;    ANSELB = 0; 
10F6  0E0F     MOVLW 0xF
10F8  010F     MOVLB 0xF
10FA  6F38     MOVWF 0x38, BANKED
10FC  6B39     CLRF 0x39, BANKED
74:                ANSELC = 0x08;    ANSELD = 0;   ANSELE = 0;
10FE  0E08     MOVLW 0x8
1100  6F3A     MOVWF 0x3A, BANKED
1102  6B3B     CLRF 0x3B, BANKED
1104  6B3C     CLRF 0x3C, BANKED
75:            	Nop();
1106  F000     NOP
76:            	Nop();
1108  F000     NOP
77:            	Nop();
110A  F000     NOP
78:            }
110C  0012     RETURN 0
79:            
80:            /* *** END of PORT INIT ....... */
81:            
82:            /* *** TIMER INITIALIZATION *** */
83:            
84:            //
85:            //  TIMER 0 is 16 bit ...
86:            //  TIMER 1 is 8 bit ....
87:            //
88:            
89:            // *** INIT USART1 *************
90:            
91:            void initUSARTS(void){
92:            /*  USART config ...
93:             *  ( See datasheet of PIC18F26K22 ...... )
94:             *
95:             *  BAUD RATE : 19200 
96:             *
97:             *  Parameters:
98:             *
99:             *  ............................ */
100:           //
101:               BAUDCON1bits.BRG16 = 1;
1156  86B8     BSF BAUDCON1, 3, ACCESS
102:               Open1USART( USART_TX_INT_OFF &
103:                            USART_RX_INT_ON &
104:                          USART_ASYNCH_MODE &
105:                            USART_EIGHT_BIT &
106:                            USART_SINGLE_RX &
107:                            USART_BRGH_HIGH &
108:            		         USART_ADDEN_OFF, 207);    /* 19200 baud */
1158  6A02     CLRF 0x2, ACCESS
115A  0ECF     MOVLW 0xCF
115C  6E01     MOVWF __pcstackCOMRAM, ACCESS
115E  0E54     MOVLW 0x54
1160  EC47     CALL 0x108E, 0
1162  F008     NOP
109:           // 				  USART_ADDEN_OFF, 259);  
110:           //
111:           //    BAUDCON1bits.DTRXP = 1;  // Rx data is "inverted" ... Default is zero ....
112:               Nop();
1164  F000     NOP
113:               Nop();
1166  F000     NOP
114:           //
115:           //  Initialize character reception...................
116:           //
117:               RCSTA1bits.CREN = 1;    // Enable reception .....
1168  88AB     BSF RCSTA1, 4, ACCESS
118:               RCSTA2bits.CREN = 1;    // Enable reception .....
116A  8871     BSF RCSTA2, 4, ACCESS
119:           	Nop();
116C  F000     NOP
120:           	Nop();
116E  F000     NOP
121:           	Nop();
1170  F000     NOP
122:           }
1172  0012     RETURN 0
123:           
124:           
125:           void init(void){
126:               Nop();
1042  F000     NOP
127:           	Nop();
1044  F000     NOP
128:           // *********** OSCCON and OSCTUNE at default of reset ......................
129:           //    OSCCON = 0b01100111;   // 8 MHZ int osc ... (Same as 18F2321 original) 
130:           //    OSCCON = 0b00110111;   // 1 MHZ int osc .... 
131:           	Nop();
1046  F000     NOP
132:           	Nop();
1048  F000     NOP
133:           //
134:           // OSCCON2 and OSCTUNE at default of reset ....
135:           //
136:               init_ports();
104A  EC6C     CALL 0x10D8, 0
104C  F008     NOP
137:           //
138:               initUSARTS();
104E  ECAB     CALL 0x1156, 0
1050  F008     NOP
139:               Nop();
1052  F000     NOP
140:               Nop();
1054  F000     NOP
141:           //
142:           
143:           /* ********************************************************* */
144:           
145:           /* ****     Enable/disable global interrupts   ************* */
146:           
147:           /* ****   INTO and INT1 are external hardware  ************* */
148:           
149:           /* ****       TIMER 0 and TIMER 1              ************* */
150:           
151:           /* ********************************************************* */
152:           
153:           	INTCON2bits.TMR0IP = 0; /* TIMER 0 is low priority int   */
1056  94F1     BCF INTCON2, 2, ACCESS
154:               IPR1bits.TMR1IP = 1;    /* TIMER 1 is high priority int  */
1058  809F     BSF IPR1, 0, ACCESS
155:           /* *** NOTE: Fixed in hardware, INT 0 is high priority int   */
156:               INTCON3bits.INT1IP = 1; /* INT 1 is high priority int    */
105A  8CF0     BSF INTCON3, 6, ACCESS
157:           
158:           	INTCONbits.TMR0IF = 0;  /* Clear TIMER 0 int flag bit    */
105C  94F2     BCF INTCON, 2, ACCESS
159:           	INTCONbits.TMR0IE = 1;  /* Enable TIMER 0 interrupt      */
105E  8AF2     BSF INTCON, 5, ACCESS
160:           	T0CONbits.TMR0ON = 1;   /* Turn TIMER 0 ON               */
1060  8ED5     BSF T0CON, 7, ACCESS
161:           
162:           	PIR1bits.TMR1IF = 0;    /* Timer 1 ON                    */
1062  909E     BCF PIR1, 0, ACCESS
163:           	PIE1bits.TMR1IE = 1;    /*                               */
1064  809D     BSF PIE1, 0, ACCESS
164:           	T1CONbits.TMR1ON = 1;   /*                               */
1066  80CD     BSF T1CON, 0, ACCESS
165:           
166:           //	  INTCONbits.INT0IF = 0;
167:           //	  INTCONbits.INT0IE = 1;  /* SSW int                     */
168:            
169:               INTCON3bits.INT1IF = 0; // Clear flag bit
1068  90F0     BCF INTCON3, 0, ACCESS
170:               INTCON3bits.INT1IE = 0; /* Cut motor over current int    */
106A  96F0     BCF INTCON3, 3, ACCESS
171:           //
172:           //	  IPR1bits.ADIP = 0;      /* A/D conv is low priority int  */
173:           //    PIE1bits.ADIE = 0;      /* A/D int is OFF .............  */	
174:           //
175:           	RCONbits.IPEN = 1;      /* Int priority levels enable    */
106C  8ED0     BSF RCON, 7, ACCESS
176:           //
177:           //  Serial comm int config bits ............................
178:           //
179:               IPR1bits.RC1IP = 0;     /* LOW priority  ............... */
106E  9A9F     BCF IPR1, 5, ACCESS
180:               PIE1bits.RC1IE = 1;     /* Enable USART1 interrupt ..... */
1070  8A9D     BSF PIE1, 5, ACCESS
181:               PIR1bits.RC1IF = 0;     /* Clear flag bit .............. */
1072  9A9E     BCF PIR1, 5, ACCESS
182:           //	
183:           	IPR3bits.RC2IP = 0;     /* LOW priority  ............... */
1074  9AA5     BCF IPR3, 5, ACCESS
184:           	PIE3bits.RC2IE = 1;
1076  8AA3     BSF PIE3, 5, ACCESS
185:           	PIR3bits.RC2IF = 0;
1078  9AA4     BCF PIR3, 5, ACCESS
186:           //
187:               intrENAB();             /* Enable all interrupts ......  */
107A  ECDE     CALL 0x11BC, 0
107C  F008     NOP
188:           	Nop();
107E  F000     NOP
189:           	Nop();
1080  F000     NOP
190:           
191:           /* **********************************************************************
192:            * *****************      MASTER OUTPUT ENABLE         ******************
193:            * ********************************************************************** */
194:           
195:           	Nop();
1082  F000     NOP
196:               Nop();
1084  F000     NOP
197:           	Nop();
1086  F000     NOP
198:           	Nop();
1088  F000     NOP
199:           	Nop();
108A  F000     NOP
200:           }
108C  0012     RETURN 0
201:           
202:           /*
203:            *
204:            * ************************************************************************
205:            * ****************                           *****************************
206:            * ****************    END OF INIT FUNCTION   *****************************
207:            * ****************                           *****************************
208:            * ************************************************************************ */
209:           
---  C:/Users/rfischer/MPLABXProjects/myRPCdevLCDproj/main.c  -------------------------------------------
1:             /*
2:              * File:   main.c
3:              * 
4:              * PLATFORM:  MicroChip MPLAB X IDE v3.26
5:              * 
6:              * Author: R G Fischer
7:              * EMAIL:  rfischer@rpcelectronics.com
8:              *
9:              * WORKDATE:  MAY 2016
10:             * 
11:             * PURPOSE:  CONTROL and demo LCD ( 20 x 4 )
12:             *           RTC module and serial comm via USB interface.
13:             *           ( APPLIANCE or test system foundation ... )
14:             * 
15:             */
16:            
17:            #include <xc.h>
18:            #include <pic18f46k22.h>
19:            #include <stdio.h>
20:            #include <stdlib.h>
21:            #include <stdint.h>
22:            
23:            #include <plib/delays.h>
24:            #include <plib/usart.h>
25:            
26:            #include "Initialize_MCU/configMCU.h"
27:            #include "Initialize_MCU/initialization.h"
28:            #include "Initialize_MCU/myDELAYS.h"
29:            
30:            #include "LCD_driver/LCD_20x4_drvrs.h"
31:            #include "USART_driver/msgserials.h"
32:            
33:            
34:            // *** GLOBAL VAR declarations ...........................
35:            
36:            byte bdum @ 0x0100;              /* Gen purpose "byte" var ................... */
37:            word idum;                       /* Gen purpose "word" var ... */
38:            
39:            byte hbuf[17] = { "0123456789ABCDEF" };
40:            byte sbuf[17] = { "0123456789ABCDEF" };
41:            // #pragma idata
42:            
43:            // *** END of GLOBAL VAR declarations ....................
44:            
45:            //
46:            // INTERRUPTS .....
47:            //
48:            
49:            
50:            // ***********************************************
51:            // *** LOCAL ("main.c") subroutines here .........
52:            
53:            
54:            
55:            // *** END of LOCAL subroutines ..................
56:            // ...............................................
57:            
58:            // ************************************************************
59:            // **************   MAIN / START   ****************************
60:            // ************************************************************
61:            
62:            void main(void) {
63:                init();
1174  EC21     CALL 0x1042, 0
1176  F008     NOP
64:                id_print();
1178  EC87     CALL 0x110E, 0
117A  F008     NOP
65:                Nop();
117C  F000     NOP
66:                Nop();
117E  F000     NOP
67:                Nop();
1180  F000     NOP
68:                Nop();
1182  F000     NOP
69:                Nop();
1184  F000     NOP
70:            //
71:                while(1){
72:                   putrs1USART("*** ROGER *** \n\r\a"); 
1186  0E1D     MOVLW 0x1D
1188  EC99     CALL 0x1132, 0
118A  F008     NOP
118C  D7FA     BRA 0x1182
73:                   Nop();
74:                   Nop();  
75:                }
76:            //
77:            //    
78:                return;
79:            }
---  C:/Program Files (x86)/Microchip/xc8/v1.37/sources/pic18/plib/USART/u1write.c  ---------------------
1:             #include <p18cxxx.h>
2:             #include <usart.h>
3:             
4:             /********************************************************************
5:             *    Function Name:  Write1USART                                     *
6:             *    Return Value:   none                                           *
7:             *    Parameters:     data: data to transmit                         *
8:             *    Description:    This routine transmits a byte out the USART1.   *
9:             ********************************************************************/
10:            #if defined (AUSART_V2) || defined (EAUSART_V6)|| defined (EAUSART_V7) ||\
11:                defined (EAUSART_V8) || defined (EAUSART_V9) || defined (EAUSART_V10) ||\
12:            	defined (EAUSART_V11) || defined (EAUSART_V11_1) || defined (EAUSART_V12)
13:            
14:            void Write1USART(char data)
118E  6E01     MOVWF __pcstackCOMRAM, ACCESS
15:            {
16:              if(TXSTA1bits.TX9)  // 9-bit mode?
1190  ACAC     BTFSS TXSTA1, 6, ACCESS
1192  D003     BRA 0x119A
17:              {
18:                TXSTA1bits.TX9D = 0;       // Set the TX9D bit according to the
1194  90AC     BCF TXSTA1, 0, ACCESS
19:                if(USART1_Status.TX_NINE)  // USART1 Tx 9th bit in status reg
1196  B204     BTFSC USART1_Status, 1, ACCESS
20:                  TXSTA1bits.TX9D = 1;
1198  80AC     BSF TXSTA1, 0, ACCESS
21:              }
22:            
23:              TXREG1 = data;      // Write the data byte to the USART2
119A  C001     MOVFF __pcstackCOMRAM, TXREG1
119C  FFAD     NOP
24:            }
119E  0012     RETURN 0
11A0  6A04     CLRF USART1_Status, ACCESS
25:            #endif
---  C:/Program Files (x86)/Microchip/xc8/v1.37/sources/pic18/plib/USART/u1putrs.c  ---------------------
1:             #include <p18cxxx.h>
2:             #include <usart.h>
3:             
4:             /**********************************************************************
5:             *    Function Name:  putrs1USART                                       *
6:             *    Return Value:   void                                             *
7:             *    Parameters:     data: pointer to string of data                  *
8:             *    Description:    This routine transmits a string of characters    *
9:             *                    in ROM to the USART1 including the null.          *
10:            **********************************************************************/
11:            #if defined (AUSART_V2) || defined (EAUSART_V6)|| defined (EAUSART_V7) ||\
12:                defined (EAUSART_V8) || defined (EAUSART_V9) || defined (EAUSART_V10) ||\
13:            	defined (EAUSART_V11) || defined (EAUSART_V11_1) || defined (EAUSART_V12)
14:            
15:            void putrs1USART(const char *data)
1132  6E03     MOVWF config, ACCESS
16:            {
17:              do
18:              {  // Transmit a byte
19:                while(Busy1USART());
1134  A2AC     BTFSS TXSTA1, 1, ACCESS
1136  D7FE     BRA 0x1134
20:                putc1USART(*data);
1138  C003     MOVFF config, TBLPTR
113A  FFF6     NOP
113C  0008     TBLRD*
113E  50F5     MOVF TABLAT, W, ACCESS
1140  ECC7     CALL 0x118E, 0
1142  F008     NOP
21:              } while( *data++ );
1144  2A03     INCF config, F, ACCESS
1146  0403     DECF config, W, ACCESS
1148  6E02     MOVWF 0x2, ACCESS
114A  C002     MOVFF 0x2, TBLPTR
114C  FFF6     NOP
114E  0008     TBLRD*
1150  50F5     MOVF TABLAT, W, ACCESS
1152  E1F0     BNZ 0x1134
22:            }
1154  0012     RETURN 0
1156  86B8     BSF BAUDCON1, 3, ACCESS
23:            
24:            #endif
---  C:/Program Files (x86)/Microchip/xc8/v1.37/sources/pic18/plib/USART/u1open.c  ----------------------
1:             #include <p18cxxx.h>
2:             #include <usart.h>
3:             
4:             #ifndef EAUSART_V12
5:             #define RC1IE RCIE
6:             #define TX1IE TXIE
7:             #endif
8:             
9:             /********************************************************************
10:            *    Function Name:  Open1USART                                      *
11:            *    Return Value:   void                                            *
12:            *    Parameters:     config: bit definitions to configure USART1     *
13:            *                    spbrg: baudrate value for register SPBRG1       *
14:            *    Description:    This routine first resets the USART1 regs       *
15:            *                    to the POR state. It then configures the        *
16:            *                    USART1 for interrupts, synch/async, 8/9-bit,    *
17:            *                    sync slave/master and single/cont. rx.          *
18:            *    Notes:          The bit definitions for config can be found     * 
19:            *                    in the usart.h file.                            *
20:            ********************************************************************/
21:            #if defined (AUSART_V2) 
22:            
23:            void Open1USART( unsigned char config, unsigned int spbrg)
24:            {
25:              TXSTA1 = 0;          // Reset USART registers to POR state
26:              RCSTA1 = 0;
27:             
28:              if(config&0x01)      // Sync or async operation
29:                TXSTA1bits.SYNC = 1;
30:            
31:              if(config&0x02)      // 8- or 9-bit mode
32:              {
33:                TXSTA1bits.TX9 = 1;	
34:                RCSTA1bits.RX9 = 1;
35:              }
36:            
37:              if(config&0x04)      // Master or Slave (sync only)
38:                TXSTA1bits.CSRC = 1;
39:            
40:              if(config&0x08)      // Continuous or single reception
41:                RCSTA1bits.CREN = 1;
42:              else
43:                RCSTA1bits.SREN = 1;
44:            
45:              if(config&0x10)      // Baud rate select (asychronous mode only)
46:                TXSTA1bits.BRGH = 1;
47:              else
48:                TXSTA1bits.BRGH = 0;
49:            
50:              if(config&0x40)      // Interrupt on receipt
51:                PIE1bits.RC1IE = 1;
52:              else
53:                PIE1bits.RC1IE = 0;
54:            
55:              if(config&0x80)      // Interrupt on transmission
56:                PIE1bits.TX1IE = 1;
57:              else
58:                PIE1bits.TX1IE = 0;
59:            
60:              SPBRG1 = spbrg;       // Write baudrate to SPBRG
61:              
62:              TXSTA1bits.TXEN = 1;  // Enable transmitter
63:              RCSTA1bits.SPEN = 1;  // Enable receiver
64:            	TRISCbits.TRISC6 = 0;TRISCbits.TRISC7 = 1; 
65:            	if(TXSTA1bits.SYNC && !TXSTA1bits.CSRC)	//synchronous  slave mode
66:            		TRISCbits.TRISC6 = 1;
67:            }
68:            
69:            #elif  defined (EAUSART_V6) || defined (EAUSART_V7) || defined (EAUSART_V8) ||\
70:                   defined (EAUSART_V9) || defined (EAUSART_V10)
71:            
72:            void Open1USART( unsigned char config, unsigned int spbrg)
73:            {
74:              TXSTA1 = 0;          // Reset USART registers to POR state
75:              RCSTA1 = 0;
76:             
77:              if(config&0x01)      // Sync or async operation
78:                TXSTA1bits.SYNC = 1;
79:            
80:              if(config&0x02)      // 8- or 9-bit mode
81:              {
82:                TXSTA1bits.TX9 = 1;	
83:                RCSTA1bits.RX9 = 1;
84:              }
85:            
86:              if(config&0x04)      // Master or Slave (sync only)
87:                TXSTA1bits.CSRC = 1;
88:            
89:              if(config&0x08)      // Continuous or single reception
90:                RCSTA1bits.CREN = 1;
91:              else
92:                RCSTA1bits.SREN = 1;
93:            
94:              if(config&0x10)      // Baud rate select (asychronous mode only)
95:                TXSTA1bits.BRGH = 1;
96:              
97:              if(config&0x20)      // Address Detect Enable
98:                RCSTA1bits.ADDEN = 1;
99:               
100:             
101:             if(config&0x40)      // Interrupt on receipt
102:               PIE1bits.RC1IE = 1;
103:             else
104:               PIE1bits.RC1IE = 0;
105:           
106:             if(config&0x80)      // Interrupt on transmission
107:               PIE1bits.TX1IE = 1;
108:             else
109:               PIE1bits.TX1IE = 0;
110:           
111:             SPBRG1 = spbrg;       // Write baudrate to SPBRG1
112:             SPBRGH1 = spbrg >> 8; // For 16-bit baud rate generation
113:           
114:             TXSTA1bits.TXEN = 1;  // Enable transmitter
115:             RCSTA1bits.SPEN = 1;  // Enable receiver
116:             TRISCbits.TRISC6 = 0;
117:             TRISCbits.TRISC7 = 1; 
118:             if(TXSTA1bits.SYNC && !TXSTA1bits.CSRC)	//synchronous  slave mode
119:           		TRISCbits.TRISC6 = 1;
120:           }
121:           
122:           #elif  defined (EAUSART_V11) || defined (EAUSART_V11_1) || defined (EAUSART_V12)
123:           
124:           void Open1USART( unsigned char config, unsigned int spbrg)
108E  6E03     MOVWF config, ACCESS
125:           {
126:             TXSTA1 = 0;          // Reset USART registers to POR state
1090  6AAC     CLRF TXSTA1, ACCESS
127:             RCSTA1 = 0;
1092  6AAB     CLRF RCSTA1, ACCESS
128:            
129:             if(config&0x01)      // Sync or async operation
1094  B003     BTFSC config, 0, ACCESS
130:               TXSTA1bits.SYNC = 1;
1096  88AC     BSF TXSTA1, 4, ACCESS
131:           
132:             if(config&0x02)      // 8- or 9-bit mode
1098  A203     BTFSS config, 1, ACCESS
109A  D002     BRA 0x10A0
133:             {
134:               TXSTA1bits.TX9 = 1;	
109C  8CAC     BSF TXSTA1, 6, ACCESS
135:               RCSTA1bits.RX9 = 1;
109E  8CAB     BSF RCSTA1, 6, ACCESS
136:             }
137:           
138:             if(config&0x04)      // Master or Slave (sync only)
10A0  B403     BTFSC config, 2, ACCESS
139:               TXSTA1bits.CSRC = 1;
10A2  8EAC     BSF TXSTA1, 7, ACCESS
140:           
141:             if(config&0x08)      // Continuous or single reception
10A4  A603     BTFSS config, 3, ACCESS
10A6  D002     BRA 0x10AC
142:               RCSTA1bits.CREN = 1;
10A8  88AB     BSF RCSTA1, 4, ACCESS
10AA  D001     BRA 0x10AE
143:             else
144:               RCSTA1bits.SREN = 1;
10AC  8AAB     BSF RCSTA1, 5, ACCESS
145:           
146:             if(config&0x10)      // Baud rate select (asychronous mode only)
10AE  B803     BTFSC config, 4, ACCESS
147:               TXSTA1bits.BRGH = 1;
10B0  84AC     BSF TXSTA1, 2, ACCESS
148:             
149:             if(config&0x20)      // Address Detect Enable
10B2  BA03     BTFSC config, 5, ACCESS
150:               RCSTA1bits.ADDEN = 1;
10B4  86AB     BSF RCSTA1, 3, ACCESS
151:           	
152:             // SENDB (asychronous mode only)  - need to be added
153:             
154:             if(config&0x40)      // Interrupt on receipt
10B6  AC03     BTFSS config, 6, ACCESS
10B8  D002     BRA 0x10BE
155:           	PIE1bits.RC1IE = 1;
10BA  8A9D     BSF PIE1, 5, ACCESS
10BC  D001     BRA 0x10C0
156:             else
157:               PIE1bits.RC1IE = 0;
10BE  9A9D     BCF PIE1, 5, ACCESS
158:           
159:             if(config&0x80)      // Interrupt on transmission
10C0  AE03     BTFSS config, 7, ACCESS
10C2  D002     BRA 0x10C8
160:               PIE1bits.TX1IE = 1;
10C4  889D     BSF PIE1, 4, ACCESS
10C6  D001     BRA 0x10CA
161:             else
162:               PIE1bits.TX1IE = 0;
10C8  989D     BCF PIE1, 4, ACCESS
163:           
164:             SPBRG1 = spbrg;       // Write baudrate to SPBRG1
10CA  C001     MOVFF __pcstackCOMRAM, SPBRG1
10CC  FFAF     NOP
165:             SPBRGH1 = spbrg >> 8; // For 16-bit baud rate generation
10CE  C002     MOVFF 0x2, SPBRGH1
10D0  FFB0     NOP
166:           
167:             TXSTA1bits.TXEN = 1;  // Enable transmitter
10D2  8AAC     BSF TXSTA1, 5, ACCESS
168:             RCSTA1bits.SPEN = 1;  // Enable receiver  
10D4  8EAB     BSF RCSTA1, 7, ACCESS
169:           }
10D6  0012     RETURN 0
10D8  6A89     CLRF LATA, ACCESS
170:           #endif
---  C:/Program Files (x86)/Microchip/xc8/v1.37/include/pic18f46k22.h  ----------------------------------
1:             // Version 1.37
2:             // Generated 11/03/2016 GMT
3:             
4:             /*
5:              * Copyright Â© 2016, Microchip Technology Inc. and its subsidiaries ("Microchip")
6:              * All rights reserved.
7:              * 
8:              * This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
9:              * 
10:             * Redistribution and use in source and binary forms, with or without modification, are
11:             * permitted provided that the following conditions are met:
12:             * 
13:             *     1. Redistributions of source code must retain the above copyright notice, this list of
14:             *        conditions and the following disclaimer.
15:             * 
16:             *     2. Redistributions in binary form must reproduce the above copyright notice, this list
17:             *        of conditions and the following disclaimer in the documentation and/or other
18:             *        materials provided with the distribution.
19:             * 
20:             *     3. Microchip's name may not be used to endorse or promote products derived from this
21:             *        software without specific prior written permission.
22:             * 
23:             * THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
24:             * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
25:             * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
26:             * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
27:             * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
28:             * INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
29:             * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
30:             * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
31:             *  */
32:            
33:            #ifndef _PIC18F46K22_H_
34:            #define _PIC18F46K22_H_
35:            
36:            /*
37:             * C Header file for the Microchip PIC Microcontroller
38:             * PIC18F46K22
39:             *  */
40:            #ifndef __XC8
41:            #warning Header file pic18f46k22.h included directly. Use #include <xc.h> instead.
42:            #endif
43:            
44:            /*
45:             * Register Definitions
46:             *  */
47:            
48:            // Register: ANSELA
49:            extern volatile unsigned char           ANSELA              @ 0xF38;
50:            #ifndef _LIB_BUILD
51:            asm("ANSELA equ 0F38h");
52:            #endif
53:            // bitfield definitions
54:            typedef union {
55:                struct {
56:                    unsigned ANSA0                  :1;
57:                    unsigned ANSA1                  :1;
58:                    unsigned ANSA2                  :1;
59:                    unsigned ANSA3                  :1;
60:                    unsigned                        :1;
61:                    unsigned ANSA5                  :1;
62:                };
63:            } ANSELAbits_t;
64:            extern volatile ANSELAbits_t ANSELAbits @ 0xF38;
65:            // bitfield macros
66:            #define _ANSELA_ANSA0_POSN                                  0x0
67:            #define _ANSELA_ANSA0_POSITION                              0x0
68:            #define _ANSELA_ANSA0_SIZE                                  0x1
69:            #define _ANSELA_ANSA0_LENGTH                                0x1
70:            #define _ANSELA_ANSA0_MASK                                  0x1
71:            #define _ANSELA_ANSA1_POSN                                  0x1
72:            #define _ANSELA_ANSA1_POSITION                              0x1
73:            #define _ANSELA_ANSA1_SIZE                                  0x1
74:            #define _ANSELA_ANSA1_LENGTH                                0x1
75:            #define _ANSELA_ANSA1_MASK                                  0x2
76:            #define _ANSELA_ANSA2_POSN                                  0x2
77:            #define _ANSELA_ANSA2_POSITION                              0x2
78:            #define _ANSELA_ANSA2_SIZE                                  0x1
79:            #define _ANSELA_ANSA2_LENGTH                                0x1
80:            #define _ANSELA_ANSA2_MASK                                  0x4
81:            #define _ANSELA_ANSA3_POSN                                  0x3
82:            #define _ANSELA_ANSA3_POSITION                              0x3
83:            #define _ANSELA_ANSA3_SIZE                                  0x1
84:            #define _ANSELA_ANSA3_LENGTH                                0x1
85:            #define _ANSELA_ANSA3_MASK                                  0x8
86:            #define _ANSELA_ANSA5_POSN                                  0x5
87:            #define _ANSELA_ANSA5_POSITION                              0x5
88:            #define _ANSELA_ANSA5_SIZE                                  0x1
89:            #define _ANSELA_ANSA5_LENGTH                                0x1
90:            #define _ANSELA_ANSA5_MASK                                  0x20
91:            
92:            // Register: ANSELB
93:            extern volatile unsigned char           ANSELB              @ 0xF39;
94:            #ifndef _LIB_BUILD
95:            asm("ANSELB equ 0F39h");
96:            #endif
97:            // bitfield definitions
98:            typedef union {
99:                struct {
100:                   unsigned ANSB0                  :1;
101:                   unsigned ANSB1                  :1;
102:                   unsigned ANSB2                  :1;
103:                   unsigned ANSB3                  :1;
104:                   unsigned ANSB4                  :1;
105:                   unsigned ANSB5                  :1;
106:               };
107:           } ANSELBbits_t;
108:           extern volatile ANSELBbits_t ANSELBbits @ 0xF39;
109:           // bitfield macros
110:           #define _ANSELB_ANSB0_POSN                                  0x0
111:           #define _ANSELB_ANSB0_POSITION                              0x0
112:           #define _ANSELB_ANSB0_SIZE                                  0x1
113:           #define _ANSELB_ANSB0_LENGTH                                0x1
114:           #define _ANSELB_ANSB0_MASK                                  0x1
115:           #define _ANSELB_ANSB1_POSN                                  0x1
116:           #define _ANSELB_ANSB1_POSITION                              0x1
117:           #define _ANSELB_ANSB1_SIZE                                  0x1
118:           #define _ANSELB_ANSB1_LENGTH                                0x1
119:           #define _ANSELB_ANSB1_MASK                                  0x2
120:           #define _ANSELB_ANSB2_POSN                                  0x2
121:           #define _ANSELB_ANSB2_POSITION                              0x2
122:           #define _ANSELB_ANSB2_SIZE                                  0x1
123:           #define _ANSELB_ANSB2_LENGTH                                0x1
124:           #define _ANSELB_ANSB2_MASK                                  0x4
125:           #define _ANSELB_ANSB3_POSN                                  0x3
126:           #define _ANSELB_ANSB3_POSITION                              0x3
127:           #define _ANSELB_ANSB3_SIZE                                  0x1
128:           #define _ANSELB_ANSB3_LENGTH                                0x1
129:           #define _ANSELB_ANSB3_MASK                                  0x8
130:           #define _ANSELB_ANSB4_POSN                                  0x4
131:           #define _ANSELB_ANSB4_POSITION                              0x4
132:           #define _ANSELB_ANSB4_SIZE                                  0x1
133:           #define _ANSELB_ANSB4_LENGTH                                0x1
134:           #define _ANSELB_ANSB4_MASK                                  0x10
135:           #define _ANSELB_ANSB5_POSN                                  0x5
136:           #define _ANSELB_ANSB5_POSITION                              0x5
137:           #define _ANSELB_ANSB5_SIZE                                  0x1
138:           #define _ANSELB_ANSB5_LENGTH                                0x1
139:           #define _ANSELB_ANSB5_MASK                                  0x20
140:           
141:           // Register: ANSELC
142:           extern volatile unsigned char           ANSELC              @ 0xF3A;
143:           #ifndef _LIB_BUILD
144:           asm("ANSELC equ 0F3Ah");
145:           #endif
146:           // bitfield definitions
147:           typedef union {
148:               struct {
149:                   unsigned                        :2;
150:                   unsigned ANSC2                  :1;
151:                   unsigned ANSC3                  :1;
152:                   unsigned ANSC4                  :1;
153:                   unsigned ANSC5                  :1;
154:                   unsigned ANSC6                  :1;
155:                   unsigned ANSC7                  :1;
156:               };
157:           } ANSELCbits_t;
158:           extern volatile ANSELCbits_t ANSELCbits @ 0xF3A;
159:           // bitfield macros
160:           #define _ANSELC_ANSC2_POSN                                  0x2
161:           #define _ANSELC_ANSC2_POSITION                              0x2
162:           #define _ANSELC_ANSC2_SIZE                                  0x1
163:           #define _ANSELC_ANSC2_LENGTH                                0x1
164:           #define _ANSELC_ANSC2_MASK                                  0x4
165:           #define _ANSELC_ANSC3_POSN                                  0x3
166:           #define _ANSELC_ANSC3_POSITION                              0x3
167:           #define _ANSELC_ANSC3_SIZE                                  0x1
168:           #define _ANSELC_ANSC3_LENGTH                                0x1
169:           #define _ANSELC_ANSC3_MASK                                  0x8
170:           #define _ANSELC_ANSC4_POSN                                  0x4
171:           #define _ANSELC_ANSC4_POSITION                              0x4
172:           #define _ANSELC_ANSC4_SIZE                                  0x1
173:           #define _ANSELC_ANSC4_LENGTH                                0x1
174:           #define _ANSELC_ANSC4_MASK                                  0x10
175:           #define _ANSELC_ANSC5_POSN                                  0x5
176:           #define _ANSELC_ANSC5_POSITION                              0x5
177:           #define _ANSELC_ANSC5_SIZE                                  0x1
178:           #define _ANSELC_ANSC5_LENGTH                                0x1
179:           #define _ANSELC_ANSC5_MASK                                  0x20
180:           #define _ANSELC_ANSC6_POSN                                  0x6
181:           #define _ANSELC_ANSC6_POSITION                              0x6
182:           #define _ANSELC_ANSC6_SIZE                                  0x1
183:           #define _ANSELC_ANSC6_LENGTH                                0x1
184:           #define _ANSELC_ANSC6_MASK                                  0x40
185:           #define _ANSELC_ANSC7_POSN                                  0x7
186:           #define _ANSELC_ANSC7_POSITION                              0x7
187:           #define _ANSELC_ANSC7_SIZE                                  0x1
188:           #define _ANSELC_ANSC7_LENGTH                                0x1
189:           #define _ANSELC_ANSC7_MASK                                  0x80
190:           
191:           // Register: ANSELD
192:           extern volatile unsigned char           ANSELD              @ 0xF3B;
193:           #ifndef _LIB_BUILD
194:           asm("ANSELD equ 0F3Bh");
195:           #endif
196:           // bitfield definitions
197:           typedef union {
198:               struct {
199:                   unsigned ANSD0                  :1;
200:                   unsigned ANSD1                  :1;
201:                   unsigned ANSD2                  :1;
202:                   unsigned ANSD3                  :1;
203:                   unsigned ANSD4                  :1;
204:                   unsigned ANSD5                  :1;
205:                   unsigned ANSD6                  :1;
206:                   unsigned ANSD7                  :1;
207:               };
208:           } ANSELDbits_t;
209:           extern volatile ANSELDbits_t ANSELDbits @ 0xF3B;
210:           // bitfield macros
211:           #define _ANSELD_ANSD0_POSN                                  0x0
212:           #define _ANSELD_ANSD0_POSITION                              0x0
213:           #define _ANSELD_ANSD0_SIZE                                  0x1
214:           #define _ANSELD_ANSD0_LENGTH                                0x1
215:           #define _ANSELD_ANSD0_MASK                                  0x1
216:           #define _ANSELD_ANSD1_POSN                                  0x1
217:           #define _ANSELD_ANSD1_POSITION                              0x1
218:           #define _ANSELD_ANSD1_SIZE                                  0x1
219:           #define _ANSELD_ANSD1_LENGTH                                0x1
220:           #define _ANSELD_ANSD1_MASK                                  0x2
221:           #define _ANSELD_ANSD2_POSN                                  0x2
222:           #define _ANSELD_ANSD2_POSITION                              0x2
223:           #define _ANSELD_ANSD2_SIZE                                  0x1
224:           #define _ANSELD_ANSD2_LENGTH                                0x1
225:           #define _ANSELD_ANSD2_MASK                                  0x4
226:           #define _ANSELD_ANSD3_POSN                                  0x3
227:           #define _ANSELD_ANSD3_POSITION                              0x3
228:           #define _ANSELD_ANSD3_SIZE                                  0x1
229:           #define _ANSELD_ANSD3_LENGTH                                0x1
230:           #define _ANSELD_ANSD3_MASK                                  0x8
231:           #define _ANSELD_ANSD4_POSN                                  0x4
232:           #define _ANSELD_ANSD4_POSITION                              0x4
233:           #define _ANSELD_ANSD4_SIZE                                  0x1
234:           #define _ANSELD_ANSD4_LENGTH                                0x1
235:           #define _ANSELD_ANSD4_MASK                                  0x10
236:           #define _ANSELD_ANSD5_POSN                                  0x5
237:           #define _ANSELD_ANSD5_POSITION                              0x5
238:           #define _ANSELD_ANSD5_SIZE                                  0x1
239:           #define _ANSELD_ANSD5_LENGTH                                0x1
240:           #define _ANSELD_ANSD5_MASK                                  0x20
241:           #define _ANSELD_ANSD6_POSN                                  0x6
242:           #define _ANSELD_ANSD6_POSITION                              0x6
243:           #define _ANSELD_ANSD6_SIZE                                  0x1
244:           #define _ANSELD_ANSD6_LENGTH                                0x1
245:           #define _ANSELD_ANSD6_MASK                                  0x40
246:           #define _ANSELD_ANSD7_POSN                                  0x7
247:           #define _ANSELD_ANSD7_POSITION                              0x7
248:           #define _ANSELD_ANSD7_SIZE                                  0x1
249:           #define _ANSELD_ANSD7_LENGTH                                0x1
250:           #define _ANSELD_ANSD7_MASK                                  0x80
251:           
252:           // Register: ANSELE
253:           extern volatile unsigned char           ANSELE              @ 0xF3C;
254:           #ifndef _LIB_BUILD
255:           asm("ANSELE equ 0F3Ch");
256:           #endif
257:           // bitfield definitions
258:           typedef union {
259:               struct {
260:                   unsigned ANSE0                  :1;
261:                   unsigned ANSE1                  :1;
262:                   unsigned ANSE2                  :1;
263:               };
264:           } ANSELEbits_t;
265:           extern volatile ANSELEbits_t ANSELEbits @ 0xF3C;
266:           // bitfield macros
267:           #define _ANSELE_ANSE0_POSN                                  0x0
268:           #define _ANSELE_ANSE0_POSITION                              0x0
269:           #define _ANSELE_ANSE0_SIZE                                  0x1
270:           #define _ANSELE_ANSE0_LENGTH                                0x1
271:           #define _ANSELE_ANSE0_MASK                                  0x1
272:           #define _ANSELE_ANSE1_POSN                                  0x1
273:           #define _ANSELE_ANSE1_POSITION                              0x1
274:           #define _ANSELE_ANSE1_SIZE                                  0x1
275:           #define _ANSELE_ANSE1_LENGTH                                0x1
276:           #define _ANSELE_ANSE1_MASK                                  0x2
277:           #define _ANSELE_ANSE2_POSN                                  0x2
278:           #define _ANSELE_ANSE2_POSITION                              0x2
279:           #define _ANSELE_ANSE2_SIZE                                  0x1
280:           #define _ANSELE_ANSE2_LENGTH                                0x1
281:           #define _ANSELE_ANSE2_MASK                                  0x4
282:           
283:           // Register: PMD2
284:           extern volatile unsigned char           PMD2                @ 0xF3D;
285:           #ifndef _LIB_BUILD
286:           asm("PMD2 equ 0F3Dh");
287:           #endif
288:           // bitfield definitions
289:           typedef union {
290:               struct {
291:                   unsigned ADCMD                  :1;
292:                   unsigned CMP1MD                 :1;
293:                   unsigned CMP2MD                 :1;
294:                   unsigned CTMUMD                 :1;
295:               };
296:           } PMD2bits_t;
297:           extern volatile PMD2bits_t PMD2bits @ 0xF3D;
298:           // bitfield macros
299:           #define _PMD2_ADCMD_POSN                                    0x0
300:           #define _PMD2_ADCMD_POSITION                                0x0
301:           #define _PMD2_ADCMD_SIZE                                    0x1
302:           #define _PMD2_ADCMD_LENGTH                                  0x1
303:           #define _PMD2_ADCMD_MASK                                    0x1
304:           #define _PMD2_CMP1MD_POSN                                   0x1
305:           #define _PMD2_CMP1MD_POSITION                               0x1
306:           #define _PMD2_CMP1MD_SIZE                                   0x1
307:           #define _PMD2_CMP1MD_LENGTH                                 0x1
308:           #define _PMD2_CMP1MD_MASK                                   0x2
309:           #define _PMD2_CMP2MD_POSN                                   0x2
310:           #define _PMD2_CMP2MD_POSITION                               0x2
311:           #define _PMD2_CMP2MD_SIZE                                   0x1
312:           #define _PMD2_CMP2MD_LENGTH                                 0x1
313:           #define _PMD2_CMP2MD_MASK                                   0x4
314:           #define _PMD2_CTMUMD_POSN                                   0x3
315:           #define _PMD2_CTMUMD_POSITION                               0x3
316:           #define _PMD2_CTMUMD_SIZE                                   0x1
317:           #define _PMD2_CTMUMD_LENGTH                                 0x1
318:           #define _PMD2_CTMUMD_MASK                                   0x8
319:           
320:           // Register: PMD1
321:           extern volatile unsigned char           PMD1                @ 0xF3E;
322:           #ifndef _LIB_BUILD
323:           asm("PMD1 equ 0F3Eh");
324:           #endif
325:           // bitfield definitions
326:           typedef union {
327:               struct {
328:                   unsigned CCP1MD                 :1;
329:                   unsigned CCP2MD                 :1;
330:                   unsigned CCP3MD                 :1;
331:                   unsigned CCP4MD                 :1;
332:                   unsigned CCP5MD                 :1;
333:                   unsigned                        :1;
334:                   unsigned MSSP1MD                :1;
335:                   unsigned MSSP2MD                :1;
336:               };
337:               struct {
338:                   unsigned EMBMD                  :1;
339:               };
340:           } PMD1bits_t;
341:           extern volatile PMD1bits_t PMD1bits @ 0xF3E;
342:           // bitfield macros
343:           #define _PMD1_CCP1MD_POSN                                   0x0
344:           #define _PMD1_CCP1MD_POSITION                               0x0
345:           #define _PMD1_CCP1MD_SIZE                                   0x1
346:           #define _PMD1_CCP1MD_LENGTH                                 0x1
347:           #define _PMD1_CCP1MD_MASK                                   0x1
348:           #define _PMD1_CCP2MD_POSN                                   0x1
349:           #define _PMD1_CCP2MD_POSITION                               0x1
350:           #define _PMD1_CCP2MD_SIZE                                   0x1
351:           #define _PMD1_CCP2MD_LENGTH                                 0x1
352:           #define _PMD1_CCP2MD_MASK                                   0x2
353:           #define _PMD1_CCP3MD_POSN                                   0x2
354:           #define _PMD1_CCP3MD_POSITION                               0x2
355:           #define _PMD1_CCP3MD_SIZE                                   0x1
356:           #define _PMD1_CCP3MD_LENGTH                                 0x1
357:           #define _PMD1_CCP3MD_MASK                                   0x4
358:           #define _PMD1_CCP4MD_POSN                                   0x3
359:           #define _PMD1_CCP4MD_POSITION                               0x3
360:           #define _PMD1_CCP4MD_SIZE                                   0x1
361:           #define _PMD1_CCP4MD_LENGTH                                 0x1
362:           #define _PMD1_CCP4MD_MASK                                   0x8
363:           #define _PMD1_CCP5MD_POSN                                   0x4
364:           #define _PMD1_CCP5MD_POSITION                               0x4
365:           #define _PMD1_CCP5MD_SIZE                                   0x1
366:           #define _PMD1_CCP5MD_LENGTH                                 0x1
367:           #define _PMD1_CCP5MD_MASK                                   0x10
368:           #define _PMD1_MSSP1MD_POSN                                  0x6
369:           #define _PMD1_MSSP1MD_POSITION                              0x6
370:           #define _PMD1_MSSP1MD_SIZE                                  0x1
371:           #define _PMD1_MSSP1MD_LENGTH                                0x1
372:           #define _PMD1_MSSP1MD_MASK                                  0x40
373:           #define _PMD1_MSSP2MD_POSN                                  0x7
374:           #define _PMD1_MSSP2MD_POSITION                              0x7
375:           #define _PMD1_MSSP2MD_SIZE                                  0x1
376:           #define _PMD1_MSSP2MD_LENGTH                                0x1
377:           #define _PMD1_MSSP2MD_MASK                                  0x80
378:           #define _PMD1_EMBMD_POSN                                    0x0
379:           #define _PMD1_EMBMD_POSITION                                0x0
380:           #define _PMD1_EMBMD_SIZE                                    0x1
381:           #define _PMD1_EMBMD_LENGTH                                  0x1
382:           #define _PMD1_EMBMD_MASK                                    0x1
383:           
384:           // Register: PMD0
385:           extern volatile unsigned char           PMD0                @ 0xF3F;
386:           #ifndef _LIB_BUILD
387:           asm("PMD0 equ 0F3Fh");
388:           #endif
389:           // bitfield definitions
390:           typedef union {
391:               struct {
392:                   unsigned TMR1MD                 :1;
393:                   unsigned TMR2MD                 :1;
394:                   unsigned TMR3MD                 :1;
395:                   unsigned TMR4MD                 :1;
396:                   unsigned TMR5MD                 :1;
397:                   unsigned TMR6MD                 :1;
398:                   unsigned UART1MD                :1;
399:                   unsigned UART2MD                :1;
400:               };
401:               struct {
402:                   unsigned                        :1;
403:                   unsigned SPI1MD                 :1;
404:               };
405:               struct {
406:                   unsigned                        :2;
407:                   unsigned SPI2MD                 :1;
408:               };
409:           } PMD0bits_t;
410:           extern volatile PMD0bits_t PMD0bits @ 0xF3F;
411:           // bitfield macros
412:           #define _PMD0_TMR1MD_POSN                                   0x0
413:           #define _PMD0_TMR1MD_POSITION                               0x0
414:           #define _PMD0_TMR1MD_SIZE                                   0x1
415:           #define _PMD0_TMR1MD_LENGTH                                 0x1
416:           #define _PMD0_TMR1MD_MASK                                   0x1
417:           #define _PMD0_TMR2MD_POSN                                   0x1
418:           #define _PMD0_TMR2MD_POSITION                               0x1
419:           #define _PMD0_TMR2MD_SIZE                                   0x1
420:           #define _PMD0_TMR2MD_LENGTH                                 0x1
421:           #define _PMD0_TMR2MD_MASK                                   0x2
422:           #define _PMD0_TMR3MD_POSN                                   0x2
423:           #define _PMD0_TMR3MD_POSITION                               0x2
424:           #define _PMD0_TMR3MD_SIZE                                   0x1
425:           #define _PMD0_TMR3MD_LENGTH                                 0x1
426:           #define _PMD0_TMR3MD_MASK                                   0x4
427:           #define _PMD0_TMR4MD_POSN                                   0x3
428:           #define _PMD0_TMR4MD_POSITION                               0x3
429:           #define _PMD0_TMR4MD_SIZE                                   0x1
430:           #define _PMD0_TMR4MD_LENGTH                                 0x1
431:           #define _PMD0_TMR4MD_MASK                                   0x8
432:           #define _PMD0_TMR5MD_POSN                                   0x4
433:           #define _PMD0_TMR5MD_POSITION                               0x4
434:           #define _PMD0_TMR5MD_SIZE                                   0x1
435:           #define _PMD0_TMR5MD_LENGTH                                 0x1
436:           #define _PMD0_TMR5MD_MASK                                   0x10
437:           #define _PMD0_TMR6MD_POSN                                   0x5
438:           #define _PMD0_TMR6MD_POSITION                               0x5
439:           #define _PMD0_TMR6MD_SIZE                                   0x1
440:           #define _PMD0_TMR6MD_LENGTH                                 0x1
441:           #define _PMD0_TMR6MD_MASK                                   0x20
442:           #define _PMD0_UART1MD_POSN                                  0x6
443:           #define _PMD0_UART1MD_POSITION                              0x6
444:           #define _PMD0_UART1MD_SIZE                                  0x1
445:           #define _PMD0_UART1MD_LENGTH                                0x1
446:           #define _PMD0_UART1MD_MASK                                  0x40
447:           #define _PMD0_UART2MD_POSN                                  0x7
448:           #define _PMD0_UART2MD_POSITION                              0x7
449:           #define _PMD0_UART2MD_SIZE                                  0x1
450:           #define _PMD0_UART2MD_LENGTH                                0x1
451:           #define _PMD0_UART2MD_MASK                                  0x80
452:           #define _PMD0_SPI1MD_POSN                                   0x1
453:           #define _PMD0_SPI1MD_POSITION                               0x1
454:           #define _PMD0_SPI1MD_SIZE                                   0x1
455:           #define _PMD0_SPI1MD_LENGTH                                 0x1
456:           #define _PMD0_SPI1MD_MASK                                   0x2
457:           #define _PMD0_SPI2MD_POSN                                   0x2
458:           #define _PMD0_SPI2MD_POSITION                               0x2
459:           #define _PMD0_SPI2MD_SIZE                                   0x1
460:           #define _PMD0_SPI2MD_LENGTH                                 0x1
461:           #define _PMD0_SPI2MD_MASK                                   0x4
462:           
463:           // Register: VREFCON2
464:           extern volatile unsigned char           VREFCON2            @ 0xF40;
465:           #ifndef _LIB_BUILD
466:           asm("VREFCON2 equ 0F40h");
467:           #endif
468:           // aliases
469:           extern volatile unsigned char           DACCON1             @ 0xF40;
470:           #ifndef _LIB_BUILD
471:           asm("DACCON1 equ 0F40h");
472:           #endif
473:           // bitfield definitions
474:           typedef union {
475:               struct {
476:                   unsigned DACR                   :5;
477:               };
478:               struct {
479:                   unsigned DACR0                  :1;
480:                   unsigned DACR1                  :1;
481:                   unsigned DACR2                  :1;
482:                   unsigned DACR3                  :1;
483:                   unsigned DACR4                  :1;
484:               };
485:           } VREFCON2bits_t;
486:           extern volatile VREFCON2bits_t VREFCON2bits @ 0xF40;
487:           // bitfield macros
488:           #define _VREFCON2_DACR_POSN                                 0x0
489:           #define _VREFCON2_DACR_POSITION                             0x0
490:           #define _VREFCON2_DACR_SIZE                                 0x5
491:           #define _VREFCON2_DACR_LENGTH                               0x5
492:           #define _VREFCON2_DACR_MASK                                 0x1F
493:           #define _VREFCON2_DACR0_POSN                                0x0
494:           #define _VREFCON2_DACR0_POSITION                            0x0
495:           #define _VREFCON2_DACR0_SIZE                                0x1
496:           #define _VREFCON2_DACR0_LENGTH                              0x1
497:           #define _VREFCON2_DACR0_MASK                                0x1
498:           #define _VREFCON2_DACR1_POSN                                0x1
499:           #define _VREFCON2_DACR1_POSITION                            0x1
500:           #define _VREFCON2_DACR1_SIZE                                0x1
501:           #define _VREFCON2_DACR1_LENGTH                              0x1
502:           #define _VREFCON2_DACR1_MASK                                0x2
503:           #define _VREFCON2_DACR2_POSN                                0x2
504:           #define _VREFCON2_DACR2_POSITION                            0x2
505:           #define _VREFCON2_DACR2_SIZE                                0x1
506:           #define _VREFCON2_DACR2_LENGTH                              0x1
507:           #define _VREFCON2_DACR2_MASK                                0x4
508:           #define _VREFCON2_DACR3_POSN                                0x3
509:           #define _VREFCON2_DACR3_POSITION                            0x3
510:           #define _VREFCON2_DACR3_SIZE                                0x1
511:           #define _VREFCON2_DACR3_LENGTH                              0x1
512:           #define _VREFCON2_DACR3_MASK                                0x8
513:           #define _VREFCON2_DACR4_POSN                                0x4
514:           #define _VREFCON2_DACR4_POSITION                            0x4
515:           #define _VREFCON2_DACR4_SIZE                                0x1
516:           #define _VREFCON2_DACR4_LENGTH                              0x1
517:           #define _VREFCON2_DACR4_MASK                                0x10
518:           // alias bitfield definitions
519:           typedef union {
520:               struct {
521:                   unsigned DACR                   :5;
522:               };
523:               struct {
524:                   unsigned DACR0                  :1;
525:                   unsigned DACR1                  :1;
526:                   unsigned DACR2                  :1;
527:                   unsigned DACR3                  :1;
528:                   unsigned DACR4                  :1;
529:               };
530:           } DACCON1bits_t;
531:           extern volatile DACCON1bits_t DACCON1bits @ 0xF40;
532:           // bitfield macros
533:           #define _DACCON1_DACR_POSN                                  0x0
534:           #define _DACCON1_DACR_POSITION                              0x0
535:           #define _DACCON1_DACR_SIZE                                  0x5
536:           #define _DACCON1_DACR_LENGTH                                0x5
537:           #define _DACCON1_DACR_MASK                                  0x1F
538:           #define _DACCON1_DACR0_POSN                                 0x0
539:           #define _DACCON1_DACR0_POSITION                             0x0
540:           #define _DACCON1_DACR0_SIZE                                 0x1
541:           #define _DACCON1_DACR0_LENGTH                               0x1
542:           #define _DACCON1_DACR0_MASK                                 0x1
543:           #define _DACCON1_DACR1_POSN                                 0x1
544:           #define _DACCON1_DACR1_POSITION                             0x1
545:           #define _DACCON1_DACR1_SIZE                                 0x1
546:           #define _DACCON1_DACR1_LENGTH                               0x1
547:           #define _DACCON1_DACR1_MASK                                 0x2
548:           #define _DACCON1_DACR2_POSN                                 0x2
549:           #define _DACCON1_DACR2_POSITION                             0x2
550:           #define _DACCON1_DACR2_SIZE                                 0x1
551:           #define _DACCON1_DACR2_LENGTH                               0x1
552:           #define _DACCON1_DACR2_MASK                                 0x4
553:           #define _DACCON1_DACR3_POSN                                 0x3
554:           #define _DACCON1_DACR3_POSITION                             0x3
555:           #define _DACCON1_DACR3_SIZE                                 0x1
556:           #define _DACCON1_DACR3_LENGTH                               0x1
557:           #define _DACCON1_DACR3_MASK                                 0x8
558:           #define _DACCON1_DACR4_POSN                                 0x4
559:           #define _DACCON1_DACR4_POSITION                             0x4
560:           #define _DACCON1_DACR4_SIZE                                 0x1
561:           #define _DACCON1_DACR4_LENGTH                               0x1
562:           #define _DACCON1_DACR4_MASK                                 0x10
563:           
564:           // Register: VREFCON1
565:           extern volatile unsigned char           VREFCON1            @ 0xF41;
566:           #ifndef _LIB_BUILD
567:           asm("VREFCON1 equ 0F41h");
568:           #endif
569:           // aliases
570:           extern volatile unsigned char           DACCON0             @ 0xF41;
571:           #ifndef _LIB_BUILD
572:           asm("DACCON0 equ 0F41h");
573:           #endif
574:           // bitfield definitions
575:           typedef union {
576:               struct {
577:                   unsigned DACNSS                 :1;
578:                   unsigned                        :1;
579:                   unsigned DACPSS                 :2;
580:                   unsigned                        :1;
581:                   unsigned DACOE                  :1;
582:                   unsigned DACLPS                 :1;
583:                   unsigned DACEN                  :1;
584:               };
585:               struct {
586:                   unsigned                        :2;
587:                   unsigned DACPSS0                :1;
588:                   unsigned DACPSS1                :1;
589:               };
590:           } VREFCON1bits_t;
591:           extern volatile VREFCON1bits_t VREFCON1bits @ 0xF41;
592:           // bitfield macros
593:           #define _VREFCON1_DACNSS_POSN                               0x0
594:           #define _VREFCON1_DACNSS_POSITION                           0x0
595:           #define _VREFCON1_DACNSS_SIZE                               0x1
596:           #define _VREFCON1_DACNSS_LENGTH                             0x1
597:           #define _VREFCON1_DACNSS_MASK                               0x1
598:           #define _VREFCON1_DACPSS_POSN                               0x2
599:           #define _VREFCON1_DACPSS_POSITION                           0x2
600:           #define _VREFCON1_DACPSS_SIZE                               0x2
601:           #define _VREFCON1_DACPSS_LENGTH                             0x2
602:           #define _VREFCON1_DACPSS_MASK                               0xC
603:           #define _VREFCON1_DACOE_POSN                                0x5
604:           #define _VREFCON1_DACOE_POSITION                            0x5
605:           #define _VREFCON1_DACOE_SIZE                                0x1
606:           #define _VREFCON1_DACOE_LENGTH                              0x1
607:           #define _VREFCON1_DACOE_MASK                                0x20
608:           #define _VREFCON1_DACLPS_POSN                               0x6
609:           #define _VREFCON1_DACLPS_POSITION                           0x6
610:           #define _VREFCON1_DACLPS_SIZE                               0x1
611:           #define _VREFCON1_DACLPS_LENGTH                             0x1
612:           #define _VREFCON1_DACLPS_MASK                               0x40
613:           #define _VREFCON1_DACEN_POSN                                0x7
614:           #define _VREFCON1_DACEN_POSITION                            0x7
615:           #define _VREFCON1_DACEN_SIZE                                0x1
616:           #define _VREFCON1_DACEN_LENGTH                              0x1
617:           #define _VREFCON1_DACEN_MASK                                0x80
618:           #define _VREFCON1_DACPSS0_POSN                              0x2
619:           #define _VREFCON1_DACPSS0_POSITION                          0x2
620:           #define _VREFCON1_DACPSS0_SIZE                              0x1
621:           #define _VREFCON1_DACPSS0_LENGTH                            0x1
622:           #define _VREFCON1_DACPSS0_MASK                              0x4
623:           #define _VREFCON1_DACPSS1_POSN                              0x3
624:           #define _VREFCON1_DACPSS1_POSITION                          0x3
625:           #define _VREFCON1_DACPSS1_SIZE                              0x1
626:           #define _VREFCON1_DACPSS1_LENGTH                            0x1
627:           #define _VREFCON1_DACPSS1_MASK                              0x8
628:           // alias bitfield definitions
629:           typedef union {
630:               struct {
631:                   unsigned DACNSS                 :1;
632:                   unsigned                        :1;
633:                   unsigned DACPSS                 :2;
634:                   unsigned                        :1;
635:                   unsigned DACOE                  :1;
636:                   unsigned DACLPS                 :1;
637:                   unsigned DACEN                  :1;
638:               };
639:               struct {
640:                   unsigned                        :2;
641:                   unsigned DACPSS0                :1;
642:                   unsigned DACPSS1                :1;
643:               };
644:           } DACCON0bits_t;
645:           extern volatile DACCON0bits_t DACCON0bits @ 0xF41;
646:           // bitfield macros
647:           #define _DACCON0_DACNSS_POSN                                0x0
648:           #define _DACCON0_DACNSS_POSITION                            0x0
649:           #define _DACCON0_DACNSS_SIZE                                0x1
650:           #define _DACCON0_DACNSS_LENGTH                              0x1
651:           #define _DACCON0_DACNSS_MASK                                0x1
652:           #define _DACCON0_DACPSS_POSN                                0x2
653:           #define _DACCON0_DACPSS_POSITION                            0x2
654:           #define _DACCON0_DACPSS_SIZE                                0x2
655:           #define _DACCON0_DACPSS_LENGTH                              0x2
656:           #define _DACCON0_DACPSS_MASK                                0xC
657:           #define _DACCON0_DACOE_POSN                                 0x5
658:           #define _DACCON0_DACOE_POSITION                             0x5
659:           #define _DACCON0_DACOE_SIZE                                 0x1
660:           #define _DACCON0_DACOE_LENGTH                               0x1
661:           #define _DACCON0_DACOE_MASK                                 0x20
662:           #define _DACCON0_DACLPS_POSN                                0x6
663:           #define _DACCON0_DACLPS_POSITION                            0x6
664:           #define _DACCON0_DACLPS_SIZE                                0x1
665:           #define _DACCON0_DACLPS_LENGTH                              0x1
666:           #define _DACCON0_DACLPS_MASK                                0x40
667:           #define _DACCON0_DACEN_POSN                                 0x7
668:           #define _DACCON0_DACEN_POSITION                             0x7
669:           #define _DACCON0_DACEN_SIZE                                 0x1
670:           #define _DACCON0_DACEN_LENGTH                               0x1
671:           #define _DACCON0_DACEN_MASK                                 0x80
672:           #define _DACCON0_DACPSS0_POSN                               0x2
673:           #define _DACCON0_DACPSS0_POSITION                           0x2
674:           #define _DACCON0_DACPSS0_SIZE                               0x1
675:           #define _DACCON0_DACPSS0_LENGTH                             0x1
676:           #define _DACCON0_DACPSS0_MASK                               0x4
677:           #define _DACCON0_DACPSS1_POSN                               0x3
678:           #define _DACCON0_DACPSS1_POSITION                           0x3
679:           #define _DACCON0_DACPSS1_SIZE                               0x1
680:           #define _DACCON0_DACPSS1_LENGTH                             0x1
681:           #define _DACCON0_DACPSS1_MASK                               0x8
682:           
683:           // Register: VREFCON0
684:           extern volatile unsigned char           VREFCON0            @ 0xF42;
685:           #ifndef _LIB_BUILD
686:           asm("VREFCON0 equ 0F42h");
687:           #endif
688:           // aliases
689:           extern volatile unsigned char           FVRCON              @ 0xF42;
690:           #ifndef _LIB_BUILD
691:           asm("FVRCON equ 0F42h");
692:           #endif
693:           // bitfield definitions
694:           typedef union {
695:               struct {
696:                   unsigned                        :4;
697:                   unsigned FVRS                   :2;
698:                   unsigned FVRST                  :1;
699:                   unsigned FVREN                  :1;
700:               };
701:               struct {
702:                   unsigned                        :4;
703:                   unsigned FVRS0                  :1;
704:                   unsigned FVRS1                  :1;
705:               };
706:           } VREFCON0bits_t;
707:           extern volatile VREFCON0bits_t VREFCON0bits @ 0xF42;
708:           // bitfield macros
709:           #define _VREFCON0_FVRS_POSN                                 0x4
710:           #define _VREFCON0_FVRS_POSITION                             0x4
711:           #define _VREFCON0_FVRS_SIZE                                 0x2
712:           #define _VREFCON0_FVRS_LENGTH                               0x2
713:           #define _VREFCON0_FVRS_MASK                                 0x30
714:           #define _VREFCON0_FVRST_POSN                                0x6
715:           #define _VREFCON0_FVRST_POSITION                            0x6
716:           #define _VREFCON0_FVRST_SIZE                                0x1
717:           #define _VREFCON0_FVRST_LENGTH                              0x1
718:           #define _VREFCON0_FVRST_MASK                                0x40
719:           #define _VREFCON0_FVREN_POSN                                0x7
720:           #define _VREFCON0_FVREN_POSITION                            0x7
721:           #define _VREFCON0_FVREN_SIZE                                0x1
722:           #define _VREFCON0_FVREN_LENGTH                              0x1
723:           #define _VREFCON0_FVREN_MASK                                0x80
724:           #define _VREFCON0_FVRS0_POSN                                0x4
725:           #define _VREFCON0_FVRS0_POSITION                            0x4
726:           #define _VREFCON0_FVRS0_SIZE                                0x1
727:           #define _VREFCON0_FVRS0_LENGTH                              0x1
728:           #define _VREFCON0_FVRS0_MASK                                0x10
729:           #define _VREFCON0_FVRS1_POSN                                0x5
730:           #define _VREFCON0_FVRS1_POSITION                            0x5
731:           #define _VREFCON0_FVRS1_SIZE                                0x1
732:           #define _VREFCON0_FVRS1_LENGTH                              0x1
733:           #define _VREFCON0_FVRS1_MASK                                0x20
734:           // alias bitfield definitions
735:           typedef union {
736:               struct {
737:                   unsigned                        :4;
738:                   unsigned FVRS                   :2;
739:                   unsigned FVRST                  :1;
740:                   unsigned FVREN                  :1;
741:               };
742:               struct {
743:                   unsigned                        :4;
744:                   unsigned FVRS0                  :1;
745:                   unsigned FVRS1                  :1;
746:               };
747:           } FVRCONbits_t;
748:           extern volatile FVRCONbits_t FVRCONbits @ 0xF42;
749:           // bitfield macros
750:           #define _FVRCON_FVRS_POSN                                   0x4
751:           #define _FVRCON_FVRS_POSITION                               0x4
752:           #define _FVRCON_FVRS_SIZE                                   0x2
753:           #define _FVRCON_FVRS_LENGTH                                 0x2
754:           #define _FVRCON_FVRS_MASK                                   0x30
755:           #define _FVRCON_FVRST_POSN                                  0x6
756:           #define _FVRCON_FVRST_POSITION                              0x6
757:           #define _FVRCON_FVRST_SIZE                                  0x1
758:           #define _FVRCON_FVRST_LENGTH                                0x1
759:           #define _FVRCON_FVRST_MASK                                  0x40
760:           #define _FVRCON_FVREN_POSN                                  0x7
761:           #define _FVRCON_FVREN_POSITION                              0x7
762:           #define _FVRCON_FVREN_SIZE                                  0x1
763:           #define _FVRCON_FVREN_LENGTH                                0x1
764:           #define _FVRCON_FVREN_MASK                                  0x80
765:           #define _FVRCON_FVRS0_POSN                                  0x4
766:           #define _FVRCON_FVRS0_POSITION                              0x4
767:           #define _FVRCON_FVRS0_SIZE                                  0x1
768:           #define _FVRCON_FVRS0_LENGTH                                0x1
769:           #define _FVRCON_FVRS0_MASK                                  0x10
770:           #define _FVRCON_FVRS1_POSN                                  0x5
771:           #define _FVRCON_FVRS1_POSITION                              0x5
772:           #define _FVRCON_FVRS1_SIZE                                  0x1
773:           #define _FVRCON_FVRS1_LENGTH                                0x1
774:           #define _FVRCON_FVRS1_MASK                                  0x20
775:           
776:           // Register: CTMUICON
777:           extern volatile unsigned char           CTMUICON            @ 0xF43;
778:           #ifndef _LIB_BUILD
779:           asm("CTMUICON equ 0F43h");
780:           #endif
781:           // aliases
782:           extern volatile unsigned char           CTMUICONH           @ 0xF43;
783:           #ifndef _LIB_BUILD
784:           asm("CTMUICONH equ 0F43h");
785:           #endif
786:           // bitfield definitions
787:           typedef union {
788:               struct {
789:                   unsigned IRNG                   :2;
790:                   unsigned ITRIM                  :6;
791:               };
792:               struct {
793:                   unsigned IRNG0                  :1;
794:                   unsigned IRNG1                  :1;
795:                   unsigned ITRIM0                 :1;
796:                   unsigned ITRIM1                 :1;
797:                   unsigned ITRIM2                 :1;
798:                   unsigned ITRIM3                 :1;
799:                   unsigned ITRIM4                 :1;
800:                   unsigned ITRIM5                 :1;
801:               };
802:           } CTMUICONbits_t;
803:           extern volatile CTMUICONbits_t CTMUICONbits @ 0xF43;
804:           // bitfield macros
805:           #define _CTMUICON_IRNG_POSN                                 0x0
806:           #define _CTMUICON_IRNG_POSITION                             0x0
807:           #define _CTMUICON_IRNG_SIZE                                 0x2
808:           #define _CTMUICON_IRNG_LENGTH                               0x2
809:           #define _CTMUICON_IRNG_MASK                                 0x3
810:           #define _CTMUICON_ITRIM_POSN                                0x2
811:           #define _CTMUICON_ITRIM_POSITION                            0x2
812:           #define _CTMUICON_ITRIM_SIZE                                0x6
813:           #define _CTMUICON_ITRIM_LENGTH                              0x6
814:           #define _CTMUICON_ITRIM_MASK                                0xFC
815:           #define _CTMUICON_IRNG0_POSN                                0x0
816:           #define _CTMUICON_IRNG0_POSITION                            0x0
817:           #define _CTMUICON_IRNG0_SIZE                                0x1
818:           #define _CTMUICON_IRNG0_LENGTH                              0x1
819:           #define _CTMUICON_IRNG0_MASK                                0x1
820:           #define _CTMUICON_IRNG1_POSN                                0x1
821:           #define _CTMUICON_IRNG1_POSITION                            0x1
822:           #define _CTMUICON_IRNG1_SIZE                                0x1
823:           #define _CTMUICON_IRNG1_LENGTH                              0x1
824:           #define _CTMUICON_IRNG1_MASK                                0x2
825:           #define _CTMUICON_ITRIM0_POSN                               0x2
826:           #define _CTMUICON_ITRIM0_POSITION                           0x2
827:           #define _CTMUICON_ITRIM0_SIZE                               0x1
828:           #define _CTMUICON_ITRIM0_LENGTH                             0x1
829:           #define _CTMUICON_ITRIM0_MASK                               0x4
830:           #define _CTMUICON_ITRIM1_POSN                               0x3
831:           #define _CTMUICON_ITRIM1_POSITION                           0x3
832:           #define _CTMUICON_ITRIM1_SIZE                               0x1
833:           #define _CTMUICON_ITRIM1_LENGTH                             0x1
834:           #define _CTMUICON_ITRIM1_MASK                               0x8
835:           #define _CTMUICON_ITRIM2_POSN                               0x4
836:           #define _CTMUICON_ITRIM2_POSITION                           0x4
837:           #define _CTMUICON_ITRIM2_SIZE                               0x1
838:           #define _CTMUICON_ITRIM2_LENGTH                             0x1
839:           #define _CTMUICON_ITRIM2_MASK                               0x10
840:           #define _CTMUICON_ITRIM3_POSN                               0x5
841:           #define _CTMUICON_ITRIM3_POSITION                           0x5
842:           #define _CTMUICON_ITRIM3_SIZE                               0x1
843:           #define _CTMUICON_ITRIM3_LENGTH                             0x1
844:           #define _CTMUICON_ITRIM3_MASK                               0x20
845:           #define _CTMUICON_ITRIM4_POSN                               0x6
846:           #define _CTMUICON_ITRIM4_POSITION                           0x6
847:           #define _CTMUICON_ITRIM4_SIZE                               0x1
848:           #define _CTMUICON_ITRIM4_LENGTH                             0x1
849:           #define _CTMUICON_ITRIM4_MASK                               0x40
850:           #define _CTMUICON_ITRIM5_POSN                               0x7
851:           #define _CTMUICON_ITRIM5_POSITION                           0x7
852:           #define _CTMUICON_ITRIM5_SIZE                               0x1
853:           #define _CTMUICON_ITRIM5_LENGTH                             0x1
854:           #define _CTMUICON_ITRIM5_MASK                               0x80
855:           // alias bitfield definitions
856:           typedef union {
857:               struct {
858:                   unsigned IRNG                   :2;
859:                   unsigned ITRIM                  :6;
860:               };
861:               struct {
862:                   unsigned IRNG0                  :1;
863:                   unsigned IRNG1                  :1;
864:                   unsigned ITRIM0                 :1;
865:                   unsigned ITRIM1                 :1;
866:                   unsigned ITRIM2                 :1;
867:                   unsigned ITRIM3                 :1;
868:                   unsigned ITRIM4                 :1;
869:                   unsigned ITRIM5                 :1;
870:               };
871:           } CTMUICONHbits_t;
872:           extern volatile CTMUICONHbits_t CTMUICONHbits @ 0xF43;
873:           // bitfield macros
874:           #define _CTMUICONH_IRNG_POSN                                0x0
875:           #define _CTMUICONH_IRNG_POSITION                            0x0
876:           #define _CTMUICONH_IRNG_SIZE                                0x2
877:           #define _CTMUICONH_IRNG_LENGTH                              0x2
878:           #define _CTMUICONH_IRNG_MASK                                0x3
879:           #define _CTMUICONH_ITRIM_POSN                               0x2
880:           #define _CTMUICONH_ITRIM_POSITION                           0x2
881:           #define _CTMUICONH_ITRIM_SIZE                               0x6
882:           #define _CTMUICONH_ITRIM_LENGTH                             0x6
883:           #define _CTMUICONH_ITRIM_MASK                               0xFC
884:           #define _CTMUICONH_IRNG0_POSN                               0x0
885:           #define _CTMUICONH_IRNG0_POSITION                           0x0
886:           #define _CTMUICONH_IRNG0_SIZE                               0x1
887:           #define _CTMUICONH_IRNG0_LENGTH                             0x1
888:           #define _CTMUICONH_IRNG0_MASK                               0x1
889:           #define _CTMUICONH_IRNG1_POSN                               0x1
890:           #define _CTMUICONH_IRNG1_POSITION                           0x1
891:           #define _CTMUICONH_IRNG1_SIZE                               0x1
892:           #define _CTMUICONH_IRNG1_LENGTH                             0x1
893:           #define _CTMUICONH_IRNG1_MASK                               0x2
894:           #define _CTMUICONH_ITRIM0_POSN                              0x2
895:           #define _CTMUICONH_ITRIM0_POSITION                          0x2
896:           #define _CTMUICONH_ITRIM0_SIZE                              0x1
897:           #define _CTMUICONH_ITRIM0_LENGTH                            0x1
898:           #define _CTMUICONH_ITRIM0_MASK                              0x4
899:           #define _CTMUICONH_ITRIM1_POSN                              0x3
900:           #define _CTMUICONH_ITRIM1_POSITION                          0x3
901:           #define _CTMUICONH_ITRIM1_SIZE                              0x1
902:           #define _CTMUICONH_ITRIM1_LENGTH                            0x1
903:           #define _CTMUICONH_ITRIM1_MASK                              0x8
904:           #define _CTMUICONH_ITRIM2_POSN                              0x4
905:           #define _CTMUICONH_ITRIM2_POSITION                          0x4
906:           #define _CTMUICONH_ITRIM2_SIZE                              0x1
907:           #define _CTMUICONH_ITRIM2_LENGTH                            0x1
908:           #define _CTMUICONH_ITRIM2_MASK                              0x10
909:           #define _CTMUICONH_ITRIM3_POSN                              0x5
910:           #define _CTMUICONH_ITRIM3_POSITION                          0x5
911:           #define _CTMUICONH_ITRIM3_SIZE                              0x1
912:           #define _CTMUICONH_ITRIM3_LENGTH                            0x1
913:           #define _CTMUICONH_ITRIM3_MASK                              0x20
914:           #define _CTMUICONH_ITRIM4_POSN                              0x6
915:           #define _CTMUICONH_ITRIM4_POSITION                          0x6
916:           #define _CTMUICONH_ITRIM4_SIZE                              0x1
917:           #define _CTMUICONH_ITRIM4_LENGTH                            0x1
918:           #define _CTMUICONH_ITRIM4_MASK                              0x40
919:           #define _CTMUICONH_ITRIM5_POSN                              0x7
920:           #define _CTMUICONH_ITRIM5_POSITION                          0x7
921:           #define _CTMUICONH_ITRIM5_SIZE                              0x1
922:           #define _CTMUICONH_ITRIM5_LENGTH                            0x1
923:           #define _CTMUICONH_ITRIM5_MASK                              0x80
924:           
925:           // Register: CTMUCONL
926:           extern volatile unsigned char           CTMUCONL            @ 0xF44;
927:           #ifndef _LIB_BUILD
928:           asm("CTMUCONL equ 0F44h");
929:           #endif
930:           // aliases
931:           extern volatile unsigned char           CTMUCON1            @ 0xF44;
932:           #ifndef _LIB_BUILD
933:           asm("CTMUCON1 equ 0F44h");
934:           #endif
935:           // bitfield definitions
936:           typedef union {
937:               struct {
938:                   unsigned EDG1STAT               :1;
939:                   unsigned EDG2STAT               :1;
940:                   unsigned EDG1SEL                :2;
941:                   unsigned EDG1POL                :1;
942:                   unsigned EDG2SEL                :2;
943:                   unsigned EDG2POL                :1;
944:               };
945:               struct {
946:                   unsigned                        :2;
947:                   unsigned EDG1SEL0               :1;
948:                   unsigned EDG1SEL1               :1;
949:                   unsigned                        :1;
950:                   unsigned EDG2SEL0               :1;
951:                   unsigned EDG2SEL1               :1;
952:               };
953:           } CTMUCONLbits_t;
954:           extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xF44;
955:           // bitfield macros
956:           #define _CTMUCONL_EDG1STAT_POSN                             0x0
957:           #define _CTMUCONL_EDG1STAT_POSITION                         0x0
958:           #define _CTMUCONL_EDG1STAT_SIZE                             0x1
959:           #define _CTMUCONL_EDG1STAT_LENGTH                           0x1
960:           #define _CTMUCONL_EDG1STAT_MASK                             0x1
961:           #define _CTMUCONL_EDG2STAT_POSN                             0x1
962:           #define _CTMUCONL_EDG2STAT_POSITION                         0x1
963:           #define _CTMUCONL_EDG2STAT_SIZE                             0x1
964:           #define _CTMUCONL_EDG2STAT_LENGTH                           0x1
965:           #define _CTMUCONL_EDG2STAT_MASK                             0x2
966:           #define _CTMUCONL_EDG1SEL_POSN                              0x2
967:           #define _CTMUCONL_EDG1SEL_POSITION                          0x2
968:           #define _CTMUCONL_EDG1SEL_SIZE                              0x2
969:           #define _CTMUCONL_EDG1SEL_LENGTH                            0x2
970:           #define _CTMUCONL_EDG1SEL_MASK                              0xC
971:           #define _CTMUCONL_EDG1POL_POSN                              0x4
972:           #define _CTMUCONL_EDG1POL_POSITION                          0x4
973:           #define _CTMUCONL_EDG1POL_SIZE                              0x1
974:           #define _CTMUCONL_EDG1POL_LENGTH                            0x1
975:           #define _CTMUCONL_EDG1POL_MASK                              0x10
976:           #define _CTMUCONL_EDG2SEL_POSN                              0x5
977:           #define _CTMUCONL_EDG2SEL_POSITION                          0x5
978:           #define _CTMUCONL_EDG2SEL_SIZE                              0x2
979:           #define _CTMUCONL_EDG2SEL_LENGTH                            0x2
980:           #define _CTMUCONL_EDG2SEL_MASK                              0x60
981:           #define _CTMUCONL_EDG2POL_POSN                              0x7
982:           #define _CTMUCONL_EDG2POL_POSITION                          0x7
983:           #define _CTMUCONL_EDG2POL_SIZE                              0x1
984:           #define _CTMUCONL_EDG2POL_LENGTH                            0x1
985:           #define _CTMUCONL_EDG2POL_MASK                              0x80
986:           #define _CTMUCONL_EDG1SEL0_POSN                             0x2
987:           #define _CTMUCONL_EDG1SEL0_POSITION                         0x2
988:           #define _CTMUCONL_EDG1SEL0_SIZE                             0x1
989:           #define _CTMUCONL_EDG1SEL0_LENGTH                           0x1
990:           #define _CTMUCONL_EDG1SEL0_MASK                             0x4
991:           #define _CTMUCONL_EDG1SEL1_POSN                             0x3
992:           #define _CTMUCONL_EDG1SEL1_POSITION                         0x3
993:           #define _CTMUCONL_EDG1SEL1_SIZE                             0x1
994:           #define _CTMUCONL_EDG1SEL1_LENGTH                           0x1
995:           #define _CTMUCONL_EDG1SEL1_MASK                             0x8
996:           #define _CTMUCONL_EDG2SEL0_POSN                             0x5
997:           #define _CTMUCONL_EDG2SEL0_POSITION                         0x5
998:           #define _CTMUCONL_EDG2SEL0_SIZE                             0x1
999:           #define _CTMUCONL_EDG2SEL0_LENGTH                           0x1
1000:          #define _CTMUCONL_EDG2SEL0_MASK                             0x20
1001:          #define _CTMUCONL_EDG2SEL1_POSN                             0x6
1002:          #define _CTMUCONL_EDG2SEL1_POSITION                         0x6
1003:          #define _CTMUCONL_EDG2SEL1_SIZE                             0x1
1004:          #define _CTMUCONL_EDG2SEL1_LENGTH                           0x1
1005:          #define _CTMUCONL_EDG2SEL1_MASK                             0x40
1006:          // alias bitfield definitions
1007:          typedef union {
1008:              struct {
1009:                  unsigned EDG1STAT               :1;
1010:                  unsigned EDG2STAT               :1;
1011:                  unsigned EDG1SEL                :2;
1012:                  unsigned EDG1POL                :1;
1013:                  unsigned EDG2SEL                :2;
1014:                  unsigned EDG2POL                :1;
1015:              };
1016:              struct {
1017:                  unsigned                        :2;
1018:                  unsigned EDG1SEL0               :1;
1019:                  unsigned EDG1SEL1               :1;
1020:                  unsigned                        :1;
1021:                  unsigned EDG2SEL0               :1;
1022:                  unsigned EDG2SEL1               :1;
1023:              };
1024:          } CTMUCON1bits_t;
1025:          extern volatile CTMUCON1bits_t CTMUCON1bits @ 0xF44;
1026:          // bitfield macros
1027:          #define _CTMUCON1_EDG1STAT_POSN                             0x0
1028:          #define _CTMUCON1_EDG1STAT_POSITION                         0x0
1029:          #define _CTMUCON1_EDG1STAT_SIZE                             0x1
1030:          #define _CTMUCON1_EDG1STAT_LENGTH                           0x1
1031:          #define _CTMUCON1_EDG1STAT_MASK                             0x1
1032:          #define _CTMUCON1_EDG2STAT_POSN                             0x1
1033:          #define _CTMUCON1_EDG2STAT_POSITION                         0x1
1034:          #define _CTMUCON1_EDG2STAT_SIZE                             0x1
1035:          #define _CTMUCON1_EDG2STAT_LENGTH                           0x1
1036:          #define _CTMUCON1_EDG2STAT_MASK                             0x2
1037:          #define _CTMUCON1_EDG1SEL_POSN                              0x2
1038:          #define _CTMUCON1_EDG1SEL_POSITION                          0x2
1039:          #define _CTMUCON1_EDG1SEL_SIZE                              0x2
1040:          #define _CTMUCON1_EDG1SEL_LENGTH                            0x2
1041:          #define _CTMUCON1_EDG1SEL_MASK                              0xC
1042:          #define _CTMUCON1_EDG1POL_POSN                              0x4
1043:          #define _CTMUCON1_EDG1POL_POSITION                          0x4
1044:          #define _CTMUCON1_EDG1POL_SIZE                              0x1
1045:          #define _CTMUCON1_EDG1POL_LENGTH                            0x1
1046:          #define _CTMUCON1_EDG1POL_MASK                              0x10
1047:          #define _CTMUCON1_EDG2SEL_POSN                              0x5
1048:          #define _CTMUCON1_EDG2SEL_POSITION                          0x5
1049:          #define _CTMUCON1_EDG2SEL_SIZE                              0x2
1050:          #define _CTMUCON1_EDG2SEL_LENGTH                            0x2
1051:          #define _CTMUCON1_EDG2SEL_MASK                              0x60
1052:          #define _CTMUCON1_EDG2POL_POSN                              0x7
1053:          #define _CTMUCON1_EDG2POL_POSITION                          0x7
1054:          #define _CTMUCON1_EDG2POL_SIZE                              0x1
1055:          #define _CTMUCON1_EDG2POL_LENGTH                            0x1
1056:          #define _CTMUCON1_EDG2POL_MASK                              0x80
1057:          #define _CTMUCON1_EDG1SEL0_POSN                             0x2
1058:          #define _CTMUCON1_EDG1SEL0_POSITION                         0x2
1059:          #define _CTMUCON1_EDG1SEL0_SIZE                             0x1
1060:          #define _CTMUCON1_EDG1SEL0_LENGTH                           0x1
1061:          #define _CTMUCON1_EDG1SEL0_MASK                             0x4
1062:          #define _CTMUCON1_EDG1SEL1_POSN                             0x3
1063:          #define _CTMUCON1_EDG1SEL1_POSITION                         0x3
1064:          #define _CTMUCON1_EDG1SEL1_SIZE                             0x1
1065:          #define _CTMUCON1_EDG1SEL1_LENGTH                           0x1
1066:          #define _CTMUCON1_EDG1SEL1_MASK                             0x8
1067:          #define _CTMUCON1_EDG2SEL0_POSN                             0x5
1068:          #define _CTMUCON1_EDG2SEL0_POSITION                         0x5
1069:          #define _CTMUCON1_EDG2SEL0_SIZE                             0x1
1070:          #define _CTMUCON1_EDG2SEL0_LENGTH                           0x1
1071:          #define _CTMUCON1_EDG2SEL0_MASK                             0x20
1072:          #define _CTMUCON1_EDG2SEL1_POSN                             0x6
1073:          #define _CTMUCON1_EDG2SEL1_POSITION                         0x6
1074:          #define _CTMUCON1_EDG2SEL1_SIZE                             0x1
1075:          #define _CTMUCON1_EDG2SEL1_LENGTH                           0x1
1076:          #define _CTMUCON1_EDG2SEL1_MASK                             0x40
1077:          
1078:          // Register: CTMUCONH
1079:          extern volatile unsigned char           CTMUCONH            @ 0xF45;
1080:          #ifndef _LIB_BUILD
1081:          asm("CTMUCONH equ 0F45h");
1082:          #endif
1083:          // aliases
1084:          extern volatile unsigned char           CTMUCON0            @ 0xF45;
1085:          #ifndef _LIB_BUILD
1086:          asm("CTMUCON0 equ 0F45h");
1087:          #endif
1088:          // bitfield definitions
1089:          typedef union {
1090:              struct {
1091:                  unsigned CTTRIG                 :1;
1092:                  unsigned IDISSEN                :1;
1093:                  unsigned EDGSEQEN               :1;
1094:                  unsigned EDGEN                  :1;
1095:                  unsigned TGEN                   :1;
1096:                  unsigned CTMUSIDL               :1;
1097:                  unsigned                        :1;
1098:                  unsigned CTMUEN                 :1;
1099:              };
1100:          } CTMUCONHbits_t;
1101:          extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xF45;
1102:          // bitfield macros
1103:          #define _CTMUCONH_CTTRIG_POSN                               0x0
1104:          #define _CTMUCONH_CTTRIG_POSITION                           0x0
1105:          #define _CTMUCONH_CTTRIG_SIZE                               0x1
1106:          #define _CTMUCONH_CTTRIG_LENGTH                             0x1
1107:          #define _CTMUCONH_CTTRIG_MASK                               0x1
1108:          #define _CTMUCONH_IDISSEN_POSN                              0x1
1109:          #define _CTMUCONH_IDISSEN_POSITION                          0x1
1110:          #define _CTMUCONH_IDISSEN_SIZE                              0x1
1111:          #define _CTMUCONH_IDISSEN_LENGTH                            0x1
1112:          #define _CTMUCONH_IDISSEN_MASK                              0x2
1113:          #define _CTMUCONH_EDGSEQEN_POSN                             0x2
1114:          #define _CTMUCONH_EDGSEQEN_POSITION                         0x2
1115:          #define _CTMUCONH_EDGSEQEN_SIZE                             0x1
1116:          #define _CTMUCONH_EDGSEQEN_LENGTH                           0x1
1117:          #define _CTMUCONH_EDGSEQEN_MASK                             0x4
1118:          #define _CTMUCONH_EDGEN_POSN                                0x3
1119:          #define _CTMUCONH_EDGEN_POSITION                            0x3
1120:          #define _CTMUCONH_EDGEN_SIZE                                0x1
1121:          #define _CTMUCONH_EDGEN_LENGTH                              0x1
1122:          #define _CTMUCONH_EDGEN_MASK                                0x8
1123:          #define _CTMUCONH_TGEN_POSN                                 0x4
1124:          #define _CTMUCONH_TGEN_POSITION                             0x4
1125:          #define _CTMUCONH_TGEN_SIZE                                 0x1
1126:          #define _CTMUCONH_TGEN_LENGTH                               0x1
1127:          #define _CTMUCONH_TGEN_MASK                                 0x10
1128:          #define _CTMUCONH_CTMUSIDL_POSN                             0x5
1129:          #define _CTMUCONH_CTMUSIDL_POSITION                         0x5
1130:          #define _CTMUCONH_CTMUSIDL_SIZE                             0x1
1131:          #define _CTMUCONH_CTMUSIDL_LENGTH                           0x1
1132:          #define _CTMUCONH_CTMUSIDL_MASK                             0x20
1133:          #define _CTMUCONH_CTMUEN_POSN                               0x7
1134:          #define _CTMUCONH_CTMUEN_POSITION                           0x7
1135:          #define _CTMUCONH_CTMUEN_SIZE                               0x1
1136:          #define _CTMUCONH_CTMUEN_LENGTH                             0x1
1137:          #define _CTMUCONH_CTMUEN_MASK                               0x80
1138:          // alias bitfield definitions
1139:          typedef union {
1140:              struct {
1141:                  unsigned CTTRIG                 :1;
1142:                  unsigned IDISSEN                :1;
1143:                  unsigned EDGSEQEN               :1;
1144:                  unsigned EDGEN                  :1;
1145:                  unsigned TGEN                   :1;
1146:                  unsigned CTMUSIDL               :1;
1147:                  unsigned                        :1;
1148:                  unsigned CTMUEN                 :1;
1149:              };
1150:          } CTMUCON0bits_t;
1151:          extern volatile CTMUCON0bits_t CTMUCON0bits @ 0xF45;
1152:          // bitfield macros
1153:          #define _CTMUCON0_CTTRIG_POSN                               0x0
1154:          #define _CTMUCON0_CTTRIG_POSITION                           0x0
1155:          #define _CTMUCON0_CTTRIG_SIZE                               0x1
1156:          #define _CTMUCON0_CTTRIG_LENGTH                             0x1
1157:          #define _CTMUCON0_CTTRIG_MASK                               0x1
1158:          #define _CTMUCON0_IDISSEN_POSN                              0x1
1159:          #define _CTMUCON0_IDISSEN_POSITION                          0x1
1160:          #define _CTMUCON0_IDISSEN_SIZE                              0x1
1161:          #define _CTMUCON0_IDISSEN_LENGTH                            0x1
1162:          #define _CTMUCON0_IDISSEN_MASK                              0x2
1163:          #define _CTMUCON0_EDGSEQEN_POSN                             0x2
1164:          #define _CTMUCON0_EDGSEQEN_POSITION                         0x2
1165:          #define _CTMUCON0_EDGSEQEN_SIZE                             0x1
1166:          #define _CTMUCON0_EDGSEQEN_LENGTH                           0x1
1167:          #define _CTMUCON0_EDGSEQEN_MASK                             0x4
1168:          #define _CTMUCON0_EDGEN_POSN                                0x3
1169:          #define _CTMUCON0_EDGEN_POSITION                            0x3
1170:          #define _CTMUCON0_EDGEN_SIZE                                0x1
1171:          #define _CTMUCON0_EDGEN_LENGTH                              0x1
1172:          #define _CTMUCON0_EDGEN_MASK                                0x8
1173:          #define _CTMUCON0_TGEN_POSN                                 0x4
1174:          #define _CTMUCON0_TGEN_POSITION                             0x4
1175:          #define _CTMUCON0_TGEN_SIZE                                 0x1
1176:          #define _CTMUCON0_TGEN_LENGTH                               0x1
1177:          #define _CTMUCON0_TGEN_MASK                                 0x10
1178:          #define _CTMUCON0_CTMUSIDL_POSN                             0x5
1179:          #define _CTMUCON0_CTMUSIDL_POSITION                         0x5
1180:          #define _CTMUCON0_CTMUSIDL_SIZE                             0x1
1181:          #define _CTMUCON0_CTMUSIDL_LENGTH                           0x1
1182:          #define _CTMUCON0_CTMUSIDL_MASK                             0x20
1183:          #define _CTMUCON0_CTMUEN_POSN                               0x7
1184:          #define _CTMUCON0_CTMUEN_POSITION                           0x7
1185:          #define _CTMUCON0_CTMUEN_SIZE                               0x1
1186:          #define _CTMUCON0_CTMUEN_LENGTH                             0x1
1187:          #define _CTMUCON0_CTMUEN_MASK                               0x80
1188:          
1189:          // Register: SRCON1
1190:          extern volatile unsigned char           SRCON1              @ 0xF46;
1191:          #ifndef _LIB_BUILD
1192:          asm("SRCON1 equ 0F46h");
1193:          #endif
1194:          // bitfield definitions
1195:          typedef union {
1196:              struct {
1197:                  unsigned SRRC1E                 :1;
1198:                  unsigned SRRC2E                 :1;
1199:                  unsigned SRRCKE                 :1;
1200:                  unsigned SRRPE                  :1;
1201:                  unsigned SRSC1E                 :1;
1202:                  unsigned SRSC2E                 :1;
1203:                  unsigned SRSCKE                 :1;
1204:                  unsigned SRSPE                  :1;
1205:              };
1206:          } SRCON1bits_t;
1207:          extern volatile SRCON1bits_t SRCON1bits @ 0xF46;
1208:          // bitfield macros
1209:          #define _SRCON1_SRRC1E_POSN                                 0x0
1210:          #define _SRCON1_SRRC1E_POSITION                             0x0
1211:          #define _SRCON1_SRRC1E_SIZE                                 0x1
1212:          #define _SRCON1_SRRC1E_LENGTH                               0x1
1213:          #define _SRCON1_SRRC1E_MASK                                 0x1
1214:          #define _SRCON1_SRRC2E_POSN                                 0x1
1215:          #define _SRCON1_SRRC2E_POSITION                             0x1
1216:          #define _SRCON1_SRRC2E_SIZE                                 0x1
1217:          #define _SRCON1_SRRC2E_LENGTH                               0x1
1218:          #define _SRCON1_SRRC2E_MASK                                 0x2
1219:          #define _SRCON1_SRRCKE_POSN                                 0x2
1220:          #define _SRCON1_SRRCKE_POSITION                             0x2
1221:          #define _SRCON1_SRRCKE_SIZE                                 0x1
1222:          #define _SRCON1_SRRCKE_LENGTH                               0x1
1223:          #define _SRCON1_SRRCKE_MASK                                 0x4
1224:          #define _SRCON1_SRRPE_POSN                                  0x3
1225:          #define _SRCON1_SRRPE_POSITION                              0x3
1226:          #define _SRCON1_SRRPE_SIZE                                  0x1
1227:          #define _SRCON1_SRRPE_LENGTH                                0x1
1228:          #define _SRCON1_SRRPE_MASK                                  0x8
1229:          #define _SRCON1_SRSC1E_POSN                                 0x4
1230:          #define _SRCON1_SRSC1E_POSITION                             0x4
1231:          #define _SRCON1_SRSC1E_SIZE                                 0x1
1232:          #define _SRCON1_SRSC1E_LENGTH                               0x1
1233:          #define _SRCON1_SRSC1E_MASK                                 0x10
1234:          #define _SRCON1_SRSC2E_POSN                                 0x5
1235:          #define _SRCON1_SRSC2E_POSITION                             0x5
1236:          #define _SRCON1_SRSC2E_SIZE                                 0x1
1237:          #define _SRCON1_SRSC2E_LENGTH                               0x1
1238:          #define _SRCON1_SRSC2E_MASK                                 0x20
1239:          #define _SRCON1_SRSCKE_POSN                                 0x6
1240:          #define _SRCON1_SRSCKE_POSITION                             0x6
1241:          #define _SRCON1_SRSCKE_SIZE                                 0x1
1242:          #define _SRCON1_SRSCKE_LENGTH                               0x1
1243:          #define _SRCON1_SRSCKE_MASK                                 0x40
1244:          #define _SRCON1_SRSPE_POSN                                  0x7
1245:          #define _SRCON1_SRSPE_POSITION                              0x7
1246:          #define _SRCON1_SRSPE_SIZE                                  0x1
1247:          #define _SRCON1_SRSPE_LENGTH                                0x1
1248:          #define _SRCON1_SRSPE_MASK                                  0x80
1249:          
1250:          // Register: SRCON0
1251:          extern volatile unsigned char           SRCON0              @ 0xF47;
1252:          #ifndef _LIB_BUILD
1253:          asm("SRCON0 equ 0F47h");
1254:          #endif
1255:          // bitfield definitions
1256:          typedef union {
1257:              struct {
1258:                  unsigned SRPR                   :1;
1259:                  unsigned SRPS                   :1;
1260:                  unsigned SRNQEN                 :1;
1261:                  unsigned SRQEN                  :1;
1262:                  unsigned SRCLK                  :3;
1263:                  unsigned SRLEN                  :1;
1264:              };
1265:              struct {
1266:                  unsigned                        :4;
1267:                  unsigned SRCLK0                 :1;
1268:                  unsigned SRCLK1                 :1;
1269:                  unsigned SRCLK2                 :1;
1270:              };
1271:          } SRCON0bits_t;
1272:          extern volatile SRCON0bits_t SRCON0bits @ 0xF47;
1273:          // bitfield macros
1274:          #define _SRCON0_SRPR_POSN                                   0x0
1275:          #define _SRCON0_SRPR_POSITION                               0x0
1276:          #define _SRCON0_SRPR_SIZE                                   0x1
1277:          #define _SRCON0_SRPR_LENGTH                                 0x1
1278:          #define _SRCON0_SRPR_MASK                                   0x1
1279:          #define _SRCON0_SRPS_POSN                                   0x1
1280:          #define _SRCON0_SRPS_POSITION                               0x1
1281:          #define _SRCON0_SRPS_SIZE                                   0x1
1282:          #define _SRCON0_SRPS_LENGTH                                 0x1
1283:          #define _SRCON0_SRPS_MASK                                   0x2
1284:          #define _SRCON0_SRNQEN_POSN                                 0x2
1285:          #define _SRCON0_SRNQEN_POSITION                             0x2
1286:          #define _SRCON0_SRNQEN_SIZE                                 0x1
1287:          #define _SRCON0_SRNQEN_LENGTH                               0x1
1288:          #define _SRCON0_SRNQEN_MASK                                 0x4
1289:          #define _SRCON0_SRQEN_POSN                                  0x3
1290:          #define _SRCON0_SRQEN_POSITION                              0x3
1291:          #define _SRCON0_SRQEN_SIZE                                  0x1
1292:          #define _SRCON0_SRQEN_LENGTH                                0x1
1293:          #define _SRCON0_SRQEN_MASK                                  0x8
1294:          #define _SRCON0_SRCLK_POSN                                  0x4
1295:          #define _SRCON0_SRCLK_POSITION                              0x4
1296:          #define _SRCON0_SRCLK_SIZE                                  0x3
1297:          #define _SRCON0_SRCLK_LENGTH                                0x3
1298:          #define _SRCON0_SRCLK_MASK                                  0x70
1299:          #define _SRCON0_SRLEN_POSN                                  0x7
1300:          #define _SRCON0_SRLEN_POSITION                              0x7
1301:          #define _SRCON0_SRLEN_SIZE                                  0x1
1302:          #define _SRCON0_SRLEN_LENGTH                                0x1
1303:          #define _SRCON0_SRLEN_MASK                                  0x80
1304:          #define _SRCON0_SRCLK0_POSN                                 0x4
1305:          #define _SRCON0_SRCLK0_POSITION                             0x4
1306:          #define _SRCON0_SRCLK0_SIZE                                 0x1
1307:          #define _SRCON0_SRCLK0_LENGTH                               0x1
1308:          #define _SRCON0_SRCLK0_MASK                                 0x10
1309:          #define _SRCON0_SRCLK1_POSN                                 0x5
1310:          #define _SRCON0_SRCLK1_POSITION                             0x5
1311:          #define _SRCON0_SRCLK1_SIZE                                 0x1
1312:          #define _SRCON0_SRCLK1_LENGTH                               0x1
1313:          #define _SRCON0_SRCLK1_MASK                                 0x20
1314:          #define _SRCON0_SRCLK2_POSN                                 0x6
1315:          #define _SRCON0_SRCLK2_POSITION                             0x6
1316:          #define _SRCON0_SRCLK2_SIZE                                 0x1
1317:          #define _SRCON0_SRCLK2_LENGTH                               0x1
1318:          #define _SRCON0_SRCLK2_MASK                                 0x40
1319:          
1320:          // Register: CCPTMRS1
1321:          extern volatile unsigned char           CCPTMRS1            @ 0xF48;
1322:          #ifndef _LIB_BUILD
1323:          asm("CCPTMRS1 equ 0F48h");
1324:          #endif
1325:          // bitfield definitions
1326:          typedef union {
1327:              struct {
1328:                  unsigned C4TSEL                 :2;
1329:                  unsigned C5TSEL                 :2;
1330:              };
1331:              struct {
1332:                  unsigned C4TSEL0                :1;
1333:                  unsigned C4TSEL1                :1;
1334:                  unsigned C5TSEL0                :1;
1335:                  unsigned C5TSEL1                :1;
1336:              };
1337:          } CCPTMRS1bits_t;
1338:          extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0xF48;
1339:          // bitfield macros
1340:          #define _CCPTMRS1_C4TSEL_POSN                               0x0
1341:          #define _CCPTMRS1_C4TSEL_POSITION                           0x0
1342:          #define _CCPTMRS1_C4TSEL_SIZE                               0x2
1343:          #define _CCPTMRS1_C4TSEL_LENGTH                             0x2
1344:          #define _CCPTMRS1_C4TSEL_MASK                               0x3
1345:          #define _CCPTMRS1_C5TSEL_POSN                               0x2
1346:          #define _CCPTMRS1_C5TSEL_POSITION                           0x2
1347:          #define _CCPTMRS1_C5TSEL_SIZE                               0x2
1348:          #define _CCPTMRS1_C5TSEL_LENGTH                             0x2
1349:          #define _CCPTMRS1_C5TSEL_MASK                               0xC
1350:          #define _CCPTMRS1_C4TSEL0_POSN                              0x0
1351:          #define _CCPTMRS1_C4TSEL0_POSITION                          0x0
1352:          #define _CCPTMRS1_C4TSEL0_SIZE                              0x1
1353:          #define _CCPTMRS1_C4TSEL0_LENGTH                            0x1
1354:          #define _CCPTMRS1_C4TSEL0_MASK                              0x1
1355:          #define _CCPTMRS1_C4TSEL1_POSN                              0x1
1356:          #define _CCPTMRS1_C4TSEL1_POSITION                          0x1
1357:          #define _CCPTMRS1_C4TSEL1_SIZE                              0x1
1358:          #define _CCPTMRS1_C4TSEL1_LENGTH                            0x1
1359:          #define _CCPTMRS1_C4TSEL1_MASK                              0x2
1360:          #define _CCPTMRS1_C5TSEL0_POSN                              0x2
1361:          #define _CCPTMRS1_C5TSEL0_POSITION                          0x2
1362:          #define _CCPTMRS1_C5TSEL0_SIZE                              0x1
1363:          #define _CCPTMRS1_C5TSEL0_LENGTH                            0x1
1364:          #define _CCPTMRS1_C5TSEL0_MASK                              0x4
1365:          #define _CCPTMRS1_C5TSEL1_POSN                              0x3
1366:          #define _CCPTMRS1_C5TSEL1_POSITION                          0x3
1367:          #define _CCPTMRS1_C5TSEL1_SIZE                              0x1
1368:          #define _CCPTMRS1_C5TSEL1_LENGTH                            0x1
1369:          #define _CCPTMRS1_C5TSEL1_MASK                              0x8
1370:          
1371:          // Register: CCPTMRS0
1372:          extern volatile unsigned char           CCPTMRS0            @ 0xF49;
1373:          #ifndef _LIB_BUILD
1374:          asm("CCPTMRS0 equ 0F49h");
1375:          #endif
1376:          // bitfield definitions
1377:          typedef union {
1378:              struct {
1379:                  unsigned C1TSEL                 :2;
1380:                  unsigned                        :1;
1381:                  unsigned C2TSEL                 :2;
1382:                  unsigned                        :1;
1383:                  unsigned C3TSEL                 :2;
1384:              };
1385:              struct {
1386:                  unsigned C1TSEL0                :1;
1387:                  unsigned C1TSEL1                :1;
1388:                  unsigned                        :1;
1389:                  unsigned C2TSEL0                :1;
1390:                  unsigned C2TSEL1                :1;
1391:                  unsigned                        :1;
1392:                  unsigned C3TSEL0                :1;
1393:                  unsigned C3TSEL1                :1;
1394:              };
1395:          } CCPTMRS0bits_t;
1396:          extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0xF49;
1397:          // bitfield macros
1398:          #define _CCPTMRS0_C1TSEL_POSN                               0x0
1399:          #define _CCPTMRS0_C1TSEL_POSITION                           0x0
1400:          #define _CCPTMRS0_C1TSEL_SIZE                               0x2
1401:          #define _CCPTMRS0_C1TSEL_LENGTH                             0x2
1402:          #define _CCPTMRS0_C1TSEL_MASK                               0x3
1403:          #define _CCPTMRS0_C2TSEL_POSN                               0x3
1404:          #define _CCPTMRS0_C2TSEL_POSITION                           0x3
1405:          #define _CCPTMRS0_C2TSEL_SIZE                               0x2
1406:          #define _CCPTMRS0_C2TSEL_LENGTH                             0x2
1407:          #define _CCPTMRS0_C2TSEL_MASK                               0x18
1408:          #define _CCPTMRS0_C3TSEL_POSN                               0x6
1409:          #define _CCPTMRS0_C3TSEL_POSITION                           0x6
1410:          #define _CCPTMRS0_C3TSEL_SIZE                               0x2
1411:          #define _CCPTMRS0_C3TSEL_LENGTH                             0x2
1412:          #define _CCPTMRS0_C3TSEL_MASK                               0xC0
1413:          #define _CCPTMRS0_C1TSEL0_POSN                              0x0
1414:          #define _CCPTMRS0_C1TSEL0_POSITION                          0x0
1415:          #define _CCPTMRS0_C1TSEL0_SIZE                              0x1
1416:          #define _CCPTMRS0_C1TSEL0_LENGTH                            0x1
1417:          #define _CCPTMRS0_C1TSEL0_MASK                              0x1
1418:          #define _CCPTMRS0_C1TSEL1_POSN                              0x1
1419:          #define _CCPTMRS0_C1TSEL1_POSITION                          0x1
1420:          #define _CCPTMRS0_C1TSEL1_SIZE                              0x1
1421:          #define _CCPTMRS0_C1TSEL1_LENGTH                            0x1
1422:          #define _CCPTMRS0_C1TSEL1_MASK                              0x2
1423:          #define _CCPTMRS0_C2TSEL0_POSN                              0x3
1424:          #define _CCPTMRS0_C2TSEL0_POSITION                          0x3
1425:          #define _CCPTMRS0_C2TSEL0_SIZE                              0x1
1426:          #define _CCPTMRS0_C2TSEL0_LENGTH                            0x1
1427:          #define _CCPTMRS0_C2TSEL0_MASK                              0x8
1428:          #define _CCPTMRS0_C2TSEL1_POSN                              0x4
1429:          #define _CCPTMRS0_C2TSEL1_POSITION                          0x4
1430:          #define _CCPTMRS0_C2TSEL1_SIZE                              0x1
1431:          #define _CCPTMRS0_C2TSEL1_LENGTH                            0x1
1432:          #define _CCPTMRS0_C2TSEL1_MASK                              0x10
1433:          #define _CCPTMRS0_C3TSEL0_POSN                              0x6
1434:          #define _CCPTMRS0_C3TSEL0_POSITION                          0x6
1435:          #define _CCPTMRS0_C3TSEL0_SIZE                              0x1
1436:          #define _CCPTMRS0_C3TSEL0_LENGTH                            0x1
1437:          #define _CCPTMRS0_C3TSEL0_MASK                              0x40
1438:          #define _CCPTMRS0_C3TSEL1_POSN                              0x7
1439:          #define _CCPTMRS0_C3TSEL1_POSITION                          0x7
1440:          #define _CCPTMRS0_C3TSEL1_SIZE                              0x1
1441:          #define _CCPTMRS0_C3TSEL1_LENGTH                            0x1
1442:          #define _CCPTMRS0_C3TSEL1_MASK                              0x80
1443:          
1444:          // Register: T6CON
1445:          extern volatile unsigned char           T6CON               @ 0xF4A;
1446:          #ifndef _LIB_BUILD
1447:          asm("T6CON equ 0F4Ah");
1448:          #endif
1449:          // bitfield definitions
1450:          typedef union {
1451:              struct {
1452:                  unsigned T6CKPS                 :2;
1453:                  unsigned TMR6ON                 :1;
1454:                  unsigned T6OUTPS                :4;
1455:              };
1456:              struct {
1457:                  unsigned T6CKPS0                :1;
1458:                  unsigned T6CKPS1                :1;
1459:                  unsigned                        :1;
1460:                  unsigned T6OUTPS0               :1;
1461:                  unsigned T6OUTPS1               :1;
1462:                  unsigned T6OUTPS2               :1;
1463:                  unsigned T6OUTPS3               :1;
1464:              };
1465:          } T6CONbits_t;
1466:          extern volatile T6CONbits_t T6CONbits @ 0xF4A;
1467:          // bitfield macros
1468:          #define _T6CON_T6CKPS_POSN                                  0x0
1469:          #define _T6CON_T6CKPS_POSITION                              0x0
1470:          #define _T6CON_T6CKPS_SIZE                                  0x2
1471:          #define _T6CON_T6CKPS_LENGTH                                0x2
1472:          #define _T6CON_T6CKPS_MASK                                  0x3
1473:          #define _T6CON_TMR6ON_POSN                                  0x2
1474:          #define _T6CON_TMR6ON_POSITION                              0x2
1475:          #define _T6CON_TMR6ON_SIZE                                  0x1
1476:          #define _T6CON_TMR6ON_LENGTH                                0x1
1477:          #define _T6CON_TMR6ON_MASK                                  0x4
1478:          #define _T6CON_T6OUTPS_POSN                                 0x3
1479:          #define _T6CON_T6OUTPS_POSITION                             0x3
1480:          #define _T6CON_T6OUTPS_SIZE                                 0x4
1481:          #define _T6CON_T6OUTPS_LENGTH                               0x4
1482:          #define _T6CON_T6OUTPS_MASK                                 0x78
1483:          #define _T6CON_T6CKPS0_POSN                                 0x0
1484:          #define _T6CON_T6CKPS0_POSITION                             0x0
1485:          #define _T6CON_T6CKPS0_SIZE                                 0x1
1486:          #define _T6CON_T6CKPS0_LENGTH                               0x1
1487:          #define _T6CON_T6CKPS0_MASK                                 0x1
1488:          #define _T6CON_T6CKPS1_POSN                                 0x1
1489:          #define _T6CON_T6CKPS1_POSITION                             0x1
1490:          #define _T6CON_T6CKPS1_SIZE                                 0x1
1491:          #define _T6CON_T6CKPS1_LENGTH                               0x1
1492:          #define _T6CON_T6CKPS1_MASK                                 0x2
1493:          #define _T6CON_T6OUTPS0_POSN                                0x3
1494:          #define _T6CON_T6OUTPS0_POSITION                            0x3
1495:          #define _T6CON_T6OUTPS0_SIZE                                0x1
1496:          #define _T6CON_T6OUTPS0_LENGTH                              0x1
1497:          #define _T6CON_T6OUTPS0_MASK                                0x8
1498:          #define _T6CON_T6OUTPS1_POSN                                0x4
1499:          #define _T6CON_T6OUTPS1_POSITION                            0x4
1500:          #define _T6CON_T6OUTPS1_SIZE                                0x1
1501:          #define _T6CON_T6OUTPS1_LENGTH                              0x1
1502:          #define _T6CON_T6OUTPS1_MASK                                0x10
1503:          #define _T6CON_T6OUTPS2_POSN                                0x5
1504:          #define _T6CON_T6OUTPS2_POSITION                            0x5
1505:          #define _T6CON_T6OUTPS2_SIZE                                0x1
1506:          #define _T6CON_T6OUTPS2_LENGTH                              0x1
1507:          #define _T6CON_T6OUTPS2_MASK                                0x20
1508:          #define _T6CON_T6OUTPS3_POSN                                0x6
1509:          #define _T6CON_T6OUTPS3_POSITION                            0x6
1510:          #define _T6CON_T6OUTPS3_SIZE                                0x1
1511:          #define _T6CON_T6OUTPS3_LENGTH                              0x1
1512:          #define _T6CON_T6OUTPS3_MASK                                0x40
1513:          
1514:          // Register: PR6
1515:          extern volatile unsigned char           PR6                 @ 0xF4B;
1516:          #ifndef _LIB_BUILD
1517:          asm("PR6 equ 0F4Bh");
1518:          #endif
1519:          // bitfield definitions
1520:          typedef union {
1521:              struct {
1522:                  unsigned PR6                    :8;
1523:              };
1524:          } PR6bits_t;
1525:          extern volatile PR6bits_t PR6bits @ 0xF4B;
1526:          // bitfield macros
1527:          #define _PR6_PR6_POSN                                       0x0
1528:          #define _PR6_PR6_POSITION                                   0x0
1529:          #define _PR6_PR6_SIZE                                       0x8
1530:          #define _PR6_PR6_LENGTH                                     0x8
1531:          #define _PR6_PR6_MASK                                       0xFF
1532:          
1533:          // Register: TMR6
1534:          extern volatile unsigned char           TMR6                @ 0xF4C;
1535:          #ifndef _LIB_BUILD
1536:          asm("TMR6 equ 0F4Ch");
1537:          #endif
1538:          // bitfield definitions
1539:          typedef union {
1540:              struct {
1541:                  unsigned TMR6                   :8;
1542:              };
1543:          } TMR6bits_t;
1544:          extern volatile TMR6bits_t TMR6bits @ 0xF4C;
1545:          // bitfield macros
1546:          #define _TMR6_TMR6_POSN                                     0x0
1547:          #define _TMR6_TMR6_POSITION                                 0x0
1548:          #define _TMR6_TMR6_SIZE                                     0x8
1549:          #define _TMR6_TMR6_LENGTH                                   0x8
1550:          #define _TMR6_TMR6_MASK                                     0xFF
1551:          
1552:          // Register: T5GCON
1553:          extern volatile unsigned char           T5GCON              @ 0xF4D;
1554:          #ifndef _LIB_BUILD
1555:          asm("T5GCON equ 0F4Dh");
1556:          #endif
1557:          // bitfield definitions
1558:          typedef union {
1559:              struct {
1560:                  unsigned                        :3;
1561:                  unsigned T5GGO_NOT_DONE         :1;
1562:              };
1563:              struct {
1564:                  unsigned T5GSS                  :2;
1565:                  unsigned T5GVAL                 :1;
1566:                  unsigned T5GGO_nDONE            :1;
1567:                  unsigned T5GSPM                 :1;
1568:                  unsigned T5GTM                  :1;
1569:                  unsigned T5GPOL                 :1;
1570:                  unsigned TMR5GE                 :1;
1571:              };
1572:              struct {
1573:                  unsigned T5GSS0                 :1;
1574:                  unsigned T5GSS1                 :1;
1575:                  unsigned                        :1;
1576:                  unsigned T5GGO                  :1;
1577:              };
1578:              struct {
1579:                  unsigned                        :3;
1580:                  unsigned T5G_DONE               :1;
1581:              };
1582:          } T5GCONbits_t;
1583:          extern volatile T5GCONbits_t T5GCONbits @ 0xF4D;
1584:          // bitfield macros
1585:          #define _T5GCON_T5GGO_NOT_DONE_POSN                         0x3
1586:          #define _T5GCON_T5GGO_NOT_DONE_POSITION                     0x3
1587:          #define _T5GCON_T5GGO_NOT_DONE_SIZE                         0x1
1588:          #define _T5GCON_T5GGO_NOT_DONE_LENGTH                       0x1
1589:          #define _T5GCON_T5GGO_NOT_DONE_MASK                         0x8
1590:          #define _T5GCON_T5GSS_POSN                                  0x0
1591:          #define _T5GCON_T5GSS_POSITION                              0x0
1592:          #define _T5GCON_T5GSS_SIZE                                  0x2
1593:          #define _T5GCON_T5GSS_LENGTH                                0x2
1594:          #define _T5GCON_T5GSS_MASK                                  0x3
1595:          #define _T5GCON_T5GVAL_POSN                                 0x2
1596:          #define _T5GCON_T5GVAL_POSITION                             0x2
1597:          #define _T5GCON_T5GVAL_SIZE                                 0x1
1598:          #define _T5GCON_T5GVAL_LENGTH                               0x1
1599:          #define _T5GCON_T5GVAL_MASK                                 0x4
1600:          #define _T5GCON_T5GGO_nDONE_POSN                            0x3
1601:          #define _T5GCON_T5GGO_nDONE_POSITION                        0x3
1602:          #define _T5GCON_T5GGO_nDONE_SIZE                            0x1
1603:          #define _T5GCON_T5GGO_nDONE_LENGTH                          0x1
1604:          #define _T5GCON_T5GGO_nDONE_MASK                            0x8
1605:          #define _T5GCON_T5GSPM_POSN                                 0x4
1606:          #define _T5GCON_T5GSPM_POSITION                             0x4
1607:          #define _T5GCON_T5GSPM_SIZE                                 0x1
1608:          #define _T5GCON_T5GSPM_LENGTH                               0x1
1609:          #define _T5GCON_T5GSPM_MASK                                 0x10
1610:          #define _T5GCON_T5GTM_POSN                                  0x5
1611:          #define _T5GCON_T5GTM_POSITION                              0x5
1612:          #define _T5GCON_T5GTM_SIZE                                  0x1
1613:          #define _T5GCON_T5GTM_LENGTH                                0x1
1614:          #define _T5GCON_T5GTM_MASK                                  0x20
1615:          #define _T5GCON_T5GPOL_POSN                                 0x6
1616:          #define _T5GCON_T5GPOL_POSITION                             0x6
1617:          #define _T5GCON_T5GPOL_SIZE                                 0x1
1618:          #define _T5GCON_T5GPOL_LENGTH                               0x1
1619:          #define _T5GCON_T5GPOL_MASK                                 0x40
1620:          #define _T5GCON_TMR5GE_POSN                                 0x7
1621:          #define _T5GCON_TMR5GE_POSITION                             0x7
1622:          #define _T5GCON_TMR5GE_SIZE                                 0x1
1623:          #define _T5GCON_TMR5GE_LENGTH                               0x1
1624:          #define _T5GCON_TMR5GE_MASK                                 0x80
1625:          #define _T5GCON_T5GSS0_POSN                                 0x0
1626:          #define _T5GCON_T5GSS0_POSITION                             0x0
1627:          #define _T5GCON_T5GSS0_SIZE                                 0x1
1628:          #define _T5GCON_T5GSS0_LENGTH                               0x1
1629:          #define _T5GCON_T5GSS0_MASK                                 0x1
1630:          #define _T5GCON_T5GSS1_POSN                                 0x1
1631:          #define _T5GCON_T5GSS1_POSITION                             0x1
1632:          #define _T5GCON_T5GSS1_SIZE                                 0x1
1633:          #define _T5GCON_T5GSS1_LENGTH                               0x1
1634:          #define _T5GCON_T5GSS1_MASK                                 0x2
1635:          #define _T5GCON_T5GGO_POSN                                  0x3
1636:          #define _T5GCON_T5GGO_POSITION                              0x3
1637:          #define _T5GCON_T5GGO_SIZE                                  0x1
1638:          #define _T5GCON_T5GGO_LENGTH                                0x1
1639:          #define _T5GCON_T5GGO_MASK                                  0x8
1640:          #define _T5GCON_T5G_DONE_POSN                               0x3
1641:          #define _T5GCON_T5G_DONE_POSITION                           0x3
1642:          #define _T5GCON_T5G_DONE_SIZE                               0x1
1643:          #define _T5GCON_T5G_DONE_LENGTH                             0x1
1644:          #define _T5GCON_T5G_DONE_MASK                               0x8
1645:          
1646:          // Register: T5CON
1647:          extern volatile unsigned char           T5CON               @ 0xF4E;
1648:          #ifndef _LIB_BUILD
1649:          asm("T5CON equ 0F4Eh");
1650:          #endif
1651:          // bitfield definitions
1652:          typedef union {
1653:              struct {
1654:                  unsigned                        :2;
1655:                  unsigned NOT_T5SYNC             :1;
1656:              };
1657:              struct {
1658:                  unsigned TMR5ON                 :1;
1659:                  unsigned T5RD16                 :1;
1660:                  unsigned nT5SYNC                :1;
1661:                  unsigned T5SOSCEN               :1;
1662:                  unsigned T5CKPS                 :2;
1663:                  unsigned TMR5CS                 :2;
1664:              };
1665:              struct {
1666:                  unsigned                        :2;
1667:                  unsigned T5SYNC                 :1;
1668:                  unsigned                        :1;
1669:                  unsigned T5CKPS0                :1;
1670:                  unsigned T5CKPS1                :1;
1671:                  unsigned TMR5CS0                :1;
1672:                  unsigned TMR5CS1                :1;
1673:              };
1674:              struct {
1675:                  unsigned                        :1;
1676:                  unsigned RD165                  :1;
1677:              };
1678:              struct {
1679:                  unsigned                        :3;
1680:                  unsigned SOSCEN5                :1;
1681:              };
1682:          } T5CONbits_t;
1683:          extern volatile T5CONbits_t T5CONbits @ 0xF4E;
1684:          // bitfield macros
1685:          #define _T5CON_NOT_T5SYNC_POSN                              0x2
1686:          #define _T5CON_NOT_T5SYNC_POSITION                          0x2
1687:          #define _T5CON_NOT_T5SYNC_SIZE                              0x1
1688:          #define _T5CON_NOT_T5SYNC_LENGTH                            0x1
1689:          #define _T5CON_NOT_T5SYNC_MASK                              0x4
1690:          #define _T5CON_TMR5ON_POSN                                  0x0
1691:          #define _T5CON_TMR5ON_POSITION                              0x0
1692:          #define _T5CON_TMR5ON_SIZE                                  0x1
1693:          #define _T5CON_TMR5ON_LENGTH                                0x1
1694:          #define _T5CON_TMR5ON_MASK                                  0x1
1695:          #define _T5CON_T5RD16_POSN                                  0x1
1696:          #define _T5CON_T5RD16_POSITION                              0x1
1697:          #define _T5CON_T5RD16_SIZE                                  0x1
1698:          #define _T5CON_T5RD16_LENGTH                                0x1
1699:          #define _T5CON_T5RD16_MASK                                  0x2
1700:          #define _T5CON_nT5SYNC_POSN                                 0x2
1701:          #define _T5CON_nT5SYNC_POSITION                             0x2
1702:          #define _T5CON_nT5SYNC_SIZE                                 0x1
1703:          #define _T5CON_nT5SYNC_LENGTH                               0x1
1704:          #define _T5CON_nT5SYNC_MASK                                 0x4
1705:          #define _T5CON_T5SOSCEN_POSN                                0x3
1706:          #define _T5CON_T5SOSCEN_POSITION                            0x3
1707:          #define _T5CON_T5SOSCEN_SIZE                                0x1
1708:          #define _T5CON_T5SOSCEN_LENGTH                              0x1
1709:          #define _T5CON_T5SOSCEN_MASK                                0x8
1710:          #define _T5CON_T5CKPS_POSN                                  0x4
1711:          #define _T5CON_T5CKPS_POSITION                              0x4
1712:          #define _T5CON_T5CKPS_SIZE                                  0x2
1713:          #define _T5CON_T5CKPS_LENGTH                                0x2
1714:          #define _T5CON_T5CKPS_MASK                                  0x30
1715:          #define _T5CON_TMR5CS_POSN                                  0x6
1716:          #define _T5CON_TMR5CS_POSITION                              0x6
1717:          #define _T5CON_TMR5CS_SIZE                                  0x2
1718:          #define _T5CON_TMR5CS_LENGTH                                0x2
1719:          #define _T5CON_TMR5CS_MASK                                  0xC0
1720:          #define _T5CON_T5SYNC_POSN                                  0x2
1721:          #define _T5CON_T5SYNC_POSITION                              0x2
1722:          #define _T5CON_T5SYNC_SIZE                                  0x1
1723:          #define _T5CON_T5SYNC_LENGTH                                0x1
1724:          #define _T5CON_T5SYNC_MASK                                  0x4
1725:          #define _T5CON_T5CKPS0_POSN                                 0x4
1726:          #define _T5CON_T5CKPS0_POSITION                             0x4
1727:          #define _T5CON_T5CKPS0_SIZE                                 0x1
1728:          #define _T5CON_T5CKPS0_LENGTH                               0x1
1729:          #define _T5CON_T5CKPS0_MASK                                 0x10
1730:          #define _T5CON_T5CKPS1_POSN                                 0x5
1731:          #define _T5CON_T5CKPS1_POSITION                             0x5
1732:          #define _T5CON_T5CKPS1_SIZE                                 0x1
1733:          #define _T5CON_T5CKPS1_LENGTH                               0x1
1734:          #define _T5CON_T5CKPS1_MASK                                 0x20
1735:          #define _T5CON_TMR5CS0_POSN                                 0x6
1736:          #define _T5CON_TMR5CS0_POSITION                             0x6
1737:          #define _T5CON_TMR5CS0_SIZE                                 0x1
1738:          #define _T5CON_TMR5CS0_LENGTH                               0x1
1739:          #define _T5CON_TMR5CS0_MASK                                 0x40
1740:          #define _T5CON_TMR5CS1_POSN                                 0x7
1741:          #define _T5CON_TMR5CS1_POSITION                             0x7
1742:          #define _T5CON_TMR5CS1_SIZE                                 0x1
1743:          #define _T5CON_TMR5CS1_LENGTH                               0x1
1744:          #define _T5CON_TMR5CS1_MASK                                 0x80
1745:          #define _T5CON_RD165_POSN                                   0x1
1746:          #define _T5CON_RD165_POSITION                               0x1
1747:          #define _T5CON_RD165_SIZE                                   0x1
1748:          #define _T5CON_RD165_LENGTH                                 0x1
1749:          #define _T5CON_RD165_MASK                                   0x2
1750:          #define _T5CON_SOSCEN5_POSN                                 0x3
1751:          #define _T5CON_SOSCEN5_POSITION                             0x3
1752:          #define _T5CON_SOSCEN5_SIZE                                 0x1
1753:          #define _T5CON_SOSCEN5_LENGTH                               0x1
1754:          #define _T5CON_SOSCEN5_MASK                                 0x8
1755:          
1756:          // Register: TMR5
1757:          extern volatile unsigned short          TMR5                @ 0xF4F;
1758:          #ifndef _LIB_BUILD
1759:          asm("TMR5 equ 0F4Fh");
1760:          #endif
1761:          
1762:          // Register: TMR5L
1763:          extern volatile unsigned char           TMR5L               @ 0xF4F;
1764:          #ifndef _LIB_BUILD
1765:          asm("TMR5L equ 0F4Fh");
1766:          #endif
1767:          // bitfield definitions
1768:          typedef union {
1769:              struct {
1770:                  unsigned TMR5L                  :8;
1771:              };
1772:          } TMR5Lbits_t;
1773:          extern volatile TMR5Lbits_t TMR5Lbits @ 0xF4F;
1774:          // bitfield macros
1775:          #define _TMR5L_TMR5L_POSN                                   0x0
1776:          #define _TMR5L_TMR5L_POSITION                               0x0
1777:          #define _TMR5L_TMR5L_SIZE                                   0x8
1778:          #define _TMR5L_TMR5L_LENGTH                                 0x8
1779:          #define _TMR5L_TMR5L_MASK                                   0xFF
1780:          
1781:          // Register: TMR5H
1782:          extern volatile unsigned char           TMR5H               @ 0xF50;
1783:          #ifndef _LIB_BUILD
1784:          asm("TMR5H equ 0F50h");
1785:          #endif
1786:          // bitfield definitions
1787:          typedef union {
1788:              struct {
1789:                  unsigned TMR5H                  :8;
1790:              };
1791:          } TMR5Hbits_t;
1792:          extern volatile TMR5Hbits_t TMR5Hbits @ 0xF50;
1793:          // bitfield macros
1794:          #define _TMR5H_TMR5H_POSN                                   0x0
1795:          #define _TMR5H_TMR5H_POSITION                               0x0
1796:          #define _TMR5H_TMR5H_SIZE                                   0x8
1797:          #define _TMR5H_TMR5H_LENGTH                                 0x8
1798:          #define _TMR5H_TMR5H_MASK                                   0xFF
1799:          
1800:          // Register: T4CON
1801:          extern volatile unsigned char           T4CON               @ 0xF51;
1802:          #ifndef _LIB_BUILD
1803:          asm("T4CON equ 0F51h");
1804:          #endif
1805:          // bitfield definitions
1806:          typedef union {
1807:              struct {
1808:                  unsigned T4CKPS                 :2;
1809:                  unsigned TMR4ON                 :1;
1810:                  unsigned T4OUTPS                :4;
1811:              };
1812:              struct {
1813:                  unsigned T4CKPS0                :1;
1814:                  unsigned T4CKPS1                :1;
1815:                  unsigned                        :1;
1816:                  unsigned T4OUTPS0               :1;
1817:                  unsigned T4OUTPS1               :1;
1818:                  unsigned T4OUTPS2               :1;
1819:                  unsigned T4OUTPS3               :1;
1820:              };
1821:          } T4CONbits_t;
1822:          extern volatile T4CONbits_t T4CONbits @ 0xF51;
1823:          // bitfield macros
1824:          #define _T4CON_T4CKPS_POSN                                  0x0
1825:          #define _T4CON_T4CKPS_POSITION                              0x0
1826:          #define _T4CON_T4CKPS_SIZE                                  0x2
1827:          #define _T4CON_T4CKPS_LENGTH                                0x2
1828:          #define _T4CON_T4CKPS_MASK                                  0x3
1829:          #define _T4CON_TMR4ON_POSN                                  0x2
1830:          #define _T4CON_TMR4ON_POSITION                              0x2
1831:          #define _T4CON_TMR4ON_SIZE                                  0x1
1832:          #define _T4CON_TMR4ON_LENGTH                                0x1
1833:          #define _T4CON_TMR4ON_MASK                                  0x4
1834:          #define _T4CON_T4OUTPS_POSN                                 0x3
1835:          #define _T4CON_T4OUTPS_POSITION                             0x3
1836:          #define _T4CON_T4OUTPS_SIZE                                 0x4
1837:          #define _T4CON_T4OUTPS_LENGTH                               0x4
1838:          #define _T4CON_T4OUTPS_MASK                                 0x78
1839:          #define _T4CON_T4CKPS0_POSN                                 0x0
1840:          #define _T4CON_T4CKPS0_POSITION                             0x0
1841:          #define _T4CON_T4CKPS0_SIZE                                 0x1
1842:          #define _T4CON_T4CKPS0_LENGTH                               0x1
1843:          #define _T4CON_T4CKPS0_MASK                                 0x1
1844:          #define _T4CON_T4CKPS1_POSN                                 0x1
1845:          #define _T4CON_T4CKPS1_POSITION                             0x1
1846:          #define _T4CON_T4CKPS1_SIZE                                 0x1
1847:          #define _T4CON_T4CKPS1_LENGTH                               0x1
1848:          #define _T4CON_T4CKPS1_MASK                                 0x2
1849:          #define _T4CON_T4OUTPS0_POSN                                0x3
1850:          #define _T4CON_T4OUTPS0_POSITION                            0x3
1851:          #define _T4CON_T4OUTPS0_SIZE                                0x1
1852:          #define _T4CON_T4OUTPS0_LENGTH                              0x1
1853:          #define _T4CON_T4OUTPS0_MASK                                0x8
1854:          #define _T4CON_T4OUTPS1_POSN                                0x4
1855:          #define _T4CON_T4OUTPS1_POSITION                            0x4
1856:          #define _T4CON_T4OUTPS1_SIZE                                0x1
1857:          #define _T4CON_T4OUTPS1_LENGTH                              0x1
1858:          #define _T4CON_T4OUTPS1_MASK                                0x10
1859:          #define _T4CON_T4OUTPS2_POSN                                0x5
1860:          #define _T4CON_T4OUTPS2_POSITION                            0x5
1861:          #define _T4CON_T4OUTPS2_SIZE                                0x1
1862:          #define _T4CON_T4OUTPS2_LENGTH                              0x1
1863:          #define _T4CON_T4OUTPS2_MASK                                0x20
1864:          #define _T4CON_T4OUTPS3_POSN                                0x6
1865:          #define _T4CON_T4OUTPS3_POSITION                            0x6
1866:          #define _T4CON_T4OUTPS3_SIZE                                0x1
1867:          #define _T4CON_T4OUTPS3_LENGTH                              0x1
1868:          #define _T4CON_T4OUTPS3_MASK                                0x40
1869:          
1870:          // Register: PR4
1871:          extern volatile unsigned char           PR4                 @ 0xF52;
1872:          #ifndef _LIB_BUILD
1873:          asm("PR4 equ 0F52h");
1874:          #endif
1875:          // bitfield definitions
1876:          typedef union {
1877:              struct {
1878:                  unsigned PR4                    :8;
1879:              };
1880:          } PR4bits_t;
1881:          extern volatile PR4bits_t PR4bits @ 0xF52;
1882:          // bitfield macros
1883:          #define _PR4_PR4_POSN                                       0x0
1884:          #define _PR4_PR4_POSITION                                   0x0
1885:          #define _PR4_PR4_SIZE                                       0x8
1886:          #define _PR4_PR4_LENGTH                                     0x8
1887:          #define _PR4_PR4_MASK                                       0xFF
1888:          
1889:          // Register: TMR4
1890:          extern volatile unsigned char           TMR4                @ 0xF53;
1891:          #ifndef _LIB_BUILD
1892:          asm("TMR4 equ 0F53h");
1893:          #endif
1894:          // bitfield definitions
1895:          typedef union {
1896:              struct {
1897:                  unsigned TMR4                   :8;
1898:              };
1899:          } TMR4bits_t;
1900:          extern volatile TMR4bits_t TMR4bits @ 0xF53;
1901:          // bitfield macros
1902:          #define _TMR4_TMR4_POSN                                     0x0
1903:          #define _TMR4_TMR4_POSITION                                 0x0
1904:          #define _TMR4_TMR4_SIZE                                     0x8
1905:          #define _TMR4_TMR4_LENGTH                                   0x8
1906:          #define _TMR4_TMR4_MASK                                     0xFF
1907:          
1908:          // Register: CCP5CON
1909:          extern volatile unsigned char           CCP5CON             @ 0xF54;
1910:          #ifndef _LIB_BUILD
1911:          asm("CCP5CON equ 0F54h");
1912:          #endif
1913:          // bitfield definitions
1914:          typedef union {
1915:              struct {
1916:                  unsigned CCP5M                  :4;
1917:                  unsigned DC5B                   :2;
1918:              };
1919:              struct {
1920:                  unsigned CCP5M0                 :1;
1921:                  unsigned CCP5M1                 :1;
1922:                  unsigned CCP5M2                 :1;
1923:                  unsigned CCP5M3                 :1;
1924:                  unsigned DC5B0                  :1;
1925:                  unsigned DC5B1                  :1;
1926:              };
1927:          } CCP5CONbits_t;
1928:          extern volatile CCP5CONbits_t CCP5CONbits @ 0xF54;
1929:          // bitfield macros
1930:          #define _CCP5CON_CCP5M_POSN                                 0x0
1931:          #define _CCP5CON_CCP5M_POSITION                             0x0
1932:          #define _CCP5CON_CCP5M_SIZE                                 0x4
1933:          #define _CCP5CON_CCP5M_LENGTH                               0x4
1934:          #define _CCP5CON_CCP5M_MASK                                 0xF
1935:          #define _CCP5CON_DC5B_POSN                                  0x4
1936:          #define _CCP5CON_DC5B_POSITION                              0x4
1937:          #define _CCP5CON_DC5B_SIZE                                  0x2
1938:          #define _CCP5CON_DC5B_LENGTH                                0x2
1939:          #define _CCP5CON_DC5B_MASK                                  0x30
1940:          #define _CCP5CON_CCP5M0_POSN                                0x0
1941:          #define _CCP5CON_CCP5M0_POSITION                            0x0
1942:          #define _CCP5CON_CCP5M0_SIZE                                0x1
1943:          #define _CCP5CON_CCP5M0_LENGTH                              0x1
1944:          #define _CCP5CON_CCP5M0_MASK                                0x1
1945:          #define _CCP5CON_CCP5M1_POSN                                0x1
1946:          #define _CCP5CON_CCP5M1_POSITION                            0x1
1947:          #define _CCP5CON_CCP5M1_SIZE                                0x1
1948:          #define _CCP5CON_CCP5M1_LENGTH                              0x1
1949:          #define _CCP5CON_CCP5M1_MASK                                0x2
1950:          #define _CCP5CON_CCP5M2_POSN                                0x2
1951:          #define _CCP5CON_CCP5M2_POSITION                            0x2
1952:          #define _CCP5CON_CCP5M2_SIZE                                0x1
1953:          #define _CCP5CON_CCP5M2_LENGTH                              0x1
1954:          #define _CCP5CON_CCP5M2_MASK                                0x4
1955:          #define _CCP5CON_CCP5M3_POSN                                0x3
1956:          #define _CCP5CON_CCP5M3_POSITION                            0x3
1957:          #define _CCP5CON_CCP5M3_SIZE                                0x1
1958:          #define _CCP5CON_CCP5M3_LENGTH                              0x1
1959:          #define _CCP5CON_CCP5M3_MASK                                0x8
1960:          #define _CCP5CON_DC5B0_POSN                                 0x4
1961:          #define _CCP5CON_DC5B0_POSITION                             0x4
1962:          #define _CCP5CON_DC5B0_SIZE                                 0x1
1963:          #define _CCP5CON_DC5B0_LENGTH                               0x1
1964:          #define _CCP5CON_DC5B0_MASK                                 0x10
1965:          #define _CCP5CON_DC5B1_POSN                                 0x5
1966:          #define _CCP5CON_DC5B1_POSITION                             0x5
1967:          #define _CCP5CON_DC5B1_SIZE                                 0x1
1968:          #define _CCP5CON_DC5B1_LENGTH                               0x1
1969:          #define _CCP5CON_DC5B1_MASK                                 0x20
1970:          
1971:          // Register: CCPR5
1972:          extern volatile unsigned short          CCPR5               @ 0xF55;
1973:          #ifndef _LIB_BUILD
1974:          asm("CCPR5 equ 0F55h");
1975:          #endif
1976:          
1977:          // Register: CCPR5L
1978:          extern volatile unsigned char           CCPR5L              @ 0xF55;
1979:          #ifndef _LIB_BUILD
1980:          asm("CCPR5L equ 0F55h");
1981:          #endif
1982:          // bitfield definitions
1983:          typedef union {
1984:              struct {
1985:                  unsigned CCPR5L                 :8;
1986:              };
1987:          } CCPR5Lbits_t;
1988:          extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF55;
1989:          // bitfield macros
1990:          #define _CCPR5L_CCPR5L_POSN                                 0x0
1991:          #define _CCPR5L_CCPR5L_POSITION                             0x0
1992:          #define _CCPR5L_CCPR5L_SIZE                                 0x8
1993:          #define _CCPR5L_CCPR5L_LENGTH                               0x8
1994:          #define _CCPR5L_CCPR5L_MASK                                 0xFF
1995:          
1996:          // Register: CCPR5H
1997:          extern volatile unsigned char           CCPR5H              @ 0xF56;
1998:          #ifndef _LIB_BUILD
1999:          asm("CCPR5H equ 0F56h");
2000:          #endif
2001:          // bitfield definitions
2002:          typedef union {
2003:              struct {
2004:                  unsigned CCPR5H                 :8;
2005:              };
2006:          } CCPR5Hbits_t;
2007:          extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF56;
2008:          // bitfield macros
2009:          #define _CCPR5H_CCPR5H_POSN                                 0x0
2010:          #define _CCPR5H_CCPR5H_POSITION                             0x0
2011:          #define _CCPR5H_CCPR5H_SIZE                                 0x8
2012:          #define _CCPR5H_CCPR5H_LENGTH                               0x8
2013:          #define _CCPR5H_CCPR5H_MASK                                 0xFF
2014:          
2015:          // Register: CCP4CON
2016:          extern volatile unsigned char           CCP4CON             @ 0xF57;
2017:          #ifndef _LIB_BUILD
2018:          asm("CCP4CON equ 0F57h");
2019:          #endif
2020:          // bitfield definitions
2021:          typedef union {
2022:              struct {
2023:                  unsigned CCP4M                  :4;
2024:                  unsigned DC4B                   :2;
2025:              };
2026:              struct {
2027:                  unsigned CCP4M0                 :1;
2028:                  unsigned CCP4M1                 :1;
2029:                  unsigned CCP4M2                 :1;
2030:                  unsigned CCP4M3                 :1;
2031:                  unsigned DC4B0                  :1;
2032:                  unsigned DC4B1                  :1;
2033:              };
2034:          } CCP4CONbits_t;
2035:          extern volatile CCP4CONbits_t CCP4CONbits @ 0xF57;
2036:          // bitfield macros
2037:          #define _CCP4CON_CCP4M_POSN                                 0x0
2038:          #define _CCP4CON_CCP4M_POSITION                             0x0
2039:          #define _CCP4CON_CCP4M_SIZE                                 0x4
2040:          #define _CCP4CON_CCP4M_LENGTH                               0x4
2041:          #define _CCP4CON_CCP4M_MASK                                 0xF
2042:          #define _CCP4CON_DC4B_POSN                                  0x4
2043:          #define _CCP4CON_DC4B_POSITION                              0x4
2044:          #define _CCP4CON_DC4B_SIZE                                  0x2
2045:          #define _CCP4CON_DC4B_LENGTH                                0x2
2046:          #define _CCP4CON_DC4B_MASK                                  0x30
2047:          #define _CCP4CON_CCP4M0_POSN                                0x0
2048:          #define _CCP4CON_CCP4M0_POSITION                            0x0
2049:          #define _CCP4CON_CCP4M0_SIZE                                0x1
2050:          #define _CCP4CON_CCP4M0_LENGTH                              0x1
2051:          #define _CCP4CON_CCP4M0_MASK                                0x1
2052:          #define _CCP4CON_CCP4M1_POSN                                0x1
2053:          #define _CCP4CON_CCP4M1_POSITION                            0x1
2054:          #define _CCP4CON_CCP4M1_SIZE                                0x1
2055:          #define _CCP4CON_CCP4M1_LENGTH                              0x1
2056:          #define _CCP4CON_CCP4M1_MASK                                0x2
2057:          #define _CCP4CON_CCP4M2_POSN                                0x2
2058:          #define _CCP4CON_CCP4M2_POSITION                            0x2
2059:          #define _CCP4CON_CCP4M2_SIZE                                0x1
2060:          #define _CCP4CON_CCP4M2_LENGTH                              0x1
2061:          #define _CCP4CON_CCP4M2_MASK                                0x4
2062:          #define _CCP4CON_CCP4M3_POSN                                0x3
2063:          #define _CCP4CON_CCP4M3_POSITION                            0x3
2064:          #define _CCP4CON_CCP4M3_SIZE                                0x1
2065:          #define _CCP4CON_CCP4M3_LENGTH                              0x1
2066:          #define _CCP4CON_CCP4M3_MASK                                0x8
2067:          #define _CCP4CON_DC4B0_POSN                                 0x4
2068:          #define _CCP4CON_DC4B0_POSITION                             0x4
2069:          #define _CCP4CON_DC4B0_SIZE                                 0x1
2070:          #define _CCP4CON_DC4B0_LENGTH                               0x1
2071:          #define _CCP4CON_DC4B0_MASK                                 0x10
2072:          #define _CCP4CON_DC4B1_POSN                                 0x5
2073:          #define _CCP4CON_DC4B1_POSITION                             0x5
2074:          #define _CCP4CON_DC4B1_SIZE                                 0x1
2075:          #define _CCP4CON_DC4B1_LENGTH                               0x1
2076:          #define _CCP4CON_DC4B1_MASK                                 0x20
2077:          
2078:          // Register: CCPR4
2079:          extern volatile unsigned short          CCPR4               @ 0xF58;
2080:          #ifndef _LIB_BUILD
2081:          asm("CCPR4 equ 0F58h");
2082:          #endif
2083:          
2084:          // Register: CCPR4L
2085:          extern volatile unsigned char           CCPR4L              @ 0xF58;
2086:          #ifndef _LIB_BUILD
2087:          asm("CCPR4L equ 0F58h");
2088:          #endif
2089:          // bitfield definitions
2090:          typedef union {
2091:              struct {
2092:                  unsigned CCPR4L                 :8;
2093:              };
2094:          } CCPR4Lbits_t;
2095:          extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF58;
2096:          // bitfield macros
2097:          #define _CCPR4L_CCPR4L_POSN                                 0x0
2098:          #define _CCPR4L_CCPR4L_POSITION                             0x0
2099:          #define _CCPR4L_CCPR4L_SIZE                                 0x8
2100:          #define _CCPR4L_CCPR4L_LENGTH                               0x8
2101:          #define _CCPR4L_CCPR4L_MASK                                 0xFF
2102:          
2103:          // Register: CCPR4H
2104:          extern volatile unsigned char           CCPR4H              @ 0xF59;
2105:          #ifndef _LIB_BUILD
2106:          asm("CCPR4H equ 0F59h");
2107:          #endif
2108:          // bitfield definitions
2109:          typedef union {
2110:              struct {
2111:                  unsigned CCPR4H                 :8;
2112:              };
2113:          } CCPR4Hbits_t;
2114:          extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF59;
2115:          // bitfield macros
2116:          #define _CCPR4H_CCPR4H_POSN                                 0x0
2117:          #define _CCPR4H_CCPR4H_POSITION                             0x0
2118:          #define _CCPR4H_CCPR4H_SIZE                                 0x8
2119:          #define _CCPR4H_CCPR4H_LENGTH                               0x8
2120:          #define _CCPR4H_CCPR4H_MASK                                 0xFF
2121:          
2122:          // Register: PSTR3CON
2123:          extern volatile unsigned char           PSTR3CON            @ 0xF5A;
2124:          #ifndef _LIB_BUILD
2125:          asm("PSTR3CON equ 0F5Ah");
2126:          #endif
2127:          // bitfield definitions
2128:          typedef union {
2129:              struct {
2130:                  unsigned STR3A                  :1;
2131:                  unsigned STR3B                  :1;
2132:                  unsigned STR3C                  :1;
2133:                  unsigned STR3D                  :1;
2134:                  unsigned STR3SYNC               :1;
2135:              };
2136:              struct {
2137:                  unsigned STRA3                  :1;
2138:              };
2139:              struct {
2140:                  unsigned                        :1;
2141:                  unsigned STRB3                  :1;
2142:              };
2143:              struct {
2144:                  unsigned                        :2;
2145:                  unsigned STRC3                  :1;
2146:              };
2147:              struct {
2148:                  unsigned                        :3;
2149:                  unsigned STRD3                  :1;
2150:              };
2151:              struct {
2152:                  unsigned                        :4;
2153:                  unsigned STRSYNC3               :1;
2154:              };
2155:          } PSTR3CONbits_t;
2156:          extern volatile PSTR3CONbits_t PSTR3CONbits @ 0xF5A;
2157:          // bitfield macros
2158:          #define _PSTR3CON_STR3A_POSN                                0x0
2159:          #define _PSTR3CON_STR3A_POSITION                            0x0
2160:          #define _PSTR3CON_STR3A_SIZE                                0x1
2161:          #define _PSTR3CON_STR3A_LENGTH                              0x1
2162:          #define _PSTR3CON_STR3A_MASK                                0x1
2163:          #define _PSTR3CON_STR3B_POSN                                0x1
2164:          #define _PSTR3CON_STR3B_POSITION                            0x1
2165:          #define _PSTR3CON_STR3B_SIZE                                0x1
2166:          #define _PSTR3CON_STR3B_LENGTH                              0x1
2167:          #define _PSTR3CON_STR3B_MASK                                0x2
2168:          #define _PSTR3CON_STR3C_POSN                                0x2
2169:          #define _PSTR3CON_STR3C_POSITION                            0x2
2170:          #define _PSTR3CON_STR3C_SIZE                                0x1
2171:          #define _PSTR3CON_STR3C_LENGTH                              0x1
2172:          #define _PSTR3CON_STR3C_MASK                                0x4
2173:          #define _PSTR3CON_STR3D_POSN                                0x3
2174:          #define _PSTR3CON_STR3D_POSITION                            0x3
2175:          #define _PSTR3CON_STR3D_SIZE                                0x1
2176:          #define _PSTR3CON_STR3D_LENGTH                              0x1
2177:          #define _PSTR3CON_STR3D_MASK                                0x8
2178:          #define _PSTR3CON_STR3SYNC_POSN                             0x4
2179:          #define _PSTR3CON_STR3SYNC_POSITION                         0x4
2180:          #define _PSTR3CON_STR3SYNC_SIZE                             0x1
2181:          #define _PSTR3CON_STR3SYNC_LENGTH                           0x1
2182:          #define _PSTR3CON_STR3SYNC_MASK                             0x10
2183:          #define _PSTR3CON_STRA3_POSN                                0x0
2184:          #define _PSTR3CON_STRA3_POSITION                            0x0
2185:          #define _PSTR3CON_STRA3_SIZE                                0x1
2186:          #define _PSTR3CON_STRA3_LENGTH                              0x1
2187:          #define _PSTR3CON_STRA3_MASK                                0x1
2188:          #define _PSTR3CON_STRB3_POSN                                0x1
2189:          #define _PSTR3CON_STRB3_POSITION                            0x1
2190:          #define _PSTR3CON_STRB3_SIZE                                0x1
2191:          #define _PSTR3CON_STRB3_LENGTH                              0x1
2192:          #define _PSTR3CON_STRB3_MASK                                0x2
2193:          #define _PSTR3CON_STRC3_POSN                                0x2
2194:          #define _PSTR3CON_STRC3_POSITION                            0x2
2195:          #define _PSTR3CON_STRC3_SIZE                                0x1
2196:          #define _PSTR3CON_STRC3_LENGTH                              0x1
2197:          #define _PSTR3CON_STRC3_MASK                                0x4
2198:          #define _PSTR3CON_STRD3_POSN                                0x3
2199:          #define _PSTR3CON_STRD3_POSITION                            0x3
2200:          #define _PSTR3CON_STRD3_SIZE                                0x1
2201:          #define _PSTR3CON_STRD3_LENGTH                              0x1
2202:          #define _PSTR3CON_STRD3_MASK                                0x8
2203:          #define _PSTR3CON_STRSYNC3_POSN                             0x4
2204:          #define _PSTR3CON_STRSYNC3_POSITION                         0x4
2205:          #define _PSTR3CON_STRSYNC3_SIZE                             0x1
2206:          #define _PSTR3CON_STRSYNC3_LENGTH                           0x1
2207:          #define _PSTR3CON_STRSYNC3_MASK                             0x10
2208:          
2209:          // Register: ECCP3AS
2210:          extern volatile unsigned char           ECCP3AS             @ 0xF5B;
2211:          #ifndef _LIB_BUILD
2212:          asm("ECCP3AS equ 0F5Bh");
2213:          #endif
2214:          // aliases
2215:          extern volatile unsigned char           CCP3AS              @ 0xF5B;
2216:          #ifndef _LIB_BUILD
2217:          asm("CCP3AS equ 0F5Bh");
2218:          #endif
2219:          // bitfield definitions
2220:          typedef union {
2221:              struct {
2222:                  unsigned P3SSBD                 :2;
2223:                  unsigned P3SSAC                 :2;
2224:                  unsigned CCP3AS                 :3;
2225:                  unsigned CCP3ASE                :1;
2226:              };
2227:              struct {
2228:                  unsigned P3SSBD0                :1;
2229:                  unsigned P3SSBD1                :1;
2230:                  unsigned P3SSAC0                :1;
2231:                  unsigned P3SSAC1                :1;
2232:                  unsigned CCP3AS0                :1;
2233:                  unsigned CCP3AS1                :1;
2234:                  unsigned CCP3AS2                :1;
2235:              };
2236:              struct {
2237:                  unsigned PSS3BD                 :2;
2238:                  unsigned PSS3AC                 :2;
2239:              };
2240:              struct {
2241:                  unsigned PSS3BD0                :1;
2242:                  unsigned PSS3BD1                :1;
2243:                  unsigned PSS3AC0                :1;
2244:                  unsigned PSS3AC1                :1;
2245:              };
2246:          } ECCP3ASbits_t;
2247:          extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF5B;
2248:          // bitfield macros
2249:          #define _ECCP3AS_P3SSBD_POSN                                0x0
2250:          #define _ECCP3AS_P3SSBD_POSITION                            0x0
2251:          #define _ECCP3AS_P3SSBD_SIZE                                0x2
2252:          #define _ECCP3AS_P3SSBD_LENGTH                              0x2
2253:          #define _ECCP3AS_P3SSBD_MASK                                0x3
2254:          #define _ECCP3AS_P3SSAC_POSN                                0x2
2255:          #define _ECCP3AS_P3SSAC_POSITION                            0x2
2256:          #define _ECCP3AS_P3SSAC_SIZE                                0x2
2257:          #define _ECCP3AS_P3SSAC_LENGTH                              0x2
2258:          #define _ECCP3AS_P3SSAC_MASK                                0xC
2259:          #define _ECCP3AS_CCP3AS_POSN                                0x4
2260:          #define _ECCP3AS_CCP3AS_POSITION                            0x4
2261:          #define _ECCP3AS_CCP3AS_SIZE                                0x3
2262:          #define _ECCP3AS_CCP3AS_LENGTH                              0x3
2263:          #define _ECCP3AS_CCP3AS_MASK                                0x70
2264:          #define _ECCP3AS_CCP3ASE_POSN                               0x7
2265:          #define _ECCP3AS_CCP3ASE_POSITION                           0x7
2266:          #define _ECCP3AS_CCP3ASE_SIZE                               0x1
2267:          #define _ECCP3AS_CCP3ASE_LENGTH                             0x1
2268:          #define _ECCP3AS_CCP3ASE_MASK                               0x80
2269:          #define _ECCP3AS_P3SSBD0_POSN                               0x0
2270:          #define _ECCP3AS_P3SSBD0_POSITION                           0x0
2271:          #define _ECCP3AS_P3SSBD0_SIZE                               0x1
2272:          #define _ECCP3AS_P3SSBD0_LENGTH                             0x1
2273:          #define _ECCP3AS_P3SSBD0_MASK                               0x1
2274:          #define _ECCP3AS_P3SSBD1_POSN                               0x1
2275:          #define _ECCP3AS_P3SSBD1_POSITION                           0x1
2276:          #define _ECCP3AS_P3SSBD1_SIZE                               0x1
2277:          #define _ECCP3AS_P3SSBD1_LENGTH                             0x1
2278:          #define _ECCP3AS_P3SSBD1_MASK                               0x2
2279:          #define _ECCP3AS_P3SSAC0_POSN                               0x2
2280:          #define _ECCP3AS_P3SSAC0_POSITION                           0x2
2281:          #define _ECCP3AS_P3SSAC0_SIZE                               0x1
2282:          #define _ECCP3AS_P3SSAC0_LENGTH                             0x1
2283:          #define _ECCP3AS_P3SSAC0_MASK                               0x4
2284:          #define _ECCP3AS_P3SSAC1_POSN                               0x3
2285:          #define _ECCP3AS_P3SSAC1_POSITION                           0x3
2286:          #define _ECCP3AS_P3SSAC1_SIZE                               0x1
2287:          #define _ECCP3AS_P3SSAC1_LENGTH                             0x1
2288:          #define _ECCP3AS_P3SSAC1_MASK                               0x8
2289:          #define _ECCP3AS_CCP3AS0_POSN                               0x4
2290:          #define _ECCP3AS_CCP3AS0_POSITION                           0x4
2291:          #define _ECCP3AS_CCP3AS0_SIZE                               0x1
2292:          #define _ECCP3AS_CCP3AS0_LENGTH                             0x1
2293:          #define _ECCP3AS_CCP3AS0_MASK                               0x10
2294:          #define _ECCP3AS_CCP3AS1_POSN                               0x5
2295:          #define _ECCP3AS_CCP3AS1_POSITION                           0x5
2296:          #define _ECCP3AS_CCP3AS1_SIZE                               0x1
2297:          #define _ECCP3AS_CCP3AS1_LENGTH                             0x1
2298:          #define _ECCP3AS_CCP3AS1_MASK                               0x20
2299:          #define _ECCP3AS_CCP3AS2_POSN                               0x6
2300:          #define _ECCP3AS_CCP3AS2_POSITION                           0x6
2301:          #define _ECCP3AS_CCP3AS2_SIZE                               0x1
2302:          #define _ECCP3AS_CCP3AS2_LENGTH                             0x1
2303:          #define _ECCP3AS_CCP3AS2_MASK                               0x40
2304:          #define _ECCP3AS_PSS3BD_POSN                                0x0
2305:          #define _ECCP3AS_PSS3BD_POSITION                            0x0
2306:          #define _ECCP3AS_PSS3BD_SIZE                                0x2
2307:          #define _ECCP3AS_PSS3BD_LENGTH                              0x2
2308:          #define _ECCP3AS_PSS3BD_MASK                                0x3
2309:          #define _ECCP3AS_PSS3AC_POSN                                0x2
2310:          #define _ECCP3AS_PSS3AC_POSITION                            0x2
2311:          #define _ECCP3AS_PSS3AC_SIZE                                0x2
2312:          #define _ECCP3AS_PSS3AC_LENGTH                              0x2
2313:          #define _ECCP3AS_PSS3AC_MASK                                0xC
2314:          #define _ECCP3AS_PSS3BD0_POSN                               0x0
2315:          #define _ECCP3AS_PSS3BD0_POSITION                           0x0
2316:          #define _ECCP3AS_PSS3BD0_SIZE                               0x1
2317:          #define _ECCP3AS_PSS3BD0_LENGTH                             0x1
2318:          #define _ECCP3AS_PSS3BD0_MASK                               0x1
2319:          #define _ECCP3AS_PSS3BD1_POSN                               0x1
2320:          #define _ECCP3AS_PSS3BD1_POSITION                           0x1
2321:          #define _ECCP3AS_PSS3BD1_SIZE                               0x1
2322:          #define _ECCP3AS_PSS3BD1_LENGTH                             0x1
2323:          #define _ECCP3AS_PSS3BD1_MASK                               0x2
2324:          #define _ECCP3AS_PSS3AC0_POSN                               0x2
2325:          #define _ECCP3AS_PSS3AC0_POSITION                           0x2
2326:          #define _ECCP3AS_PSS3AC0_SIZE                               0x1
2327:          #define _ECCP3AS_PSS3AC0_LENGTH                             0x1
2328:          #define _ECCP3AS_PSS3AC0_MASK                               0x4
2329:          #define _ECCP3AS_PSS3AC1_POSN                               0x3
2330:          #define _ECCP3AS_PSS3AC1_POSITION                           0x3
2331:          #define _ECCP3AS_PSS3AC1_SIZE                               0x1
2332:          #define _ECCP3AS_PSS3AC1_LENGTH                             0x1
2333:          #define _ECCP3AS_PSS3AC1_MASK                               0x8
2334:          // alias bitfield definitions
2335:          typedef union {
2336:              struct {
2337:                  unsigned P3SSBD                 :2;
2338:                  unsigned P3SSAC                 :2;
2339:                  unsigned CCP3AS                 :3;
2340:                  unsigned CCP3ASE                :1;
2341:              };
2342:              struct {
2343:                  unsigned P3SSBD0                :1;
2344:                  unsigned P3SSBD1                :1;
2345:                  unsigned P3SSAC0                :1;
2346:                  unsigned P3SSAC1                :1;
2347:                  unsigned CCP3AS0                :1;
2348:                  unsigned CCP3AS1                :1;
2349:                  unsigned CCP3AS2                :1;
2350:              };
2351:              struct {
2352:                  unsigned PSS3BD                 :2;
2353:                  unsigned PSS3AC                 :2;
2354:              };
2355:              struct {
2356:                  unsigned PSS3BD0                :1;
2357:                  unsigned PSS3BD1                :1;
2358:                  unsigned PSS3AC0                :1;
2359:                  unsigned PSS3AC1                :1;
2360:              };
2361:          } CCP3ASbits_t;
2362:          extern volatile CCP3ASbits_t CCP3ASbits @ 0xF5B;
2363:          // bitfield macros
2364:          #define _CCP3AS_P3SSBD_POSN                                 0x0
2365:          #define _CCP3AS_P3SSBD_POSITION                             0x0
2366:          #define _CCP3AS_P3SSBD_SIZE                                 0x2
2367:          #define _CCP3AS_P3SSBD_LENGTH                               0x2
2368:          #define _CCP3AS_P3SSBD_MASK                                 0x3
2369:          #define _CCP3AS_P3SSAC_POSN                                 0x2
2370:          #define _CCP3AS_P3SSAC_POSITION                             0x2
2371:          #define _CCP3AS_P3SSAC_SIZE                                 0x2
2372:          #define _CCP3AS_P3SSAC_LENGTH                               0x2
2373:          #define _CCP3AS_P3SSAC_MASK                                 0xC
2374:          #define _CCP3AS_CCP3AS_POSN                                 0x4
2375:          #define _CCP3AS_CCP3AS_POSITION                             0x4
2376:          #define _CCP3AS_CCP3AS_SIZE                                 0x3
2377:          #define _CCP3AS_CCP3AS_LENGTH                               0x3
2378:          #define _CCP3AS_CCP3AS_MASK                                 0x70
2379:          #define _CCP3AS_CCP3ASE_POSN                                0x7
2380:          #define _CCP3AS_CCP3ASE_POSITION                            0x7
2381:          #define _CCP3AS_CCP3ASE_SIZE                                0x1
2382:          #define _CCP3AS_CCP3ASE_LENGTH                              0x1
2383:          #define _CCP3AS_CCP3ASE_MASK                                0x80
2384:          #define _CCP3AS_P3SSBD0_POSN                                0x0
2385:          #define _CCP3AS_P3SSBD0_POSITION                            0x0
2386:          #define _CCP3AS_P3SSBD0_SIZE                                0x1
2387:          #define _CCP3AS_P3SSBD0_LENGTH                              0x1
2388:          #define _CCP3AS_P3SSBD0_MASK                                0x1
2389:          #define _CCP3AS_P3SSBD1_POSN                                0x1
2390:          #define _CCP3AS_P3SSBD1_POSITION                            0x1
2391:          #define _CCP3AS_P3SSBD1_SIZE                                0x1
2392:          #define _CCP3AS_P3SSBD1_LENGTH                              0x1
2393:          #define _CCP3AS_P3SSBD1_MASK                                0x2
2394:          #define _CCP3AS_P3SSAC0_POSN                                0x2
2395:          #define _CCP3AS_P3SSAC0_POSITION                            0x2
2396:          #define _CCP3AS_P3SSAC0_SIZE                                0x1
2397:          #define _CCP3AS_P3SSAC0_LENGTH                              0x1
2398:          #define _CCP3AS_P3SSAC0_MASK                                0x4
2399:          #define _CCP3AS_P3SSAC1_POSN                                0x3
2400:          #define _CCP3AS_P3SSAC1_POSITION                            0x3
2401:          #define _CCP3AS_P3SSAC1_SIZE                                0x1
2402:          #define _CCP3AS_P3SSAC1_LENGTH                              0x1
2403:          #define _CCP3AS_P3SSAC1_MASK                                0x8
2404:          #define _CCP3AS_CCP3AS0_POSN                                0x4
2405:          #define _CCP3AS_CCP3AS0_POSITION                            0x4
2406:          #define _CCP3AS_CCP3AS0_SIZE                                0x1
2407:          #define _CCP3AS_CCP3AS0_LENGTH                              0x1
2408:          #define _CCP3AS_CCP3AS0_MASK                                0x10
2409:          #define _CCP3AS_CCP3AS1_POSN                                0x5
2410:          #define _CCP3AS_CCP3AS1_POSITION                            0x5
2411:          #define _CCP3AS_CCP3AS1_SIZE                                0x1
2412:          #define _CCP3AS_CCP3AS1_LENGTH                              0x1
2413:          #define _CCP3AS_CCP3AS1_MASK                                0x20
2414:          #define _CCP3AS_CCP3AS2_POSN                                0x6
2415:          #define _CCP3AS_CCP3AS2_POSITION                            0x6
2416:          #define _CCP3AS_CCP3AS2_SIZE                                0x1
2417:          #define _CCP3AS_CCP3AS2_LENGTH                              0x1
2418:          #define _CCP3AS_CCP3AS2_MASK                                0x40
2419:          #define _CCP3AS_PSS3BD_POSN                                 0x0
2420:          #define _CCP3AS_PSS3BD_POSITION                             0x0
2421:          #define _CCP3AS_PSS3BD_SIZE                                 0x2
2422:          #define _CCP3AS_PSS3BD_LENGTH                               0x2
2423:          #define _CCP3AS_PSS3BD_MASK                                 0x3
2424:          #define _CCP3AS_PSS3AC_POSN                                 0x2
2425:          #define _CCP3AS_PSS3AC_POSITION                             0x2
2426:          #define _CCP3AS_PSS3AC_SIZE                                 0x2
2427:          #define _CCP3AS_PSS3AC_LENGTH                               0x2
2428:          #define _CCP3AS_PSS3AC_MASK                                 0xC
2429:          #define _CCP3AS_PSS3BD0_POSN                                0x0
2430:          #define _CCP3AS_PSS3BD0_POSITION                            0x0
2431:          #define _CCP3AS_PSS3BD0_SIZE                                0x1
2432:          #define _CCP3AS_PSS3BD0_LENGTH                              0x1
2433:          #define _CCP3AS_PSS3BD0_MASK                                0x1
2434:          #define _CCP3AS_PSS3BD1_POSN                                0x1
2435:          #define _CCP3AS_PSS3BD1_POSITION                            0x1
2436:          #define _CCP3AS_PSS3BD1_SIZE                                0x1
2437:          #define _CCP3AS_PSS3BD1_LENGTH                              0x1
2438:          #define _CCP3AS_PSS3BD1_MASK                                0x2
2439:          #define _CCP3AS_PSS3AC0_POSN                                0x2
2440:          #define _CCP3AS_PSS3AC0_POSITION                            0x2
2441:          #define _CCP3AS_PSS3AC0_SIZE                                0x1
2442:          #define _CCP3AS_PSS3AC0_LENGTH                              0x1
2443:          #define _CCP3AS_PSS3AC0_MASK                                0x4
2444:          #define _CCP3AS_PSS3AC1_POSN                                0x3
2445:          #define _CCP3AS_PSS3AC1_POSITION                            0x3
2446:          #define _CCP3AS_PSS3AC1_SIZE                                0x1
2447:          #define _CCP3AS_PSS3AC1_LENGTH                              0x1
2448:          #define _CCP3AS_PSS3AC1_MASK                                0x8
2449:          
2450:          // Register: PWM3CON
2451:          extern volatile unsigned char           PWM3CON             @ 0xF5C;
2452:          #ifndef _LIB_BUILD
2453:          asm("PWM3CON equ 0F5Ch");
2454:          #endif
2455:          // bitfield definitions
2456:          typedef union {
2457:              struct {
2458:                  unsigned P3DC                   :7;
2459:                  unsigned P3RSEN                 :1;
2460:              };
2461:              struct {
2462:                  unsigned P3DC0                  :1;
2463:                  unsigned P3DC1                  :1;
2464:                  unsigned P3DC2                  :1;
2465:                  unsigned P3DC3                  :1;
2466:                  unsigned P3DC4                  :1;
2467:                  unsigned P3DC5                  :1;
2468:                  unsigned P3DC6                  :1;
2469:              };
2470:          } PWM3CONbits_t;
2471:          extern volatile PWM3CONbits_t PWM3CONbits @ 0xF5C;
2472:          // bitfield macros
2473:          #define _PWM3CON_P3DC_POSN                                  0x0
2474:          #define _PWM3CON_P3DC_POSITION                              0x0
2475:          #define _PWM3CON_P3DC_SIZE                                  0x7
2476:          #define _PWM3CON_P3DC_LENGTH                                0x7
2477:          #define _PWM3CON_P3DC_MASK                                  0x7F
2478:          #define _PWM3CON_P3RSEN_POSN                                0x7
2479:          #define _PWM3CON_P3RSEN_POSITION                            0x7
2480:          #define _PWM3CON_P3RSEN_SIZE                                0x1
2481:          #define _PWM3CON_P3RSEN_LENGTH                              0x1
2482:          #define _PWM3CON_P3RSEN_MASK                                0x80
2483:          #define _PWM3CON_P3DC0_POSN                                 0x0
2484:          #define _PWM3CON_P3DC0_POSITION                             0x0
2485:          #define _PWM3CON_P3DC0_SIZE                                 0x1
2486:          #define _PWM3CON_P3DC0_LENGTH                               0x1
2487:          #define _PWM3CON_P3DC0_MASK                                 0x1
2488:          #define _PWM3CON_P3DC1_POSN                                 0x1
2489:          #define _PWM3CON_P3DC1_POSITION                             0x1
2490:          #define _PWM3CON_P3DC1_SIZE                                 0x1
2491:          #define _PWM3CON_P3DC1_LENGTH                               0x1
2492:          #define _PWM3CON_P3DC1_MASK                                 0x2
2493:          #define _PWM3CON_P3DC2_POSN                                 0x2
2494:          #define _PWM3CON_P3DC2_POSITION                             0x2
2495:          #define _PWM3CON_P3DC2_SIZE                                 0x1
2496:          #define _PWM3CON_P3DC2_LENGTH                               0x1
2497:          #define _PWM3CON_P3DC2_MASK                                 0x4
2498:          #define _PWM3CON_P3DC3_POSN                                 0x3
2499:          #define _PWM3CON_P3DC3_POSITION                             0x3
2500:          #define _PWM3CON_P3DC3_SIZE                                 0x1
2501:          #define _PWM3CON_P3DC3_LENGTH                               0x1
2502:          #define _PWM3CON_P3DC3_MASK                                 0x8
2503:          #define _PWM3CON_P3DC4_POSN                                 0x4
2504:          #define _PWM3CON_P3DC4_POSITION                             0x4
2505:          #define _PWM3CON_P3DC4_SIZE                                 0x1
2506:          #define _PWM3CON_P3DC4_LENGTH                               0x1
2507:          #define _PWM3CON_P3DC4_MASK                                 0x10
2508:          #define _PWM3CON_P3DC5_POSN                                 0x5
2509:          #define _PWM3CON_P3DC5_POSITION                             0x5
2510:          #define _PWM3CON_P3DC5_SIZE                                 0x1
2511:          #define _PWM3CON_P3DC5_LENGTH                               0x1
2512:          #define _PWM3CON_P3DC5_MASK                                 0x20
2513:          #define _PWM3CON_P3DC6_POSN                                 0x6
2514:          #define _PWM3CON_P3DC6_POSITION                             0x6
2515:          #define _PWM3CON_P3DC6_SIZE                                 0x1
2516:          #define _PWM3CON_P3DC6_LENGTH                               0x1
2517:          #define _PWM3CON_P3DC6_MASK                                 0x40
2518:          
2519:          // Register: CCP3CON
2520:          extern volatile unsigned char           CCP3CON             @ 0xF5D;
2521:          #ifndef _LIB_BUILD
2522:          asm("CCP3CON equ 0F5Dh");
2523:          #endif
2524:          // bitfield definitions
2525:          typedef union {
2526:              struct {
2527:                  unsigned CCP3M                  :4;
2528:                  unsigned DC3B                   :2;
2529:                  unsigned P3M                    :2;
2530:              };
2531:              struct {
2532:                  unsigned CCP3M0                 :1;
2533:                  unsigned CCP3M1                 :1;
2534:                  unsigned CCP3M2                 :1;
2535:                  unsigned CCP3M3                 :1;
2536:                  unsigned DC3B0                  :1;
2537:                  unsigned DC3B1                  :1;
2538:                  unsigned P3M0                   :1;
2539:                  unsigned P3M1                   :1;
2540:              };
2541:          } CCP3CONbits_t;
2542:          extern volatile CCP3CONbits_t CCP3CONbits @ 0xF5D;
2543:          // bitfield macros
2544:          #define _CCP3CON_CCP3M_POSN                                 0x0
2545:          #define _CCP3CON_CCP3M_POSITION                             0x0
2546:          #define _CCP3CON_CCP3M_SIZE                                 0x4
2547:          #define _CCP3CON_CCP3M_LENGTH                               0x4
2548:          #define _CCP3CON_CCP3M_MASK                                 0xF
2549:          #define _CCP3CON_DC3B_POSN                                  0x4
2550:          #define _CCP3CON_DC3B_POSITION                              0x4
2551:          #define _CCP3CON_DC3B_SIZE                                  0x2
2552:          #define _CCP3CON_DC3B_LENGTH                                0x2
2553:          #define _CCP3CON_DC3B_MASK                                  0x30
2554:          #define _CCP3CON_P3M_POSN                                   0x6
2555:          #define _CCP3CON_P3M_POSITION                               0x6
2556:          #define _CCP3CON_P3M_SIZE                                   0x2
2557:          #define _CCP3CON_P3M_LENGTH                                 0x2
2558:          #define _CCP3CON_P3M_MASK                                   0xC0
2559:          #define _CCP3CON_CCP3M0_POSN                                0x0
2560:          #define _CCP3CON_CCP3M0_POSITION                            0x0
2561:          #define _CCP3CON_CCP3M0_SIZE                                0x1
2562:          #define _CCP3CON_CCP3M0_LENGTH                              0x1
2563:          #define _CCP3CON_CCP3M0_MASK                                0x1
2564:          #define _CCP3CON_CCP3M1_POSN                                0x1
2565:          #define _CCP3CON_CCP3M1_POSITION                            0x1
2566:          #define _CCP3CON_CCP3M1_SIZE                                0x1
2567:          #define _CCP3CON_CCP3M1_LENGTH                              0x1
2568:          #define _CCP3CON_CCP3M1_MASK                                0x2
2569:          #define _CCP3CON_CCP3M2_POSN                                0x2
2570:          #define _CCP3CON_CCP3M2_POSITION                            0x2
2571:          #define _CCP3CON_CCP3M2_SIZE                                0x1
2572:          #define _CCP3CON_CCP3M2_LENGTH                              0x1
2573:          #define _CCP3CON_CCP3M2_MASK                                0x4
2574:          #define _CCP3CON_CCP3M3_POSN                                0x3
2575:          #define _CCP3CON_CCP3M3_POSITION                            0x3
2576:          #define _CCP3CON_CCP3M3_SIZE                                0x1
2577:          #define _CCP3CON_CCP3M3_LENGTH                              0x1
2578:          #define _CCP3CON_CCP3M3_MASK                                0x8
2579:          #define _CCP3CON_DC3B0_POSN                                 0x4
2580:          #define _CCP3CON_DC3B0_POSITION                             0x4
2581:          #define _CCP3CON_DC3B0_SIZE                                 0x1
2582:          #define _CCP3CON_DC3B0_LENGTH                               0x1
2583:          #define _CCP3CON_DC3B0_MASK                                 0x10
2584:          #define _CCP3CON_DC3B1_POSN                                 0x5
2585:          #define _CCP3CON_DC3B1_POSITION                             0x5
2586:          #define _CCP3CON_DC3B1_SIZE                                 0x1
2587:          #define _CCP3CON_DC3B1_LENGTH                               0x1
2588:          #define _CCP3CON_DC3B1_MASK                                 0x20
2589:          #define _CCP3CON_P3M0_POSN                                  0x6
2590:          #define _CCP3CON_P3M0_POSITION                              0x6
2591:          #define _CCP3CON_P3M0_SIZE                                  0x1
2592:          #define _CCP3CON_P3M0_LENGTH                                0x1
2593:          #define _CCP3CON_P3M0_MASK                                  0x40
2594:          #define _CCP3CON_P3M1_POSN                                  0x7
2595:          #define _CCP3CON_P3M1_POSITION                              0x7
2596:          #define _CCP3CON_P3M1_SIZE                                  0x1
2597:          #define _CCP3CON_P3M1_LENGTH                                0x1
2598:          #define _CCP3CON_P3M1_MASK                                  0x80
2599:          
2600:          // Register: CCPR3
2601:          extern volatile unsigned short          CCPR3               @ 0xF5E;
2602:          #ifndef _LIB_BUILD
2603:          asm("CCPR3 equ 0F5Eh");
2604:          #endif
2605:          
2606:          // Register: CCPR3L
2607:          extern volatile unsigned char           CCPR3L              @ 0xF5E;
2608:          #ifndef _LIB_BUILD
2609:          asm("CCPR3L equ 0F5Eh");
2610:          #endif
2611:          // bitfield definitions
2612:          typedef union {
2613:              struct {
2614:                  unsigned CCPR3L                 :8;
2615:              };
2616:          } CCPR3Lbits_t;
2617:          extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF5E;
2618:          // bitfield macros
2619:          #define _CCPR3L_CCPR3L_POSN                                 0x0
2620:          #define _CCPR3L_CCPR3L_POSITION                             0x0
2621:          #define _CCPR3L_CCPR3L_SIZE                                 0x8
2622:          #define _CCPR3L_CCPR3L_LENGTH                               0x8
2623:          #define _CCPR3L_CCPR3L_MASK                                 0xFF
2624:          
2625:          // Register: CCPR3H
2626:          extern volatile unsigned char           CCPR3H              @ 0xF5F;
2627:          #ifndef _LIB_BUILD
2628:          asm("CCPR3H equ 0F5Fh");
2629:          #endif
2630:          // bitfield definitions
2631:          typedef union {
2632:              struct {
2633:                  unsigned CCPR3H                 :8;
2634:              };
2635:          } CCPR3Hbits_t;
2636:          extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF5F;
2637:          // bitfield macros
2638:          #define _CCPR3H_CCPR3H_POSN                                 0x0
2639:          #define _CCPR3H_CCPR3H_POSITION                             0x0
2640:          #define _CCPR3H_CCPR3H_SIZE                                 0x8
2641:          #define _CCPR3H_CCPR3H_LENGTH                               0x8
2642:          #define _CCPR3H_CCPR3H_MASK                                 0xFF
2643:          
2644:          // Register: SLRCON
2645:          extern volatile unsigned char           SLRCON              @ 0xF60;
2646:          #ifndef _LIB_BUILD
2647:          asm("SLRCON equ 0F60h");
2648:          #endif
2649:          // bitfield definitions
2650:          typedef union {
2651:              struct {
2652:                  unsigned SLRA                   :1;
2653:                  unsigned SLRB                   :1;
2654:                  unsigned SLRC                   :1;
2655:                  unsigned SLRD                   :1;
2656:                  unsigned SLRE                   :1;
2657:              };
2658:          } SLRCONbits_t;
2659:          extern volatile SLRCONbits_t SLRCONbits @ 0xF60;
2660:          // bitfield macros
2661:          #define _SLRCON_SLRA_POSN                                   0x0
2662:          #define _SLRCON_SLRA_POSITION                               0x0
2663:          #define _SLRCON_SLRA_SIZE                                   0x1
2664:          #define _SLRCON_SLRA_LENGTH                                 0x1
2665:          #define _SLRCON_SLRA_MASK                                   0x1
2666:          #define _SLRCON_SLRB_POSN                                   0x1
2667:          #define _SLRCON_SLRB_POSITION                               0x1
2668:          #define _SLRCON_SLRB_SIZE                                   0x1
2669:          #define _SLRCON_SLRB_LENGTH                                 0x1
2670:          #define _SLRCON_SLRB_MASK                                   0x2
2671:          #define _SLRCON_SLRC_POSN                                   0x2
2672:          #define _SLRCON_SLRC_POSITION                               0x2
2673:          #define _SLRCON_SLRC_SIZE                                   0x1
2674:          #define _SLRCON_SLRC_LENGTH                                 0x1
2675:          #define _SLRCON_SLRC_MASK                                   0x4
2676:          #define _SLRCON_SLRD_POSN                                   0x3
2677:          #define _SLRCON_SLRD_POSITION                               0x3
2678:          #define _SLRCON_SLRD_SIZE                                   0x1
2679:          #define _SLRCON_SLRD_LENGTH                                 0x1
2680:          #define _SLRCON_SLRD_MASK                                   0x8
2681:          #define _SLRCON_SLRE_POSN                                   0x4
2682:          #define _SLRCON_SLRE_POSITION                               0x4
2683:          #define _SLRCON_SLRE_SIZE                                   0x1
2684:          #define _SLRCON_SLRE_LENGTH                                 0x1
2685:          #define _SLRCON_SLRE_MASK                                   0x10
2686:          
2687:          // Register: WPUB
2688:          extern volatile unsigned char           WPUB                @ 0xF61;
2689:          #ifndef _LIB_BUILD
2690:          asm("WPUB equ 0F61h");
2691:          #endif
2692:          // bitfield definitions
2693:          typedef union {
2694:              struct {
2695:                  unsigned WPUB0                  :1;
2696:                  unsigned WPUB1                  :1;
2697:                  unsigned WPUB2                  :1;
2698:                  unsigned WPUB3                  :1;
2699:                  unsigned WPUB4                  :1;
2700:                  unsigned WPUB5                  :1;
2701:                  unsigned WPUB6                  :1;
2702:                  unsigned WPUB7                  :1;
2703:              };
2704:          } WPUBbits_t;
2705:          extern volatile WPUBbits_t WPUBbits @ 0xF61;
2706:          // bitfield macros
2707:          #define _WPUB_WPUB0_POSN                                    0x0
2708:          #define _WPUB_WPUB0_POSITION                                0x0
2709:          #define _WPUB_WPUB0_SIZE                                    0x1
2710:          #define _WPUB_WPUB0_LENGTH                                  0x1
2711:          #define _WPUB_WPUB0_MASK                                    0x1
2712:          #define _WPUB_WPUB1_POSN                                    0x1
2713:          #define _WPUB_WPUB1_POSITION                                0x1
2714:          #define _WPUB_WPUB1_SIZE                                    0x1
2715:          #define _WPUB_WPUB1_LENGTH                                  0x1
2716:          #define _WPUB_WPUB1_MASK                                    0x2
2717:          #define _WPUB_WPUB2_POSN                                    0x2
2718:          #define _WPUB_WPUB2_POSITION                                0x2
2719:          #define _WPUB_WPUB2_SIZE                                    0x1
2720:          #define _WPUB_WPUB2_LENGTH                                  0x1
2721:          #define _WPUB_WPUB2_MASK                                    0x4
2722:          #define _WPUB_WPUB3_POSN                                    0x3
2723:          #define _WPUB_WPUB3_POSITION                                0x3
2724:          #define _WPUB_WPUB3_SIZE                                    0x1
2725:          #define _WPUB_WPUB3_LENGTH                                  0x1
2726:          #define _WPUB_WPUB3_MASK                                    0x8
2727:          #define _WPUB_WPUB4_POSN                                    0x4
2728:          #define _WPUB_WPUB4_POSITION                                0x4
2729:          #define _WPUB_WPUB4_SIZE                                    0x1
2730:          #define _WPUB_WPUB4_LENGTH                                  0x1
2731:          #define _WPUB_WPUB4_MASK                                    0x10
2732:          #define _WPUB_WPUB5_POSN                                    0x5
2733:          #define _WPUB_WPUB5_POSITION                                0x5
2734:          #define _WPUB_WPUB5_SIZE                                    0x1
2735:          #define _WPUB_WPUB5_LENGTH                                  0x1
2736:          #define _WPUB_WPUB5_MASK                                    0x20
2737:          #define _WPUB_WPUB6_POSN                                    0x6
2738:          #define _WPUB_WPUB6_POSITION                                0x6
2739:          #define _WPUB_WPUB6_SIZE                                    0x1
2740:          #define _WPUB_WPUB6_LENGTH                                  0x1
2741:          #define _WPUB_WPUB6_MASK                                    0x40
2742:          #define _WPUB_WPUB7_POSN                                    0x7
2743:          #define _WPUB_WPUB7_POSITION                                0x7
2744:          #define _WPUB_WPUB7_SIZE                                    0x1
2745:          #define _WPUB_WPUB7_LENGTH                                  0x1
2746:          #define _WPUB_WPUB7_MASK                                    0x80
2747:          
2748:          // Register: IOCB
2749:          extern volatile unsigned char           IOCB                @ 0xF62;
2750:          #ifndef _LIB_BUILD
2751:          asm("IOCB equ 0F62h");
2752:          #endif
2753:          // bitfield definitions
2754:          typedef union {
2755:              struct {
2756:                  unsigned                        :4;
2757:                  unsigned IOCB4                  :1;
2758:                  unsigned IOCB5                  :1;
2759:                  unsigned IOCB6                  :1;
2760:                  unsigned IOCB7                  :1;
2761:              };
2762:          } IOCBbits_t;
2763:          extern volatile IOCBbits_t IOCBbits @ 0xF62;
2764:          // bitfield macros
2765:          #define _IOCB_IOCB4_POSN                                    0x4
2766:          #define _IOCB_IOCB4_POSITION                                0x4
2767:          #define _IOCB_IOCB4_SIZE                                    0x1
2768:          #define _IOCB_IOCB4_LENGTH                                  0x1
2769:          #define _IOCB_IOCB4_MASK                                    0x10
2770:          #define _IOCB_IOCB5_POSN                                    0x5
2771:          #define _IOCB_IOCB5_POSITION                                0x5
2772:          #define _IOCB_IOCB5_SIZE                                    0x1
2773:          #define _IOCB_IOCB5_LENGTH                                  0x1
2774:          #define _IOCB_IOCB5_MASK                                    0x20
2775:          #define _IOCB_IOCB6_POSN                                    0x6
2776:          #define _IOCB_IOCB6_POSITION                                0x6
2777:          #define _IOCB_IOCB6_SIZE                                    0x1
2778:          #define _IOCB_IOCB6_LENGTH                                  0x1
2779:          #define _IOCB_IOCB6_MASK                                    0x40
2780:          #define _IOCB_IOCB7_POSN                                    0x7
2781:          #define _IOCB_IOCB7_POSITION                                0x7
2782:          #define _IOCB_IOCB7_SIZE                                    0x1
2783:          #define _IOCB_IOCB7_LENGTH                                  0x1
2784:          #define _IOCB_IOCB7_MASK                                    0x80
2785:          
2786:          // Register: PSTR2CON
2787:          extern volatile unsigned char           PSTR2CON            @ 0xF63;
2788:          #ifndef _LIB_BUILD
2789:          asm("PSTR2CON equ 0F63h");
2790:          #endif
2791:          // bitfield definitions
2792:          typedef union {
2793:              struct {
2794:                  unsigned STR2A                  :1;
2795:                  unsigned STR2B                  :1;
2796:                  unsigned STR2C                  :1;
2797:                  unsigned STR2D                  :1;
2798:                  unsigned STR2SYNC               :1;
2799:              };
2800:              struct {
2801:                  unsigned P2DC02                 :1;
2802:              };
2803:              struct {
2804:                  unsigned P2DC0CON               :1;
2805:              };
2806:              struct {
2807:                  unsigned                        :1;
2808:                  unsigned P2DC12                 :1;
2809:              };
2810:              struct {
2811:                  unsigned                        :1;
2812:                  unsigned P2DC1CON               :1;
2813:              };
2814:              struct {
2815:                  unsigned                        :2;
2816:                  unsigned P2DC22                 :1;
2817:              };
2818:              struct {
2819:                  unsigned                        :2;
2820:                  unsigned P2DC2CON               :1;
2821:              };
2822:              struct {
2823:                  unsigned                        :3;
2824:                  unsigned P2DC32                 :1;
2825:              };
2826:              struct {
2827:                  unsigned                        :3;
2828:                  unsigned P2DC3CON               :1;
2829:              };
2830:              struct {
2831:                  unsigned                        :4;
2832:                  unsigned P2DC42                 :1;
2833:              };
2834:              struct {
2835:                  unsigned                        :4;
2836:                  unsigned P2DC4CON               :1;
2837:              };
2838:              struct {
2839:                  unsigned STRA2                  :1;
2840:              };
2841:              struct {
2842:                  unsigned                        :1;
2843:                  unsigned STRB2                  :1;
2844:              };
2845:              struct {
2846:                  unsigned                        :2;
2847:                  unsigned STRC2                  :1;
2848:              };
2849:              struct {
2850:                  unsigned                        :3;
2851:                  unsigned STRD2                  :1;
2852:              };
2853:              struct {
2854:                  unsigned                        :4;
2855:                  unsigned STRSYNC2               :1;
2856:              };
2857:          } PSTR2CONbits_t;
2858:          extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xF63;
2859:          // bitfield macros
2860:          #define _PSTR2CON_STR2A_POSN                                0x0
2861:          #define _PSTR2CON_STR2A_POSITION                            0x0
2862:          #define _PSTR2CON_STR2A_SIZE                                0x1
2863:          #define _PSTR2CON_STR2A_LENGTH                              0x1
2864:          #define _PSTR2CON_STR2A_MASK                                0x1
2865:          #define _PSTR2CON_STR2B_POSN                                0x1
2866:          #define _PSTR2CON_STR2B_POSITION                            0x1
2867:          #define _PSTR2CON_STR2B_SIZE                                0x1
2868:          #define _PSTR2CON_STR2B_LENGTH                              0x1
2869:          #define _PSTR2CON_STR2B_MASK                                0x2
2870:          #define _PSTR2CON_STR2C_POSN                                0x2
2871:          #define _PSTR2CON_STR2C_POSITION                            0x2
2872:          #define _PSTR2CON_STR2C_SIZE                                0x1
2873:          #define _PSTR2CON_STR2C_LENGTH                              0x1
2874:          #define _PSTR2CON_STR2C_MASK                                0x4
2875:          #define _PSTR2CON_STR2D_POSN                                0x3
2876:          #define _PSTR2CON_STR2D_POSITION                            0x3
2877:          #define _PSTR2CON_STR2D_SIZE                                0x1
2878:          #define _PSTR2CON_STR2D_LENGTH                              0x1
2879:          #define _PSTR2CON_STR2D_MASK                                0x8
2880:          #define _PSTR2CON_STR2SYNC_POSN                             0x4
2881:          #define _PSTR2CON_STR2SYNC_POSITION                         0x4
2882:          #define _PSTR2CON_STR2SYNC_SIZE                             0x1
2883:          #define _PSTR2CON_STR2SYNC_LENGTH                           0x1
2884:          #define _PSTR2CON_STR2SYNC_MASK                             0x10
2885:          #define _PSTR2CON_P2DC02_POSN                               0x0
2886:          #define _PSTR2CON_P2DC02_POSITION                           0x0
2887:          #define _PSTR2CON_P2DC02_SIZE                               0x1
2888:          #define _PSTR2CON_P2DC02_LENGTH                             0x1
2889:          #define _PSTR2CON_P2DC02_MASK                               0x1
2890:          #define _PSTR2CON_P2DC0CON_POSN                             0x0
2891:          #define _PSTR2CON_P2DC0CON_POSITION                         0x0
2892:          #define _PSTR2CON_P2DC0CON_SIZE                             0x1
2893:          #define _PSTR2CON_P2DC0CON_LENGTH                           0x1
2894:          #define _PSTR2CON_P2DC0CON_MASK                             0x1
2895:          #define _PSTR2CON_P2DC12_POSN                               0x1
2896:          #define _PSTR2CON_P2DC12_POSITION                           0x1
2897:          #define _PSTR2CON_P2DC12_SIZE                               0x1
2898:          #define _PSTR2CON_P2DC12_LENGTH                             0x1
2899:          #define _PSTR2CON_P2DC12_MASK                               0x2
2900:          #define _PSTR2CON_P2DC1CON_POSN                             0x1
2901:          #define _PSTR2CON_P2DC1CON_POSITION                         0x1
2902:          #define _PSTR2CON_P2DC1CON_SIZE                             0x1
2903:          #define _PSTR2CON_P2DC1CON_LENGTH                           0x1
2904:          #define _PSTR2CON_P2DC1CON_MASK                             0x2
2905:          #define _PSTR2CON_P2DC22_POSN                               0x2
2906:          #define _PSTR2CON_P2DC22_POSITION                           0x2
2907:          #define _PSTR2CON_P2DC22_SIZE                               0x1
2908:          #define _PSTR2CON_P2DC22_LENGTH                             0x1
2909:          #define _PSTR2CON_P2DC22_MASK                               0x4
2910:          #define _PSTR2CON_P2DC2CON_POSN                             0x2
2911:          #define _PSTR2CON_P2DC2CON_POSITION                         0x2
2912:          #define _PSTR2CON_P2DC2CON_SIZE                             0x1
2913:          #define _PSTR2CON_P2DC2CON_LENGTH                           0x1
2914:          #define _PSTR2CON_P2DC2CON_MASK                             0x4
2915:          #define _PSTR2CON_P2DC32_POSN                               0x3
2916:          #define _PSTR2CON_P2DC32_POSITION                           0x3
2917:          #define _PSTR2CON_P2DC32_SIZE                               0x1
2918:          #define _PSTR2CON_P2DC32_LENGTH                             0x1
2919:          #define _PSTR2CON_P2DC32_MASK                               0x8
2920:          #define _PSTR2CON_P2DC3CON_POSN                             0x3
2921:          #define _PSTR2CON_P2DC3CON_POSITION                         0x3
2922:          #define _PSTR2CON_P2DC3CON_SIZE                             0x1
2923:          #define _PSTR2CON_P2DC3CON_LENGTH                           0x1
2924:          #define _PSTR2CON_P2DC3CON_MASK                             0x8
2925:          #define _PSTR2CON_P2DC42_POSN                               0x4
2926:          #define _PSTR2CON_P2DC42_POSITION                           0x4
2927:          #define _PSTR2CON_P2DC42_SIZE                               0x1
2928:          #define _PSTR2CON_P2DC42_LENGTH                             0x1
2929:          #define _PSTR2CON_P2DC42_MASK                               0x10
2930:          #define _PSTR2CON_P2DC4CON_POSN                             0x4
2931:          #define _PSTR2CON_P2DC4CON_POSITION                         0x4
2932:          #define _PSTR2CON_P2DC4CON_SIZE                             0x1
2933:          #define _PSTR2CON_P2DC4CON_LENGTH                           0x1
2934:          #define _PSTR2CON_P2DC4CON_MASK                             0x10
2935:          #define _PSTR2CON_STRA2_POSN                                0x0
2936:          #define _PSTR2CON_STRA2_POSITION                            0x0
2937:          #define _PSTR2CON_STRA2_SIZE                                0x1
2938:          #define _PSTR2CON_STRA2_LENGTH                              0x1
2939:          #define _PSTR2CON_STRA2_MASK                                0x1
2940:          #define _PSTR2CON_STRB2_POSN                                0x1
2941:          #define _PSTR2CON_STRB2_POSITION                            0x1
2942:          #define _PSTR2CON_STRB2_SIZE                                0x1
2943:          #define _PSTR2CON_STRB2_LENGTH                              0x1
2944:          #define _PSTR2CON_STRB2_MASK                                0x2
2945:          #define _PSTR2CON_STRC2_POSN                                0x2
2946:          #define _PSTR2CON_STRC2_POSITION                            0x2
2947:          #define _PSTR2CON_STRC2_SIZE                                0x1
2948:          #define _PSTR2CON_STRC2_LENGTH                              0x1
2949:          #define _PSTR2CON_STRC2_MASK                                0x4
2950:          #define _PSTR2CON_STRD2_POSN                                0x3
2951:          #define _PSTR2CON_STRD2_POSITION                            0x3
2952:          #define _PSTR2CON_STRD2_SIZE                                0x1
2953:          #define _PSTR2CON_STRD2_LENGTH                              0x1
2954:          #define _PSTR2CON_STRD2_MASK                                0x8
2955:          #define _PSTR2CON_STRSYNC2_POSN                             0x4
2956:          #define _PSTR2CON_STRSYNC2_POSITION                         0x4
2957:          #define _PSTR2CON_STRSYNC2_SIZE                             0x1
2958:          #define _PSTR2CON_STRSYNC2_LENGTH                           0x1
2959:          #define _PSTR2CON_STRSYNC2_MASK                             0x10
2960:          
2961:          // Register: ECCP2AS
2962:          extern volatile unsigned char           ECCP2AS             @ 0xF64;
2963:          #ifndef _LIB_BUILD
2964:          asm("ECCP2AS equ 0F64h");
2965:          #endif
2966:          // aliases
2967:          extern volatile unsigned char           CCP2AS              @ 0xF64;
2968:          #ifndef _LIB_BUILD
2969:          asm("CCP2AS equ 0F64h");
2970:          #endif
2971:          // bitfield definitions
2972:          typedef union {
2973:              struct {
2974:                  unsigned P2SSBD                 :2;
2975:                  unsigned P2SSAC                 :2;
2976:                  unsigned CCP2AS                 :3;
2977:                  unsigned CCP2ASE                :1;
2978:              };
2979:              struct {
2980:                  unsigned P2SSBD0                :1;
2981:                  unsigned P2SSBD1                :1;
2982:                  unsigned P2SSAC0                :1;
2983:                  unsigned P2SSAC1                :1;
2984:                  unsigned CCP2AS0                :1;
2985:                  unsigned CCP2AS1                :1;
2986:                  unsigned CCP2AS2                :1;
2987:              };
2988:              struct {
2989:                  unsigned PSS2BD                 :2;
2990:                  unsigned PSS2AC                 :2;
2991:              };
2992:              struct {
2993:                  unsigned PSS2BD0                :1;
2994:                  unsigned PSS2BD1                :1;
2995:                  unsigned PSS2AC0                :1;
2996:                  unsigned PSS2AC1                :1;
2997:              };
2998:          } ECCP2ASbits_t;
2999:          extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xF64;
3000:          // bitfield macros
3001:          #define _ECCP2AS_P2SSBD_POSN                                0x0
3002:          #define _ECCP2AS_P2SSBD_POSITION                            0x0
3003:          #define _ECCP2AS_P2SSBD_SIZE                                0x2
3004:          #define _ECCP2AS_P2SSBD_LENGTH                              0x2
3005:          #define _ECCP2AS_P2SSBD_MASK                                0x3
3006:          #define _ECCP2AS_P2SSAC_POSN                                0x2
3007:          #define _ECCP2AS_P2SSAC_POSITION                            0x2
3008:          #define _ECCP2AS_P2SSAC_SIZE                                0x2
3009:          #define _ECCP2AS_P2SSAC_LENGTH                              0x2
3010:          #define _ECCP2AS_P2SSAC_MASK                                0xC
3011:          #define _ECCP2AS_CCP2AS_POSN                                0x4
3012:          #define _ECCP2AS_CCP2AS_POSITION                            0x4
3013:          #define _ECCP2AS_CCP2AS_SIZE                                0x3
3014:          #define _ECCP2AS_CCP2AS_LENGTH                              0x3
3015:          #define _ECCP2AS_CCP2AS_MASK                                0x70
3016:          #define _ECCP2AS_CCP2ASE_POSN                               0x7
3017:          #define _ECCP2AS_CCP2ASE_POSITION                           0x7
3018:          #define _ECCP2AS_CCP2ASE_SIZE                               0x1
3019:          #define _ECCP2AS_CCP2ASE_LENGTH                             0x1
3020:          #define _ECCP2AS_CCP2ASE_MASK                               0x80
3021:          #define _ECCP2AS_P2SSBD0_POSN                               0x0
3022:          #define _ECCP2AS_P2SSBD0_POSITION                           0x0
3023:          #define _ECCP2AS_P2SSBD0_SIZE                               0x1
3024:          #define _ECCP2AS_P2SSBD0_LENGTH                             0x1
3025:          #define _ECCP2AS_P2SSBD0_MASK                               0x1
3026:          #define _ECCP2AS_P2SSBD1_POSN                               0x1
3027:          #define _ECCP2AS_P2SSBD1_POSITION                           0x1
3028:          #define _ECCP2AS_P2SSBD1_SIZE                               0x1
3029:          #define _ECCP2AS_P2SSBD1_LENGTH                             0x1
3030:          #define _ECCP2AS_P2SSBD1_MASK                               0x2
3031:          #define _ECCP2AS_P2SSAC0_POSN                               0x2
3032:          #define _ECCP2AS_P2SSAC0_POSITION                           0x2
3033:          #define _ECCP2AS_P2SSAC0_SIZE                               0x1
3034:          #define _ECCP2AS_P2SSAC0_LENGTH                             0x1
3035:          #define _ECCP2AS_P2SSAC0_MASK                               0x4
3036:          #define _ECCP2AS_P2SSAC1_POSN                               0x3
3037:          #define _ECCP2AS_P2SSAC1_POSITION                           0x3
3038:          #define _ECCP2AS_P2SSAC1_SIZE                               0x1
3039:          #define _ECCP2AS_P2SSAC1_LENGTH                             0x1
3040:          #define _ECCP2AS_P2SSAC1_MASK                               0x8
3041:          #define _ECCP2AS_CCP2AS0_POSN                               0x4
3042:          #define _ECCP2AS_CCP2AS0_POSITION                           0x4
3043:          #define _ECCP2AS_CCP2AS0_SIZE                               0x1
3044:          #define _ECCP2AS_CCP2AS0_LENGTH                             0x1
3045:          #define _ECCP2AS_CCP2AS0_MASK                               0x10
3046:          #define _ECCP2AS_CCP2AS1_POSN                               0x5
3047:          #define _ECCP2AS_CCP2AS1_POSITION                           0x5
3048:          #define _ECCP2AS_CCP2AS1_SIZE                               0x1
3049:          #define _ECCP2AS_CCP2AS1_LENGTH                             0x1
3050:          #define _ECCP2AS_CCP2AS1_MASK                               0x20
3051:          #define _ECCP2AS_CCP2AS2_POSN                               0x6
3052:          #define _ECCP2AS_CCP2AS2_POSITION                           0x6
3053:          #define _ECCP2AS_CCP2AS2_SIZE                               0x1
3054:          #define _ECCP2AS_CCP2AS2_LENGTH                             0x1
3055:          #define _ECCP2AS_CCP2AS2_MASK                               0x40
3056:          #define _ECCP2AS_PSS2BD_POSN                                0x0
3057:          #define _ECCP2AS_PSS2BD_POSITION                            0x0
3058:          #define _ECCP2AS_PSS2BD_SIZE                                0x2
3059:          #define _ECCP2AS_PSS2BD_LENGTH                              0x2
3060:          #define _ECCP2AS_PSS2BD_MASK                                0x3
3061:          #define _ECCP2AS_PSS2AC_POSN                                0x2
3062:          #define _ECCP2AS_PSS2AC_POSITION                            0x2
3063:          #define _ECCP2AS_PSS2AC_SIZE                                0x2
3064:          #define _ECCP2AS_PSS2AC_LENGTH                              0x2
3065:          #define _ECCP2AS_PSS2AC_MASK                                0xC
3066:          #define _ECCP2AS_PSS2BD0_POSN                               0x0
3067:          #define _ECCP2AS_PSS2BD0_POSITION                           0x0
3068:          #define _ECCP2AS_PSS2BD0_SIZE                               0x1
3069:          #define _ECCP2AS_PSS2BD0_LENGTH                             0x1
3070:          #define _ECCP2AS_PSS2BD0_MASK                               0x1
3071:          #define _ECCP2AS_PSS2BD1_POSN                               0x1
3072:          #define _ECCP2AS_PSS2BD1_POSITION                           0x1
3073:          #define _ECCP2AS_PSS2BD1_SIZE                               0x1
3074:          #define _ECCP2AS_PSS2BD1_LENGTH                             0x1
3075:          #define _ECCP2AS_PSS2BD1_MASK                               0x2
3076:          #define _ECCP2AS_PSS2AC0_POSN                               0x2
3077:          #define _ECCP2AS_PSS2AC0_POSITION                           0x2
3078:          #define _ECCP2AS_PSS2AC0_SIZE                               0x1
3079:          #define _ECCP2AS_PSS2AC0_LENGTH                             0x1
3080:          #define _ECCP2AS_PSS2AC0_MASK                               0x4
3081:          #define _ECCP2AS_PSS2AC1_POSN                               0x3
3082:          #define _ECCP2AS_PSS2AC1_POSITION                           0x3
3083:          #define _ECCP2AS_PSS2AC1_SIZE                               0x1
3084:          #define _ECCP2AS_PSS2AC1_LENGTH                             0x1
3085:          #define _ECCP2AS_PSS2AC1_MASK                               0x8
3086:          // alias bitfield definitions
3087:          typedef union {
3088:              struct {
3089:                  unsigned P2SSBD                 :2;
3090:                  unsigned P2SSAC                 :2;
3091:                  unsigned CCP2AS                 :3;
3092:                  unsigned CCP2ASE                :1;
3093:              };
3094:              struct {
3095:                  unsigned P2SSBD0                :1;
3096:                  unsigned P2SSBD1                :1;
3097:                  unsigned P2SSAC0                :1;
3098:                  unsigned P2SSAC1                :1;
3099:                  unsigned CCP2AS0                :1;
3100:                  unsigned CCP2AS1                :1;
3101:                  unsigned CCP2AS2                :1;
3102:              };
3103:              struct {
3104:                  unsigned PSS2BD                 :2;
3105:                  unsigned PSS2AC                 :2;
3106:              };
3107:              struct {
3108:                  unsigned PSS2BD0                :1;
3109:                  unsigned PSS2BD1                :1;
3110:                  unsigned PSS2AC0                :1;
3111:                  unsigned PSS2AC1                :1;
3112:              };
3113:          } CCP2ASbits_t;
3114:          extern volatile CCP2ASbits_t CCP2ASbits @ 0xF64;
3115:          // bitfield macros
3116:          #define _CCP2AS_P2SSBD_POSN                                 0x0
3117:          #define _CCP2AS_P2SSBD_POSITION                             0x0
3118:          #define _CCP2AS_P2SSBD_SIZE                                 0x2
3119:          #define _CCP2AS_P2SSBD_LENGTH                               0x2
3120:          #define _CCP2AS_P2SSBD_MASK                                 0x3
3121:          #define _CCP2AS_P2SSAC_POSN                                 0x2
3122:          #define _CCP2AS_P2SSAC_POSITION                             0x2
3123:          #define _CCP2AS_P2SSAC_SIZE                                 0x2
3124:          #define _CCP2AS_P2SSAC_LENGTH                               0x2
3125:          #define _CCP2AS_P2SSAC_MASK                                 0xC
3126:          #define _CCP2AS_CCP2AS_POSN                                 0x4
3127:          #define _CCP2AS_CCP2AS_POSITION                             0x4
3128:          #define _CCP2AS_CCP2AS_SIZE                                 0x3
3129:          #define _CCP2AS_CCP2AS_LENGTH                               0x3
3130:          #define _CCP2AS_CCP2AS_MASK                                 0x70
3131:          #define _CCP2AS_CCP2ASE_POSN                                0x7
3132:          #define _CCP2AS_CCP2ASE_POSITION                            0x7
3133:          #define _CCP2AS_CCP2ASE_SIZE                                0x1
3134:          #define _CCP2AS_CCP2ASE_LENGTH                              0x1
3135:          #define _CCP2AS_CCP2ASE_MASK                                0x80
3136:          #define _CCP2AS_P2SSBD0_POSN                                0x0
3137:          #define _CCP2AS_P2SSBD0_POSITION                            0x0
3138:          #define _CCP2AS_P2SSBD0_SIZE                                0x1
3139:          #define _CCP2AS_P2SSBD0_LENGTH                              0x1
3140:          #define _CCP2AS_P2SSBD0_MASK                                0x1
3141:          #define _CCP2AS_P2SSBD1_POSN                                0x1
3142:          #define _CCP2AS_P2SSBD1_POSITION                            0x1
3143:          #define _CCP2AS_P2SSBD1_SIZE                                0x1
3144:          #define _CCP2AS_P2SSBD1_LENGTH                              0x1
3145:          #define _CCP2AS_P2SSBD1_MASK                                0x2
3146:          #define _CCP2AS_P2SSAC0_POSN                                0x2
3147:          #define _CCP2AS_P2SSAC0_POSITION                            0x2
3148:          #define _CCP2AS_P2SSAC0_SIZE                                0x1
3149:          #define _CCP2AS_P2SSAC0_LENGTH                              0x1
3150:          #define _CCP2AS_P2SSAC0_MASK                                0x4
3151:          #define _CCP2AS_P2SSAC1_POSN                                0x3
3152:          #define _CCP2AS_P2SSAC1_POSITION                            0x3
3153:          #define _CCP2AS_P2SSAC1_SIZE                                0x1
3154:          #define _CCP2AS_P2SSAC1_LENGTH                              0x1
3155:          #define _CCP2AS_P2SSAC1_MASK                                0x8
3156:          #define _CCP2AS_CCP2AS0_POSN                                0x4
3157:          #define _CCP2AS_CCP2AS0_POSITION                            0x4
3158:          #define _CCP2AS_CCP2AS0_SIZE                                0x1
3159:          #define _CCP2AS_CCP2AS0_LENGTH                              0x1
3160:          #define _CCP2AS_CCP2AS0_MASK                                0x10
3161:          #define _CCP2AS_CCP2AS1_POSN                                0x5
3162:          #define _CCP2AS_CCP2AS1_POSITION                            0x5
3163:          #define _CCP2AS_CCP2AS1_SIZE                                0x1
3164:          #define _CCP2AS_CCP2AS1_LENGTH                              0x1
3165:          #define _CCP2AS_CCP2AS1_MASK                                0x20
3166:          #define _CCP2AS_CCP2AS2_POSN                                0x6
3167:          #define _CCP2AS_CCP2AS2_POSITION                            0x6
3168:          #define _CCP2AS_CCP2AS2_SIZE                                0x1
3169:          #define _CCP2AS_CCP2AS2_LENGTH                              0x1
3170:          #define _CCP2AS_CCP2AS2_MASK                                0x40
3171:          #define _CCP2AS_PSS2BD_POSN                                 0x0
3172:          #define _CCP2AS_PSS2BD_POSITION                             0x0
3173:          #define _CCP2AS_PSS2BD_SIZE                                 0x2
3174:          #define _CCP2AS_PSS2BD_LENGTH                               0x2
3175:          #define _CCP2AS_PSS2BD_MASK                                 0x3
3176:          #define _CCP2AS_PSS2AC_POSN                                 0x2
3177:          #define _CCP2AS_PSS2AC_POSITION                             0x2
3178:          #define _CCP2AS_PSS2AC_SIZE                                 0x2
3179:          #define _CCP2AS_PSS2AC_LENGTH                               0x2
3180:          #define _CCP2AS_PSS2AC_MASK                                 0xC
3181:          #define _CCP2AS_PSS2BD0_POSN                                0x0
3182:          #define _CCP2AS_PSS2BD0_POSITION                            0x0
3183:          #define _CCP2AS_PSS2BD0_SIZE                                0x1
3184:          #define _CCP2AS_PSS2BD0_LENGTH                              0x1
3185:          #define _CCP2AS_PSS2BD0_MASK                                0x1
3186:          #define _CCP2AS_PSS2BD1_POSN                                0x1
3187:          #define _CCP2AS_PSS2BD1_POSITION                            0x1
3188:          #define _CCP2AS_PSS2BD1_SIZE                                0x1
3189:          #define _CCP2AS_PSS2BD1_LENGTH                              0x1
3190:          #define _CCP2AS_PSS2BD1_MASK                                0x2
3191:          #define _CCP2AS_PSS2AC0_POSN                                0x2
3192:          #define _CCP2AS_PSS2AC0_POSITION                            0x2
3193:          #define _CCP2AS_PSS2AC0_SIZE                                0x1
3194:          #define _CCP2AS_PSS2AC0_LENGTH                              0x1
3195:          #define _CCP2AS_PSS2AC0_MASK                                0x4
3196:          #define _CCP2AS_PSS2AC1_POSN                                0x3
3197:          #define _CCP2AS_PSS2AC1_POSITION                            0x3
3198:          #define _CCP2AS_PSS2AC1_SIZE                                0x1
3199:          #define _CCP2AS_PSS2AC1_LENGTH                              0x1
3200:          #define _CCP2AS_PSS2AC1_MASK                                0x8
3201:          
3202:          // Register: PWM2CON
3203:          extern volatile unsigned char           PWM2CON             @ 0xF65;
3204:          #ifndef _LIB_BUILD
3205:          asm("PWM2CON equ 0F65h");
3206:          #endif
3207:          // bitfield definitions
3208:          typedef union {
3209:              struct {
3210:                  unsigned P2DC                   :7;
3211:                  unsigned P2RSEN                 :1;
3212:              };
3213:              struct {
3214:                  unsigned P2DC0                  :1;
3215:                  unsigned P2DC1                  :1;
3216:                  unsigned P2DC2                  :1;
3217:                  unsigned P2DC3                  :1;
3218:                  unsigned P2DC4                  :1;
3219:                  unsigned P2DC5                  :1;
3220:                  unsigned P2DC6                  :1;
3221:              };
3222:          } PWM2CONbits_t;
3223:          extern volatile PWM2CONbits_t PWM2CONbits @ 0xF65;
3224:          // bitfield macros
3225:          #define _PWM2CON_P2DC_POSN                                  0x0
3226:          #define _PWM2CON_P2DC_POSITION                              0x0
3227:          #define _PWM2CON_P2DC_SIZE                                  0x7
3228:          #define _PWM2CON_P2DC_LENGTH                                0x7
3229:          #define _PWM2CON_P2DC_MASK                                  0x7F
3230:          #define _PWM2CON_P2RSEN_POSN                                0x7
3231:          #define _PWM2CON_P2RSEN_POSITION                            0x7
3232:          #define _PWM2CON_P2RSEN_SIZE                                0x1
3233:          #define _PWM2CON_P2RSEN_LENGTH                              0x1
3234:          #define _PWM2CON_P2RSEN_MASK                                0x80
3235:          #define _PWM2CON_P2DC0_POSN                                 0x0
3236:          #define _PWM2CON_P2DC0_POSITION                             0x0
3237:          #define _PWM2CON_P2DC0_SIZE                                 0x1
3238:          #define _PWM2CON_P2DC0_LENGTH                               0x1
3239:          #define _PWM2CON_P2DC0_MASK                                 0x1
3240:          #define _PWM2CON_P2DC1_POSN                                 0x1
3241:          #define _PWM2CON_P2DC1_POSITION                             0x1
3242:          #define _PWM2CON_P2DC1_SIZE                                 0x1
3243:          #define _PWM2CON_P2DC1_LENGTH                               0x1
3244:          #define _PWM2CON_P2DC1_MASK                                 0x2
3245:          #define _PWM2CON_P2DC2_POSN                                 0x2
3246:          #define _PWM2CON_P2DC2_POSITION                             0x2
3247:          #define _PWM2CON_P2DC2_SIZE                                 0x1
3248:          #define _PWM2CON_P2DC2_LENGTH                               0x1
3249:          #define _PWM2CON_P2DC2_MASK                                 0x4
3250:          #define _PWM2CON_P2DC3_POSN                                 0x3
3251:          #define _PWM2CON_P2DC3_POSITION                             0x3
3252:          #define _PWM2CON_P2DC3_SIZE                                 0x1
3253:          #define _PWM2CON_P2DC3_LENGTH                               0x1
3254:          #define _PWM2CON_P2DC3_MASK                                 0x8
3255:          #define _PWM2CON_P2DC4_POSN                                 0x4
3256:          #define _PWM2CON_P2DC4_POSITION                             0x4
3257:          #define _PWM2CON_P2DC4_SIZE                                 0x1
3258:          #define _PWM2CON_P2DC4_LENGTH                               0x1
3259:          #define _PWM2CON_P2DC4_MASK                                 0x10
3260:          #define _PWM2CON_P2DC5_POSN                                 0x5
3261:          #define _PWM2CON_P2DC5_POSITION                             0x5
3262:          #define _PWM2CON_P2DC5_SIZE                                 0x1
3263:          #define _PWM2CON_P2DC5_LENGTH                               0x1
3264:          #define _PWM2CON_P2DC5_MASK                                 0x20
3265:          #define _PWM2CON_P2DC6_POSN                                 0x6
3266:          #define _PWM2CON_P2DC6_POSITION                             0x6
3267:          #define _PWM2CON_P2DC6_SIZE                                 0x1
3268:          #define _PWM2CON_P2DC6_LENGTH                               0x1
3269:          #define _PWM2CON_P2DC6_MASK                                 0x40
3270:          
3271:          // Register: CCP2CON
3272:          extern volatile unsigned char           CCP2CON             @ 0xF66;
3273:          #ifndef _LIB_BUILD
3274:          asm("CCP2CON equ 0F66h");
3275:          #endif
3276:          // bitfield definitions
3277:          typedef union {
3278:              struct {
3279:                  unsigned CCP2M                  :4;
3280:                  unsigned DC2B                   :2;
3281:                  unsigned P2M                    :2;
3282:              };
3283:              struct {
3284:                  unsigned CCP2M0                 :1;
3285:                  unsigned CCP2M1                 :1;
3286:                  unsigned CCP2M2                 :1;
3287:                  unsigned CCP2M3                 :1;
3288:                  unsigned DC2B0                  :1;
3289:                  unsigned DC2B1                  :1;
3290:                  unsigned P2M0                   :1;
3291:                  unsigned P2M1                   :1;
3292:              };
3293:          } CCP2CONbits_t;
3294:          extern volatile CCP2CONbits_t CCP2CONbits @ 0xF66;
3295:          // bitfield macros
3296:          #define _CCP2CON_CCP2M_POSN                                 0x0
3297:          #define _CCP2CON_CCP2M_POSITION                             0x0
3298:          #define _CCP2CON_CCP2M_SIZE                                 0x4
3299:          #define _CCP2CON_CCP2M_LENGTH                               0x4
3300:          #define _CCP2CON_CCP2M_MASK                                 0xF
3301:          #define _CCP2CON_DC2B_POSN                                  0x4
3302:          #define _CCP2CON_DC2B_POSITION                              0x4
3303:          #define _CCP2CON_DC2B_SIZE                                  0x2
3304:          #define _CCP2CON_DC2B_LENGTH                                0x2
3305:          #define _CCP2CON_DC2B_MASK                                  0x30
3306:          #define _CCP2CON_P2M_POSN                                   0x6
3307:          #define _CCP2CON_P2M_POSITION                               0x6
3308:          #define _CCP2CON_P2M_SIZE                                   0x2
3309:          #define _CCP2CON_P2M_LENGTH                                 0x2
3310:          #define _CCP2CON_P2M_MASK                                   0xC0
3311:          #define _CCP2CON_CCP2M0_POSN                                0x0
3312:          #define _CCP2CON_CCP2M0_POSITION                            0x0
3313:          #define _CCP2CON_CCP2M0_SIZE                                0x1
3314:          #define _CCP2CON_CCP2M0_LENGTH                              0x1
3315:          #define _CCP2CON_CCP2M0_MASK                                0x1
3316:          #define _CCP2CON_CCP2M1_POSN                                0x1
3317:          #define _CCP2CON_CCP2M1_POSITION                            0x1
3318:          #define _CCP2CON_CCP2M1_SIZE                                0x1
3319:          #define _CCP2CON_CCP2M1_LENGTH                              0x1
3320:          #define _CCP2CON_CCP2M1_MASK                                0x2
3321:          #define _CCP2CON_CCP2M2_POSN                                0x2
3322:          #define _CCP2CON_CCP2M2_POSITION                            0x2
3323:          #define _CCP2CON_CCP2M2_SIZE                                0x1
3324:          #define _CCP2CON_CCP2M2_LENGTH                              0x1
3325:          #define _CCP2CON_CCP2M2_MASK                                0x4
3326:          #define _CCP2CON_CCP2M3_POSN                                0x3
3327:          #define _CCP2CON_CCP2M3_POSITION                            0x3
3328:          #define _CCP2CON_CCP2M3_SIZE                                0x1
3329:          #define _CCP2CON_CCP2M3_LENGTH                              0x1
3330:          #define _CCP2CON_CCP2M3_MASK                                0x8
3331:          #define _CCP2CON_DC2B0_POSN                                 0x4
3332:          #define _CCP2CON_DC2B0_POSITION                             0x4
3333:          #define _CCP2CON_DC2B0_SIZE                                 0x1
3334:          #define _CCP2CON_DC2B0_LENGTH                               0x1
3335:          #define _CCP2CON_DC2B0_MASK                                 0x10
3336:          #define _CCP2CON_DC2B1_POSN                                 0x5
3337:          #define _CCP2CON_DC2B1_POSITION                             0x5
3338:          #define _CCP2CON_DC2B1_SIZE                                 0x1
3339:          #define _CCP2CON_DC2B1_LENGTH                               0x1
3340:          #define _CCP2CON_DC2B1_MASK                                 0x20
3341:          #define _CCP2CON_P2M0_POSN                                  0x6
3342:          #define _CCP2CON_P2M0_POSITION                              0x6
3343:          #define _CCP2CON_P2M0_SIZE                                  0x1
3344:          #define _CCP2CON_P2M0_LENGTH                                0x1
3345:          #define _CCP2CON_P2M0_MASK                                  0x40
3346:          #define _CCP2CON_P2M1_POSN                                  0x7
3347:          #define _CCP2CON_P2M1_POSITION                              0x7
3348:          #define _CCP2CON_P2M1_SIZE                                  0x1
3349:          #define _CCP2CON_P2M1_LENGTH                                0x1
3350:          #define _CCP2CON_P2M1_MASK                                  0x80
3351:          
3352:          // Register: CCPR2
3353:          extern volatile unsigned short          CCPR2               @ 0xF67;
3354:          #ifndef _LIB_BUILD
3355:          asm("CCPR2 equ 0F67h");
3356:          #endif
3357:          
3358:          // Register: CCPR2L
3359:          extern volatile unsigned char           CCPR2L              @ 0xF67;
3360:          #ifndef _LIB_BUILD
3361:          asm("CCPR2L equ 0F67h");
3362:          #endif
3363:          // bitfield definitions
3364:          typedef union {
3365:              struct {
3366:                  unsigned CCPR2L                 :8;
3367:              };
3368:          } CCPR2Lbits_t;
3369:          extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xF67;
3370:          // bitfield macros
3371:          #define _CCPR2L_CCPR2L_POSN                                 0x0
3372:          #define _CCPR2L_CCPR2L_POSITION                             0x0
3373:          #define _CCPR2L_CCPR2L_SIZE                                 0x8
3374:          #define _CCPR2L_CCPR2L_LENGTH                               0x8
3375:          #define _CCPR2L_CCPR2L_MASK                                 0xFF
3376:          
3377:          // Register: CCPR2H
3378:          extern volatile unsigned char           CCPR2H              @ 0xF68;
3379:          #ifndef _LIB_BUILD
3380:          asm("CCPR2H equ 0F68h");
3381:          #endif
3382:          // bitfield definitions
3383:          typedef union {
3384:              struct {
3385:                  unsigned CCPR2H                 :8;
3386:              };
3387:          } CCPR2Hbits_t;
3388:          extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xF68;
3389:          // bitfield macros
3390:          #define _CCPR2H_CCPR2H_POSN                                 0x0
3391:          #define _CCPR2H_CCPR2H_POSITION                             0x0
3392:          #define _CCPR2H_CCPR2H_SIZE                                 0x8
3393:          #define _CCPR2H_CCPR2H_LENGTH                               0x8
3394:          #define _CCPR2H_CCPR2H_MASK                                 0xFF
3395:          
3396:          // Register: SSP2CON3
3397:          extern volatile unsigned char           SSP2CON3            @ 0xF69;
3398:          #ifndef _LIB_BUILD
3399:          asm("SSP2CON3 equ 0F69h");
3400:          #endif
3401:          // bitfield definitions
3402:          typedef union {
3403:              struct {
3404:                  unsigned DHEN                   :1;
3405:                  unsigned AHEN                   :1;
3406:                  unsigned SBCDE                  :1;
3407:                  unsigned SDAHT                  :1;
3408:                  unsigned BOEN                   :1;
3409:                  unsigned SCIE                   :1;
3410:                  unsigned PCIE                   :1;
3411:                  unsigned ACKTIM                 :1;
3412:              };
3413:          } SSP2CON3bits_t;
3414:          extern volatile SSP2CON3bits_t SSP2CON3bits @ 0xF69;
3415:          // bitfield macros
3416:          #define _SSP2CON3_DHEN_POSN                                 0x0
3417:          #define _SSP2CON3_DHEN_POSITION                             0x0
3418:          #define _SSP2CON3_DHEN_SIZE                                 0x1
3419:          #define _SSP2CON3_DHEN_LENGTH                               0x1
3420:          #define _SSP2CON3_DHEN_MASK                                 0x1
3421:          #define _SSP2CON3_AHEN_POSN                                 0x1
3422:          #define _SSP2CON3_AHEN_POSITION                             0x1
3423:          #define _SSP2CON3_AHEN_SIZE                                 0x1
3424:          #define _SSP2CON3_AHEN_LENGTH                               0x1
3425:          #define _SSP2CON3_AHEN_MASK                                 0x2
3426:          #define _SSP2CON3_SBCDE_POSN                                0x2
3427:          #define _SSP2CON3_SBCDE_POSITION                            0x2
3428:          #define _SSP2CON3_SBCDE_SIZE                                0x1
3429:          #define _SSP2CON3_SBCDE_LENGTH                              0x1
3430:          #define _SSP2CON3_SBCDE_MASK                                0x4
3431:          #define _SSP2CON3_SDAHT_POSN                                0x3
3432:          #define _SSP2CON3_SDAHT_POSITION                            0x3
3433:          #define _SSP2CON3_SDAHT_SIZE                                0x1
3434:          #define _SSP2CON3_SDAHT_LENGTH                              0x1
3435:          #define _SSP2CON3_SDAHT_MASK                                0x8
3436:          #define _SSP2CON3_BOEN_POSN                                 0x4
3437:          #define _SSP2CON3_BOEN_POSITION                             0x4
3438:          #define _SSP2CON3_BOEN_SIZE                                 0x1
3439:          #define _SSP2CON3_BOEN_LENGTH                               0x1
3440:          #define _SSP2CON3_BOEN_MASK                                 0x10
3441:          #define _SSP2CON3_SCIE_POSN                                 0x5
3442:          #define _SSP2CON3_SCIE_POSITION                             0x5
3443:          #define _SSP2CON3_SCIE_SIZE                                 0x1
3444:          #define _SSP2CON3_SCIE_LENGTH                               0x1
3445:          #define _SSP2CON3_SCIE_MASK                                 0x20
3446:          #define _SSP2CON3_PCIE_POSN                                 0x6
3447:          #define _SSP2CON3_PCIE_POSITION                             0x6
3448:          #define _SSP2CON3_PCIE_SIZE                                 0x1
3449:          #define _SSP2CON3_PCIE_LENGTH                               0x1
3450:          #define _SSP2CON3_PCIE_MASK                                 0x40
3451:          #define _SSP2CON3_ACKTIM_POSN                               0x7
3452:          #define _SSP2CON3_ACKTIM_POSITION                           0x7
3453:          #define _SSP2CON3_ACKTIM_SIZE                               0x1
3454:          #define _SSP2CON3_ACKTIM_LENGTH                             0x1
3455:          #define _SSP2CON3_ACKTIM_MASK                               0x80
3456:          
3457:          // Register: SSP2MSK
3458:          extern volatile unsigned char           SSP2MSK             @ 0xF6A;
3459:          #ifndef _LIB_BUILD
3460:          asm("SSP2MSK equ 0F6Ah");
3461:          #endif
3462:          // bitfield definitions
3463:          typedef union {
3464:              struct {
3465:                  unsigned MSK0                   :1;
3466:                  unsigned MSK1                   :1;
3467:                  unsigned MSK2                   :1;
3468:                  unsigned MSK3                   :1;
3469:                  unsigned MSK4                   :1;
3470:                  unsigned MSK5                   :1;
3471:                  unsigned MSK6                   :1;
3472:                  unsigned MSK7                   :1;
3473:              };
3474:          } SSP2MSKbits_t;
3475:          extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF6A;
3476:          // bitfield macros
3477:          #define _SSP2MSK_MSK0_POSN                                  0x0
3478:          #define _SSP2MSK_MSK0_POSITION                              0x0
3479:          #define _SSP2MSK_MSK0_SIZE                                  0x1
3480:          #define _SSP2MSK_MSK0_LENGTH                                0x1
3481:          #define _SSP2MSK_MSK0_MASK                                  0x1
3482:          #define _SSP2MSK_MSK1_POSN                                  0x1
3483:          #define _SSP2MSK_MSK1_POSITION                              0x1
3484:          #define _SSP2MSK_MSK1_SIZE                                  0x1
3485:          #define _SSP2MSK_MSK1_LENGTH                                0x1
3486:          #define _SSP2MSK_MSK1_MASK                                  0x2
3487:          #define _SSP2MSK_MSK2_POSN                                  0x2
3488:          #define _SSP2MSK_MSK2_POSITION                              0x2
3489:          #define _SSP2MSK_MSK2_SIZE                                  0x1
3490:          #define _SSP2MSK_MSK2_LENGTH                                0x1
3491:          #define _SSP2MSK_MSK2_MASK                                  0x4
3492:          #define _SSP2MSK_MSK3_POSN                                  0x3
3493:          #define _SSP2MSK_MSK3_POSITION                              0x3
3494:          #define _SSP2MSK_MSK3_SIZE                                  0x1
3495:          #define _SSP2MSK_MSK3_LENGTH                                0x1
3496:          #define _SSP2MSK_MSK3_MASK                                  0x8
3497:          #define _SSP2MSK_MSK4_POSN                                  0x4
3498:          #define _SSP2MSK_MSK4_POSITION                              0x4
3499:          #define _SSP2MSK_MSK4_SIZE                                  0x1
3500:          #define _SSP2MSK_MSK4_LENGTH                                0x1
3501:          #define _SSP2MSK_MSK4_MASK                                  0x10
3502:          #define _SSP2MSK_MSK5_POSN                                  0x5
3503:          #define _SSP2MSK_MSK5_POSITION                              0x5
3504:          #define _SSP2MSK_MSK5_SIZE                                  0x1
3505:          #define _SSP2MSK_MSK5_LENGTH                                0x1
3506:          #define _SSP2MSK_MSK5_MASK                                  0x20
3507:          #define _SSP2MSK_MSK6_POSN                                  0x6
3508:          #define _SSP2MSK_MSK6_POSITION                              0x6
3509:          #define _SSP2MSK_MSK6_SIZE                                  0x1
3510:          #define _SSP2MSK_MSK6_LENGTH                                0x1
3511:          #define _SSP2MSK_MSK6_MASK                                  0x40
3512:          #define _SSP2MSK_MSK7_POSN                                  0x7
3513:          #define _SSP2MSK_MSK7_POSITION                              0x7
3514:          #define _SSP2MSK_MSK7_SIZE                                  0x1
3515:          #define _SSP2MSK_MSK7_LENGTH                                0x1
3516:          #define _SSP2MSK_MSK7_MASK                                  0x80
3517:          
3518:          // Register: SSP2CON2
3519:          extern volatile unsigned char           SSP2CON2            @ 0xF6B;
3520:          #ifndef _LIB_BUILD
3521:          asm("SSP2CON2 equ 0F6Bh");
3522:          #endif
3523:          // bitfield definitions
3524:          typedef union {
3525:              struct {
3526:                  unsigned SEN                    :1;
3527:                  unsigned RSEN                   :1;
3528:                  unsigned PEN                    :1;
3529:                  unsigned RCEN                   :1;
3530:                  unsigned ACKEN                  :1;
3531:                  unsigned ACKDT                  :1;
3532:                  unsigned ACKSTAT                :1;
3533:                  unsigned GCEN                   :1;
3534:              };
3535:              struct {
3536:                  unsigned                        :5;
3537:                  unsigned ACKDT2                 :1;
3538:              };
3539:              struct {
3540:                  unsigned                        :4;
3541:                  unsigned ACKEN2                 :1;
3542:              };
3543:              struct {
3544:                  unsigned                        :6;
3545:                  unsigned ACKSTAT2               :1;
3546:              };
3547:              struct {
3548:                  unsigned                        :1;
3549:                  unsigned ADMSK12                :1;
3550:              };
3551:              struct {
3552:                  unsigned                        :2;
3553:                  unsigned ADMSK22                :1;
3554:              };
3555:              struct {
3556:                  unsigned                        :3;
3557:                  unsigned ADMSK32                :1;
3558:              };
3559:              struct {
3560:                  unsigned                        :4;
3561:                  unsigned ADMSK42                :1;
3562:              };
3563:              struct {
3564:                  unsigned                        :5;
3565:                  unsigned ADMSK52                :1;
3566:              };
3567:              struct {
3568:                  unsigned                        :7;
3569:                  unsigned GCEN2                  :1;
3570:              };
3571:              struct {
3572:                  unsigned                        :2;
3573:                  unsigned PEN2                   :1;
3574:              };
3575:              struct {
3576:                  unsigned                        :3;
3577:                  unsigned RCEN2                  :1;
3578:              };
3579:              struct {
3580:                  unsigned                        :1;
3581:                  unsigned RSEN2                  :1;
3582:              };
3583:              struct {
3584:                  unsigned SEN2                   :1;
3585:              };
3586:          } SSP2CON2bits_t;
3587:          extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF6B;
3588:          // bitfield macros
3589:          #define _SSP2CON2_SEN_POSN                                  0x0
3590:          #define _SSP2CON2_SEN_POSITION                              0x0
3591:          #define _SSP2CON2_SEN_SIZE                                  0x1
3592:          #define _SSP2CON2_SEN_LENGTH                                0x1
3593:          #define _SSP2CON2_SEN_MASK                                  0x1
3594:          #define _SSP2CON2_RSEN_POSN                                 0x1
3595:          #define _SSP2CON2_RSEN_POSITION                             0x1
3596:          #define _SSP2CON2_RSEN_SIZE                                 0x1
3597:          #define _SSP2CON2_RSEN_LENGTH                               0x1
3598:          #define _SSP2CON2_RSEN_MASK                                 0x2
3599:          #define _SSP2CON2_PEN_POSN                                  0x2
3600:          #define _SSP2CON2_PEN_POSITION                              0x2
3601:          #define _SSP2CON2_PEN_SIZE                                  0x1
3602:          #define _SSP2CON2_PEN_LENGTH                                0x1
3603:          #define _SSP2CON2_PEN_MASK                                  0x4
3604:          #define _SSP2CON2_RCEN_POSN                                 0x3
3605:          #define _SSP2CON2_RCEN_POSITION                             0x3
3606:          #define _SSP2CON2_RCEN_SIZE                                 0x1
3607:          #define _SSP2CON2_RCEN_LENGTH                               0x1
3608:          #define _SSP2CON2_RCEN_MASK                                 0x8
3609:          #define _SSP2CON2_ACKEN_POSN                                0x4
3610:          #define _SSP2CON2_ACKEN_POSITION                            0x4
3611:          #define _SSP2CON2_ACKEN_SIZE                                0x1
3612:          #define _SSP2CON2_ACKEN_LENGTH                              0x1
3613:          #define _SSP2CON2_ACKEN_MASK                                0x10
3614:          #define _SSP2CON2_ACKDT_POSN                                0x5
3615:          #define _SSP2CON2_ACKDT_POSITION                            0x5
3616:          #define _SSP2CON2_ACKDT_SIZE                                0x1
3617:          #define _SSP2CON2_ACKDT_LENGTH                              0x1
3618:          #define _SSP2CON2_ACKDT_MASK                                0x20
3619:          #define _SSP2CON2_ACKSTAT_POSN                              0x6
3620:          #define _SSP2CON2_ACKSTAT_POSITION                          0x6
3621:          #define _SSP2CON2_ACKSTAT_SIZE                              0x1
3622:          #define _SSP2CON2_ACKSTAT_LENGTH                            0x1
3623:          #define _SSP2CON2_ACKSTAT_MASK                              0x40
3624:          #define _SSP2CON2_GCEN_POSN                                 0x7
3625:          #define _SSP2CON2_GCEN_POSITION                             0x7
3626:          #define _SSP2CON2_GCEN_SIZE                                 0x1
3627:          #define _SSP2CON2_GCEN_LENGTH                               0x1
3628:          #define _SSP2CON2_GCEN_MASK                                 0x80
3629:          #define _SSP2CON2_ACKDT2_POSN                               0x5
3630:          #define _SSP2CON2_ACKDT2_POSITION                           0x5
3631:          #define _SSP2CON2_ACKDT2_SIZE                               0x1
3632:          #define _SSP2CON2_ACKDT2_LENGTH                             0x1
3633:          #define _SSP2CON2_ACKDT2_MASK                               0x20
3634:          #define _SSP2CON2_ACKEN2_POSN                               0x4
3635:          #define _SSP2CON2_ACKEN2_POSITION                           0x4
3636:          #define _SSP2CON2_ACKEN2_SIZE                               0x1
3637:          #define _SSP2CON2_ACKEN2_LENGTH                             0x1
3638:          #define _SSP2CON2_ACKEN2_MASK                               0x10
3639:          #define _SSP2CON2_ACKSTAT2_POSN                             0x6
3640:          #define _SSP2CON2_ACKSTAT2_POSITION                         0x6
3641:          #define _SSP2CON2_ACKSTAT2_SIZE                             0x1
3642:          #define _SSP2CON2_ACKSTAT2_LENGTH                           0x1
3643:          #define _SSP2CON2_ACKSTAT2_MASK                             0x40
3644:          #define _SSP2CON2_ADMSK12_POSN                              0x1
3645:          #define _SSP2CON2_ADMSK12_POSITION                          0x1
3646:          #define _SSP2CON2_ADMSK12_SIZE                              0x1
3647:          #define _SSP2CON2_ADMSK12_LENGTH                            0x1
3648:          #define _SSP2CON2_ADMSK12_MASK                              0x2
3649:          #define _SSP2CON2_ADMSK22_POSN                              0x2
3650:          #define _SSP2CON2_ADMSK22_POSITION                          0x2
3651:          #define _SSP2CON2_ADMSK22_SIZE                              0x1
3652:          #define _SSP2CON2_ADMSK22_LENGTH                            0x1
3653:          #define _SSP2CON2_ADMSK22_MASK                              0x4
3654:          #define _SSP2CON2_ADMSK32_POSN                              0x3
3655:          #define _SSP2CON2_ADMSK32_POSITION                          0x3
3656:          #define _SSP2CON2_ADMSK32_SIZE                              0x1
3657:          #define _SSP2CON2_ADMSK32_LENGTH                            0x1
3658:          #define _SSP2CON2_ADMSK32_MASK                              0x8
3659:          #define _SSP2CON2_ADMSK42_POSN                              0x4
3660:          #define _SSP2CON2_ADMSK42_POSITION                          0x4
3661:          #define _SSP2CON2_ADMSK42_SIZE                              0x1
3662:          #define _SSP2CON2_ADMSK42_LENGTH                            0x1
3663:          #define _SSP2CON2_ADMSK42_MASK                              0x10
3664:          #define _SSP2CON2_ADMSK52_POSN                              0x5
3665:          #define _SSP2CON2_ADMSK52_POSITION                          0x5
3666:          #define _SSP2CON2_ADMSK52_SIZE                              0x1
3667:          #define _SSP2CON2_ADMSK52_LENGTH                            0x1
3668:          #define _SSP2CON2_ADMSK52_MASK                              0x20
3669:          #define _SSP2CON2_GCEN2_POSN                                0x7
3670:          #define _SSP2CON2_GCEN2_POSITION                            0x7
3671:          #define _SSP2CON2_GCEN2_SIZE                                0x1
3672:          #define _SSP2CON2_GCEN2_LENGTH                              0x1
3673:          #define _SSP2CON2_GCEN2_MASK                                0x80
3674:          #define _SSP2CON2_PEN2_POSN                                 0x2
3675:          #define _SSP2CON2_PEN2_POSITION                             0x2
3676:          #define _SSP2CON2_PEN2_SIZE                                 0x1
3677:          #define _SSP2CON2_PEN2_LENGTH                               0x1
3678:          #define _SSP2CON2_PEN2_MASK                                 0x4
3679:          #define _SSP2CON2_RCEN2_POSN                                0x3
3680:          #define _SSP2CON2_RCEN2_POSITION                            0x3
3681:          #define _SSP2CON2_RCEN2_SIZE                                0x1
3682:          #define _SSP2CON2_RCEN2_LENGTH                              0x1
3683:          #define _SSP2CON2_RCEN2_MASK                                0x8
3684:          #define _SSP2CON2_RSEN2_POSN                                0x1
3685:          #define _SSP2CON2_RSEN2_POSITION                            0x1
3686:          #define _SSP2CON2_RSEN2_SIZE                                0x1
3687:          #define _SSP2CON2_RSEN2_LENGTH                              0x1
3688:          #define _SSP2CON2_RSEN2_MASK                                0x2
3689:          #define _SSP2CON2_SEN2_POSN                                 0x0
3690:          #define _SSP2CON2_SEN2_POSITION                             0x0
3691:          #define _SSP2CON2_SEN2_SIZE                                 0x1
3692:          #define _SSP2CON2_SEN2_LENGTH                               0x1
3693:          #define _SSP2CON2_SEN2_MASK                                 0x1
3694:          
3695:          // Register: SSP2CON1
3696:          extern volatile unsigned char           SSP2CON1            @ 0xF6C;
3697:          #ifndef _LIB_BUILD
3698:          asm("SSP2CON1 equ 0F6Ch");
3699:          #endif
3700:          // bitfield definitions
3701:          typedef union {
3702:              struct {
3703:                  unsigned SSPM                   :4;
3704:                  unsigned CKP                    :1;
3705:                  unsigned SSPEN                  :1;
3706:                  unsigned SSPOV                  :1;
3707:                  unsigned WCOL                   :1;
3708:              };
3709:              struct {
3710:                  unsigned SSPM0                  :1;
3711:                  unsigned SSPM1                  :1;
3712:                  unsigned SSPM2                  :1;
3713:                  unsigned SSPM3                  :1;
3714:              };
3715:              struct {
3716:                  unsigned                        :4;
3717:                  unsigned CKP2                   :1;
3718:              };
3719:              struct {
3720:                  unsigned                        :5;
3721:                  unsigned SSPEN2                 :1;
3722:              };
3723:              struct {
3724:                  unsigned SSPM02                 :1;
3725:              };
3726:              struct {
3727:                  unsigned                        :1;
3728:                  unsigned SSPM12                 :1;
3729:              };
3730:              struct {
3731:                  unsigned                        :2;
3732:                  unsigned SSPM22                 :1;
3733:              };
3734:              struct {
3735:                  unsigned                        :3;
3736:                  unsigned SSPM32                 :1;
3737:              };
3738:              struct {
3739:                  unsigned                        :6;
3740:                  unsigned SSPOV2                 :1;
3741:              };
3742:              struct {
3743:                  unsigned                        :7;
3744:                  unsigned WCOL2                  :1;
3745:              };
3746:          } SSP2CON1bits_t;
3747:          extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF6C;
3748:          // bitfield macros
3749:          #define _SSP2CON1_SSPM_POSN                                 0x0
3750:          #define _SSP2CON1_SSPM_POSITION                             0x0
3751:          #define _SSP2CON1_SSPM_SIZE                                 0x4
3752:          #define _SSP2CON1_SSPM_LENGTH                               0x4
3753:          #define _SSP2CON1_SSPM_MASK                                 0xF
3754:          #define _SSP2CON1_CKP_POSN                                  0x4
3755:          #define _SSP2CON1_CKP_POSITION                              0x4
3756:          #define _SSP2CON1_CKP_SIZE                                  0x1
3757:          #define _SSP2CON1_CKP_LENGTH                                0x1
3758:          #define _SSP2CON1_CKP_MASK                                  0x10
3759:          #define _SSP2CON1_SSPEN_POSN                                0x5
3760:          #define _SSP2CON1_SSPEN_POSITION                            0x5
3761:          #define _SSP2CON1_SSPEN_SIZE                                0x1
3762:          #define _SSP2CON1_SSPEN_LENGTH                              0x1
3763:          #define _SSP2CON1_SSPEN_MASK                                0x20
3764:          #define _SSP2CON1_SSPOV_POSN                                0x6
3765:          #define _SSP2CON1_SSPOV_POSITION                            0x6
3766:          #define _SSP2CON1_SSPOV_SIZE                                0x1
3767:          #define _SSP2CON1_SSPOV_LENGTH                              0x1
3768:          #define _SSP2CON1_SSPOV_MASK                                0x40
3769:          #define _SSP2CON1_WCOL_POSN                                 0x7
3770:          #define _SSP2CON1_WCOL_POSITION                             0x7
3771:          #define _SSP2CON1_WCOL_SIZE                                 0x1
3772:          #define _SSP2CON1_WCOL_LENGTH                               0x1
3773:          #define _SSP2CON1_WCOL_MASK                                 0x80
3774:          #define _SSP2CON1_SSPM0_POSN                                0x0
3775:          #define _SSP2CON1_SSPM0_POSITION                            0x0
3776:          #define _SSP2CON1_SSPM0_SIZE                                0x1
3777:          #define _SSP2CON1_SSPM0_LENGTH                              0x1
3778:          #define _SSP2CON1_SSPM0_MASK                                0x1
3779:          #define _SSP2CON1_SSPM1_POSN                                0x1
3780:          #define _SSP2CON1_SSPM1_POSITION                            0x1
3781:          #define _SSP2CON1_SSPM1_SIZE                                0x1
3782:          #define _SSP2CON1_SSPM1_LENGTH                              0x1
3783:          #define _SSP2CON1_SSPM1_MASK                                0x2
3784:          #define _SSP2CON1_SSPM2_POSN                                0x2
3785:          #define _SSP2CON1_SSPM2_POSITION                            0x2
3786:          #define _SSP2CON1_SSPM2_SIZE                                0x1
3787:          #define _SSP2CON1_SSPM2_LENGTH                              0x1
3788:          #define _SSP2CON1_SSPM2_MASK                                0x4
3789:          #define _SSP2CON1_SSPM3_POSN                                0x3
3790:          #define _SSP2CON1_SSPM3_POSITION                            0x3
3791:          #define _SSP2CON1_SSPM3_SIZE                                0x1
3792:          #define _SSP2CON1_SSPM3_LENGTH                              0x1
3793:          #define _SSP2CON1_SSPM3_MASK                                0x8
3794:          #define _SSP2CON1_CKP2_POSN                                 0x4
3795:          #define _SSP2CON1_CKP2_POSITION                             0x4
3796:          #define _SSP2CON1_CKP2_SIZE                                 0x1
3797:          #define _SSP2CON1_CKP2_LENGTH                               0x1
3798:          #define _SSP2CON1_CKP2_MASK                                 0x10
3799:          #define _SSP2CON1_SSPEN2_POSN                               0x5
3800:          #define _SSP2CON1_SSPEN2_POSITION                           0x5
3801:          #define _SSP2CON1_SSPEN2_SIZE                               0x1
3802:          #define _SSP2CON1_SSPEN2_LENGTH                             0x1
3803:          #define _SSP2CON1_SSPEN2_MASK                               0x20
3804:          #define _SSP2CON1_SSPM02_POSN                               0x0
3805:          #define _SSP2CON1_SSPM02_POSITION                           0x0
3806:          #define _SSP2CON1_SSPM02_SIZE                               0x1
3807:          #define _SSP2CON1_SSPM02_LENGTH                             0x1
3808:          #define _SSP2CON1_SSPM02_MASK                               0x1
3809:          #define _SSP2CON1_SSPM12_POSN                               0x1
3810:          #define _SSP2CON1_SSPM12_POSITION                           0x1
3811:          #define _SSP2CON1_SSPM12_SIZE                               0x1
3812:          #define _SSP2CON1_SSPM12_LENGTH                             0x1
3813:          #define _SSP2CON1_SSPM12_MASK                               0x2
3814:          #define _SSP2CON1_SSPM22_POSN                               0x2
3815:          #define _SSP2CON1_SSPM22_POSITION                           0x2
3816:          #define _SSP2CON1_SSPM22_SIZE                               0x1
3817:          #define _SSP2CON1_SSPM22_LENGTH                             0x1
3818:          #define _SSP2CON1_SSPM22_MASK                               0x4
3819:          #define _SSP2CON1_SSPM32_POSN                               0x3
3820:          #define _SSP2CON1_SSPM32_POSITION                           0x3
3821:          #define _SSP2CON1_SSPM32_SIZE                               0x1
3822:          #define _SSP2CON1_SSPM32_LENGTH                             0x1
3823:          #define _SSP2CON1_SSPM32_MASK                               0x8
3824:          #define _SSP2CON1_SSPOV2_POSN                               0x6
3825:          #define _SSP2CON1_SSPOV2_POSITION                           0x6
3826:          #define _SSP2CON1_SSPOV2_SIZE                               0x1
3827:          #define _SSP2CON1_SSPOV2_LENGTH                             0x1
3828:          #define _SSP2CON1_SSPOV2_MASK                               0x40
3829:          #define _SSP2CON1_WCOL2_POSN                                0x7
3830:          #define _SSP2CON1_WCOL2_POSITION                            0x7
3831:          #define _SSP2CON1_WCOL2_SIZE                                0x1
3832:          #define _SSP2CON1_WCOL2_LENGTH                              0x1
3833:          #define _SSP2CON1_WCOL2_MASK                                0x80
3834:          
3835:          // Register: SSP2STAT
3836:          extern volatile unsigned char           SSP2STAT            @ 0xF6D;
3837:          #ifndef _LIB_BUILD
3838:          asm("SSP2STAT equ 0F6Dh");
3839:          #endif
3840:          // bitfield definitions
3841:          typedef union {
3842:              struct {
3843:                  unsigned                        :2;
3844:                  unsigned R_NOT_W                :1;
3845:              };
3846:              struct {
3847:                  unsigned                        :5;
3848:                  unsigned D_NOT_A                :1;
3849:              };
3850:              struct {
3851:                  unsigned BF                     :1;
3852:                  unsigned UA                     :1;
3853:                  unsigned R_nW                   :1;
3854:                  unsigned S                      :1;
3855:                  unsigned P                      :1;
3856:                  unsigned D_nA                   :1;
3857:                  unsigned CKE                    :1;
3858:                  unsigned SMP                    :1;
3859:              };
3860:              struct {
3861:                  unsigned                        :2;
3862:                  unsigned R                      :1;
3863:                  unsigned                        :2;
3864:                  unsigned D                      :1;
3865:              };
3866:              struct {
3867:                  unsigned                        :2;
3868:                  unsigned W                      :1;
3869:                  unsigned                        :2;
3870:                  unsigned A                      :1;
3871:              };
3872:              struct {
3873:                  unsigned                        :2;
3874:                  unsigned nW                     :1;
3875:                  unsigned                        :2;
3876:                  unsigned nA                     :1;
3877:              };
3878:              struct {
3879:                  unsigned                        :2;
3880:                  unsigned R_W                    :1;
3881:                  unsigned                        :2;
3882:                  unsigned D_A                    :1;
3883:              };
3884:              struct {
3885:                  unsigned                        :2;
3886:                  unsigned NOT_WRITE              :1;
3887:              };
3888:              struct {
3889:                  unsigned                        :5;
3890:                  unsigned NOT_ADDRESS            :1;
3891:              };
3892:              struct {
3893:                  unsigned                        :2;
3894:                  unsigned nWRITE                 :1;
3895:                  unsigned                        :2;
3896:                  unsigned nADDRESS               :1;
3897:              };
3898:              struct {
3899:                  unsigned BF2                    :1;
3900:              };
3901:              struct {
3902:                  unsigned                        :6;
3903:                  unsigned CKE2                   :1;
3904:              };
3905:              struct {
3906:                  unsigned                        :5;
3907:                  unsigned DA2                    :1;
3908:              };
3909:              struct {
3910:                  unsigned                        :5;
3911:                  unsigned DATA_ADDRESS2          :1;
3912:              };
3913:              struct {
3914:                  unsigned                        :5;
3915:                  unsigned D_A2                   :1;
3916:              };
3917:              struct {
3918:                  unsigned                        :5;
3919:                  unsigned D_nA2                  :1;
3920:              };
3921:              struct {
3922:                  unsigned                        :5;
3923:                  unsigned I2C_DAT2               :1;
3924:              };
3925:              struct {
3926:                  unsigned                        :2;
3927:                  unsigned I2C_READ2              :1;
3928:              };
3929:              struct {
3930:                  unsigned                        :3;
3931:                  unsigned I2C_START2             :1;
3932:              };
3933:              struct {
3934:                  unsigned                        :4;
3935:                  unsigned I2C_STOP2              :1;
3936:              };
3937:              struct {
3938:                  unsigned                        :4;
3939:                  unsigned P2                     :1;
3940:              };
3941:              struct {
3942:                  unsigned                        :2;
3943:                  unsigned READ_WRITE2            :1;
3944:              };
3945:              struct {
3946:                  unsigned                        :2;
3947:                  unsigned RW2                    :1;
3948:              };
3949:              struct {
3950:                  unsigned                        :2;
3951:                  unsigned R_W2                   :1;
3952:              };
3953:              struct {
3954:                  unsigned                        :2;
3955:                  unsigned R_nW2                  :1;
3956:              };
3957:              struct {
3958:                  unsigned                        :3;
3959:                  unsigned S2                     :1;
3960:              };
3961:              struct {
3962:                  unsigned                        :7;
3963:                  unsigned SMP2                   :1;
3964:              };
3965:              struct {
3966:                  unsigned                        :3;
3967:                  unsigned START2                 :1;
3968:              };
3969:              struct {
3970:                  unsigned                        :4;
3971:                  unsigned STOP2                  :1;
3972:              };
3973:              struct {
3974:                  unsigned                        :1;
3975:                  unsigned UA2                    :1;
3976:              };
3977:              struct {
3978:                  unsigned                        :5;
3979:                  unsigned nA2                    :1;
3980:              };
3981:              struct {
3982:                  unsigned                        :5;
3983:                  unsigned nADDRESS2              :1;
3984:              };
3985:              struct {
3986:                  unsigned                        :2;
3987:                  unsigned nW2                    :1;
3988:              };
3989:              struct {
3990:                  unsigned                        :2;
3991:                  unsigned nWRITE2                :1;
3992:              };
3993:          } SSP2STATbits_t;
3994:          extern volatile SSP2STATbits_t SSP2STATbits @ 0xF6D;
3995:          // bitfield macros
3996:          #define _SSP2STAT_R_NOT_W_POSN                              0x2
3997:          #define _SSP2STAT_R_NOT_W_POSITION                          0x2
3998:          #define _SSP2STAT_R_NOT_W_SIZE                              0x1
3999:          #define _SSP2STAT_R_NOT_W_LENGTH                            0x1
4000:          #define _SSP2STAT_R_NOT_W_MASK                              0x4
4001:          #define _SSP2STAT_D_NOT_A_POSN                              0x5
4002:          #define _SSP2STAT_D_NOT_A_POSITION                          0x5
4003:          #define _SSP2STAT_D_NOT_A_SIZE                              0x1
4004:          #define _SSP2STAT_D_NOT_A_LENGTH                            0x1
4005:          #define _SSP2STAT_D_NOT_A_MASK                              0x20
4006:          #define _SSP2STAT_BF_POSN                                   0x0
4007:          #define _SSP2STAT_BF_POSITION                               0x0
4008:          #define _SSP2STAT_BF_SIZE                                   0x1
4009:          #define _SSP2STAT_BF_LENGTH                                 0x1
4010:          #define _SSP2STAT_BF_MASK                                   0x1
4011:          #define _SSP2STAT_UA_POSN                                   0x1
4012:          #define _SSP2STAT_UA_POSITION                               0x1
4013:          #define _SSP2STAT_UA_SIZE                                   0x1
4014:          #define _SSP2STAT_UA_LENGTH                                 0x1
4015:          #define _SSP2STAT_UA_MASK                                   0x2
4016:          #define _SSP2STAT_R_nW_POSN                                 0x2
4017:          #define _SSP2STAT_R_nW_POSITION                             0x2
4018:          #define _SSP2STAT_R_nW_SIZE                                 0x1
4019:          #define _SSP2STAT_R_nW_LENGTH                               0x1
4020:          #define _SSP2STAT_R_nW_MASK                                 0x4
4021:          #define _SSP2STAT_S_POSN                                    0x3
4022:          #define _SSP2STAT_S_POSITION                                0x3
4023:          #define _SSP2STAT_S_SIZE                                    0x1
4024:          #define _SSP2STAT_S_LENGTH                                  0x1
4025:          #define _SSP2STAT_S_MASK                                    0x8
4026:          #define _SSP2STAT_P_POSN                                    0x4
4027:          #define _SSP2STAT_P_POSITION                                0x4
4028:          #define _SSP2STAT_P_SIZE                                    0x1
4029:          #define _SSP2STAT_P_LENGTH                                  0x1
4030:          #define _SSP2STAT_P_MASK                                    0x10
4031:          #define _SSP2STAT_D_nA_POSN                                 0x5
4032:          #define _SSP2STAT_D_nA_POSITION                             0x5
4033:          #define _SSP2STAT_D_nA_SIZE                                 0x1
4034:          #define _SSP2STAT_D_nA_LENGTH                               0x1
4035:          #define _SSP2STAT_D_nA_MASK                                 0x20
4036:          #define _SSP2STAT_CKE_POSN                                  0x6
4037:          #define _SSP2STAT_CKE_POSITION                              0x6
4038:          #define _SSP2STAT_CKE_SIZE                                  0x1
4039:          #define _SSP2STAT_CKE_LENGTH                                0x1
4040:          #define _SSP2STAT_CKE_MASK                                  0x40
4041:          #define _SSP2STAT_SMP_POSN                                  0x7
4042:          #define _SSP2STAT_SMP_POSITION                              0x7
4043:          #define _SSP2STAT_SMP_SIZE                                  0x1
4044:          #define _SSP2STAT_SMP_LENGTH                                0x1
4045:          #define _SSP2STAT_SMP_MASK                                  0x80
4046:          #define _SSP2STAT_R_POSN                                    0x2
4047:          #define _SSP2STAT_R_POSITION                                0x2
4048:          #define _SSP2STAT_R_SIZE                                    0x1
4049:          #define _SSP2STAT_R_LENGTH                                  0x1
4050:          #define _SSP2STAT_R_MASK                                    0x4
4051:          #define _SSP2STAT_D_POSN                                    0x5
4052:          #define _SSP2STAT_D_POSITION                                0x5
4053:          #define _SSP2STAT_D_SIZE                                    0x1
4054:          #define _SSP2STAT_D_LENGTH                                  0x1
4055:          #define _SSP2STAT_D_MASK                                    0x20
4056:          #define _SSP2STAT_W_POSN                                    0x2
4057:          #define _SSP2STAT_W_POSITION                                0x2
4058:          #define _SSP2STAT_W_SIZE                                    0x1
4059:          #define _SSP2STAT_W_LENGTH                                  0x1
4060:          #define _SSP2STAT_W_MASK                                    0x4
4061:          #define _SSP2STAT_A_POSN                                    0x5
4062:          #define _SSP2STAT_A_POSITION                                0x5
4063:          #define _SSP2STAT_A_SIZE                                    0x1
4064:          #define _SSP2STAT_A_LENGTH                                  0x1
4065:          #define _SSP2STAT_A_MASK                                    0x20
4066:          #define _SSP2STAT_nW_POSN                                   0x2
4067:          #define _SSP2STAT_nW_POSITION                               0x2
4068:          #define _SSP2STAT_nW_SIZE                                   0x1
4069:          #define _SSP2STAT_nW_LENGTH                                 0x1
4070:          #define _SSP2STAT_nW_MASK                                   0x4
4071:          #define _SSP2STAT_nA_POSN                                   0x5
4072:          #define _SSP2STAT_nA_POSITION                               0x5
4073:          #define _SSP2STAT_nA_SIZE                                   0x1
4074:          #define _SSP2STAT_nA_LENGTH                                 0x1
4075:          #define _SSP2STAT_nA_MASK                                   0x20
4076:          #define _SSP2STAT_R_W_POSN                                  0x2
4077:          #define _SSP2STAT_R_W_POSITION                              0x2
4078:          #define _SSP2STAT_R_W_SIZE                                  0x1
4079:          #define _SSP2STAT_R_W_LENGTH                                0x1
4080:          #define _SSP2STAT_R_W_MASK                                  0x4
4081:          #define _SSP2STAT_D_A_POSN                                  0x5
4082:          #define _SSP2STAT_D_A_POSITION                              0x5
4083:          #define _SSP2STAT_D_A_SIZE                                  0x1
4084:          #define _SSP2STAT_D_A_LENGTH                                0x1
4085:          #define _SSP2STAT_D_A_MASK                                  0x20
4086:          #define _SSP2STAT_NOT_WRITE_POSN                            0x2
4087:          #define _SSP2STAT_NOT_WRITE_POSITION                        0x2
4088:          #define _SSP2STAT_NOT_WRITE_SIZE                            0x1
4089:          #define _SSP2STAT_NOT_WRITE_LENGTH                          0x1
4090:          #define _SSP2STAT_NOT_WRITE_MASK                            0x4
4091:          #define _SSP2STAT_NOT_ADDRESS_POSN                          0x5
4092:          #define _SSP2STAT_NOT_ADDRESS_POSITION                      0x5
4093:          #define _SSP2STAT_NOT_ADDRESS_SIZE                          0x1
4094:          #define _SSP2STAT_NOT_ADDRESS_LENGTH                        0x1
4095:          #define _SSP2STAT_NOT_ADDRESS_MASK                          0x20
4096:          #define _SSP2STAT_nWRITE_POSN                               0x2
4097:          #define _SSP2STAT_nWRITE_POSITION                           0x2
4098:          #define _SSP2STAT_nWRITE_SIZE                               0x1
4099:          #define _SSP2STAT_nWRITE_LENGTH                             0x1
4100:          #define _SSP2STAT_nWRITE_MASK                               0x4
4101:          #define _SSP2STAT_nADDRESS_POSN                             0x5
4102:          #define _SSP2STAT_nADDRESS_POSITION                         0x5
4103:          #define _SSP2STAT_nADDRESS_SIZE                             0x1
4104:          #define _SSP2STAT_nADDRESS_LENGTH                           0x1
4105:          #define _SSP2STAT_nADDRESS_MASK                             0x20
4106:          #define _SSP2STAT_BF2_POSN                                  0x0
4107:          #define _SSP2STAT_BF2_POSITION                              0x0
4108:          #define _SSP2STAT_BF2_SIZE                                  0x1
4109:          #define _SSP2STAT_BF2_LENGTH                                0x1
4110:          #define _SSP2STAT_BF2_MASK                                  0x1
4111:          #define _SSP2STAT_CKE2_POSN                                 0x6
4112:          #define _SSP2STAT_CKE2_POSITION                             0x6
4113:          #define _SSP2STAT_CKE2_SIZE                                 0x1
4114:          #define _SSP2STAT_CKE2_LENGTH                               0x1
4115:          #define _SSP2STAT_CKE2_MASK                                 0x40
4116:          #define _SSP2STAT_DA2_POSN                                  0x5
4117:          #define _SSP2STAT_DA2_POSITION                              0x5
4118:          #define _SSP2STAT_DA2_SIZE                                  0x1
4119:          #define _SSP2STAT_DA2_LENGTH                                0x1
4120:          #define _SSP2STAT_DA2_MASK                                  0x20
4121:          #define _SSP2STAT_DATA_ADDRESS2_POSN                        0x5
4122:          #define _SSP2STAT_DATA_ADDRESS2_POSITION                    0x5
4123:          #define _SSP2STAT_DATA_ADDRESS2_SIZE                        0x1
4124:          #define _SSP2STAT_DATA_ADDRESS2_LENGTH                      0x1
4125:          #define _SSP2STAT_DATA_ADDRESS2_MASK                        0x20
4126:          #define _SSP2STAT_D_A2_POSN                                 0x5
4127:          #define _SSP2STAT_D_A2_POSITION                             0x5
4128:          #define _SSP2STAT_D_A2_SIZE                                 0x1
4129:          #define _SSP2STAT_D_A2_LENGTH                               0x1
4130:          #define _SSP2STAT_D_A2_MASK                                 0x20
4131:          #define _SSP2STAT_D_nA2_POSN                                0x5
4132:          #define _SSP2STAT_D_nA2_POSITION                            0x5
4133:          #define _SSP2STAT_D_nA2_SIZE                                0x1
4134:          #define _SSP2STAT_D_nA2_LENGTH                              0x1
4135:          #define _SSP2STAT_D_nA2_MASK                                0x20
4136:          #define _SSP2STAT_I2C_DAT2_POSN                             0x5
4137:          #define _SSP2STAT_I2C_DAT2_POSITION                         0x5
4138:          #define _SSP2STAT_I2C_DAT2_SIZE                             0x1
4139:          #define _SSP2STAT_I2C_DAT2_LENGTH                           0x1
4140:          #define _SSP2STAT_I2C_DAT2_MASK                             0x20
4141:          #define _SSP2STAT_I2C_READ2_POSN                            0x2
4142:          #define _SSP2STAT_I2C_READ2_POSITION                        0x2
4143:          #define _SSP2STAT_I2C_READ2_SIZE                            0x1
4144:          #define _SSP2STAT_I2C_READ2_LENGTH                          0x1
4145:          #define _SSP2STAT_I2C_READ2_MASK                            0x4
4146:          #define _SSP2STAT_I2C_START2_POSN                           0x3
4147:          #define _SSP2STAT_I2C_START2_POSITION                       0x3
4148:          #define _SSP2STAT_I2C_START2_SIZE                           0x1
4149:          #define _SSP2STAT_I2C_START2_LENGTH                         0x1
4150:          #define _SSP2STAT_I2C_START2_MASK                           0x8
4151:          #define _SSP2STAT_I2C_STOP2_POSN                            0x4
4152:          #define _SSP2STAT_I2C_STOP2_POSITION                        0x4
4153:          #define _SSP2STAT_I2C_STOP2_SIZE                            0x1
4154:          #define _SSP2STAT_I2C_STOP2_LENGTH                          0x1
4155:          #define _SSP2STAT_I2C_STOP2_MASK                            0x10
4156:          #define _SSP2STAT_P2_POSN                                   0x4
4157:          #define _SSP2STAT_P2_POSITION                               0x4
4158:          #define _SSP2STAT_P2_SIZE                                   0x1
4159:          #define _SSP2STAT_P2_LENGTH                                 0x1
4160:          #define _SSP2STAT_P2_MASK                                   0x10
4161:          #define _SSP2STAT_READ_WRITE2_POSN                          0x2
4162:          #define _SSP2STAT_READ_WRITE2_POSITION                      0x2
4163:          #define _SSP2STAT_READ_WRITE2_SIZE                          0x1
4164:          #define _SSP2STAT_READ_WRITE2_LENGTH                        0x1
4165:          #define _SSP2STAT_READ_WRITE2_MASK                          0x4
4166:          #define _SSP2STAT_RW2_POSN                                  0x2
4167:          #define _SSP2STAT_RW2_POSITION                              0x2
4168:          #define _SSP2STAT_RW2_SIZE                                  0x1
4169:          #define _SSP2STAT_RW2_LENGTH                                0x1
4170:          #define _SSP2STAT_RW2_MASK                                  0x4
4171:          #define _SSP2STAT_R_W2_POSN                                 0x2
4172:          #define _SSP2STAT_R_W2_POSITION                             0x2
4173:          #define _SSP2STAT_R_W2_SIZE                                 0x1
4174:          #define _SSP2STAT_R_W2_LENGTH                               0x1
4175:          #define _SSP2STAT_R_W2_MASK                                 0x4
4176:          #define _SSP2STAT_R_nW2_POSN                                0x2
4177:          #define _SSP2STAT_R_nW2_POSITION                            0x2
4178:          #define _SSP2STAT_R_nW2_SIZE                                0x1
4179:          #define _SSP2STAT_R_nW2_LENGTH                              0x1
4180:          #define _SSP2STAT_R_nW2_MASK                                0x4
4181:          #define _SSP2STAT_S2_POSN                                   0x3
4182:          #define _SSP2STAT_S2_POSITION                               0x3
4183:          #define _SSP2STAT_S2_SIZE                                   0x1
4184:          #define _SSP2STAT_S2_LENGTH                                 0x1
4185:          #define _SSP2STAT_S2_MASK                                   0x8
4186:          #define _SSP2STAT_SMP2_POSN                                 0x7
4187:          #define _SSP2STAT_SMP2_POSITION                             0x7
4188:          #define _SSP2STAT_SMP2_SIZE                                 0x1
4189:          #define _SSP2STAT_SMP2_LENGTH                               0x1
4190:          #define _SSP2STAT_SMP2_MASK                                 0x80
4191:          #define _SSP2STAT_START2_POSN                               0x3
4192:          #define _SSP2STAT_START2_POSITION                           0x3
4193:          #define _SSP2STAT_START2_SIZE                               0x1
4194:          #define _SSP2STAT_START2_LENGTH                             0x1
4195:          #define _SSP2STAT_START2_MASK                               0x8
4196:          #define _SSP2STAT_STOP2_POSN                                0x4
4197:          #define _SSP2STAT_STOP2_POSITION                            0x4
4198:          #define _SSP2STAT_STOP2_SIZE                                0x1
4199:          #define _SSP2STAT_STOP2_LENGTH                              0x1
4200:          #define _SSP2STAT_STOP2_MASK                                0x10
4201:          #define _SSP2STAT_UA2_POSN                                  0x1
4202:          #define _SSP2STAT_UA2_POSITION                              0x1
4203:          #define _SSP2STAT_UA2_SIZE                                  0x1
4204:          #define _SSP2STAT_UA2_LENGTH                                0x1
4205:          #define _SSP2STAT_UA2_MASK                                  0x2
4206:          #define _SSP2STAT_nA2_POSN                                  0x5
4207:          #define _SSP2STAT_nA2_POSITION                              0x5
4208:          #define _SSP2STAT_nA2_SIZE                                  0x1
4209:          #define _SSP2STAT_nA2_LENGTH                                0x1
4210:          #define _SSP2STAT_nA2_MASK                                  0x20
4211:          #define _SSP2STAT_nADDRESS2_POSN                            0x5
4212:          #define _SSP2STAT_nADDRESS2_POSITION                        0x5
4213:          #define _SSP2STAT_nADDRESS2_SIZE                            0x1
4214:          #define _SSP2STAT_nADDRESS2_LENGTH                          0x1
4215:          #define _SSP2STAT_nADDRESS2_MASK                            0x20
4216:          #define _SSP2STAT_nW2_POSN                                  0x2
4217:          #define _SSP2STAT_nW2_POSITION                              0x2
4218:          #define _SSP2STAT_nW2_SIZE                                  0x1
4219:          #define _SSP2STAT_nW2_LENGTH                                0x1
4220:          #define _SSP2STAT_nW2_MASK                                  0x4
4221:          #define _SSP2STAT_nWRITE2_POSN                              0x2
4222:          #define _SSP2STAT_nWRITE2_POSITION                          0x2
4223:          #define _SSP2STAT_nWRITE2_SIZE                              0x1
4224:          #define _SSP2STAT_nWRITE2_LENGTH                            0x1
4225:          #define _SSP2STAT_nWRITE2_MASK                              0x4
4226:          
4227:          // Register: SSP2ADD
4228:          extern volatile unsigned char           SSP2ADD             @ 0xF6E;
4229:          #ifndef _LIB_BUILD
4230:          asm("SSP2ADD equ 0F6Eh");
4231:          #endif
4232:          // bitfield definitions
4233:          typedef union {
4234:              struct {
4235:                  unsigned SSPADD                 :8;
4236:              };
4237:              struct {
4238:                  unsigned MSK02                  :1;
4239:              };
4240:              struct {
4241:                  unsigned                        :1;
4242:                  unsigned MSK12                  :1;
4243:              };
4244:              struct {
4245:                  unsigned                        :2;
4246:                  unsigned MSK22                  :1;
4247:              };
4248:              struct {
4249:                  unsigned                        :3;
4250:                  unsigned MSK32                  :1;
4251:              };
4252:              struct {
4253:                  unsigned                        :4;
4254:                  unsigned MSK42                  :1;
4255:              };
4256:              struct {
4257:                  unsigned                        :5;
4258:                  unsigned MSK52                  :1;
4259:              };
4260:              struct {
4261:                  unsigned                        :6;
4262:                  unsigned MSK62                  :1;
4263:              };
4264:              struct {
4265:                  unsigned                        :7;
4266:                  unsigned MSK72                  :1;
4267:              };
4268:          } SSP2ADDbits_t;
4269:          extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF6E;
4270:          // bitfield macros
4271:          #define _SSP2ADD_SSPADD_POSN                                0x0
4272:          #define _SSP2ADD_SSPADD_POSITION                            0x0
4273:          #define _SSP2ADD_SSPADD_SIZE                                0x8
4274:          #define _SSP2ADD_SSPADD_LENGTH                              0x8
4275:          #define _SSP2ADD_SSPADD_MASK                                0xFF
4276:          #define _SSP2ADD_MSK02_POSN                                 0x0
4277:          #define _SSP2ADD_MSK02_POSITION                             0x0
4278:          #define _SSP2ADD_MSK02_SIZE                                 0x1
4279:          #define _SSP2ADD_MSK02_LENGTH                               0x1
4280:          #define _SSP2ADD_MSK02_MASK                                 0x1
4281:          #define _SSP2ADD_MSK12_POSN                                 0x1
4282:          #define _SSP2ADD_MSK12_POSITION                             0x1
4283:          #define _SSP2ADD_MSK12_SIZE                                 0x1
4284:          #define _SSP2ADD_MSK12_LENGTH                               0x1
4285:          #define _SSP2ADD_MSK12_MASK                                 0x2
4286:          #define _SSP2ADD_MSK22_POSN                                 0x2
4287:          #define _SSP2ADD_MSK22_POSITION                             0x2
4288:          #define _SSP2ADD_MSK22_SIZE                                 0x1
4289:          #define _SSP2ADD_MSK22_LENGTH                               0x1
4290:          #define _SSP2ADD_MSK22_MASK                                 0x4
4291:          #define _SSP2ADD_MSK32_POSN                                 0x3
4292:          #define _SSP2ADD_MSK32_POSITION                             0x3
4293:          #define _SSP2ADD_MSK32_SIZE                                 0x1
4294:          #define _SSP2ADD_MSK32_LENGTH                               0x1
4295:          #define _SSP2ADD_MSK32_MASK                                 0x8
4296:          #define _SSP2ADD_MSK42_POSN                                 0x4
4297:          #define _SSP2ADD_MSK42_POSITION                             0x4
4298:          #define _SSP2ADD_MSK42_SIZE                                 0x1
4299:          #define _SSP2ADD_MSK42_LENGTH                               0x1
4300:          #define _SSP2ADD_MSK42_MASK                                 0x10
4301:          #define _SSP2ADD_MSK52_POSN                                 0x5
4302:          #define _SSP2ADD_MSK52_POSITION                             0x5
4303:          #define _SSP2ADD_MSK52_SIZE                                 0x1
4304:          #define _SSP2ADD_MSK52_LENGTH                               0x1
4305:          #define _SSP2ADD_MSK52_MASK                                 0x20
4306:          #define _SSP2ADD_MSK62_POSN                                 0x6
4307:          #define _SSP2ADD_MSK62_POSITION                             0x6
4308:          #define _SSP2ADD_MSK62_SIZE                                 0x1
4309:          #define _SSP2ADD_MSK62_LENGTH                               0x1
4310:          #define _SSP2ADD_MSK62_MASK                                 0x40
4311:          #define _SSP2ADD_MSK72_POSN                                 0x7
4312:          #define _SSP2ADD_MSK72_POSITION                             0x7
4313:          #define _SSP2ADD_MSK72_SIZE                                 0x1
4314:          #define _SSP2ADD_MSK72_LENGTH                               0x1
4315:          #define _SSP2ADD_MSK72_MASK                                 0x80
4316:          
4317:          // Register: SSP2BUF
4318:          extern volatile unsigned char           SSP2BUF             @ 0xF6F;
4319:          #ifndef _LIB_BUILD
4320:          asm("SSP2BUF equ 0F6Fh");
4321:          #endif
4322:          // bitfield definitions
4323:          typedef union {
4324:              struct {
4325:                  unsigned SSPBUF                 :8;
4326:              };
4327:          } SSP2BUFbits_t;
4328:          extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF6F;
4329:          // bitfield macros
4330:          #define _SSP2BUF_SSPBUF_POSN                                0x0
4331:          #define _SSP2BUF_SSPBUF_POSITION                            0x0
4332:          #define _SSP2BUF_SSPBUF_SIZE                                0x8
4333:          #define _SSP2BUF_SSPBUF_LENGTH                              0x8
4334:          #define _SSP2BUF_SSPBUF_MASK                                0xFF
4335:          
4336:          // Register: BAUDCON2
4337:          extern volatile unsigned char           BAUDCON2            @ 0xF70;
4338:          #ifndef _LIB_BUILD
4339:          asm("BAUDCON2 equ 0F70h");
4340:          #endif
4341:          // aliases
4342:          extern volatile unsigned char           BAUD2CON            @ 0xF70;
4343:          #ifndef _LIB_BUILD
4344:          asm("BAUD2CON equ 0F70h");
4345:          #endif
4346:          // bitfield definitions
4347:          typedef union {
4348:              struct {
4349:                  unsigned ABDEN                  :1;
4350:                  unsigned WUE                    :1;
4351:                  unsigned                        :1;
4352:                  unsigned BRG16                  :1;
4353:                  unsigned CKTXP                  :1;
4354:                  unsigned DTRXP                  :1;
4355:                  unsigned RCIDL                  :1;
4356:                  unsigned ABDOVF                 :1;
4357:              };
4358:              struct {
4359:                  unsigned                        :4;
4360:                  unsigned SCKP                   :1;
4361:              };
4362:              struct {
4363:                  unsigned ABDEN2                 :1;
4364:              };
4365:              struct {
4366:                  unsigned                        :7;
4367:                  unsigned ABDOVF2                :1;
4368:              };
4369:              struct {
4370:                  unsigned                        :3;
4371:                  unsigned BRG162                 :1;
4372:              };
4373:              struct {
4374:                  unsigned                        :5;
4375:                  unsigned DTRXP2                 :1;
4376:              };
4377:              struct {
4378:                  unsigned                        :6;
4379:                  unsigned RCIDL2                 :1;
4380:              };
4381:              struct {
4382:                  unsigned                        :6;
4383:                  unsigned RCMT2                  :1;
4384:              };
4385:              struct {
4386:                  unsigned                        :5;
4387:                  unsigned RXDTP2                 :1;
4388:              };
4389:              struct {
4390:                  unsigned                        :4;
4391:                  unsigned SCKP2                  :1;
4392:              };
4393:              struct {
4394:                  unsigned                        :4;
4395:                  unsigned TXCKP2                 :1;
4396:              };
4397:              struct {
4398:                  unsigned                        :1;
4399:                  unsigned WUE2                   :1;
4400:              };
4401:          } BAUDCON2bits_t;
4402:          extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF70;
4403:          // bitfield macros
4404:          #define _BAUDCON2_ABDEN_POSN                                0x0
4405:          #define _BAUDCON2_ABDEN_POSITION                            0x0
4406:          #define _BAUDCON2_ABDEN_SIZE                                0x1
4407:          #define _BAUDCON2_ABDEN_LENGTH                              0x1
4408:          #define _BAUDCON2_ABDEN_MASK                                0x1
4409:          #define _BAUDCON2_WUE_POSN                                  0x1
4410:          #define _BAUDCON2_WUE_POSITION                              0x1
4411:          #define _BAUDCON2_WUE_SIZE                                  0x1
4412:          #define _BAUDCON2_WUE_LENGTH                                0x1
4413:          #define _BAUDCON2_WUE_MASK                                  0x2
4414:          #define _BAUDCON2_BRG16_POSN                                0x3
4415:          #define _BAUDCON2_BRG16_POSITION                            0x3
4416:          #define _BAUDCON2_BRG16_SIZE                                0x1
4417:          #define _BAUDCON2_BRG16_LENGTH                              0x1
4418:          #define _BAUDCON2_BRG16_MASK                                0x8
4419:          #define _BAUDCON2_CKTXP_POSN                                0x4
4420:          #define _BAUDCON2_CKTXP_POSITION                            0x4
4421:          #define _BAUDCON2_CKTXP_SIZE                                0x1
4422:          #define _BAUDCON2_CKTXP_LENGTH                              0x1
4423:          #define _BAUDCON2_CKTXP_MASK                                0x10
4424:          #define _BAUDCON2_DTRXP_POSN                                0x5
4425:          #define _BAUDCON2_DTRXP_POSITION                            0x5
4426:          #define _BAUDCON2_DTRXP_SIZE                                0x1
4427:          #define _BAUDCON2_DTRXP_LENGTH                              0x1
4428:          #define _BAUDCON2_DTRXP_MASK                                0x20
4429:          #define _BAUDCON2_RCIDL_POSN                                0x6
4430:          #define _BAUDCON2_RCIDL_POSITION                            0x6
4431:          #define _BAUDCON2_RCIDL_SIZE                                0x1
4432:          #define _BAUDCON2_RCIDL_LENGTH                              0x1
4433:          #define _BAUDCON2_RCIDL_MASK                                0x40
4434:          #define _BAUDCON2_ABDOVF_POSN                               0x7
4435:          #define _BAUDCON2_ABDOVF_POSITION                           0x7
4436:          #define _BAUDCON2_ABDOVF_SIZE                               0x1
4437:          #define _BAUDCON2_ABDOVF_LENGTH                             0x1
4438:          #define _BAUDCON2_ABDOVF_MASK                               0x80
4439:          #define _BAUDCON2_SCKP_POSN                                 0x4
4440:          #define _BAUDCON2_SCKP_POSITION                             0x4
4441:          #define _BAUDCON2_SCKP_SIZE                                 0x1
4442:          #define _BAUDCON2_SCKP_LENGTH                               0x1
4443:          #define _BAUDCON2_SCKP_MASK                                 0x10
4444:          #define _BAUDCON2_ABDEN2_POSN                               0x0
4445:          #define _BAUDCON2_ABDEN2_POSITION                           0x0
4446:          #define _BAUDCON2_ABDEN2_SIZE                               0x1
4447:          #define _BAUDCON2_ABDEN2_LENGTH                             0x1
4448:          #define _BAUDCON2_ABDEN2_MASK                               0x1
4449:          #define _BAUDCON2_ABDOVF2_POSN                              0x7
4450:          #define _BAUDCON2_ABDOVF2_POSITION                          0x7
4451:          #define _BAUDCON2_ABDOVF2_SIZE                              0x1
4452:          #define _BAUDCON2_ABDOVF2_LENGTH                            0x1
4453:          #define _BAUDCON2_ABDOVF2_MASK                              0x80
4454:          #define _BAUDCON2_BRG162_POSN                               0x3
4455:          #define _BAUDCON2_BRG162_POSITION                           0x3
4456:          #define _BAUDCON2_BRG162_SIZE                               0x1
4457:          #define _BAUDCON2_BRG162_LENGTH                             0x1
4458:          #define _BAUDCON2_BRG162_MASK                               0x8
4459:          #define _BAUDCON2_DTRXP2_POSN                               0x5
4460:          #define _BAUDCON2_DTRXP2_POSITION                           0x5
4461:          #define _BAUDCON2_DTRXP2_SIZE                               0x1
4462:          #define _BAUDCON2_DTRXP2_LENGTH                             0x1
4463:          #define _BAUDCON2_DTRXP2_MASK                               0x20
4464:          #define _BAUDCON2_RCIDL2_POSN                               0x6
4465:          #define _BAUDCON2_RCIDL2_POSITION                           0x6
4466:          #define _BAUDCON2_RCIDL2_SIZE                               0x1
4467:          #define _BAUDCON2_RCIDL2_LENGTH                             0x1
4468:          #define _BAUDCON2_RCIDL2_MASK                               0x40
4469:          #define _BAUDCON2_RCMT2_POSN                                0x6
4470:          #define _BAUDCON2_RCMT2_POSITION                            0x6
4471:          #define _BAUDCON2_RCMT2_SIZE                                0x1
4472:          #define _BAUDCON2_RCMT2_LENGTH                              0x1
4473:          #define _BAUDCON2_RCMT2_MASK                                0x40
4474:          #define _BAUDCON2_RXDTP2_POSN                               0x5
4475:          #define _BAUDCON2_RXDTP2_POSITION                           0x5
4476:          #define _BAUDCON2_RXDTP2_SIZE                               0x1
4477:          #define _BAUDCON2_RXDTP2_LENGTH                             0x1
4478:          #define _BAUDCON2_RXDTP2_MASK                               0x20
4479:          #define _BAUDCON2_SCKP2_POSN                                0x4
4480:          #define _BAUDCON2_SCKP2_POSITION                            0x4
4481:          #define _BAUDCON2_SCKP2_SIZE                                0x1
4482:          #define _BAUDCON2_SCKP2_LENGTH                              0x1
4483:          #define _BAUDCON2_SCKP2_MASK                                0x10
4484:          #define _BAUDCON2_TXCKP2_POSN                               0x4
4485:          #define _BAUDCON2_TXCKP2_POSITION                           0x4
4486:          #define _BAUDCON2_TXCKP2_SIZE                               0x1
4487:          #define _BAUDCON2_TXCKP2_LENGTH                             0x1
4488:          #define _BAUDCON2_TXCKP2_MASK                               0x10
4489:          #define _BAUDCON2_WUE2_POSN                                 0x1
4490:          #define _BAUDCON2_WUE2_POSITION                             0x1
4491:          #define _BAUDCON2_WUE2_SIZE                                 0x1
4492:          #define _BAUDCON2_WUE2_LENGTH                               0x1
4493:          #define _BAUDCON2_WUE2_MASK                                 0x2
4494:          // alias bitfield definitions
4495:          typedef union {
4496:              struct {
4497:                  unsigned ABDEN                  :1;
4498:                  unsigned WUE                    :1;
4499:                  unsigned                        :1;
4500:                  unsigned BRG16                  :1;
4501:                  unsigned CKTXP                  :1;
4502:                  unsigned DTRXP                  :1;
4503:                  unsigned RCIDL                  :1;
4504:                  unsigned ABDOVF                 :1;
4505:              };
4506:              struct {
4507:                  unsigned                        :4;
4508:                  unsigned SCKP                   :1;
4509:              };
4510:              struct {
4511:                  unsigned ABDEN2                 :1;
4512:              };
4513:              struct {
4514:                  unsigned                        :7;
4515:                  unsigned ABDOVF2                :1;
4516:              };
4517:              struct {
4518:                  unsigned                        :3;
4519:                  unsigned BRG162                 :1;
4520:              };
4521:              struct {
4522:                  unsigned                        :5;
4523:                  unsigned DTRXP2                 :1;
4524:              };
4525:              struct {
4526:                  unsigned                        :6;
4527:                  unsigned RCIDL2                 :1;
4528:              };
4529:              struct {
4530:                  unsigned                        :6;
4531:                  unsigned RCMT2                  :1;
4532:              };
4533:              struct {
4534:                  unsigned                        :5;
4535:                  unsigned RXDTP2                 :1;
4536:              };
4537:              struct {
4538:                  unsigned                        :4;
4539:                  unsigned SCKP2                  :1;
4540:              };
4541:              struct {
4542:                  unsigned                        :4;
4543:                  unsigned TXCKP2                 :1;
4544:              };
4545:              struct {
4546:                  unsigned                        :1;
4547:                  unsigned WUE2                   :1;
4548:              };
4549:          } BAUD2CONbits_t;
4550:          extern volatile BAUD2CONbits_t BAUD2CONbits @ 0xF70;
4551:          // bitfield macros
4552:          #define _BAUD2CON_ABDEN_POSN                                0x0
4553:          #define _BAUD2CON_ABDEN_POSITION                            0x0
4554:          #define _BAUD2CON_ABDEN_SIZE                                0x1
4555:          #define _BAUD2CON_ABDEN_LENGTH                              0x1
4556:          #define _BAUD2CON_ABDEN_MASK                                0x1
4557:          #define _BAUD2CON_WUE_POSN                                  0x1
4558:          #define _BAUD2CON_WUE_POSITION                              0x1
4559:          #define _BAUD2CON_WUE_SIZE                                  0x1
4560:          #define _BAUD2CON_WUE_LENGTH                                0x1
4561:          #define _BAUD2CON_WUE_MASK                                  0x2
4562:          #define _BAUD2CON_BRG16_POSN                                0x3
4563:          #define _BAUD2CON_BRG16_POSITION                            0x3
4564:          #define _BAUD2CON_BRG16_SIZE                                0x1
4565:          #define _BAUD2CON_BRG16_LENGTH                              0x1
4566:          #define _BAUD2CON_BRG16_MASK                                0x8
4567:          #define _BAUD2CON_CKTXP_POSN                                0x4
4568:          #define _BAUD2CON_CKTXP_POSITION                            0x4
4569:          #define _BAUD2CON_CKTXP_SIZE                                0x1
4570:          #define _BAUD2CON_CKTXP_LENGTH                              0x1
4571:          #define _BAUD2CON_CKTXP_MASK                                0x10
4572:          #define _BAUD2CON_DTRXP_POSN                                0x5
4573:          #define _BAUD2CON_DTRXP_POSITION                            0x5
4574:          #define _BAUD2CON_DTRXP_SIZE                                0x1
4575:          #define _BAUD2CON_DTRXP_LENGTH                              0x1
4576:          #define _BAUD2CON_DTRXP_MASK                                0x20
4577:          #define _BAUD2CON_RCIDL_POSN                                0x6
4578:          #define _BAUD2CON_RCIDL_POSITION                            0x6
4579:          #define _BAUD2CON_RCIDL_SIZE                                0x1
4580:          #define _BAUD2CON_RCIDL_LENGTH                              0x1
4581:          #define _BAUD2CON_RCIDL_MASK                                0x40
4582:          #define _BAUD2CON_ABDOVF_POSN                               0x7
4583:          #define _BAUD2CON_ABDOVF_POSITION                           0x7
4584:          #define _BAUD2CON_ABDOVF_SIZE                               0x1
4585:          #define _BAUD2CON_ABDOVF_LENGTH                             0x1
4586:          #define _BAUD2CON_ABDOVF_MASK                               0x80
4587:          #define _BAUD2CON_SCKP_POSN                                 0x4
4588:          #define _BAUD2CON_SCKP_POSITION                             0x4
4589:          #define _BAUD2CON_SCKP_SIZE                                 0x1
4590:          #define _BAUD2CON_SCKP_LENGTH                               0x1
4591:          #define _BAUD2CON_SCKP_MASK                                 0x10
4592:          #define _BAUD2CON_ABDEN2_POSN                               0x0
4593:          #define _BAUD2CON_ABDEN2_POSITION                           0x0
4594:          #define _BAUD2CON_ABDEN2_SIZE                               0x1
4595:          #define _BAUD2CON_ABDEN2_LENGTH                             0x1
4596:          #define _BAUD2CON_ABDEN2_MASK                               0x1
4597:          #define _BAUD2CON_ABDOVF2_POSN                              0x7
4598:          #define _BAUD2CON_ABDOVF2_POSITION                          0x7
4599:          #define _BAUD2CON_ABDOVF2_SIZE                              0x1
4600:          #define _BAUD2CON_ABDOVF2_LENGTH                            0x1
4601:          #define _BAUD2CON_ABDOVF2_MASK                              0x80
4602:          #define _BAUD2CON_BRG162_POSN                               0x3
4603:          #define _BAUD2CON_BRG162_POSITION                           0x3
4604:          #define _BAUD2CON_BRG162_SIZE                               0x1
4605:          #define _BAUD2CON_BRG162_LENGTH                             0x1
4606:          #define _BAUD2CON_BRG162_MASK                               0x8
4607:          #define _BAUD2CON_DTRXP2_POSN                               0x5
4608:          #define _BAUD2CON_DTRXP2_POSITION                           0x5
4609:          #define _BAUD2CON_DTRXP2_SIZE                               0x1
4610:          #define _BAUD2CON_DTRXP2_LENGTH                             0x1
4611:          #define _BAUD2CON_DTRXP2_MASK                               0x20
4612:          #define _BAUD2CON_RCIDL2_POSN                               0x6
4613:          #define _BAUD2CON_RCIDL2_POSITION                           0x6
4614:          #define _BAUD2CON_RCIDL2_SIZE                               0x1
4615:          #define _BAUD2CON_RCIDL2_LENGTH                             0x1
4616:          #define _BAUD2CON_RCIDL2_MASK                               0x40
4617:          #define _BAUD2CON_RCMT2_POSN                                0x6
4618:          #define _BAUD2CON_RCMT2_POSITION                            0x6
4619:          #define _BAUD2CON_RCMT2_SIZE                                0x1
4620:          #define _BAUD2CON_RCMT2_LENGTH                              0x1
4621:          #define _BAUD2CON_RCMT2_MASK                                0x40
4622:          #define _BAUD2CON_RXDTP2_POSN                               0x5
4623:          #define _BAUD2CON_RXDTP2_POSITION                           0x5
4624:          #define _BAUD2CON_RXDTP2_SIZE                               0x1
4625:          #define _BAUD2CON_RXDTP2_LENGTH                             0x1
4626:          #define _BAUD2CON_RXDTP2_MASK                               0x20
4627:          #define _BAUD2CON_SCKP2_POSN                                0x4
4628:          #define _BAUD2CON_SCKP2_POSITION                            0x4
4629:          #define _BAUD2CON_SCKP2_SIZE                                0x1
4630:          #define _BAUD2CON_SCKP2_LENGTH                              0x1
4631:          #define _BAUD2CON_SCKP2_MASK                                0x10
4632:          #define _BAUD2CON_TXCKP2_POSN                               0x4
4633:          #define _BAUD2CON_TXCKP2_POSITION                           0x4
4634:          #define _BAUD2CON_TXCKP2_SIZE                               0x1
4635:          #define _BAUD2CON_TXCKP2_LENGTH                             0x1
4636:          #define _BAUD2CON_TXCKP2_MASK                               0x10
4637:          #define _BAUD2CON_WUE2_POSN                                 0x1
4638:          #define _BAUD2CON_WUE2_POSITION                             0x1
4639:          #define _BAUD2CON_WUE2_SIZE                                 0x1
4640:          #define _BAUD2CON_WUE2_LENGTH                               0x1
4641:          #define _BAUD2CON_WUE2_MASK                                 0x2
4642:          
4643:          // Register: RCSTA2
4644:          extern volatile unsigned char           RCSTA2              @ 0xF71;
4645:          #ifndef _LIB_BUILD
4646:          asm("RCSTA2 equ 0F71h");
4647:          #endif
4648:          // aliases
4649:          extern volatile unsigned char           RC2STA              @ 0xF71;
4650:          #ifndef _LIB_BUILD
4651:          asm("RC2STA equ 0F71h");
4652:          #endif
4653:          // bitfield definitions
4654:          typedef union {
4655:              struct {
4656:                  unsigned RX9D                   :1;
4657:                  unsigned OERR                   :1;
4658:                  unsigned FERR                   :1;
4659:                  unsigned ADDEN                  :1;
4660:                  unsigned CREN                   :1;
4661:                  unsigned SREN                   :1;
4662:                  unsigned RX9                    :1;
4663:                  unsigned SPEN                   :1;
4664:              };
4665:              struct {
4666:                  unsigned                        :3;
4667:                  unsigned ADEN                   :1;
4668:              };
4669:              struct {
4670:                  unsigned RX9D2                  :1;
4671:                  unsigned OERR2                  :1;
4672:                  unsigned FERR2                  :1;
4673:                  unsigned ADDEN2                 :1;
4674:                  unsigned CREN2                  :1;
4675:                  unsigned SREN2                  :1;
4676:                  unsigned RX92                   :1;
4677:                  unsigned SPEN2                  :1;
4678:              };
4679:              struct {
4680:                  unsigned                        :6;
4681:                  unsigned RC8_92                 :1;
4682:              };
4683:              struct {
4684:                  unsigned                        :6;
4685:                  unsigned RC92                   :1;
4686:              };
4687:              struct {
4688:                  unsigned RCD82                  :1;
4689:              };
4690:          } RCSTA2bits_t;
4691:          extern volatile RCSTA2bits_t RCSTA2bits @ 0xF71;
4692:          // bitfield macros
4693:          #define _RCSTA2_RX9D_POSN                                   0x0
4694:          #define _RCSTA2_RX9D_POSITION                               0x0
4695:          #define _RCSTA2_RX9D_SIZE                                   0x1
4696:          #define _RCSTA2_RX9D_LENGTH                                 0x1
4697:          #define _RCSTA2_RX9D_MASK                                   0x1
4698:          #define _RCSTA2_OERR_POSN                                   0x1
4699:          #define _RCSTA2_OERR_POSITION                               0x1
4700:          #define _RCSTA2_OERR_SIZE                                   0x1
4701:          #define _RCSTA2_OERR_LENGTH                                 0x1
4702:          #define _RCSTA2_OERR_MASK                                   0x2
4703:          #define _RCSTA2_FERR_POSN                                   0x2
4704:          #define _RCSTA2_FERR_POSITION                               0x2
4705:          #define _RCSTA2_FERR_SIZE                                   0x1
4706:          #define _RCSTA2_FERR_LENGTH                                 0x1
4707:          #define _RCSTA2_FERR_MASK                                   0x4
4708:          #define _RCSTA2_ADDEN_POSN                                  0x3
4709:          #define _RCSTA2_ADDEN_POSITION                              0x3
4710:          #define _RCSTA2_ADDEN_SIZE                                  0x1
4711:          #define _RCSTA2_ADDEN_LENGTH                                0x1
4712:          #define _RCSTA2_ADDEN_MASK                                  0x8
4713:          #define _RCSTA2_CREN_POSN                                   0x4
4714:          #define _RCSTA2_CREN_POSITION                               0x4
4715:          #define _RCSTA2_CREN_SIZE                                   0x1
4716:          #define _RCSTA2_CREN_LENGTH                                 0x1
4717:          #define _RCSTA2_CREN_MASK                                   0x10
4718:          #define _RCSTA2_SREN_POSN                                   0x5
4719:          #define _RCSTA2_SREN_POSITION                               0x5
4720:          #define _RCSTA2_SREN_SIZE                                   0x1
4721:          #define _RCSTA2_SREN_LENGTH                                 0x1
4722:          #define _RCSTA2_SREN_MASK                                   0x20
4723:          #define _RCSTA2_RX9_POSN                                    0x6
4724:          #define _RCSTA2_RX9_POSITION                                0x6
4725:          #define _RCSTA2_RX9_SIZE                                    0x1
4726:          #define _RCSTA2_RX9_LENGTH                                  0x1
4727:          #define _RCSTA2_RX9_MASK                                    0x40
4728:          #define _RCSTA2_SPEN_POSN                                   0x7
4729:          #define _RCSTA2_SPEN_POSITION                               0x7
4730:          #define _RCSTA2_SPEN_SIZE                                   0x1
4731:          #define _RCSTA2_SPEN_LENGTH                                 0x1
4732:          #define _RCSTA2_SPEN_MASK                                   0x80
4733:          #define _RCSTA2_ADEN_POSN                                   0x3
4734:          #define _RCSTA2_ADEN_POSITION                               0x3
4735:          #define _RCSTA2_ADEN_SIZE                                   0x1
4736:          #define _RCSTA2_ADEN_LENGTH                                 0x1
4737:          #define _RCSTA2_ADEN_MASK                                   0x8
4738:          #define _RCSTA2_RX9D2_POSN                                  0x0
4739:          #define _RCSTA2_RX9D2_POSITION                              0x0
4740:          #define _RCSTA2_RX9D2_SIZE                                  0x1
4741:          #define _RCSTA2_RX9D2_LENGTH                                0x1
4742:          #define _RCSTA2_RX9D2_MASK                                  0x1
4743:          #define _RCSTA2_OERR2_POSN                                  0x1
4744:          #define _RCSTA2_OERR2_POSITION                              0x1
4745:          #define _RCSTA2_OERR2_SIZE                                  0x1
4746:          #define _RCSTA2_OERR2_LENGTH                                0x1
4747:          #define _RCSTA2_OERR2_MASK                                  0x2
4748:          #define _RCSTA2_FERR2_POSN                                  0x2
4749:          #define _RCSTA2_FERR2_POSITION                              0x2
4750:          #define _RCSTA2_FERR2_SIZE                                  0x1
4751:          #define _RCSTA2_FERR2_LENGTH                                0x1
4752:          #define _RCSTA2_FERR2_MASK                                  0x4
4753:          #define _RCSTA2_ADDEN2_POSN                                 0x3
4754:          #define _RCSTA2_ADDEN2_POSITION                             0x3
4755:          #define _RCSTA2_ADDEN2_SIZE                                 0x1
4756:          #define _RCSTA2_ADDEN2_LENGTH                               0x1
4757:          #define _RCSTA2_ADDEN2_MASK                                 0x8
4758:          #define _RCSTA2_CREN2_POSN                                  0x4
4759:          #define _RCSTA2_CREN2_POSITION                              0x4
4760:          #define _RCSTA2_CREN2_SIZE                                  0x1
4761:          #define _RCSTA2_CREN2_LENGTH                                0x1
4762:          #define _RCSTA2_CREN2_MASK                                  0x10
4763:          #define _RCSTA2_SREN2_POSN                                  0x5
4764:          #define _RCSTA2_SREN2_POSITION                              0x5
4765:          #define _RCSTA2_SREN2_SIZE                                  0x1
4766:          #define _RCSTA2_SREN2_LENGTH                                0x1
4767:          #define _RCSTA2_SREN2_MASK                                  0x20
4768:          #define _RCSTA2_RX92_POSN                                   0x6
4769:          #define _RCSTA2_RX92_POSITION                               0x6
4770:          #define _RCSTA2_RX92_SIZE                                   0x1
4771:          #define _RCSTA2_RX92_LENGTH                                 0x1
4772:          #define _RCSTA2_RX92_MASK                                   0x40
4773:          #define _RCSTA2_SPEN2_POSN                                  0x7
4774:          #define _RCSTA2_SPEN2_POSITION                              0x7
4775:          #define _RCSTA2_SPEN2_SIZE                                  0x1
4776:          #define _RCSTA2_SPEN2_LENGTH                                0x1
4777:          #define _RCSTA2_SPEN2_MASK                                  0x80
4778:          #define _RCSTA2_RC8_92_POSN                                 0x6
4779:          #define _RCSTA2_RC8_92_POSITION                             0x6
4780:          #define _RCSTA2_RC8_92_SIZE                                 0x1
4781:          #define _RCSTA2_RC8_92_LENGTH                               0x1
4782:          #define _RCSTA2_RC8_92_MASK                                 0x40
4783:          #define _RCSTA2_RC92_POSN                                   0x6
4784:          #define _RCSTA2_RC92_POSITION                               0x6
4785:          #define _RCSTA2_RC92_SIZE                                   0x1
4786:          #define _RCSTA2_RC92_LENGTH                                 0x1
4787:          #define _RCSTA2_RC92_MASK                                   0x40
4788:          #define _RCSTA2_RCD82_POSN                                  0x0
4789:          #define _RCSTA2_RCD82_POSITION                              0x0
4790:          #define _RCSTA2_RCD82_SIZE                                  0x1
4791:          #define _RCSTA2_RCD82_LENGTH                                0x1
4792:          #define _RCSTA2_RCD82_MASK                                  0x1
4793:          // alias bitfield definitions
4794:          typedef union {
4795:              struct {
4796:                  unsigned RX9D                   :1;
4797:                  unsigned OERR                   :1;
4798:                  unsigned FERR                   :1;
4799:                  unsigned ADDEN                  :1;
4800:                  unsigned CREN                   :1;
4801:                  unsigned SREN                   :1;
4802:                  unsigned RX9                    :1;
4803:                  unsigned SPEN                   :1;
4804:              };
4805:              struct {
4806:                  unsigned                        :3;
4807:                  unsigned ADEN                   :1;
4808:              };
4809:              struct {
4810:                  unsigned RX9D2                  :1;
4811:                  unsigned OERR2                  :1;
4812:                  unsigned FERR2                  :1;
4813:                  unsigned ADDEN2                 :1;
4814:                  unsigned CREN2                  :1;
4815:                  unsigned SREN2                  :1;
4816:                  unsigned RX92                   :1;
4817:                  unsigned SPEN2                  :1;
4818:              };
4819:              struct {
4820:                  unsigned                        :6;
4821:                  unsigned RC8_92                 :1;
4822:              };
4823:              struct {
4824:                  unsigned                        :6;
4825:                  unsigned RC92                   :1;
4826:              };
4827:              struct {
4828:                  unsigned RCD82                  :1;
4829:              };
4830:          } RC2STAbits_t;
4831:          extern volatile RC2STAbits_t RC2STAbits @ 0xF71;
4832:          // bitfield macros
4833:          #define _RC2STA_RX9D_POSN                                   0x0
4834:          #define _RC2STA_RX9D_POSITION                               0x0
4835:          #define _RC2STA_RX9D_SIZE                                   0x1
4836:          #define _RC2STA_RX9D_LENGTH                                 0x1
4837:          #define _RC2STA_RX9D_MASK                                   0x1
4838:          #define _RC2STA_OERR_POSN                                   0x1
4839:          #define _RC2STA_OERR_POSITION                               0x1
4840:          #define _RC2STA_OERR_SIZE                                   0x1
4841:          #define _RC2STA_OERR_LENGTH                                 0x1
4842:          #define _RC2STA_OERR_MASK                                   0x2
4843:          #define _RC2STA_FERR_POSN                                   0x2
4844:          #define _RC2STA_FERR_POSITION                               0x2
4845:          #define _RC2STA_FERR_SIZE                                   0x1
4846:          #define _RC2STA_FERR_LENGTH                                 0x1
4847:          #define _RC2STA_FERR_MASK                                   0x4
4848:          #define _RC2STA_ADDEN_POSN                                  0x3
4849:          #define _RC2STA_ADDEN_POSITION                              0x3
4850:          #define _RC2STA_ADDEN_SIZE                                  0x1
4851:          #define _RC2STA_ADDEN_LENGTH                                0x1
4852:          #define _RC2STA_ADDEN_MASK                                  0x8
4853:          #define _RC2STA_CREN_POSN                                   0x4
4854:          #define _RC2STA_CREN_POSITION                               0x4
4855:          #define _RC2STA_CREN_SIZE                                   0x1
4856:          #define _RC2STA_CREN_LENGTH                                 0x1
4857:          #define _RC2STA_CREN_MASK                                   0x10
4858:          #define _RC2STA_SREN_POSN                                   0x5
4859:          #define _RC2STA_SREN_POSITION                               0x5
4860:          #define _RC2STA_SREN_SIZE                                   0x1
4861:          #define _RC2STA_SREN_LENGTH                                 0x1
4862:          #define _RC2STA_SREN_MASK                                   0x20
4863:          #define _RC2STA_RX9_POSN                                    0x6
4864:          #define _RC2STA_RX9_POSITION                                0x6
4865:          #define _RC2STA_RX9_SIZE                                    0x1
4866:          #define _RC2STA_RX9_LENGTH                                  0x1
4867:          #define _RC2STA_RX9_MASK                                    0x40
4868:          #define _RC2STA_SPEN_POSN                                   0x7
4869:          #define _RC2STA_SPEN_POSITION                               0x7
4870:          #define _RC2STA_SPEN_SIZE                                   0x1
4871:          #define _RC2STA_SPEN_LENGTH                                 0x1
4872:          #define _RC2STA_SPEN_MASK                                   0x80
4873:          #define _RC2STA_ADEN_POSN                                   0x3
4874:          #define _RC2STA_ADEN_POSITION                               0x3
4875:          #define _RC2STA_ADEN_SIZE                                   0x1
4876:          #define _RC2STA_ADEN_LENGTH                                 0x1
4877:          #define _RC2STA_ADEN_MASK                                   0x8
4878:          #define _RC2STA_RX9D2_POSN                                  0x0
4879:          #define _RC2STA_RX9D2_POSITION                              0x0
4880:          #define _RC2STA_RX9D2_SIZE                                  0x1
4881:          #define _RC2STA_RX9D2_LENGTH                                0x1
4882:          #define _RC2STA_RX9D2_MASK                                  0x1
4883:          #define _RC2STA_OERR2_POSN                                  0x1
4884:          #define _RC2STA_OERR2_POSITION                              0x1
4885:          #define _RC2STA_OERR2_SIZE                                  0x1
4886:          #define _RC2STA_OERR2_LENGTH                                0x1
4887:          #define _RC2STA_OERR2_MASK                                  0x2
4888:          #define _RC2STA_FERR2_POSN                                  0x2
4889:          #define _RC2STA_FERR2_POSITION                              0x2
4890:          #define _RC2STA_FERR2_SIZE                                  0x1
4891:          #define _RC2STA_FERR2_LENGTH                                0x1
4892:          #define _RC2STA_FERR2_MASK                                  0x4
4893:          #define _RC2STA_ADDEN2_POSN                                 0x3
4894:          #define _RC2STA_ADDEN2_POSITION                             0x3
4895:          #define _RC2STA_ADDEN2_SIZE                                 0x1
4896:          #define _RC2STA_ADDEN2_LENGTH                               0x1
4897:          #define _RC2STA_ADDEN2_MASK                                 0x8
4898:          #define _RC2STA_CREN2_POSN                                  0x4
4899:          #define _RC2STA_CREN2_POSITION                              0x4
4900:          #define _RC2STA_CREN2_SIZE                                  0x1
4901:          #define _RC2STA_CREN2_LENGTH                                0x1
4902:          #define _RC2STA_CREN2_MASK                                  0x10
4903:          #define _RC2STA_SREN2_POSN                                  0x5
4904:          #define _RC2STA_SREN2_POSITION                              0x5
4905:          #define _RC2STA_SREN2_SIZE                                  0x1
4906:          #define _RC2STA_SREN2_LENGTH                                0x1
4907:          #define _RC2STA_SREN2_MASK                                  0x20
4908:          #define _RC2STA_RX92_POSN                                   0x6
4909:          #define _RC2STA_RX92_POSITION                               0x6
4910:          #define _RC2STA_RX92_SIZE                                   0x1
4911:          #define _RC2STA_RX92_LENGTH                                 0x1
4912:          #define _RC2STA_RX92_MASK                                   0x40
4913:          #define _RC2STA_SPEN2_POSN                                  0x7
4914:          #define _RC2STA_SPEN2_POSITION                              0x7
4915:          #define _RC2STA_SPEN2_SIZE                                  0x1
4916:          #define _RC2STA_SPEN2_LENGTH                                0x1
4917:          #define _RC2STA_SPEN2_MASK                                  0x80
4918:          #define _RC2STA_RC8_92_POSN                                 0x6
4919:          #define _RC2STA_RC8_92_POSITION                             0x6
4920:          #define _RC2STA_RC8_92_SIZE                                 0x1
4921:          #define _RC2STA_RC8_92_LENGTH                               0x1
4922:          #define _RC2STA_RC8_92_MASK                                 0x40
4923:          #define _RC2STA_RC92_POSN                                   0x6
4924:          #define _RC2STA_RC92_POSITION                               0x6
4925:          #define _RC2STA_RC92_SIZE                                   0x1
4926:          #define _RC2STA_RC92_LENGTH                                 0x1
4927:          #define _RC2STA_RC92_MASK                                   0x40
4928:          #define _RC2STA_RCD82_POSN                                  0x0
4929:          #define _RC2STA_RCD82_POSITION                              0x0
4930:          #define _RC2STA_RCD82_SIZE                                  0x1
4931:          #define _RC2STA_RCD82_LENGTH                                0x1
4932:          #define _RC2STA_RCD82_MASK                                  0x1
4933:          
4934:          // Register: TXSTA2
4935:          extern volatile unsigned char           TXSTA2              @ 0xF72;
4936:          #ifndef _LIB_BUILD
4937:          asm("TXSTA2 equ 0F72h");
4938:          #endif
4939:          // aliases
4940:          extern volatile unsigned char           TX2STA              @ 0xF72;
4941:          #ifndef _LIB_BUILD
4942:          asm("TX2STA equ 0F72h");
4943:          #endif
4944:          // bitfield definitions
4945:          typedef union {
4946:              struct {
4947:                  unsigned TX9D                   :1;
4948:                  unsigned TRMT                   :1;
4949:                  unsigned BRGH                   :1;
4950:                  unsigned SENDB                  :1;
4951:                  unsigned SYNC                   :1;
4952:                  unsigned TXEN                   :1;
4953:                  unsigned TX9                    :1;
4954:                  unsigned CSRC                   :1;
4955:              };
4956:              struct {
4957:                  unsigned TX9D2                  :1;
4958:                  unsigned TRMT2                  :1;
4959:                  unsigned BRGH2                  :1;
4960:                  unsigned SENDB2                 :1;
4961:                  unsigned SYNC2                  :1;
4962:                  unsigned TXEN2                  :1;
4963:                  unsigned TX92                   :1;
4964:                  unsigned CSRC2                  :1;
4965:              };
4966:              struct {
4967:                  unsigned                        :6;
4968:                  unsigned TX8_92                 :1;
4969:              };
4970:              struct {
4971:                  unsigned TXD82                  :1;
4972:              };
4973:          } TXSTA2bits_t;
4974:          extern volatile TXSTA2bits_t TXSTA2bits @ 0xF72;
4975:          // bitfield macros
4976:          #define _TXSTA2_TX9D_POSN                                   0x0
4977:          #define _TXSTA2_TX9D_POSITION                               0x0
4978:          #define _TXSTA2_TX9D_SIZE                                   0x1
4979:          #define _TXSTA2_TX9D_LENGTH                                 0x1
4980:          #define _TXSTA2_TX9D_MASK                                   0x1
4981:          #define _TXSTA2_TRMT_POSN                                   0x1
4982:          #define _TXSTA2_TRMT_POSITION                               0x1
4983:          #define _TXSTA2_TRMT_SIZE                                   0x1
4984:          #define _TXSTA2_TRMT_LENGTH                                 0x1
4985:          #define _TXSTA2_TRMT_MASK                                   0x2
4986:          #define _TXSTA2_BRGH_POSN                                   0x2
4987:          #define _TXSTA2_BRGH_POSITION                               0x2
4988:          #define _TXSTA2_BRGH_SIZE                                   0x1
4989:          #define _TXSTA2_BRGH_LENGTH                                 0x1
4990:          #define _TXSTA2_BRGH_MASK                                   0x4
4991:          #define _TXSTA2_SENDB_POSN                                  0x3
4992:          #define _TXSTA2_SENDB_POSITION                              0x3
4993:          #define _TXSTA2_SENDB_SIZE                                  0x1
4994:          #define _TXSTA2_SENDB_LENGTH                                0x1
4995:          #define _TXSTA2_SENDB_MASK                                  0x8
4996:          #define _TXSTA2_SYNC_POSN                                   0x4
4997:          #define _TXSTA2_SYNC_POSITION                               0x4
4998:          #define _TXSTA2_SYNC_SIZE                                   0x1
4999:          #define _TXSTA2_SYNC_LENGTH                                 0x1
5000:          #define _TXSTA2_SYNC_MASK                                   0x10
5001:          #define _TXSTA2_TXEN_POSN                                   0x5
5002:          #define _TXSTA2_TXEN_POSITION                               0x5
5003:          #define _TXSTA2_TXEN_SIZE                                   0x1
5004:          #define _TXSTA2_TXEN_LENGTH                                 0x1
5005:          #define _TXSTA2_TXEN_MASK                                   0x20
5006:          #define _TXSTA2_TX9_POSN                                    0x6
5007:          #define _TXSTA2_TX9_POSITION                                0x6
5008:          #define _TXSTA2_TX9_SIZE                                    0x1
5009:          #define _TXSTA2_TX9_LENGTH                                  0x1
5010:          #define _TXSTA2_TX9_MASK                                    0x40
5011:          #define _TXSTA2_CSRC_POSN                                   0x7
5012:          #define _TXSTA2_CSRC_POSITION                               0x7
5013:          #define _TXSTA2_CSRC_SIZE                                   0x1
5014:          #define _TXSTA2_CSRC_LENGTH                                 0x1
5015:          #define _TXSTA2_CSRC_MASK                                   0x80
5016:          #define _TXSTA2_TX9D2_POSN                                  0x0
5017:          #define _TXSTA2_TX9D2_POSITION                              0x0
5018:          #define _TXSTA2_TX9D2_SIZE                                  0x1
5019:          #define _TXSTA2_TX9D2_LENGTH                                0x1
5020:          #define _TXSTA2_TX9D2_MASK                                  0x1
5021:          #define _TXSTA2_TRMT2_POSN                                  0x1
5022:          #define _TXSTA2_TRMT2_POSITION                              0x1
5023:          #define _TXSTA2_TRMT2_SIZE                                  0x1
5024:          #define _TXSTA2_TRMT2_LENGTH                                0x1
5025:          #define _TXSTA2_TRMT2_MASK                                  0x2
5026:          #define _TXSTA2_BRGH2_POSN                                  0x2
5027:          #define _TXSTA2_BRGH2_POSITION                              0x2
5028:          #define _TXSTA2_BRGH2_SIZE                                  0x1
5029:          #define _TXSTA2_BRGH2_LENGTH                                0x1
5030:          #define _TXSTA2_BRGH2_MASK                                  0x4
5031:          #define _TXSTA2_SENDB2_POSN                                 0x3
5032:          #define _TXSTA2_SENDB2_POSITION                             0x3
5033:          #define _TXSTA2_SENDB2_SIZE                                 0x1
5034:          #define _TXSTA2_SENDB2_LENGTH                               0x1
5035:          #define _TXSTA2_SENDB2_MASK                                 0x8
5036:          #define _TXSTA2_SYNC2_POSN                                  0x4
5037:          #define _TXSTA2_SYNC2_POSITION                              0x4
5038:          #define _TXSTA2_SYNC2_SIZE                                  0x1
5039:          #define _TXSTA2_SYNC2_LENGTH                                0x1
5040:          #define _TXSTA2_SYNC2_MASK                                  0x10
5041:          #define _TXSTA2_TXEN2_POSN                                  0x5
5042:          #define _TXSTA2_TXEN2_POSITION                              0x5
5043:          #define _TXSTA2_TXEN2_SIZE                                  0x1
5044:          #define _TXSTA2_TXEN2_LENGTH                                0x1
5045:          #define _TXSTA2_TXEN2_MASK                                  0x20
5046:          #define _TXSTA2_TX92_POSN                                   0x6
5047:          #define _TXSTA2_TX92_POSITION                               0x6
5048:          #define _TXSTA2_TX92_SIZE                                   0x1
5049:          #define _TXSTA2_TX92_LENGTH                                 0x1
5050:          #define _TXSTA2_TX92_MASK                                   0x40
5051:          #define _TXSTA2_CSRC2_POSN                                  0x7
5052:          #define _TXSTA2_CSRC2_POSITION                              0x7
5053:          #define _TXSTA2_CSRC2_SIZE                                  0x1
5054:          #define _TXSTA2_CSRC2_LENGTH                                0x1
5055:          #define _TXSTA2_CSRC2_MASK                                  0x80
5056:          #define _TXSTA2_TX8_92_POSN                                 0x6
5057:          #define _TXSTA2_TX8_92_POSITION                             0x6
5058:          #define _TXSTA2_TX8_92_SIZE                                 0x1
5059:          #define _TXSTA2_TX8_92_LENGTH                               0x1
5060:          #define _TXSTA2_TX8_92_MASK                                 0x40
5061:          #define _TXSTA2_TXD82_POSN                                  0x0
5062:          #define _TXSTA2_TXD82_POSITION                              0x0
5063:          #define _TXSTA2_TXD82_SIZE                                  0x1
5064:          #define _TXSTA2_TXD82_LENGTH                                0x1
5065:          #define _TXSTA2_TXD82_MASK                                  0x1
5066:          // alias bitfield definitions
5067:          typedef union {
5068:              struct {
5069:                  unsigned TX9D                   :1;
5070:                  unsigned TRMT                   :1;
5071:                  unsigned BRGH                   :1;
5072:                  unsigned SENDB                  :1;
5073:                  unsigned SYNC                   :1;
5074:                  unsigned TXEN                   :1;
5075:                  unsigned TX9                    :1;
5076:                  unsigned CSRC                   :1;
5077:              };
5078:              struct {
5079:                  unsigned TX9D2                  :1;
5080:                  unsigned TRMT2                  :1;
5081:                  unsigned BRGH2                  :1;
5082:                  unsigned SENDB2                 :1;
5083:                  unsigned SYNC2                  :1;
5084:                  unsigned TXEN2                  :1;
5085:                  unsigned TX92                   :1;
5086:                  unsigned CSRC2                  :1;
5087:              };
5088:              struct {
5089:                  unsigned                        :6;
5090:                  unsigned TX8_92                 :1;
5091:              };
5092:              struct {
5093:                  unsigned TXD82                  :1;
5094:              };
5095:          } TX2STAbits_t;
5096:          extern volatile TX2STAbits_t TX2STAbits @ 0xF72;
5097:          // bitfield macros
5098:          #define _TX2STA_TX9D_POSN                                   0x0
5099:          #define _TX2STA_TX9D_POSITION                               0x0
5100:          #define _TX2STA_TX9D_SIZE                                   0x1
5101:          #define _TX2STA_TX9D_LENGTH                                 0x1
5102:          #define _TX2STA_TX9D_MASK                                   0x1
5103:          #define _TX2STA_TRMT_POSN                                   0x1
5104:          #define _TX2STA_TRMT_POSITION                               0x1
5105:          #define _TX2STA_TRMT_SIZE                                   0x1
5106:          #define _TX2STA_TRMT_LENGTH                                 0x1
5107:          #define _TX2STA_TRMT_MASK                                   0x2
5108:          #define _TX2STA_BRGH_POSN                                   0x2
5109:          #define _TX2STA_BRGH_POSITION                               0x2
5110:          #define _TX2STA_BRGH_SIZE                                   0x1
5111:          #define _TX2STA_BRGH_LENGTH                                 0x1
5112:          #define _TX2STA_BRGH_MASK                                   0x4
5113:          #define _TX2STA_SENDB_POSN                                  0x3
5114:          #define _TX2STA_SENDB_POSITION                              0x3
5115:          #define _TX2STA_SENDB_SIZE                                  0x1
5116:          #define _TX2STA_SENDB_LENGTH                                0x1
5117:          #define _TX2STA_SENDB_MASK                                  0x8
5118:          #define _TX2STA_SYNC_POSN                                   0x4
5119:          #define _TX2STA_SYNC_POSITION                               0x4
5120:          #define _TX2STA_SYNC_SIZE                                   0x1
5121:          #define _TX2STA_SYNC_LENGTH                                 0x1
5122:          #define _TX2STA_SYNC_MASK                                   0x10
5123:          #define _TX2STA_TXEN_POSN                                   0x5
5124:          #define _TX2STA_TXEN_POSITION                               0x5
5125:          #define _TX2STA_TXEN_SIZE                                   0x1
5126:          #define _TX2STA_TXEN_LENGTH                                 0x1
5127:          #define _TX2STA_TXEN_MASK                                   0x20
5128:          #define _TX2STA_TX9_POSN                                    0x6
5129:          #define _TX2STA_TX9_POSITION                                0x6
5130:          #define _TX2STA_TX9_SIZE                                    0x1
5131:          #define _TX2STA_TX9_LENGTH                                  0x1
5132:          #define _TX2STA_TX9_MASK                                    0x40
5133:          #define _TX2STA_CSRC_POSN                                   0x7
5134:          #define _TX2STA_CSRC_POSITION                               0x7
5135:          #define _TX2STA_CSRC_SIZE                                   0x1
5136:          #define _TX2STA_CSRC_LENGTH                                 0x1
5137:          #define _TX2STA_CSRC_MASK                                   0x80
5138:          #define _TX2STA_TX9D2_POSN                                  0x0
5139:          #define _TX2STA_TX9D2_POSITION                              0x0
5140:          #define _TX2STA_TX9D2_SIZE                                  0x1
5141:          #define _TX2STA_TX9D2_LENGTH                                0x1
5142:          #define _TX2STA_TX9D2_MASK                                  0x1
5143:          #define _TX2STA_TRMT2_POSN                                  0x1
5144:          #define _TX2STA_TRMT2_POSITION                              0x1
5145:          #define _TX2STA_TRMT2_SIZE                                  0x1
5146:          #define _TX2STA_TRMT2_LENGTH                                0x1
5147:          #define _TX2STA_TRMT2_MASK                                  0x2
5148:          #define _TX2STA_BRGH2_POSN                                  0x2
5149:          #define _TX2STA_BRGH2_POSITION                              0x2
5150:          #define _TX2STA_BRGH2_SIZE                                  0x1
5151:          #define _TX2STA_BRGH2_LENGTH                                0x1
5152:          #define _TX2STA_BRGH2_MASK                                  0x4
5153:          #define _TX2STA_SENDB2_POSN                                 0x3
5154:          #define _TX2STA_SENDB2_POSITION                             0x3
5155:          #define _TX2STA_SENDB2_SIZE                                 0x1
5156:          #define _TX2STA_SENDB2_LENGTH                               0x1
5157:          #define _TX2STA_SENDB2_MASK                                 0x8
5158:          #define _TX2STA_SYNC2_POSN                                  0x4
5159:          #define _TX2STA_SYNC2_POSITION                              0x4
5160:          #define _TX2STA_SYNC2_SIZE                                  0x1
5161:          #define _TX2STA_SYNC2_LENGTH                                0x1
5162:          #define _TX2STA_SYNC2_MASK                                  0x10
5163:          #define _TX2STA_TXEN2_POSN                                  0x5
5164:          #define _TX2STA_TXEN2_POSITION                              0x5
5165:          #define _TX2STA_TXEN2_SIZE                                  0x1
5166:          #define _TX2STA_TXEN2_LENGTH                                0x1
5167:          #define _TX2STA_TXEN2_MASK                                  0x20
5168:          #define _TX2STA_TX92_POSN                                   0x6
5169:          #define _TX2STA_TX92_POSITION                               0x6
5170:          #define _TX2STA_TX92_SIZE                                   0x1
5171:          #define _TX2STA_TX92_LENGTH                                 0x1
5172:          #define _TX2STA_TX92_MASK                                   0x40
5173:          #define _TX2STA_CSRC2_POSN                                  0x7
5174:          #define _TX2STA_CSRC2_POSITION                              0x7
5175:          #define _TX2STA_CSRC2_SIZE                                  0x1
5176:          #define _TX2STA_CSRC2_LENGTH                                0x1
5177:          #define _TX2STA_CSRC2_MASK                                  0x80
5178:          #define _TX2STA_TX8_92_POSN                                 0x6
5179:          #define _TX2STA_TX8_92_POSITION                             0x6
5180:          #define _TX2STA_TX8_92_SIZE                                 0x1
5181:          #define _TX2STA_TX8_92_LENGTH                               0x1
5182:          #define _TX2STA_TX8_92_MASK                                 0x40
5183:          #define _TX2STA_TXD82_POSN                                  0x0
5184:          #define _TX2STA_TXD82_POSITION                              0x0
5185:          #define _TX2STA_TXD82_SIZE                                  0x1
5186:          #define _TX2STA_TXD82_LENGTH                                0x1
5187:          #define _TX2STA_TXD82_MASK                                  0x1
5188:          
5189:          // Register: TXREG2
5190:          extern volatile unsigned char           TXREG2              @ 0xF73;
5191:          #ifndef _LIB_BUILD
5192:          asm("TXREG2 equ 0F73h");
5193:          #endif
5194:          // aliases
5195:          extern volatile unsigned char           TX2REG              @ 0xF73;
5196:          #ifndef _LIB_BUILD
5197:          asm("TX2REG equ 0F73h");
5198:          #endif
5199:          // bitfield definitions
5200:          typedef union {
5201:              struct {
5202:                  unsigned TX2REG                 :8;
5203:              };
5204:          } TXREG2bits_t;
5205:          extern volatile TXREG2bits_t TXREG2bits @ 0xF73;
5206:          // bitfield macros
5207:          #define _TXREG2_TX2REG_POSN                                 0x0
5208:          #define _TXREG2_TX2REG_POSITION                             0x0
5209:          #define _TXREG2_TX2REG_SIZE                                 0x8
5210:          #define _TXREG2_TX2REG_LENGTH                               0x8
5211:          #define _TXREG2_TX2REG_MASK                                 0xFF
5212:          // alias bitfield definitions
5213:          typedef union {
5214:              struct {
5215:                  unsigned TX2REG                 :8;
5216:              };
5217:          } TX2REGbits_t;
5218:          extern volatile TX2REGbits_t TX2REGbits @ 0xF73;
5219:          // bitfield macros
5220:          #define _TX2REG_TX2REG_POSN                                 0x0
5221:          #define _TX2REG_TX2REG_POSITION                             0x0
5222:          #define _TX2REG_TX2REG_SIZE                                 0x8
5223:          #define _TX2REG_TX2REG_LENGTH                               0x8
5224:          #define _TX2REG_TX2REG_MASK                                 0xFF
5225:          
5226:          // Register: RCREG2
5227:          extern volatile unsigned char           RCREG2              @ 0xF74;
5228:          #ifndef _LIB_BUILD
5229:          asm("RCREG2 equ 0F74h");
5230:          #endif
5231:          // aliases
5232:          extern volatile unsigned char           RC2REG              @ 0xF74;
5233:          #ifndef _LIB_BUILD
5234:          asm("RC2REG equ 0F74h");
5235:          #endif
5236:          // bitfield definitions
5237:          typedef union {
5238:              struct {
5239:                  unsigned RC2REG                 :8;
5240:              };
5241:          } RCREG2bits_t;
5242:          extern volatile RCREG2bits_t RCREG2bits @ 0xF74;
5243:          // bitfield macros
5244:          #define _RCREG2_RC2REG_POSN                                 0x0
5245:          #define _RCREG2_RC2REG_POSITION                             0x0
5246:          #define _RCREG2_RC2REG_SIZE                                 0x8
5247:          #define _RCREG2_RC2REG_LENGTH                               0x8
5248:          #define _RCREG2_RC2REG_MASK                                 0xFF
5249:          // alias bitfield definitions
5250:          typedef union {
5251:              struct {
5252:                  unsigned RC2REG                 :8;
5253:              };
5254:          } RC2REGbits_t;
5255:          extern volatile RC2REGbits_t RC2REGbits @ 0xF74;
5256:          // bitfield macros
5257:          #define _RC2REG_RC2REG_POSN                                 0x0
5258:          #define _RC2REG_RC2REG_POSITION                             0x0
5259:          #define _RC2REG_RC2REG_SIZE                                 0x8
5260:          #define _RC2REG_RC2REG_LENGTH                               0x8
5261:          #define _RC2REG_RC2REG_MASK                                 0xFF
5262:          
5263:          // Register: SPBRG2
5264:          extern volatile unsigned char           SPBRG2              @ 0xF75;
5265:          #ifndef _LIB_BUILD
5266:          asm("SPBRG2 equ 0F75h");
5267:          #endif
5268:          // aliases
5269:          extern volatile unsigned char           SP2BRG              @ 0xF75;
5270:          #ifndef _LIB_BUILD
5271:          asm("SP2BRG equ 0F75h");
5272:          #endif
5273:          // bitfield definitions
5274:          typedef union {
5275:              struct {
5276:                  unsigned SP2BRG                 :8;
5277:              };
5278:          } SPBRG2bits_t;
5279:          extern volatile SPBRG2bits_t SPBRG2bits @ 0xF75;
5280:          // bitfield macros
5281:          #define _SPBRG2_SP2BRG_POSN                                 0x0
5282:          #define _SPBRG2_SP2BRG_POSITION                             0x0
5283:          #define _SPBRG2_SP2BRG_SIZE                                 0x8
5284:          #define _SPBRG2_SP2BRG_LENGTH                               0x8
5285:          #define _SPBRG2_SP2BRG_MASK                                 0xFF
5286:          // alias bitfield definitions
5287:          typedef union {
5288:              struct {
5289:                  unsigned SP2BRG                 :8;
5290:              };
5291:          } SP2BRGbits_t;
5292:          extern volatile SP2BRGbits_t SP2BRGbits @ 0xF75;
5293:          // bitfield macros
5294:          #define _SP2BRG_SP2BRG_POSN                                 0x0
5295:          #define _SP2BRG_SP2BRG_POSITION                             0x0
5296:          #define _SP2BRG_SP2BRG_SIZE                                 0x8
5297:          #define _SP2BRG_SP2BRG_LENGTH                               0x8
5298:          #define _SP2BRG_SP2BRG_MASK                                 0xFF
5299:          
5300:          // Register: SPBRGH2
5301:          extern volatile unsigned char           SPBRGH2             @ 0xF76;
5302:          #ifndef _LIB_BUILD
5303:          asm("SPBRGH2 equ 0F76h");
5304:          #endif
5305:          // aliases
5306:          extern volatile unsigned char           SP2BRGH             @ 0xF76;
5307:          #ifndef _LIB_BUILD
5308:          asm("SP2BRGH equ 0F76h");
5309:          #endif
5310:          // bitfield definitions
5311:          typedef union {
5312:              struct {
5313:                  unsigned SP2BRGH                :8;
5314:              };
5315:          } SPBRGH2bits_t;
5316:          extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF76;
5317:          // bitfield macros
5318:          #define _SPBRGH2_SP2BRGH_POSN                               0x0
5319:          #define _SPBRGH2_SP2BRGH_POSITION                           0x0
5320:          #define _SPBRGH2_SP2BRGH_SIZE                               0x8
5321:          #define _SPBRGH2_SP2BRGH_LENGTH                             0x8
5322:          #define _SPBRGH2_SP2BRGH_MASK                               0xFF
5323:          // alias bitfield definitions
5324:          typedef union {
5325:              struct {
5326:                  unsigned SP2BRGH                :8;
5327:              };
5328:          } SP2BRGHbits_t;
5329:          extern volatile SP2BRGHbits_t SP2BRGHbits @ 0xF76;
5330:          // bitfield macros
5331:          #define _SP2BRGH_SP2BRGH_POSN                               0x0
5332:          #define _SP2BRGH_SP2BRGH_POSITION                           0x0
5333:          #define _SP2BRGH_SP2BRGH_SIZE                               0x8
5334:          #define _SP2BRGH_SP2BRGH_LENGTH                             0x8
5335:          #define _SP2BRGH_SP2BRGH_MASK                               0xFF
5336:          
5337:          // Register: CM2CON1
5338:          extern volatile unsigned char           CM2CON1             @ 0xF77;
5339:          #ifndef _LIB_BUILD
5340:          asm("CM2CON1 equ 0F77h");
5341:          #endif
5342:          // aliases
5343:          extern volatile unsigned char           CM12CON             @ 0xF77;
5344:          #ifndef _LIB_BUILD
5345:          asm("CM12CON equ 0F77h");
5346:          #endif
5347:          // bitfield definitions
5348:          typedef union {
5349:              struct {
5350:                  unsigned C2SYNC                 :1;
5351:                  unsigned C1SYNC                 :1;
5352:                  unsigned C2HYS                  :1;
5353:                  unsigned C1HYS                  :1;
5354:                  unsigned C2RSEL                 :1;
5355:                  unsigned C1RSEL                 :1;
5356:                  unsigned MC2OUT                 :1;
5357:                  unsigned MC1OUT                 :1;
5358:              };
5359:          } CM2CON1bits_t;
5360:          extern volatile CM2CON1bits_t CM2CON1bits @ 0xF77;
5361:          // bitfield macros
5362:          #define _CM2CON1_C2SYNC_POSN                                0x0
5363:          #define _CM2CON1_C2SYNC_POSITION                            0x0
5364:          #define _CM2CON1_C2SYNC_SIZE                                0x1
5365:          #define _CM2CON1_C2SYNC_LENGTH                              0x1
5366:          #define _CM2CON1_C2SYNC_MASK                                0x1
5367:          #define _CM2CON1_C1SYNC_POSN                                0x1
5368:          #define _CM2CON1_C1SYNC_POSITION                            0x1
5369:          #define _CM2CON1_C1SYNC_SIZE                                0x1
5370:          #define _CM2CON1_C1SYNC_LENGTH                              0x1
5371:          #define _CM2CON1_C1SYNC_MASK                                0x2
5372:          #define _CM2CON1_C2HYS_POSN                                 0x2
5373:          #define _CM2CON1_C2HYS_POSITION                             0x2
5374:          #define _CM2CON1_C2HYS_SIZE                                 0x1
5375:          #define _CM2CON1_C2HYS_LENGTH                               0x1
5376:          #define _CM2CON1_C2HYS_MASK                                 0x4
5377:          #define _CM2CON1_C1HYS_POSN                                 0x3
5378:          #define _CM2CON1_C1HYS_POSITION                             0x3
5379:          #define _CM2CON1_C1HYS_SIZE                                 0x1
5380:          #define _CM2CON1_C1HYS_LENGTH                               0x1
5381:          #define _CM2CON1_C1HYS_MASK                                 0x8
5382:          #define _CM2CON1_C2RSEL_POSN                                0x4
5383:          #define _CM2CON1_C2RSEL_POSITION                            0x4
5384:          #define _CM2CON1_C2RSEL_SIZE                                0x1
5385:          #define _CM2CON1_C2RSEL_LENGTH                              0x1
5386:          #define _CM2CON1_C2RSEL_MASK                                0x10
5387:          #define _CM2CON1_C1RSEL_POSN                                0x5
5388:          #define _CM2CON1_C1RSEL_POSITION                            0x5
5389:          #define _CM2CON1_C1RSEL_SIZE                                0x1
5390:          #define _CM2CON1_C1RSEL_LENGTH                              0x1
5391:          #define _CM2CON1_C1RSEL_MASK                                0x20
5392:          #define _CM2CON1_MC2OUT_POSN                                0x6
5393:          #define _CM2CON1_MC2OUT_POSITION                            0x6
5394:          #define _CM2CON1_MC2OUT_SIZE                                0x1
5395:          #define _CM2CON1_MC2OUT_LENGTH                              0x1
5396:          #define _CM2CON1_MC2OUT_MASK                                0x40
5397:          #define _CM2CON1_MC1OUT_POSN                                0x7
5398:          #define _CM2CON1_MC1OUT_POSITION                            0x7
5399:          #define _CM2CON1_MC1OUT_SIZE                                0x1
5400:          #define _CM2CON1_MC1OUT_LENGTH                              0x1
5401:          #define _CM2CON1_MC1OUT_MASK                                0x80
5402:          // alias bitfield definitions
5403:          typedef union {
5404:              struct {
5405:                  unsigned C2SYNC                 :1;
5406:                  unsigned C1SYNC                 :1;
5407:                  unsigned C2HYS                  :1;
5408:                  unsigned C1HYS                  :1;
5409:                  unsigned C2RSEL                 :1;
5410:                  unsigned C1RSEL                 :1;
5411:                  unsigned MC2OUT                 :1;
5412:                  unsigned MC1OUT                 :1;
5413:              };
5414:          } CM12CONbits_t;
5415:          extern volatile CM12CONbits_t CM12CONbits @ 0xF77;
5416:          // bitfield macros
5417:          #define _CM12CON_C2SYNC_POSN                                0x0
5418:          #define _CM12CON_C2SYNC_POSITION                            0x0
5419:          #define _CM12CON_C2SYNC_SIZE                                0x1
5420:          #define _CM12CON_C2SYNC_LENGTH                              0x1
5421:          #define _CM12CON_C2SYNC_MASK                                0x1
5422:          #define _CM12CON_C1SYNC_POSN                                0x1
5423:          #define _CM12CON_C1SYNC_POSITION                            0x1
5424:          #define _CM12CON_C1SYNC_SIZE                                0x1
5425:          #define _CM12CON_C1SYNC_LENGTH                              0x1
5426:          #define _CM12CON_C1SYNC_MASK                                0x2
5427:          #define _CM12CON_C2HYS_POSN                                 0x2
5428:          #define _CM12CON_C2HYS_POSITION                             0x2
5429:          #define _CM12CON_C2HYS_SIZE                                 0x1
5430:          #define _CM12CON_C2HYS_LENGTH                               0x1
5431:          #define _CM12CON_C2HYS_MASK                                 0x4
5432:          #define _CM12CON_C1HYS_POSN                                 0x3
5433:          #define _CM12CON_C1HYS_POSITION                             0x3
5434:          #define _CM12CON_C1HYS_SIZE                                 0x1
5435:          #define _CM12CON_C1HYS_LENGTH                               0x1
5436:          #define _CM12CON_C1HYS_MASK                                 0x8
5437:          #define _CM12CON_C2RSEL_POSN                                0x4
5438:          #define _CM12CON_C2RSEL_POSITION                            0x4
5439:          #define _CM12CON_C2RSEL_SIZE                                0x1
5440:          #define _CM12CON_C2RSEL_LENGTH                              0x1
5441:          #define _CM12CON_C2RSEL_MASK                                0x10
5442:          #define _CM12CON_C1RSEL_POSN                                0x5
5443:          #define _CM12CON_C1RSEL_POSITION                            0x5
5444:          #define _CM12CON_C1RSEL_SIZE                                0x1
5445:          #define _CM12CON_C1RSEL_LENGTH                              0x1
5446:          #define _CM12CON_C1RSEL_MASK                                0x20
5447:          #define _CM12CON_MC2OUT_POSN                                0x6
5448:          #define _CM12CON_MC2OUT_POSITION                            0x6
5449:          #define _CM12CON_MC2OUT_SIZE                                0x1
5450:          #define _CM12CON_MC2OUT_LENGTH                              0x1
5451:          #define _CM12CON_MC2OUT_MASK                                0x40
5452:          #define _CM12CON_MC1OUT_POSN                                0x7
5453:          #define _CM12CON_MC1OUT_POSITION                            0x7
5454:          #define _CM12CON_MC1OUT_SIZE                                0x1
5455:          #define _CM12CON_MC1OUT_LENGTH                              0x1
5456:          #define _CM12CON_MC1OUT_MASK                                0x80
5457:          
5458:          // Register: CM2CON0
5459:          extern volatile unsigned char           CM2CON0             @ 0xF78;
5460:          #ifndef _LIB_BUILD
5461:          asm("CM2CON0 equ 0F78h");
5462:          #endif
5463:          // aliases
5464:          extern volatile unsigned char           CM2CON              @ 0xF78;
5465:          #ifndef _LIB_BUILD
5466:          asm("CM2CON equ 0F78h");
5467:          #endif
5468:          // bitfield definitions
5469:          typedef union {
5470:              struct {
5471:                  unsigned C2CH                   :2;
5472:                  unsigned C2R                    :1;
5473:                  unsigned C2SP                   :1;
5474:                  unsigned C2POL                  :1;
5475:                  unsigned C2OE                   :1;
5476:                  unsigned C2OUT                  :1;
5477:                  unsigned C2ON                   :1;
5478:              };
5479:              struct {
5480:                  unsigned C2CH0                  :1;
5481:                  unsigned C2CH1                  :1;
5482:              };
5483:              struct {
5484:                  unsigned CCH02                  :1;
5485:              };
5486:              struct {
5487:                  unsigned                        :1;
5488:                  unsigned CCH12                  :1;
5489:              };
5490:              struct {
5491:                  unsigned                        :6;
5492:                  unsigned COE2                   :1;
5493:              };
5494:              struct {
5495:                  unsigned                        :7;
5496:                  unsigned CON2                   :1;
5497:              };
5498:              struct {
5499:                  unsigned                        :5;
5500:                  unsigned CPOL2                  :1;
5501:              };
5502:              struct {
5503:                  unsigned                        :2;
5504:                  unsigned CREF2                  :1;
5505:              };
5506:              struct {
5507:                  unsigned                        :3;
5508:                  unsigned EVPOL02                :1;
5509:              };
5510:              struct {
5511:                  unsigned                        :4;
5512:                  unsigned EVPOL12                :1;
5513:              };
5514:          } CM2CON0bits_t;
5515:          extern volatile CM2CON0bits_t CM2CON0bits @ 0xF78;
5516:          // bitfield macros
5517:          #define _CM2CON0_C2CH_POSN                                  0x0
5518:          #define _CM2CON0_C2CH_POSITION                              0x0
5519:          #define _CM2CON0_C2CH_SIZE                                  0x2
5520:          #define _CM2CON0_C2CH_LENGTH                                0x2
5521:          #define _CM2CON0_C2CH_MASK                                  0x3
5522:          #define _CM2CON0_C2R_POSN                                   0x2
5523:          #define _CM2CON0_C2R_POSITION                               0x2
5524:          #define _CM2CON0_C2R_SIZE                                   0x1
5525:          #define _CM2CON0_C2R_LENGTH                                 0x1
5526:          #define _CM2CON0_C2R_MASK                                   0x4
5527:          #define _CM2CON0_C2SP_POSN                                  0x3
5528:          #define _CM2CON0_C2SP_POSITION                              0x3
5529:          #define _CM2CON0_C2SP_SIZE                                  0x1
5530:          #define _CM2CON0_C2SP_LENGTH                                0x1
5531:          #define _CM2CON0_C2SP_MASK                                  0x8
5532:          #define _CM2CON0_C2POL_POSN                                 0x4
5533:          #define _CM2CON0_C2POL_POSITION                             0x4
5534:          #define _CM2CON0_C2POL_SIZE                                 0x1
5535:          #define _CM2CON0_C2POL_LENGTH                               0x1
5536:          #define _CM2CON0_C2POL_MASK                                 0x10
5537:          #define _CM2CON0_C2OE_POSN                                  0x5
5538:          #define _CM2CON0_C2OE_POSITION                              0x5
5539:          #define _CM2CON0_C2OE_SIZE                                  0x1
5540:          #define _CM2CON0_C2OE_LENGTH                                0x1
5541:          #define _CM2CON0_C2OE_MASK                                  0x20
5542:          #define _CM2CON0_C2OUT_POSN                                 0x6
5543:          #define _CM2CON0_C2OUT_POSITION                             0x6
5544:          #define _CM2CON0_C2OUT_SIZE                                 0x1
5545:          #define _CM2CON0_C2OUT_LENGTH                               0x1
5546:          #define _CM2CON0_C2OUT_MASK                                 0x40
5547:          #define _CM2CON0_C2ON_POSN                                  0x7
5548:          #define _CM2CON0_C2ON_POSITION                              0x7
5549:          #define _CM2CON0_C2ON_SIZE                                  0x1
5550:          #define _CM2CON0_C2ON_LENGTH                                0x1
5551:          #define _CM2CON0_C2ON_MASK                                  0x80
5552:          #define _CM2CON0_C2CH0_POSN                                 0x0
5553:          #define _CM2CON0_C2CH0_POSITION                             0x0
5554:          #define _CM2CON0_C2CH0_SIZE                                 0x1
5555:          #define _CM2CON0_C2CH0_LENGTH                               0x1
5556:          #define _CM2CON0_C2CH0_MASK                                 0x1
5557:          #define _CM2CON0_C2CH1_POSN                                 0x1
5558:          #define _CM2CON0_C2CH1_POSITION                             0x1
5559:          #define _CM2CON0_C2CH1_SIZE                                 0x1
5560:          #define _CM2CON0_C2CH1_LENGTH                               0x1
5561:          #define _CM2CON0_C2CH1_MASK                                 0x2
5562:          #define _CM2CON0_CCH02_POSN                                 0x0
5563:          #define _CM2CON0_CCH02_POSITION                             0x0
5564:          #define _CM2CON0_CCH02_SIZE                                 0x1
5565:          #define _CM2CON0_CCH02_LENGTH                               0x1
5566:          #define _CM2CON0_CCH02_MASK                                 0x1
5567:          #define _CM2CON0_CCH12_POSN                                 0x1
5568:          #define _CM2CON0_CCH12_POSITION                             0x1
5569:          #define _CM2CON0_CCH12_SIZE                                 0x1
5570:          #define _CM2CON0_CCH12_LENGTH                               0x1
5571:          #define _CM2CON0_CCH12_MASK                                 0x2
5572:          #define _CM2CON0_COE2_POSN                                  0x6
5573:          #define _CM2CON0_COE2_POSITION                              0x6
5574:          #define _CM2CON0_COE2_SIZE                                  0x1
5575:          #define _CM2CON0_COE2_LENGTH                                0x1
5576:          #define _CM2CON0_COE2_MASK                                  0x40
5577:          #define _CM2CON0_CON2_POSN                                  0x7
5578:          #define _CM2CON0_CON2_POSITION                              0x7
5579:          #define _CM2CON0_CON2_SIZE                                  0x1
5580:          #define _CM2CON0_CON2_LENGTH                                0x1
5581:          #define _CM2CON0_CON2_MASK                                  0x80
5582:          #define _CM2CON0_CPOL2_POSN                                 0x5
5583:          #define _CM2CON0_CPOL2_POSITION                             0x5
5584:          #define _CM2CON0_CPOL2_SIZE                                 0x1
5585:          #define _CM2CON0_CPOL2_LENGTH                               0x1
5586:          #define _CM2CON0_CPOL2_MASK                                 0x20
5587:          #define _CM2CON0_CREF2_POSN                                 0x2
5588:          #define _CM2CON0_CREF2_POSITION                             0x2
5589:          #define _CM2CON0_CREF2_SIZE                                 0x1
5590:          #define _CM2CON0_CREF2_LENGTH                               0x1
5591:          #define _CM2CON0_CREF2_MASK                                 0x4
5592:          #define _CM2CON0_EVPOL02_POSN                               0x3
5593:          #define _CM2CON0_EVPOL02_POSITION                           0x3
5594:          #define _CM2CON0_EVPOL02_SIZE                               0x1
5595:          #define _CM2CON0_EVPOL02_LENGTH                             0x1
5596:          #define _CM2CON0_EVPOL02_MASK                               0x8
5597:          #define _CM2CON0_EVPOL12_POSN                               0x4
5598:          #define _CM2CON0_EVPOL12_POSITION                           0x4
5599:          #define _CM2CON0_EVPOL12_SIZE                               0x1
5600:          #define _CM2CON0_EVPOL12_LENGTH                             0x1
5601:          #define _CM2CON0_EVPOL12_MASK                               0x10
5602:          // alias bitfield definitions
5603:          typedef union {
5604:              struct {
5605:                  unsigned C2CH                   :2;
5606:                  unsigned C2R                    :1;
5607:                  unsigned C2SP                   :1;
5608:                  unsigned C2POL                  :1;
5609:                  unsigned C2OE                   :1;
5610:                  unsigned C2OUT                  :1;
5611:                  unsigned C2ON                   :1;
5612:              };
5613:              struct {
5614:                  unsigned C2CH0                  :1;
5615:                  unsigned C2CH1                  :1;
5616:              };
5617:              struct {
5618:                  unsigned CCH02                  :1;
5619:              };
5620:              struct {
5621:                  unsigned                        :1;
5622:                  unsigned CCH12                  :1;
5623:              };
5624:              struct {
5625:                  unsigned                        :6;
5626:                  unsigned COE2                   :1;
5627:              };
5628:              struct {
5629:                  unsigned                        :7;
5630:                  unsigned CON2                   :1;
5631:              };
5632:              struct {
5633:                  unsigned                        :5;
5634:                  unsigned CPOL2                  :1;
5635:              };
5636:              struct {
5637:                  unsigned                        :2;
5638:                  unsigned CREF2                  :1;
5639:              };
5640:              struct {
5641:                  unsigned                        :3;
5642:                  unsigned EVPOL02                :1;
5643:              };
5644:              struct {
5645:                  unsigned                        :4;
5646:                  unsigned EVPOL12                :1;
5647:              };
5648:          } CM2CONbits_t;
5649:          extern volatile CM2CONbits_t CM2CONbits @ 0xF78;
5650:          // bitfield macros
5651:          #define _CM2CON_C2CH_POSN                                   0x0
5652:          #define _CM2CON_C2CH_POSITION                               0x0
5653:          #define _CM2CON_C2CH_SIZE                                   0x2
5654:          #define _CM2CON_C2CH_LENGTH                                 0x2
5655:          #define _CM2CON_C2CH_MASK                                   0x3
5656:          #define _CM2CON_C2R_POSN                                    0x2
5657:          #define _CM2CON_C2R_POSITION                                0x2
5658:          #define _CM2CON_C2R_SIZE                                    0x1
5659:          #define _CM2CON_C2R_LENGTH                                  0x1
5660:          #define _CM2CON_C2R_MASK                                    0x4
5661:          #define _CM2CON_C2SP_POSN                                   0x3
5662:          #define _CM2CON_C2SP_POSITION                               0x3
5663:          #define _CM2CON_C2SP_SIZE                                   0x1
5664:          #define _CM2CON_C2SP_LENGTH                                 0x1
5665:          #define _CM2CON_C2SP_MASK                                   0x8
5666:          #define _CM2CON_C2POL_POSN                                  0x4
5667:          #define _CM2CON_C2POL_POSITION                              0x4
5668:          #define _CM2CON_C2POL_SIZE                                  0x1
5669:          #define _CM2CON_C2POL_LENGTH                                0x1
5670:          #define _CM2CON_C2POL_MASK                                  0x10
5671:          #define _CM2CON_C2OE_POSN                                   0x5
5672:          #define _CM2CON_C2OE_POSITION                               0x5
5673:          #define _CM2CON_C2OE_SIZE                                   0x1
5674:          #define _CM2CON_C2OE_LENGTH                                 0x1
5675:          #define _CM2CON_C2OE_MASK                                   0x20
5676:          #define _CM2CON_C2OUT_POSN                                  0x6
5677:          #define _CM2CON_C2OUT_POSITION                              0x6
5678:          #define _CM2CON_C2OUT_SIZE                                  0x1
5679:          #define _CM2CON_C2OUT_LENGTH                                0x1
5680:          #define _CM2CON_C2OUT_MASK                                  0x40
5681:          #define _CM2CON_C2ON_POSN                                   0x7
5682:          #define _CM2CON_C2ON_POSITION                               0x7
5683:          #define _CM2CON_C2ON_SIZE                                   0x1
5684:          #define _CM2CON_C2ON_LENGTH                                 0x1
5685:          #define _CM2CON_C2ON_MASK                                   0x80
5686:          #define _CM2CON_C2CH0_POSN                                  0x0
5687:          #define _CM2CON_C2CH0_POSITION                              0x0
5688:          #define _CM2CON_C2CH0_SIZE                                  0x1
5689:          #define _CM2CON_C2CH0_LENGTH                                0x1
5690:          #define _CM2CON_C2CH0_MASK                                  0x1
5691:          #define _CM2CON_C2CH1_POSN                                  0x1
5692:          #define _CM2CON_C2CH1_POSITION                              0x1
5693:          #define _CM2CON_C2CH1_SIZE                                  0x1
5694:          #define _CM2CON_C2CH1_LENGTH                                0x1
5695:          #define _CM2CON_C2CH1_MASK                                  0x2
5696:          #define _CM2CON_CCH02_POSN                                  0x0
5697:          #define _CM2CON_CCH02_POSITION                              0x0
5698:          #define _CM2CON_CCH02_SIZE                                  0x1
5699:          #define _CM2CON_CCH02_LENGTH                                0x1
5700:          #define _CM2CON_CCH02_MASK                                  0x1
5701:          #define _CM2CON_CCH12_POSN                                  0x1
5702:          #define _CM2CON_CCH12_POSITION                              0x1
5703:          #define _CM2CON_CCH12_SIZE                                  0x1
5704:          #define _CM2CON_CCH12_LENGTH                                0x1
5705:          #define _CM2CON_CCH12_MASK                                  0x2
5706:          #define _CM2CON_COE2_POSN                                   0x6
5707:          #define _CM2CON_COE2_POSITION                               0x6
5708:          #define _CM2CON_COE2_SIZE                                   0x1
5709:          #define _CM2CON_COE2_LENGTH                                 0x1
5710:          #define _CM2CON_COE2_MASK                                   0x40
5711:          #define _CM2CON_CON2_POSN                                   0x7
5712:          #define _CM2CON_CON2_POSITION                               0x7
5713:          #define _CM2CON_CON2_SIZE                                   0x1
5714:          #define _CM2CON_CON2_LENGTH                                 0x1
5715:          #define _CM2CON_CON2_MASK                                   0x80
5716:          #define _CM2CON_CPOL2_POSN                                  0x5
5717:          #define _CM2CON_CPOL2_POSITION                              0x5
5718:          #define _CM2CON_CPOL2_SIZE                                  0x1
5719:          #define _CM2CON_CPOL2_LENGTH                                0x1
5720:          #define _CM2CON_CPOL2_MASK                                  0x20
5721:          #define _CM2CON_CREF2_POSN                                  0x2
5722:          #define _CM2CON_CREF2_POSITION                              0x2
5723:          #define _CM2CON_CREF2_SIZE                                  0x1
5724:          #define _CM2CON_CREF2_LENGTH                                0x1
5725:          #define _CM2CON_CREF2_MASK                                  0x4
5726:          #define _CM2CON_EVPOL02_POSN                                0x3
5727:          #define _CM2CON_EVPOL02_POSITION                            0x3
5728:          #define _CM2CON_EVPOL02_SIZE                                0x1
5729:          #define _CM2CON_EVPOL02_LENGTH                              0x1
5730:          #define _CM2CON_EVPOL02_MASK                                0x8
5731:          #define _CM2CON_EVPOL12_POSN                                0x4
5732:          #define _CM2CON_EVPOL12_POSITION                            0x4
5733:          #define _CM2CON_EVPOL12_SIZE                                0x1
5734:          #define _CM2CON_EVPOL12_LENGTH                              0x1
5735:          #define _CM2CON_EVPOL12_MASK                                0x10
5736:          
5737:          // Register: CM1CON0
5738:          extern volatile unsigned char           CM1CON0             @ 0xF79;
5739:          #ifndef _LIB_BUILD
5740:          asm("CM1CON0 equ 0F79h");
5741:          #endif
5742:          // aliases
5743:          extern volatile unsigned char           CM1CON              @ 0xF79;
5744:          #ifndef _LIB_BUILD
5745:          asm("CM1CON equ 0F79h");
5746:          #endif
5747:          // bitfield definitions
5748:          typedef union {
5749:              struct {
5750:                  unsigned C1CH                   :2;
5751:                  unsigned C1R                    :1;
5752:                  unsigned C1SP                   :1;
5753:                  unsigned C1POL                  :1;
5754:                  unsigned C1OE                   :1;
5755:                  unsigned C1OUT                  :1;
5756:                  unsigned C1ON                   :1;
5757:              };
5758:              struct {
5759:                  unsigned C1CH0                  :1;
5760:                  unsigned C1CH1                  :1;
5761:              };
5762:              struct {
5763:                  unsigned CCH0                   :1;
5764:              };
5765:              struct {
5766:                  unsigned CCH01                  :1;
5767:              };
5768:              struct {
5769:                  unsigned                        :1;
5770:                  unsigned CCH1                   :1;
5771:              };
5772:              struct {
5773:                  unsigned                        :1;
5774:                  unsigned CCH11                  :1;
5775:              };
5776:              struct {
5777:                  unsigned                        :6;
5778:                  unsigned COE                    :1;
5779:              };
5780:              struct {
5781:                  unsigned                        :6;
5782:                  unsigned COE1                   :1;
5783:              };
5784:              struct {
5785:                  unsigned                        :7;
5786:                  unsigned CON                    :1;
5787:              };
5788:              struct {
5789:                  unsigned                        :7;
5790:                  unsigned CON1                   :1;
5791:              };
5792:              struct {
5793:                  unsigned                        :5;
5794:                  unsigned CPOL                   :1;
5795:              };
5796:              struct {
5797:                  unsigned                        :5;
5798:                  unsigned CPOL1                  :1;
5799:              };
5800:              struct {
5801:                  unsigned                        :2;
5802:                  unsigned CREF                   :1;
5803:              };
5804:              struct {
5805:                  unsigned                        :2;
5806:                  unsigned CREF1                  :1;
5807:              };
5808:              struct {
5809:                  unsigned                        :3;
5810:                  unsigned EVPOL0                 :1;
5811:              };
5812:              struct {
5813:                  unsigned                        :3;
5814:                  unsigned EVPOL01                :1;
5815:              };
5816:              struct {
5817:                  unsigned                        :4;
5818:                  unsigned EVPOL1                 :1;
5819:              };
5820:              struct {
5821:                  unsigned                        :4;
5822:                  unsigned EVPOL11                :1;
5823:              };
5824:          } CM1CON0bits_t;
5825:          extern volatile CM1CON0bits_t CM1CON0bits @ 0xF79;
5826:          // bitfield macros
5827:          #define _CM1CON0_C1CH_POSN                                  0x0
5828:          #define _CM1CON0_C1CH_POSITION                              0x0
5829:          #define _CM1CON0_C1CH_SIZE                                  0x2
5830:          #define _CM1CON0_C1CH_LENGTH                                0x2
5831:          #define _CM1CON0_C1CH_MASK                                  0x3
5832:          #define _CM1CON0_C1R_POSN                                   0x2
5833:          #define _CM1CON0_C1R_POSITION                               0x2
5834:          #define _CM1CON0_C1R_SIZE                                   0x1
5835:          #define _CM1CON0_C1R_LENGTH                                 0x1
5836:          #define _CM1CON0_C1R_MASK                                   0x4
5837:          #define _CM1CON0_C1SP_POSN                                  0x3
5838:          #define _CM1CON0_C1SP_POSITION                              0x3
5839:          #define _CM1CON0_C1SP_SIZE                                  0x1
5840:          #define _CM1CON0_C1SP_LENGTH                                0x1
5841:          #define _CM1CON0_C1SP_MASK                                  0x8
5842:          #define _CM1CON0_C1POL_POSN                                 0x4
5843:          #define _CM1CON0_C1POL_POSITION                             0x4
5844:          #define _CM1CON0_C1POL_SIZE                                 0x1
5845:          #define _CM1CON0_C1POL_LENGTH                               0x1
5846:          #define _CM1CON0_C1POL_MASK                                 0x10
5847:          #define _CM1CON0_C1OE_POSN                                  0x5
5848:          #define _CM1CON0_C1OE_POSITION                              0x5
5849:          #define _CM1CON0_C1OE_SIZE                                  0x1
5850:          #define _CM1CON0_C1OE_LENGTH                                0x1
5851:          #define _CM1CON0_C1OE_MASK                                  0x20
5852:          #define _CM1CON0_C1OUT_POSN                                 0x6
5853:          #define _CM1CON0_C1OUT_POSITION                             0x6
5854:          #define _CM1CON0_C1OUT_SIZE                                 0x1
5855:          #define _CM1CON0_C1OUT_LENGTH                               0x1
5856:          #define _CM1CON0_C1OUT_MASK                                 0x40
5857:          #define _CM1CON0_C1ON_POSN                                  0x7
5858:          #define _CM1CON0_C1ON_POSITION                              0x7
5859:          #define _CM1CON0_C1ON_SIZE                                  0x1
5860:          #define _CM1CON0_C1ON_LENGTH                                0x1
5861:          #define _CM1CON0_C1ON_MASK                                  0x80
5862:          #define _CM1CON0_C1CH0_POSN                                 0x0
5863:          #define _CM1CON0_C1CH0_POSITION                             0x0
5864:          #define _CM1CON0_C1CH0_SIZE                                 0x1
5865:          #define _CM1CON0_C1CH0_LENGTH                               0x1
5866:          #define _CM1CON0_C1CH0_MASK                                 0x1
5867:          #define _CM1CON0_C1CH1_POSN                                 0x1
5868:          #define _CM1CON0_C1CH1_POSITION                             0x1
5869:          #define _CM1CON0_C1CH1_SIZE                                 0x1
5870:          #define _CM1CON0_C1CH1_LENGTH                               0x1
5871:          #define _CM1CON0_C1CH1_MASK                                 0x2
5872:          #define _CM1CON0_CCH0_POSN                                  0x0
5873:          #define _CM1CON0_CCH0_POSITION                              0x0
5874:          #define _CM1CON0_CCH0_SIZE                                  0x1
5875:          #define _CM1CON0_CCH0_LENGTH                                0x1
5876:          #define _CM1CON0_CCH0_MASK                                  0x1
5877:          #define _CM1CON0_CCH01_POSN                                 0x0
5878:          #define _CM1CON0_CCH01_POSITION                             0x0
5879:          #define _CM1CON0_CCH01_SIZE                                 0x1
5880:          #define _CM1CON0_CCH01_LENGTH                               0x1
5881:          #define _CM1CON0_CCH01_MASK                                 0x1
5882:          #define _CM1CON0_CCH1_POSN                                  0x1
5883:          #define _CM1CON0_CCH1_POSITION                              0x1
5884:          #define _CM1CON0_CCH1_SIZE                                  0x1
5885:          #define _CM1CON0_CCH1_LENGTH                                0x1
5886:          #define _CM1CON0_CCH1_MASK                                  0x2
5887:          #define _CM1CON0_CCH11_POSN                                 0x1
5888:          #define _CM1CON0_CCH11_POSITION                             0x1
5889:          #define _CM1CON0_CCH11_SIZE                                 0x1
5890:          #define _CM1CON0_CCH11_LENGTH                               0x1
5891:          #define _CM1CON0_CCH11_MASK                                 0x2
5892:          #define _CM1CON0_COE_POSN                                   0x6
5893:          #define _CM1CON0_COE_POSITION                               0x6
5894:          #define _CM1CON0_COE_SIZE                                   0x1
5895:          #define _CM1CON0_COE_LENGTH                                 0x1
5896:          #define _CM1CON0_COE_MASK                                   0x40
5897:          #define _CM1CON0_COE1_POSN                                  0x6
5898:          #define _CM1CON0_COE1_POSITION                              0x6
5899:          #define _CM1CON0_COE1_SIZE                                  0x1
5900:          #define _CM1CON0_COE1_LENGTH                                0x1
5901:          #define _CM1CON0_COE1_MASK                                  0x40
5902:          #define _CM1CON0_CON_POSN                                   0x7
5903:          #define _CM1CON0_CON_POSITION                               0x7
5904:          #define _CM1CON0_CON_SIZE                                   0x1
5905:          #define _CM1CON0_CON_LENGTH                                 0x1
5906:          #define _CM1CON0_CON_MASK                                   0x80
5907:          #define _CM1CON0_CON1_POSN                                  0x7
5908:          #define _CM1CON0_CON1_POSITION                              0x7
5909:          #define _CM1CON0_CON1_SIZE                                  0x1
5910:          #define _CM1CON0_CON1_LENGTH                                0x1
5911:          #define _CM1CON0_CON1_MASK                                  0x80
5912:          #define _CM1CON0_CPOL_POSN                                  0x5
5913:          #define _CM1CON0_CPOL_POSITION                              0x5
5914:          #define _CM1CON0_CPOL_SIZE                                  0x1
5915:          #define _CM1CON0_CPOL_LENGTH                                0x1
5916:          #define _CM1CON0_CPOL_MASK                                  0x20
5917:          #define _CM1CON0_CPOL1_POSN                                 0x5
5918:          #define _CM1CON0_CPOL1_POSITION                             0x5
5919:          #define _CM1CON0_CPOL1_SIZE                                 0x1
5920:          #define _CM1CON0_CPOL1_LENGTH                               0x1
5921:          #define _CM1CON0_CPOL1_MASK                                 0x20
5922:          #define _CM1CON0_CREF_POSN                                  0x2
5923:          #define _CM1CON0_CREF_POSITION                              0x2
5924:          #define _CM1CON0_CREF_SIZE                                  0x1
5925:          #define _CM1CON0_CREF_LENGTH                                0x1
5926:          #define _CM1CON0_CREF_MASK                                  0x4
5927:          #define _CM1CON0_CREF1_POSN                                 0x2
5928:          #define _CM1CON0_CREF1_POSITION                             0x2
5929:          #define _CM1CON0_CREF1_SIZE                                 0x1
5930:          #define _CM1CON0_CREF1_LENGTH                               0x1
5931:          #define _CM1CON0_CREF1_MASK                                 0x4
5932:          #define _CM1CON0_EVPOL0_POSN                                0x3
5933:          #define _CM1CON0_EVPOL0_POSITION                            0x3
5934:          #define _CM1CON0_EVPOL0_SIZE                                0x1
5935:          #define _CM1CON0_EVPOL0_LENGTH                              0x1
5936:          #define _CM1CON0_EVPOL0_MASK                                0x8
5937:          #define _CM1CON0_EVPOL01_POSN                               0x3
5938:          #define _CM1CON0_EVPOL01_POSITION                           0x3
5939:          #define _CM1CON0_EVPOL01_SIZE                               0x1
5940:          #define _CM1CON0_EVPOL01_LENGTH                             0x1
5941:          #define _CM1CON0_EVPOL01_MASK                               0x8
5942:          #define _CM1CON0_EVPOL1_POSN                                0x4
5943:          #define _CM1CON0_EVPOL1_POSITION                            0x4
5944:          #define _CM1CON0_EVPOL1_SIZE                                0x1
5945:          #define _CM1CON0_EVPOL1_LENGTH                              0x1
5946:          #define _CM1CON0_EVPOL1_MASK                                0x10
5947:          #define _CM1CON0_EVPOL11_POSN                               0x4
5948:          #define _CM1CON0_EVPOL11_POSITION                           0x4
5949:          #define _CM1CON0_EVPOL11_SIZE                               0x1
5950:          #define _CM1CON0_EVPOL11_LENGTH                             0x1
5951:          #define _CM1CON0_EVPOL11_MASK                               0x10
5952:          // alias bitfield definitions
5953:          typedef union {
5954:              struct {
5955:                  unsigned C1CH                   :2;
5956:                  unsigned C1R                    :1;
5957:                  unsigned C1SP                   :1;
5958:                  unsigned C1POL                  :1;
5959:                  unsigned C1OE                   :1;
5960:                  unsigned C1OUT                  :1;
5961:                  unsigned C1ON                   :1;
5962:              };
5963:              struct {
5964:                  unsigned C1CH0                  :1;
5965:                  unsigned C1CH1                  :1;
5966:              };
5967:              struct {
5968:                  unsigned CCH0                   :1;
5969:              };
5970:              struct {
5971:                  unsigned CCH01                  :1;
5972:              };
5973:              struct {
5974:                  unsigned                        :1;
5975:                  unsigned CCH1                   :1;
5976:              };
5977:              struct {
5978:                  unsigned                        :1;
5979:                  unsigned CCH11                  :1;
5980:              };
5981:              struct {
5982:                  unsigned                        :6;
5983:                  unsigned COE                    :1;
5984:              };
5985:              struct {
5986:                  unsigned                        :6;
5987:                  unsigned COE1                   :1;
5988:              };
5989:              struct {
5990:                  unsigned                        :7;
5991:                  unsigned CON                    :1;
5992:              };
5993:              struct {
5994:                  unsigned                        :7;
5995:                  unsigned CON1                   :1;
5996:              };
5997:              struct {
5998:                  unsigned                        :5;
5999:                  unsigned CPOL                   :1;
6000:              };
6001:              struct {
6002:                  unsigned                        :5;
6003:                  unsigned CPOL1                  :1;
6004:              };
6005:              struct {
6006:                  unsigned                        :2;
6007:                  unsigned CREF                   :1;
6008:              };
6009:              struct {
6010:                  unsigned                        :2;
6011:                  unsigned CREF1                  :1;
6012:              };
6013:              struct {
6014:                  unsigned                        :3;
6015:                  unsigned EVPOL0                 :1;
6016:              };
6017:              struct {
6018:                  unsigned                        :3;
6019:                  unsigned EVPOL01                :1;
6020:              };
6021:              struct {
6022:                  unsigned                        :4;
6023:                  unsigned EVPOL1                 :1;
6024:              };
6025:              struct {
6026:                  unsigned                        :4;
6027:                  unsigned EVPOL11                :1;
6028:              };
6029:          } CM1CONbits_t;
6030:          extern volatile CM1CONbits_t CM1CONbits @ 0xF79;
6031:          // bitfield macros
6032:          #define _CM1CON_C1CH_POSN                                   0x0
6033:          #define _CM1CON_C1CH_POSITION                               0x0
6034:          #define _CM1CON_C1CH_SIZE                                   0x2
6035:          #define _CM1CON_C1CH_LENGTH                                 0x2
6036:          #define _CM1CON_C1CH_MASK                                   0x3
6037:          #define _CM1CON_C1R_POSN                                    0x2
6038:          #define _CM1CON_C1R_POSITION                                0x2
6039:          #define _CM1CON_C1R_SIZE                                    0x1
6040:          #define _CM1CON_C1R_LENGTH                                  0x1
6041:          #define _CM1CON_C1R_MASK                                    0x4
6042:          #define _CM1CON_C1SP_POSN                                   0x3
6043:          #define _CM1CON_C1SP_POSITION                               0x3
6044:          #define _CM1CON_C1SP_SIZE                                   0x1
6045:          #define _CM1CON_C1SP_LENGTH                                 0x1
6046:          #define _CM1CON_C1SP_MASK                                   0x8
6047:          #define _CM1CON_C1POL_POSN                                  0x4
6048:          #define _CM1CON_C1POL_POSITION                              0x4
6049:          #define _CM1CON_C1POL_SIZE                                  0x1
6050:          #define _CM1CON_C1POL_LENGTH                                0x1
6051:          #define _CM1CON_C1POL_MASK                                  0x10
6052:          #define _CM1CON_C1OE_POSN                                   0x5
6053:          #define _CM1CON_C1OE_POSITION                               0x5
6054:          #define _CM1CON_C1OE_SIZE                                   0x1
6055:          #define _CM1CON_C1OE_LENGTH                                 0x1
6056:          #define _CM1CON_C1OE_MASK                                   0x20
6057:          #define _CM1CON_C1OUT_POSN                                  0x6
6058:          #define _CM1CON_C1OUT_POSITION                              0x6
6059:          #define _CM1CON_C1OUT_SIZE                                  0x1
6060:          #define _CM1CON_C1OUT_LENGTH                                0x1
6061:          #define _CM1CON_C1OUT_MASK                                  0x40
6062:          #define _CM1CON_C1ON_POSN                                   0x7
6063:          #define _CM1CON_C1ON_POSITION                               0x7
6064:          #define _CM1CON_C1ON_SIZE                                   0x1
6065:          #define _CM1CON_C1ON_LENGTH                                 0x1
6066:          #define _CM1CON_C1ON_MASK                                   0x80
6067:          #define _CM1CON_C1CH0_POSN                                  0x0
6068:          #define _CM1CON_C1CH0_POSITION                              0x0
6069:          #define _CM1CON_C1CH0_SIZE                                  0x1
6070:          #define _CM1CON_C1CH0_LENGTH                                0x1
6071:          #define _CM1CON_C1CH0_MASK                                  0x1
6072:          #define _CM1CON_C1CH1_POSN                                  0x1
6073:          #define _CM1CON_C1CH1_POSITION                              0x1
6074:          #define _CM1CON_C1CH1_SIZE                                  0x1
6075:          #define _CM1CON_C1CH1_LENGTH                                0x1
6076:          #define _CM1CON_C1CH1_MASK                                  0x2
6077:          #define _CM1CON_CCH0_POSN                                   0x0
6078:          #define _CM1CON_CCH0_POSITION                               0x0
6079:          #define _CM1CON_CCH0_SIZE                                   0x1
6080:          #define _CM1CON_CCH0_LENGTH                                 0x1
6081:          #define _CM1CON_CCH0_MASK                                   0x1
6082:          #define _CM1CON_CCH01_POSN                                  0x0
6083:          #define _CM1CON_CCH01_POSITION                              0x0
6084:          #define _CM1CON_CCH01_SIZE                                  0x1
6085:          #define _CM1CON_CCH01_LENGTH                                0x1
6086:          #define _CM1CON_CCH01_MASK                                  0x1
6087:          #define _CM1CON_CCH1_POSN                                   0x1
6088:          #define _CM1CON_CCH1_POSITION                               0x1
6089:          #define _CM1CON_CCH1_SIZE                                   0x1
6090:          #define _CM1CON_CCH1_LENGTH                                 0x1
6091:          #define _CM1CON_CCH1_MASK                                   0x2
6092:          #define _CM1CON_CCH11_POSN                                  0x1
6093:          #define _CM1CON_CCH11_POSITION                              0x1
6094:          #define _CM1CON_CCH11_SIZE                                  0x1
6095:          #define _CM1CON_CCH11_LENGTH                                0x1
6096:          #define _CM1CON_CCH11_MASK                                  0x2
6097:          #define _CM1CON_COE_POSN                                    0x6
6098:          #define _CM1CON_COE_POSITION                                0x6
6099:          #define _CM1CON_COE_SIZE                                    0x1
6100:          #define _CM1CON_COE_LENGTH                                  0x1
6101:          #define _CM1CON_COE_MASK                                    0x40
6102:          #define _CM1CON_COE1_POSN                                   0x6
6103:          #define _CM1CON_COE1_POSITION                               0x6
6104:          #define _CM1CON_COE1_SIZE                                   0x1
6105:          #define _CM1CON_COE1_LENGTH                                 0x1
6106:          #define _CM1CON_COE1_MASK                                   0x40
6107:          #define _CM1CON_CON_POSN                                    0x7
6108:          #define _CM1CON_CON_POSITION                                0x7
6109:          #define _CM1CON_CON_SIZE                                    0x1
6110:          #define _CM1CON_CON_LENGTH                                  0x1
6111:          #define _CM1CON_CON_MASK                                    0x80
6112:          #define _CM1CON_CON1_POSN                                   0x7
6113:          #define _CM1CON_CON1_POSITION                               0x7
6114:          #define _CM1CON_CON1_SIZE                                   0x1
6115:          #define _CM1CON_CON1_LENGTH                                 0x1
6116:          #define _CM1CON_CON1_MASK                                   0x80
6117:          #define _CM1CON_CPOL_POSN                                   0x5
6118:          #define _CM1CON_CPOL_POSITION                               0x5
6119:          #define _CM1CON_CPOL_SIZE                                   0x1
6120:          #define _CM1CON_CPOL_LENGTH                                 0x1
6121:          #define _CM1CON_CPOL_MASK                                   0x20
6122:          #define _CM1CON_CPOL1_POSN                                  0x5
6123:          #define _CM1CON_CPOL1_POSITION                              0x5
6124:          #define _CM1CON_CPOL1_SIZE                                  0x1
6125:          #define _CM1CON_CPOL1_LENGTH                                0x1
6126:          #define _CM1CON_CPOL1_MASK                                  0x20
6127:          #define _CM1CON_CREF_POSN                                   0x2
6128:          #define _CM1CON_CREF_POSITION                               0x2
6129:          #define _CM1CON_CREF_SIZE                                   0x1
6130:          #define _CM1CON_CREF_LENGTH                                 0x1
6131:          #define _CM1CON_CREF_MASK                                   0x4
6132:          #define _CM1CON_CREF1_POSN                                  0x2
6133:          #define _CM1CON_CREF1_POSITION                              0x2
6134:          #define _CM1CON_CREF1_SIZE                                  0x1
6135:          #define _CM1CON_CREF1_LENGTH                                0x1
6136:          #define _CM1CON_CREF1_MASK                                  0x4
6137:          #define _CM1CON_EVPOL0_POSN                                 0x3
6138:          #define _CM1CON_EVPOL0_POSITION                             0x3
6139:          #define _CM1CON_EVPOL0_SIZE                                 0x1
6140:          #define _CM1CON_EVPOL0_LENGTH                               0x1
6141:          #define _CM1CON_EVPOL0_MASK                                 0x8
6142:          #define _CM1CON_EVPOL01_POSN                                0x3
6143:          #define _CM1CON_EVPOL01_POSITION                            0x3
6144:          #define _CM1CON_EVPOL01_SIZE                                0x1
6145:          #define _CM1CON_EVPOL01_LENGTH                              0x1
6146:          #define _CM1CON_EVPOL01_MASK                                0x8
6147:          #define _CM1CON_EVPOL1_POSN                                 0x4
6148:          #define _CM1CON_EVPOL1_POSITION                             0x4
6149:          #define _CM1CON_EVPOL1_SIZE                                 0x1
6150:          #define _CM1CON_EVPOL1_LENGTH                               0x1
6151:          #define _CM1CON_EVPOL1_MASK                                 0x10
6152:          #define _CM1CON_EVPOL11_POSN                                0x4
6153:          #define _CM1CON_EVPOL11_POSITION                            0x4
6154:          #define _CM1CON_EVPOL11_SIZE                                0x1
6155:          #define _CM1CON_EVPOL11_LENGTH                              0x1
6156:          #define _CM1CON_EVPOL11_MASK                                0x10
6157:          
6158:          // Register: PIE4
6159:          extern volatile unsigned char           PIE4                @ 0xF7A;
6160:          #ifndef _LIB_BUILD
6161:          asm("PIE4 equ 0F7Ah");
6162:          #endif
6163:          // bitfield definitions
6164:          typedef union {
6165:              struct {
6166:                  unsigned CCP3IE                 :1;
6167:                  unsigned CCP4IE                 :1;
6168:                  unsigned CCP5IE                 :1;
6169:              };
6170:          } PIE4bits_t;
6171:          extern volatile PIE4bits_t PIE4bits @ 0xF7A;
6172:          // bitfield macros
6173:          #define _PIE4_CCP3IE_POSN                                   0x0
6174:          #define _PIE4_CCP3IE_POSITION                               0x0
6175:          #define _PIE4_CCP3IE_SIZE                                   0x1
6176:          #define _PIE4_CCP3IE_LENGTH                                 0x1
6177:          #define _PIE4_CCP3IE_MASK                                   0x1
6178:          #define _PIE4_CCP4IE_POSN                                   0x1
6179:          #define _PIE4_CCP4IE_POSITION                               0x1
6180:          #define _PIE4_CCP4IE_SIZE                                   0x1
6181:          #define _PIE4_CCP4IE_LENGTH                                 0x1
6182:          #define _PIE4_CCP4IE_MASK                                   0x2
6183:          #define _PIE4_CCP5IE_POSN                                   0x2
6184:          #define _PIE4_CCP5IE_POSITION                               0x2
6185:          #define _PIE4_CCP5IE_SIZE                                   0x1
6186:          #define _PIE4_CCP5IE_LENGTH                                 0x1
6187:          #define _PIE4_CCP5IE_MASK                                   0x4
6188:          
6189:          // Register: PIR4
6190:          extern volatile unsigned char           PIR4                @ 0xF7B;
6191:          #ifndef _LIB_BUILD
6192:          asm("PIR4 equ 0F7Bh");
6193:          #endif
6194:          // bitfield definitions
6195:          typedef union {
6196:              struct {
6197:                  unsigned CCP3IF                 :1;
6198:                  unsigned CCP4IF                 :1;
6199:                  unsigned CCP5IF                 :1;
6200:              };
6201:          } PIR4bits_t;
6202:          extern volatile PIR4bits_t PIR4bits @ 0xF7B;
6203:          // bitfield macros
6204:          #define _PIR4_CCP3IF_POSN                                   0x0
6205:          #define _PIR4_CCP3IF_POSITION                               0x0
6206:          #define _PIR4_CCP3IF_SIZE                                   0x1
6207:          #define _PIR4_CCP3IF_LENGTH                                 0x1
6208:          #define _PIR4_CCP3IF_MASK                                   0x1
6209:          #define _PIR4_CCP4IF_POSN                                   0x1
6210:          #define _PIR4_CCP4IF_POSITION                               0x1
6211:          #define _PIR4_CCP4IF_SIZE                                   0x1
6212:          #define _PIR4_CCP4IF_LENGTH                                 0x1
6213:          #define _PIR4_CCP4IF_MASK                                   0x2
6214:          #define _PIR4_CCP5IF_POSN                                   0x2
6215:          #define _PIR4_CCP5IF_POSITION                               0x2
6216:          #define _PIR4_CCP5IF_SIZE                                   0x1
6217:          #define _PIR4_CCP5IF_LENGTH                                 0x1
6218:          #define _PIR4_CCP5IF_MASK                                   0x4
6219:          
6220:          // Register: IPR4
6221:          extern volatile unsigned char           IPR4                @ 0xF7C;
6222:          #ifndef _LIB_BUILD
6223:          asm("IPR4 equ 0F7Ch");
6224:          #endif
6225:          // bitfield definitions
6226:          typedef union {
6227:              struct {
6228:                  unsigned CCP3IP                 :1;
6229:                  unsigned CCP4IP                 :1;
6230:                  unsigned CCP5IP                 :1;
6231:              };
6232:              struct {
6233:                  unsigned CCIP3IP                :1;
6234:              };
6235:          } IPR4bits_t;
6236:          extern volatile IPR4bits_t IPR4bits @ 0xF7C;
6237:          // bitfield macros
6238:          #define _IPR4_CCP3IP_POSN                                   0x0
6239:          #define _IPR4_CCP3IP_POSITION                               0x0
6240:          #define _IPR4_CCP3IP_SIZE                                   0x1
6241:          #define _IPR4_CCP3IP_LENGTH                                 0x1
6242:          #define _IPR4_CCP3IP_MASK                                   0x1
6243:          #define _IPR4_CCP4IP_POSN                                   0x1
6244:          #define _IPR4_CCP4IP_POSITION                               0x1
6245:          #define _IPR4_CCP4IP_SIZE                                   0x1
6246:          #define _IPR4_CCP4IP_LENGTH                                 0x1
6247:          #define _IPR4_CCP4IP_MASK                                   0x2
6248:          #define _IPR4_CCP5IP_POSN                                   0x2
6249:          #define _IPR4_CCP5IP_POSITION                               0x2
6250:          #define _IPR4_CCP5IP_SIZE                                   0x1
6251:          #define _IPR4_CCP5IP_LENGTH                                 0x1
6252:          #define _IPR4_CCP5IP_MASK                                   0x4
6253:          #define _IPR4_CCIP3IP_POSN                                  0x0
6254:          #define _IPR4_CCIP3IP_POSITION                              0x0
6255:          #define _IPR4_CCIP3IP_SIZE                                  0x1
6256:          #define _IPR4_CCIP3IP_LENGTH                                0x1
6257:          #define _IPR4_CCIP3IP_MASK                                  0x1
6258:          
6259:          // Register: PIE5
6260:          extern volatile unsigned char           PIE5                @ 0xF7D;
6261:          #ifndef _LIB_BUILD
6262:          asm("PIE5 equ 0F7Dh");
6263:          #endif
6264:          // bitfield definitions
6265:          typedef union {
6266:              struct {
6267:                  unsigned TMR4IE                 :1;
6268:                  unsigned TMR5IE                 :1;
6269:                  unsigned TMR6IE                 :1;
6270:              };
6271:          } PIE5bits_t;
6272:          extern volatile PIE5bits_t PIE5bits @ 0xF7D;
6273:          // bitfield macros
6274:          #define _PIE5_TMR4IE_POSN                                   0x0
6275:          #define _PIE5_TMR4IE_POSITION                               0x0
6276:          #define _PIE5_TMR4IE_SIZE                                   0x1
6277:          #define _PIE5_TMR4IE_LENGTH                                 0x1
6278:          #define _PIE5_TMR4IE_MASK                                   0x1
6279:          #define _PIE5_TMR5IE_POSN                                   0x1
6280:          #define _PIE5_TMR5IE_POSITION                               0x1
6281:          #define _PIE5_TMR5IE_SIZE                                   0x1
6282:          #define _PIE5_TMR5IE_LENGTH                                 0x1
6283:          #define _PIE5_TMR5IE_MASK                                   0x2
6284:          #define _PIE5_TMR6IE_POSN                                   0x2
6285:          #define _PIE5_TMR6IE_POSITION                               0x2
6286:          #define _PIE5_TMR6IE_SIZE                                   0x1
6287:          #define _PIE5_TMR6IE_LENGTH                                 0x1
6288:          #define _PIE5_TMR6IE_MASK                                   0x4
6289:          
6290:          // Register: PIR5
6291:          extern volatile unsigned char           PIR5                @ 0xF7E;
6292:          #ifndef _LIB_BUILD
6293:          asm("PIR5 equ 0F7Eh");
6294:          #endif
6295:          // bitfield definitions
6296:          typedef union {
6297:              struct {
6298:                  unsigned TMR4IF                 :1;
6299:                  unsigned TMR5IF                 :1;
6300:                  unsigned TMR6IF                 :1;
6301:              };
6302:          } PIR5bits_t;
6303:          extern volatile PIR5bits_t PIR5bits @ 0xF7E;
6304:          // bitfield macros
6305:          #define _PIR5_TMR4IF_POSN                                   0x0
6306:          #define _PIR5_TMR4IF_POSITION                               0x0
6307:          #define _PIR5_TMR4IF_SIZE                                   0x1
6308:          #define _PIR5_TMR4IF_LENGTH                                 0x1
6309:          #define _PIR5_TMR4IF_MASK                                   0x1
6310:          #define _PIR5_TMR5IF_POSN                                   0x1
6311:          #define _PIR5_TMR5IF_POSITION                               0x1
6312:          #define _PIR5_TMR5IF_SIZE                                   0x1
6313:          #define _PIR5_TMR5IF_LENGTH                                 0x1
6314:          #define _PIR5_TMR5IF_MASK                                   0x2
6315:          #define _PIR5_TMR6IF_POSN                                   0x2
6316:          #define _PIR5_TMR6IF_POSITION                               0x2
6317:          #define _PIR5_TMR6IF_SIZE                                   0x1
6318:          #define _PIR5_TMR6IF_LENGTH                                 0x1
6319:          #define _PIR5_TMR6IF_MASK                                   0x4
6320:          
6321:          // Register: IPR5
6322:          extern volatile unsigned char           IPR5                @ 0xF7F;
6323:          #ifndef _LIB_BUILD
6324:          asm("IPR5 equ 0F7Fh");
6325:          #endif
6326:          // bitfield definitions
6327:          typedef union {
6328:              struct {
6329:                  unsigned TMR4IP                 :1;
6330:                  unsigned TMR5IP                 :1;
6331:                  unsigned TMR6IP                 :1;
6332:              };
6333:              struct {
6334:                  unsigned CCH05                  :1;
6335:              };
6336:              struct {
6337:                  unsigned                        :1;
6338:                  unsigned CCH15                  :1;
6339:              };
6340:          } IPR5bits_t;
6341:          extern volatile IPR5bits_t IPR5bits @ 0xF7F;
6342:          // bitfield macros
6343:          #define _IPR5_TMR4IP_POSN                                   0x0
6344:          #define _IPR5_TMR4IP_POSITION                               0x0
6345:          #define _IPR5_TMR4IP_SIZE                                   0x1
6346:          #define _IPR5_TMR4IP_LENGTH                                 0x1
6347:          #define _IPR5_TMR4IP_MASK                                   0x1
6348:          #define _IPR5_TMR5IP_POSN                                   0x1
6349:          #define _IPR5_TMR5IP_POSITION                               0x1
6350:          #define _IPR5_TMR5IP_SIZE                                   0x1
6351:          #define _IPR5_TMR5IP_LENGTH                                 0x1
6352:          #define _IPR5_TMR5IP_MASK                                   0x2
6353:          #define _IPR5_TMR6IP_POSN                                   0x2
6354:          #define _IPR5_TMR6IP_POSITION                               0x2
6355:          #define _IPR5_TMR6IP_SIZE                                   0x1
6356:          #define _IPR5_TMR6IP_LENGTH                                 0x1
6357:          #define _IPR5_TMR6IP_MASK                                   0x4
6358:          #define _IPR5_CCH05_POSN                                    0x0
6359:          #define _IPR5_CCH05_POSITION                                0x0
6360:          #define _IPR5_CCH05_SIZE                                    0x1
6361:          #define _IPR5_CCH05_LENGTH                                  0x1
6362:          #define _IPR5_CCH05_MASK                                    0x1
6363:          #define _IPR5_CCH15_POSN                                    0x1
6364:          #define _IPR5_CCH15_POSITION                                0x1
6365:          #define _IPR5_CCH15_SIZE                                    0x1
6366:          #define _IPR5_CCH15_LENGTH                                  0x1
6367:          #define _IPR5_CCH15_MASK                                    0x2
6368:          
6369:          // Register: PORTA
6370:          extern volatile unsigned char           PORTA               @ 0xF80;
6371:          #ifndef _LIB_BUILD
6372:          asm("PORTA equ 0F80h");
6373:          #endif
6374:          // bitfield definitions
6375:          typedef union {
6376:              struct {
6377:                  unsigned RA0                    :1;
6378:                  unsigned RA1                    :1;
6379:                  unsigned RA2                    :1;
6380:                  unsigned RA3                    :1;
6381:                  unsigned RA4                    :1;
6382:                  unsigned RA5                    :1;
6383:                  unsigned RA6                    :1;
6384:                  unsigned RA7                    :1;
6385:              };
6386:              struct {
6387:                  unsigned AN0                    :1;
6388:                  unsigned AN1                    :1;
6389:                  unsigned AN2                    :1;
6390:                  unsigned AN3                    :1;
6391:                  unsigned                        :1;
6392:                  unsigned AN4                    :1;
6393:              };
6394:              struct {
6395:                  unsigned C12IN0M                :1;
6396:                  unsigned C12IN1M                :1;
6397:                  unsigned C2INP                  :1;
6398:                  unsigned C1INP                  :1;
6399:                  unsigned C1OUT                  :1;
6400:                  unsigned C2OUT                  :1;
6401:              };
6402:              struct {
6403:                  unsigned C12IN0N                :1;
6404:                  unsigned C12IN1N                :1;
6405:                  unsigned VREFM                  :1;
6406:                  unsigned VREFP                  :1;
6407:                  unsigned T0CKI                  :1;
6408:                  unsigned SS                     :1;
6409:              };
6410:              struct {
6411:                  unsigned                        :5;
6412:                  unsigned NOT_SS                 :1;
6413:              };
6414:              struct {
6415:                  unsigned                        :2;
6416:                  unsigned VREFN                  :1;
6417:                  unsigned                        :1;
6418:                  unsigned SRQ                    :1;
6419:                  unsigned nSS                    :1;
6420:              };
6421:              struct {
6422:                  unsigned                        :2;
6423:                  unsigned CVREF                  :1;
6424:                  unsigned                        :2;
6425:                  unsigned LVDIN                  :1;
6426:              };
6427:              struct {
6428:                  unsigned                        :2;
6429:                  unsigned DACOUT                 :1;
6430:                  unsigned                        :2;
6431:                  unsigned HLVDIN                 :1;
6432:              };
6433:              struct {
6434:                  unsigned                        :5;
6435:                  unsigned SS1                    :1;
6436:              };
6437:              struct {
6438:                  unsigned                        :5;
6439:                  unsigned NOT_SS1                :1;
6440:              };
6441:              struct {
6442:                  unsigned                        :5;
6443:                  unsigned nSS1                   :1;
6444:              };
6445:              struct {
6446:                  unsigned                        :5;
6447:                  unsigned SRNQ                   :1;
6448:              };
6449:              struct {
6450:                  unsigned                        :7;
6451:                  unsigned RJPU                   :1;
6452:              };
6453:              struct {
6454:                  unsigned ULPWUIN                :1;
6455:              };
6456:          } PORTAbits_t;
6457:          extern volatile PORTAbits_t PORTAbits @ 0xF80;
6458:          // bitfield macros
6459:          #define _PORTA_RA0_POSN                                     0x0
6460:          #define _PORTA_RA0_POSITION                                 0x0
6461:          #define _PORTA_RA0_SIZE                                     0x1
6462:          #define _PORTA_RA0_LENGTH                                   0x1
6463:          #define _PORTA_RA0_MASK                                     0x1
6464:          #define _PORTA_RA1_POSN                                     0x1
6465:          #define _PORTA_RA1_POSITION                                 0x1
6466:          #define _PORTA_RA1_SIZE                                     0x1
6467:          #define _PORTA_RA1_LENGTH                                   0x1
6468:          #define _PORTA_RA1_MASK                                     0x2
6469:          #define _PORTA_RA2_POSN                                     0x2
6470:          #define _PORTA_RA2_POSITION                                 0x2
6471:          #define _PORTA_RA2_SIZE                                     0x1
6472:          #define _PORTA_RA2_LENGTH                                   0x1
6473:          #define _PORTA_RA2_MASK                                     0x4
6474:          #define _PORTA_RA3_POSN                                     0x3
6475:          #define _PORTA_RA3_POSITION                                 0x3
6476:          #define _PORTA_RA3_SIZE                                     0x1
6477:          #define _PORTA_RA3_LENGTH                                   0x1
6478:          #define _PORTA_RA3_MASK                                     0x8
6479:          #define _PORTA_RA4_POSN                                     0x4
6480:          #define _PORTA_RA4_POSITION                                 0x4
6481:          #define _PORTA_RA4_SIZE                                     0x1
6482:          #define _PORTA_RA4_LENGTH                                   0x1
6483:          #define _PORTA_RA4_MASK                                     0x10
6484:          #define _PORTA_RA5_POSN                                     0x5
6485:          #define _PORTA_RA5_POSITION                                 0x5
6486:          #define _PORTA_RA5_SIZE                                     0x1
6487:          #define _PORTA_RA5_LENGTH                                   0x1
6488:          #define _PORTA_RA5_MASK                                     0x20
6489:          #define _PORTA_RA6_POSN                                     0x6
6490:          #define _PORTA_RA6_POSITION                                 0x6
6491:          #define _PORTA_RA6_SIZE                                     0x1
6492:          #define _PORTA_RA6_LENGTH                                   0x1
6493:          #define _PORTA_RA6_MASK                                     0x40
6494:          #define _PORTA_RA7_POSN                                     0x7
6495:          #define _PORTA_RA7_POSITION                                 0x7
6496:          #define _PORTA_RA7_SIZE                                     0x1
6497:          #define _PORTA_RA7_LENGTH                                   0x1
6498:          #define _PORTA_RA7_MASK                                     0x80
6499:          #define _PORTA_AN0_POSN                                     0x0
6500:          #define _PORTA_AN0_POSITION                                 0x0
6501:          #define _PORTA_AN0_SIZE                                     0x1
6502:          #define _PORTA_AN0_LENGTH                                   0x1
6503:          #define _PORTA_AN0_MASK                                     0x1
6504:          #define _PORTA_AN1_POSN                                     0x1
6505:          #define _PORTA_AN1_POSITION                                 0x1
6506:          #define _PORTA_AN1_SIZE                                     0x1
6507:          #define _PORTA_AN1_LENGTH                                   0x1
6508:          #define _PORTA_AN1_MASK                                     0x2
6509:          #define _PORTA_AN2_POSN                                     0x2
6510:          #define _PORTA_AN2_POSITION                                 0x2
6511:          #define _PORTA_AN2_SIZE                                     0x1
6512:          #define _PORTA_AN2_LENGTH                                   0x1
6513:          #define _PORTA_AN2_MASK                                     0x4
6514:          #define _PORTA_AN3_POSN                                     0x3
6515:          #define _PORTA_AN3_POSITION                                 0x3
6516:          #define _PORTA_AN3_SIZE                                     0x1
6517:          #define _PORTA_AN3_LENGTH                                   0x1
6518:          #define _PORTA_AN3_MASK                                     0x8
6519:          #define _PORTA_AN4_POSN                                     0x5
6520:          #define _PORTA_AN4_POSITION                                 0x5
6521:          #define _PORTA_AN4_SIZE                                     0x1
6522:          #define _PORTA_AN4_LENGTH                                   0x1
6523:          #define _PORTA_AN4_MASK                                     0x20
6524:          #define _PORTA_C12IN0M_POSN                                 0x0
6525:          #define _PORTA_C12IN0M_POSITION                             0x0
6526:          #define _PORTA_C12IN0M_SIZE                                 0x1
6527:          #define _PORTA_C12IN0M_LENGTH                               0x1
6528:          #define _PORTA_C12IN0M_MASK                                 0x1
6529:          #define _PORTA_C12IN1M_POSN                                 0x1
6530:          #define _PORTA_C12IN1M_POSITION                             0x1
6531:          #define _PORTA_C12IN1M_SIZE                                 0x1
6532:          #define _PORTA_C12IN1M_LENGTH                               0x1
6533:          #define _PORTA_C12IN1M_MASK                                 0x2
6534:          #define _PORTA_C2INP_POSN                                   0x2
6535:          #define _PORTA_C2INP_POSITION                               0x2
6536:          #define _PORTA_C2INP_SIZE                                   0x1
6537:          #define _PORTA_C2INP_LENGTH                                 0x1
6538:          #define _PORTA_C2INP_MASK                                   0x4
6539:          #define _PORTA_C1INP_POSN                                   0x3
6540:          #define _PORTA_C1INP_POSITION                               0x3
6541:          #define _PORTA_C1INP_SIZE                                   0x1
6542:          #define _PORTA_C1INP_LENGTH                                 0x1
6543:          #define _PORTA_C1INP_MASK                                   0x8
6544:          #define _PORTA_C1OUT_POSN                                   0x4
6545:          #define _PORTA_C1OUT_POSITION                               0x4
6546:          #define _PORTA_C1OUT_SIZE                                   0x1
6547:          #define _PORTA_C1OUT_LENGTH                                 0x1
6548:          #define _PORTA_C1OUT_MASK                                   0x10
6549:          #define _PORTA_C2OUT_POSN                                   0x5
6550:          #define _PORTA_C2OUT_POSITION                               0x5
6551:          #define _PORTA_C2OUT_SIZE                                   0x1
6552:          #define _PORTA_C2OUT_LENGTH                                 0x1
6553:          #define _PORTA_C2OUT_MASK                                   0x20
6554:          #define _PORTA_C12IN0N_POSN                                 0x0
6555:          #define _PORTA_C12IN0N_POSITION                             0x0
6556:          #define _PORTA_C12IN0N_SIZE                                 0x1
6557:          #define _PORTA_C12IN0N_LENGTH                               0x1
6558:          #define _PORTA_C12IN0N_MASK                                 0x1
6559:          #define _PORTA_C12IN1N_POSN                                 0x1
6560:          #define _PORTA_C12IN1N_POSITION                             0x1
6561:          #define _PORTA_C12IN1N_SIZE                                 0x1
6562:          #define _PORTA_C12IN1N_LENGTH                               0x1
6563:          #define _PORTA_C12IN1N_MASK                                 0x2
6564:          #define _PORTA_VREFM_POSN                                   0x2
6565:          #define _PORTA_VREFM_POSITION                               0x2
6566:          #define _PORTA_VREFM_SIZE                                   0x1
6567:          #define _PORTA_VREFM_LENGTH                                 0x1
6568:          #define _PORTA_VREFM_MASK                                   0x4
6569:          #define _PORTA_VREFP_POSN                                   0x3
6570:          #define _PORTA_VREFP_POSITION                               0x3
6571:          #define _PORTA_VREFP_SIZE                                   0x1
6572:          #define _PORTA_VREFP_LENGTH                                 0x1
6573:          #define _PORTA_VREFP_MASK                                   0x8
6574:          #define _PORTA_T0CKI_POSN                                   0x4
6575:          #define _PORTA_T0CKI_POSITION                               0x4
6576:          #define _PORTA_T0CKI_SIZE                                   0x1
6577:          #define _PORTA_T0CKI_LENGTH                                 0x1
6578:          #define _PORTA_T0CKI_MASK                                   0x10
6579:          #define _PORTA_SS_POSN                                      0x5
6580:          #define _PORTA_SS_POSITION                                  0x5
6581:          #define _PORTA_SS_SIZE                                      0x1
6582:          #define _PORTA_SS_LENGTH                                    0x1
6583:          #define _PORTA_SS_MASK                                      0x20
6584:          #define _PORTA_NOT_SS_POSN                                  0x5
6585:          #define _PORTA_NOT_SS_POSITION                              0x5
6586:          #define _PORTA_NOT_SS_SIZE                                  0x1
6587:          #define _PORTA_NOT_SS_LENGTH                                0x1
6588:          #define _PORTA_NOT_SS_MASK                                  0x20
6589:          #define _PORTA_VREFN_POSN                                   0x2
6590:          #define _PORTA_VREFN_POSITION                               0x2
6591:          #define _PORTA_VREFN_SIZE                                   0x1
6592:          #define _PORTA_VREFN_LENGTH                                 0x1
6593:          #define _PORTA_VREFN_MASK                                   0x4
6594:          #define _PORTA_SRQ_POSN                                     0x4
6595:          #define _PORTA_SRQ_POSITION                                 0x4
6596:          #define _PORTA_SRQ_SIZE                                     0x1
6597:          #define _PORTA_SRQ_LENGTH                                   0x1
6598:          #define _PORTA_SRQ_MASK                                     0x10
6599:          #define _PORTA_nSS_POSN                                     0x5
6600:          #define _PORTA_nSS_POSITION                                 0x5
6601:          #define _PORTA_nSS_SIZE                                     0x1
6602:          #define _PORTA_nSS_LENGTH                                   0x1
6603:          #define _PORTA_nSS_MASK                                     0x20
6604:          #define _PORTA_CVREF_POSN                                   0x2
6605:          #define _PORTA_CVREF_POSITION                               0x2
6606:          #define _PORTA_CVREF_SIZE                                   0x1
6607:          #define _PORTA_CVREF_LENGTH                                 0x1
6608:          #define _PORTA_CVREF_MASK                                   0x4
6609:          #define _PORTA_LVDIN_POSN                                   0x5
6610:          #define _PORTA_LVDIN_POSITION                               0x5
6611:          #define _PORTA_LVDIN_SIZE                                   0x1
6612:          #define _PORTA_LVDIN_LENGTH                                 0x1
6613:          #define _PORTA_LVDIN_MASK                                   0x20
6614:          #define _PORTA_DACOUT_POSN                                  0x2
6615:          #define _PORTA_DACOUT_POSITION                              0x2
6616:          #define _PORTA_DACOUT_SIZE                                  0x1
6617:          #define _PORTA_DACOUT_LENGTH                                0x1
6618:          #define _PORTA_DACOUT_MASK                                  0x4
6619:          #define _PORTA_HLVDIN_POSN                                  0x5
6620:          #define _PORTA_HLVDIN_POSITION                              0x5
6621:          #define _PORTA_HLVDIN_SIZE                                  0x1
6622:          #define _PORTA_HLVDIN_LENGTH                                0x1
6623:          #define _PORTA_HLVDIN_MASK                                  0x20
6624:          #define _PORTA_SS1_POSN                                     0x5
6625:          #define _PORTA_SS1_POSITION                                 0x5
6626:          #define _PORTA_SS1_SIZE                                     0x1
6627:          #define _PORTA_SS1_LENGTH                                   0x1
6628:          #define _PORTA_SS1_MASK                                     0x20
6629:          #define _PORTA_NOT_SS1_POSN                                 0x5
6630:          #define _PORTA_NOT_SS1_POSITION                             0x5
6631:          #define _PORTA_NOT_SS1_SIZE                                 0x1
6632:          #define _PORTA_NOT_SS1_LENGTH                               0x1
6633:          #define _PORTA_NOT_SS1_MASK                                 0x20
6634:          #define _PORTA_nSS1_POSN                                    0x5
6635:          #define _PORTA_nSS1_POSITION                                0x5
6636:          #define _PORTA_nSS1_SIZE                                    0x1
6637:          #define _PORTA_nSS1_LENGTH                                  0x1
6638:          #define _PORTA_nSS1_MASK                                    0x20
6639:          #define _PORTA_SRNQ_POSN                                    0x5
6640:          #define _PORTA_SRNQ_POSITION                                0x5
6641:          #define _PORTA_SRNQ_SIZE                                    0x1
6642:          #define _PORTA_SRNQ_LENGTH                                  0x1
6643:          #define _PORTA_SRNQ_MASK                                    0x20
6644:          #define _PORTA_RJPU_POSN                                    0x7
6645:          #define _PORTA_RJPU_POSITION                                0x7
6646:          #define _PORTA_RJPU_SIZE                                    0x1
6647:          #define _PORTA_RJPU_LENGTH                                  0x1
6648:          #define _PORTA_RJPU_MASK                                    0x80
6649:          #define _PORTA_ULPWUIN_POSN                                 0x0
6650:          #define _PORTA_ULPWUIN_POSITION                             0x0
6651:          #define _PORTA_ULPWUIN_SIZE                                 0x1
6652:          #define _PORTA_ULPWUIN_LENGTH                               0x1
6653:          #define _PORTA_ULPWUIN_MASK                                 0x1
6654:          
6655:          // Register: PORTB
6656:          extern volatile unsigned char           PORTB               @ 0xF81;
6657:          #ifndef _LIB_BUILD
6658:          asm("PORTB equ 0F81h");
6659:          #endif
6660:          // bitfield definitions
6661:          typedef union {
6662:              struct {
6663:                  unsigned RB0                    :1;
6664:                  unsigned RB1                    :1;
6665:                  unsigned RB2                    :1;
6666:                  unsigned RB3                    :1;
6667:                  unsigned RB4                    :1;
6668:                  unsigned RB5                    :1;
6669:                  unsigned RB6                    :1;
6670:                  unsigned RB7                    :1;
6671:              };
6672:              struct {
6673:                  unsigned INT0                   :1;
6674:                  unsigned INT1                   :1;
6675:                  unsigned INT2                   :1;
6676:                  unsigned CCP2                   :1;
6677:                  unsigned KBI0                   :1;
6678:                  unsigned KBI1                   :1;
6679:                  unsigned KBI2                   :1;
6680:                  unsigned KBI3                   :1;
6681:              };
6682:              struct {
6683:                  unsigned AN12                   :1;
6684:                  unsigned AN10                   :1;
6685:                  unsigned AN8                    :1;
6686:                  unsigned AN9                    :1;
6687:                  unsigned AN11                   :1;
6688:                  unsigned AN13                   :1;
6689:                  unsigned PGC                    :1;
6690:                  unsigned PGD                    :1;
6691:              };
6692:              struct {
6693:                  unsigned FLT0                   :1;
6694:                  unsigned C12IN3M                :1;
6695:                  unsigned                        :1;
6696:                  unsigned C12IN2M                :1;
6697:                  unsigned T5G                    :1;
6698:                  unsigned T1G                    :1;
6699:              };
6700:              struct {
6701:                  unsigned SRI                    :1;
6702:                  unsigned C12IN3N                :1;
6703:                  unsigned                        :1;
6704:                  unsigned C12IN2N                :1;
6705:                  unsigned                        :1;
6706:                  unsigned CCP3                   :1;
6707:              };
6708:              struct {
6709:                  unsigned                        :2;
6710:                  unsigned CTED1                  :1;
6711:                  unsigned CTED2                  :1;
6712:                  unsigned                        :1;
6713:                  unsigned T3CKI                  :1;
6714:              };
6715:              struct {
6716:                  unsigned                        :3;
6717:                  unsigned P2A                    :1;
6718:                  unsigned                        :1;
6719:                  unsigned P3A                    :1;
6720:              };
6721:              struct {
6722:                  unsigned                        :3;
6723:                  unsigned CCP2_PA2               :1;
6724:              };
6725:          } PORTBbits_t;
6726:          extern volatile PORTBbits_t PORTBbits @ 0xF81;
6727:          // bitfield macros
6728:          #define _PORTB_RB0_POSN                                     0x0
6729:          #define _PORTB_RB0_POSITION                                 0x0
6730:          #define _PORTB_RB0_SIZE                                     0x1
6731:          #define _PORTB_RB0_LENGTH                                   0x1
6732:          #define _PORTB_RB0_MASK                                     0x1
6733:          #define _PORTB_RB1_POSN                                     0x1
6734:          #define _PORTB_RB1_POSITION                                 0x1
6735:          #define _PORTB_RB1_SIZE                                     0x1
6736:          #define _PORTB_RB1_LENGTH                                   0x1
6737:          #define _PORTB_RB1_MASK                                     0x2
6738:          #define _PORTB_RB2_POSN                                     0x2
6739:          #define _PORTB_RB2_POSITION                                 0x2
6740:          #define _PORTB_RB2_SIZE                                     0x1
6741:          #define _PORTB_RB2_LENGTH                                   0x1
6742:          #define _PORTB_RB2_MASK                                     0x4
6743:          #define _PORTB_RB3_POSN                                     0x3
6744:          #define _PORTB_RB3_POSITION                                 0x3
6745:          #define _PORTB_RB3_SIZE                                     0x1
6746:          #define _PORTB_RB3_LENGTH                                   0x1
6747:          #define _PORTB_RB3_MASK                                     0x8
6748:          #define _PORTB_RB4_POSN                                     0x4
6749:          #define _PORTB_RB4_POSITION                                 0x4
6750:          #define _PORTB_RB4_SIZE                                     0x1
6751:          #define _PORTB_RB4_LENGTH                                   0x1
6752:          #define _PORTB_RB4_MASK                                     0x10
6753:          #define _PORTB_RB5_POSN                                     0x5
6754:          #define _PORTB_RB5_POSITION                                 0x5
6755:          #define _PORTB_RB5_SIZE                                     0x1
6756:          #define _PORTB_RB5_LENGTH                                   0x1
6757:          #define _PORTB_RB5_MASK                                     0x20
6758:          #define _PORTB_RB6_POSN                                     0x6
6759:          #define _PORTB_RB6_POSITION                                 0x6
6760:          #define _PORTB_RB6_SIZE                                     0x1
6761:          #define _PORTB_RB6_LENGTH                                   0x1
6762:          #define _PORTB_RB6_MASK                                     0x40
6763:          #define _PORTB_RB7_POSN                                     0x7
6764:          #define _PORTB_RB7_POSITION                                 0x7
6765:          #define _PORTB_RB7_SIZE                                     0x1
6766:          #define _PORTB_RB7_LENGTH                                   0x1
6767:          #define _PORTB_RB7_MASK                                     0x80
6768:          #define _PORTB_INT0_POSN                                    0x0
6769:          #define _PORTB_INT0_POSITION                                0x0
6770:          #define _PORTB_INT0_SIZE                                    0x1
6771:          #define _PORTB_INT0_LENGTH                                  0x1
6772:          #define _PORTB_INT0_MASK                                    0x1
6773:          #define _PORTB_INT1_POSN                                    0x1
6774:          #define _PORTB_INT1_POSITION                                0x1
6775:          #define _PORTB_INT1_SIZE                                    0x1
6776:          #define _PORTB_INT1_LENGTH                                  0x1
6777:          #define _PORTB_INT1_MASK                                    0x2
6778:          #define _PORTB_INT2_POSN                                    0x2
6779:          #define _PORTB_INT2_POSITION                                0x2
6780:          #define _PORTB_INT2_SIZE                                    0x1
6781:          #define _PORTB_INT2_LENGTH                                  0x1
6782:          #define _PORTB_INT2_MASK                                    0x4
6783:          #define _PORTB_CCP2_POSN                                    0x3
6784:          #define _PORTB_CCP2_POSITION                                0x3
6785:          #define _PORTB_CCP2_SIZE                                    0x1
6786:          #define _PORTB_CCP2_LENGTH                                  0x1
6787:          #define _PORTB_CCP2_MASK                                    0x8
6788:          #define _PORTB_KBI0_POSN                                    0x4
6789:          #define _PORTB_KBI0_POSITION                                0x4
6790:          #define _PORTB_KBI0_SIZE                                    0x1
6791:          #define _PORTB_KBI0_LENGTH                                  0x1
6792:          #define _PORTB_KBI0_MASK                                    0x10
6793:          #define _PORTB_KBI1_POSN                                    0x5
6794:          #define _PORTB_KBI1_POSITION                                0x5
6795:          #define _PORTB_KBI1_SIZE                                    0x1
6796:          #define _PORTB_KBI1_LENGTH                                  0x1
6797:          #define _PORTB_KBI1_MASK                                    0x20
6798:          #define _PORTB_KBI2_POSN                                    0x6
6799:          #define _PORTB_KBI2_POSITION                                0x6
6800:          #define _PORTB_KBI2_SIZE                                    0x1
6801:          #define _PORTB_KBI2_LENGTH                                  0x1
6802:          #define _PORTB_KBI2_MASK                                    0x40
6803:          #define _PORTB_KBI3_POSN                                    0x7
6804:          #define _PORTB_KBI3_POSITION                                0x7
6805:          #define _PORTB_KBI3_SIZE                                    0x1
6806:          #define _PORTB_KBI3_LENGTH                                  0x1
6807:          #define _PORTB_KBI3_MASK                                    0x80
6808:          #define _PORTB_AN12_POSN                                    0x0
6809:          #define _PORTB_AN12_POSITION                                0x0
6810:          #define _PORTB_AN12_SIZE                                    0x1
6811:          #define _PORTB_AN12_LENGTH                                  0x1
6812:          #define _PORTB_AN12_MASK                                    0x1
6813:          #define _PORTB_AN10_POSN                                    0x1
6814:          #define _PORTB_AN10_POSITION                                0x1
6815:          #define _PORTB_AN10_SIZE                                    0x1
6816:          #define _PORTB_AN10_LENGTH                                  0x1
6817:          #define _PORTB_AN10_MASK                                    0x2
6818:          #define _PORTB_AN8_POSN                                     0x2
6819:          #define _PORTB_AN8_POSITION                                 0x2
6820:          #define _PORTB_AN8_SIZE                                     0x1
6821:          #define _PORTB_AN8_LENGTH                                   0x1
6822:          #define _PORTB_AN8_MASK                                     0x4
6823:          #define _PORTB_AN9_POSN                                     0x3
6824:          #define _PORTB_AN9_POSITION                                 0x3
6825:          #define _PORTB_AN9_SIZE                                     0x1
6826:          #define _PORTB_AN9_LENGTH                                   0x1
6827:          #define _PORTB_AN9_MASK                                     0x8
6828:          #define _PORTB_AN11_POSN                                    0x4
6829:          #define _PORTB_AN11_POSITION                                0x4
6830:          #define _PORTB_AN11_SIZE                                    0x1
6831:          #define _PORTB_AN11_LENGTH                                  0x1
6832:          #define _PORTB_AN11_MASK                                    0x10
6833:          #define _PORTB_AN13_POSN                                    0x5
6834:          #define _PORTB_AN13_POSITION                                0x5
6835:          #define _PORTB_AN13_SIZE                                    0x1
6836:          #define _PORTB_AN13_LENGTH                                  0x1
6837:          #define _PORTB_AN13_MASK                                    0x20
6838:          #define _PORTB_PGC_POSN                                     0x6
6839:          #define _PORTB_PGC_POSITION                                 0x6
6840:          #define _PORTB_PGC_SIZE                                     0x1
6841:          #define _PORTB_PGC_LENGTH                                   0x1
6842:          #define _PORTB_PGC_MASK                                     0x40
6843:          #define _PORTB_PGD_POSN                                     0x7
6844:          #define _PORTB_PGD_POSITION                                 0x7
6845:          #define _PORTB_PGD_SIZE                                     0x1
6846:          #define _PORTB_PGD_LENGTH                                   0x1
6847:          #define _PORTB_PGD_MASK                                     0x80
6848:          #define _PORTB_FLT0_POSN                                    0x0
6849:          #define _PORTB_FLT0_POSITION                                0x0
6850:          #define _PORTB_FLT0_SIZE                                    0x1
6851:          #define _PORTB_FLT0_LENGTH                                  0x1
6852:          #define _PORTB_FLT0_MASK                                    0x1
6853:          #define _PORTB_C12IN3M_POSN                                 0x1
6854:          #define _PORTB_C12IN3M_POSITION                             0x1
6855:          #define _PORTB_C12IN3M_SIZE                                 0x1
6856:          #define _PORTB_C12IN3M_LENGTH                               0x1
6857:          #define _PORTB_C12IN3M_MASK                                 0x2
6858:          #define _PORTB_C12IN2M_POSN                                 0x3
6859:          #define _PORTB_C12IN2M_POSITION                             0x3
6860:          #define _PORTB_C12IN2M_SIZE                                 0x1
6861:          #define _PORTB_C12IN2M_LENGTH                               0x1
6862:          #define _PORTB_C12IN2M_MASK                                 0x8
6863:          #define _PORTB_T5G_POSN                                     0x4
6864:          #define _PORTB_T5G_POSITION                                 0x4
6865:          #define _PORTB_T5G_SIZE                                     0x1
6866:          #define _PORTB_T5G_LENGTH                                   0x1
6867:          #define _PORTB_T5G_MASK                                     0x10
6868:          #define _PORTB_T1G_POSN                                     0x5
6869:          #define _PORTB_T1G_POSITION                                 0x5
6870:          #define _PORTB_T1G_SIZE                                     0x1
6871:          #define _PORTB_T1G_LENGTH                                   0x1
6872:          #define _PORTB_T1G_MASK                                     0x20
6873:          #define _PORTB_SRI_POSN                                     0x0
6874:          #define _PORTB_SRI_POSITION                                 0x0
6875:          #define _PORTB_SRI_SIZE                                     0x1
6876:          #define _PORTB_SRI_LENGTH                                   0x1
6877:          #define _PORTB_SRI_MASK                                     0x1
6878:          #define _PORTB_C12IN3N_POSN                                 0x1
6879:          #define _PORTB_C12IN3N_POSITION                             0x1
6880:          #define _PORTB_C12IN3N_SIZE                                 0x1
6881:          #define _PORTB_C12IN3N_LENGTH                               0x1
6882:          #define _PORTB_C12IN3N_MASK                                 0x2
6883:          #define _PORTB_C12IN2N_POSN                                 0x3
6884:          #define _PORTB_C12IN2N_POSITION                             0x3
6885:          #define _PORTB_C12IN2N_SIZE                                 0x1
6886:          #define _PORTB_C12IN2N_LENGTH                               0x1
6887:          #define _PORTB_C12IN2N_MASK                                 0x8
6888:          #define _PORTB_CCP3_POSN                                    0x5
6889:          #define _PORTB_CCP3_POSITION                                0x5
6890:          #define _PORTB_CCP3_SIZE                                    0x1
6891:          #define _PORTB_CCP3_LENGTH                                  0x1
6892:          #define _PORTB_CCP3_MASK                                    0x20
6893:          #define _PORTB_CTED1_POSN                                   0x2
6894:          #define _PORTB_CTED1_POSITION                               0x2
6895:          #define _PORTB_CTED1_SIZE                                   0x1
6896:          #define _PORTB_CTED1_LENGTH                                 0x1
6897:          #define _PORTB_CTED1_MASK                                   0x4
6898:          #define _PORTB_CTED2_POSN                                   0x3
6899:          #define _PORTB_CTED2_POSITION                               0x3
6900:          #define _PORTB_CTED2_SIZE                                   0x1
6901:          #define _PORTB_CTED2_LENGTH                                 0x1
6902:          #define _PORTB_CTED2_MASK                                   0x8
6903:          #define _PORTB_T3CKI_POSN                                   0x5
6904:          #define _PORTB_T3CKI_POSITION                               0x5
6905:          #define _PORTB_T3CKI_SIZE                                   0x1
6906:          #define _PORTB_T3CKI_LENGTH                                 0x1
6907:          #define _PORTB_T3CKI_MASK                                   0x20
6908:          #define _PORTB_P2A_POSN                                     0x3
6909:          #define _PORTB_P2A_POSITION                                 0x3
6910:          #define _PORTB_P2A_SIZE                                     0x1
6911:          #define _PORTB_P2A_LENGTH                                   0x1
6912:          #define _PORTB_P2A_MASK                                     0x8
6913:          #define _PORTB_P3A_POSN                                     0x5
6914:          #define _PORTB_P3A_POSITION                                 0x5
6915:          #define _PORTB_P3A_SIZE                                     0x1
6916:          #define _PORTB_P3A_LENGTH                                   0x1
6917:          #define _PORTB_P3A_MASK                                     0x20
6918:          #define _PORTB_CCP2_PA2_POSN                                0x3
6919:          #define _PORTB_CCP2_PA2_POSITION                            0x3
6920:          #define _PORTB_CCP2_PA2_SIZE                                0x1
6921:          #define _PORTB_CCP2_PA2_LENGTH                              0x1
6922:          #define _PORTB_CCP2_PA2_MASK                                0x8
6923:          
6924:          // Register: PORTC
6925:          extern volatile unsigned char           PORTC               @ 0xF82;
6926:          #ifndef _LIB_BUILD
6927:          asm("PORTC equ 0F82h");
6928:          #endif
6929:          // bitfield definitions
6930:          typedef union {
6931:              struct {
6932:                  unsigned RC0                    :1;
6933:                  unsigned RC1                    :1;
6934:                  unsigned RC2                    :1;
6935:                  unsigned RC3                    :1;
6936:                  unsigned RC4                    :1;
6937:                  unsigned RC5                    :1;
6938:                  unsigned RC6                    :1;
6939:                  unsigned RC7                    :1;
6940:              };
6941:              struct {
6942:                  unsigned T1OSO                  :1;
6943:                  unsigned T1OSI                  :1;
6944:                  unsigned T5CKI                  :1;
6945:                  unsigned SCK                    :1;
6946:                  unsigned SDI                    :1;
6947:                  unsigned SDO                    :1;
6948:                  unsigned TX                     :1;
6949:                  unsigned RX                     :1;
6950:              };
6951:              struct {
6952:                  unsigned P2B                    :1;
6953:                  unsigned P2A                    :1;
6954:                  unsigned P1A                    :1;
6955:                  unsigned SCL                    :1;
6956:                  unsigned SDA                    :1;
6957:                  unsigned                        :1;
6958:                  unsigned CK                     :1;
6959:                  unsigned DT                     :1;
6960:              };
6961:              struct {
6962:                  unsigned T1CKI                  :1;
6963:                  unsigned CCP2                   :1;
6964:                  unsigned CCP1                   :1;
6965:                  unsigned SCK1                   :1;
6966:                  unsigned SDI1                   :1;
6967:                  unsigned SDO1                   :1;
6968:                  unsigned TX1                    :1;
6969:                  unsigned RX1                    :1;
6970:              };
6971:              struct {
6972:                  unsigned T3CKI                  :1;
6973:                  unsigned                        :1;
6974:                  unsigned CTPLS                  :1;
6975:                  unsigned SCL1                   :1;
6976:                  unsigned SDA1                   :1;
6977:                  unsigned                        :1;
6978:                  unsigned CK1                    :1;
6979:                  unsigned DT1                    :1;
6980:              };
6981:              struct {
6982:                  unsigned T3G                    :1;
6983:                  unsigned                        :1;
6984:                  unsigned AN14                   :1;
6985:                  unsigned AN15                   :1;
6986:                  unsigned AN16                   :1;
6987:                  unsigned AN17                   :1;
6988:                  unsigned AN18                   :1;
6989:                  unsigned AN19                   :1;
6990:              };
6991:              struct {
6992:                  unsigned                        :2;
6993:                  unsigned PA1                    :1;
6994:              };
6995:              struct {
6996:                  unsigned                        :1;
6997:                  unsigned PA2                    :1;
6998:              };
6999:          } PORTCbits_t;
7000:          extern volatile PORTCbits_t PORTCbits @ 0xF82;
7001:          // bitfield macros
7002:          #define _PORTC_RC0_POSN                                     0x0
7003:          #define _PORTC_RC0_POSITION                                 0x0
7004:          #define _PORTC_RC0_SIZE                                     0x1
7005:          #define _PORTC_RC0_LENGTH                                   0x1
7006:          #define _PORTC_RC0_MASK                                     0x1
7007:          #define _PORTC_RC1_POSN                                     0x1
7008:          #define _PORTC_RC1_POSITION                                 0x1
7009:          #define _PORTC_RC1_SIZE                                     0x1
7010:          #define _PORTC_RC1_LENGTH                                   0x1
7011:          #define _PORTC_RC1_MASK                                     0x2
7012:          #define _PORTC_RC2_POSN                                     0x2
7013:          #define _PORTC_RC2_POSITION                                 0x2
7014:          #define _PORTC_RC2_SIZE                                     0x1
7015:          #define _PORTC_RC2_LENGTH                                   0x1
7016:          #define _PORTC_RC2_MASK                                     0x4
7017:          #define _PORTC_RC3_POSN                                     0x3
7018:          #define _PORTC_RC3_POSITION                                 0x3
7019:          #define _PORTC_RC3_SIZE                                     0x1
7020:          #define _PORTC_RC3_LENGTH                                   0x1
7021:          #define _PORTC_RC3_MASK                                     0x8
7022:          #define _PORTC_RC4_POSN                                     0x4
7023:          #define _PORTC_RC4_POSITION                                 0x4
7024:          #define _PORTC_RC4_SIZE                                     0x1
7025:          #define _PORTC_RC4_LENGTH                                   0x1
7026:          #define _PORTC_RC4_MASK                                     0x10
7027:          #define _PORTC_RC5_POSN                                     0x5
7028:          #define _PORTC_RC5_POSITION                                 0x5
7029:          #define _PORTC_RC5_SIZE                                     0x1
7030:          #define _PORTC_RC5_LENGTH                                   0x1
7031:          #define _PORTC_RC5_MASK                                     0x20
7032:          #define _PORTC_RC6_POSN                                     0x6
7033:          #define _PORTC_RC6_POSITION                                 0x6
7034:          #define _PORTC_RC6_SIZE                                     0x1
7035:          #define _PORTC_RC6_LENGTH                                   0x1
7036:          #define _PORTC_RC6_MASK                                     0x40
7037:          #define _PORTC_RC7_POSN                                     0x7
7038:          #define _PORTC_RC7_POSITION                                 0x7
7039:          #define _PORTC_RC7_SIZE                                     0x1
7040:          #define _PORTC_RC7_LENGTH                                   0x1
7041:          #define _PORTC_RC7_MASK                                     0x80
7042:          #define _PORTC_T1OSO_POSN                                   0x0
7043:          #define _PORTC_T1OSO_POSITION                               0x0
7044:          #define _PORTC_T1OSO_SIZE                                   0x1
7045:          #define _PORTC_T1OSO_LENGTH                                 0x1
7046:          #define _PORTC_T1OSO_MASK                                   0x1
7047:          #define _PORTC_T1OSI_POSN                                   0x1
7048:          #define _PORTC_T1OSI_POSITION                               0x1
7049:          #define _PORTC_T1OSI_SIZE                                   0x1
7050:          #define _PORTC_T1OSI_LENGTH                                 0x1
7051:          #define _PORTC_T1OSI_MASK                                   0x2
7052:          #define _PORTC_T5CKI_POSN                                   0x2
7053:          #define _PORTC_T5CKI_POSITION                               0x2
7054:          #define _PORTC_T5CKI_SIZE                                   0x1
7055:          #define _PORTC_T5CKI_LENGTH                                 0x1
7056:          #define _PORTC_T5CKI_MASK                                   0x4
7057:          #define _PORTC_SCK_POSN                                     0x3
7058:          #define _PORTC_SCK_POSITION                                 0x3
7059:          #define _PORTC_SCK_SIZE                                     0x1
7060:          #define _PORTC_SCK_LENGTH                                   0x1
7061:          #define _PORTC_SCK_MASK                                     0x8
7062:          #define _PORTC_SDI_POSN                                     0x4
7063:          #define _PORTC_SDI_POSITION                                 0x4
7064:          #define _PORTC_SDI_SIZE                                     0x1
7065:          #define _PORTC_SDI_LENGTH                                   0x1
7066:          #define _PORTC_SDI_MASK                                     0x10
7067:          #define _PORTC_SDO_POSN                                     0x5
7068:          #define _PORTC_SDO_POSITION                                 0x5
7069:          #define _PORTC_SDO_SIZE                                     0x1
7070:          #define _PORTC_SDO_LENGTH                                   0x1
7071:          #define _PORTC_SDO_MASK                                     0x20
7072:          #define _PORTC_TX_POSN                                      0x6
7073:          #define _PORTC_TX_POSITION                                  0x6
7074:          #define _PORTC_TX_SIZE                                      0x1
7075:          #define _PORTC_TX_LENGTH                                    0x1
7076:          #define _PORTC_TX_MASK                                      0x40
7077:          #define _PORTC_RX_POSN                                      0x7
7078:          #define _PORTC_RX_POSITION                                  0x7
7079:          #define _PORTC_RX_SIZE                                      0x1
7080:          #define _PORTC_RX_LENGTH                                    0x1
7081:          #define _PORTC_RX_MASK                                      0x80
7082:          #define _PORTC_P2B_POSN                                     0x0
7083:          #define _PORTC_P2B_POSITION                                 0x0
7084:          #define _PORTC_P2B_SIZE                                     0x1
7085:          #define _PORTC_P2B_LENGTH                                   0x1
7086:          #define _PORTC_P2B_MASK                                     0x1
7087:          #define _PORTC_P2A_POSN                                     0x1
7088:          #define _PORTC_P2A_POSITION                                 0x1
7089:          #define _PORTC_P2A_SIZE                                     0x1
7090:          #define _PORTC_P2A_LENGTH                                   0x1
7091:          #define _PORTC_P2A_MASK                                     0x2
7092:          #define _PORTC_P1A_POSN                                     0x2
7093:          #define _PORTC_P1A_POSITION                                 0x2
7094:          #define _PORTC_P1A_SIZE                                     0x1
7095:          #define _PORTC_P1A_LENGTH                                   0x1
7096:          #define _PORTC_P1A_MASK                                     0x4
7097:          #define _PORTC_SCL_POSN                                     0x3
7098:          #define _PORTC_SCL_POSITION                                 0x3
7099:          #define _PORTC_SCL_SIZE                                     0x1
7100:          #define _PORTC_SCL_LENGTH                                   0x1
7101:          #define _PORTC_SCL_MASK                                     0x8
7102:          #define _PORTC_SDA_POSN                                     0x4
7103:          #define _PORTC_SDA_POSITION                                 0x4
7104:          #define _PORTC_SDA_SIZE                                     0x1
7105:          #define _PORTC_SDA_LENGTH                                   0x1
7106:          #define _PORTC_SDA_MASK                                     0x10
7107:          #define _PORTC_CK_POSN                                      0x6
7108:          #define _PORTC_CK_POSITION                                  0x6
7109:          #define _PORTC_CK_SIZE                                      0x1
7110:          #define _PORTC_CK_LENGTH                                    0x1
7111:          #define _PORTC_CK_MASK                                      0x40
7112:          #define _PORTC_DT_POSN                                      0x7
7113:          #define _PORTC_DT_POSITION                                  0x7
7114:          #define _PORTC_DT_SIZE                                      0x1
7115:          #define _PORTC_DT_LENGTH                                    0x1
7116:          #define _PORTC_DT_MASK                                      0x80
7117:          #define _PORTC_T1CKI_POSN                                   0x0
7118:          #define _PORTC_T1CKI_POSITION                               0x0
7119:          #define _PORTC_T1CKI_SIZE                                   0x1
7120:          #define _PORTC_T1CKI_LENGTH                                 0x1
7121:          #define _PORTC_T1CKI_MASK                                   0x1
7122:          #define _PORTC_CCP2_POSN                                    0x1
7123:          #define _PORTC_CCP2_POSITION                                0x1
7124:          #define _PORTC_CCP2_SIZE                                    0x1
7125:          #define _PORTC_CCP2_LENGTH                                  0x1
7126:          #define _PORTC_CCP2_MASK                                    0x2
7127:          #define _PORTC_CCP1_POSN                                    0x2
7128:          #define _PORTC_CCP1_POSITION                                0x2
7129:          #define _PORTC_CCP1_SIZE                                    0x1
7130:          #define _PORTC_CCP1_LENGTH                                  0x1
7131:          #define _PORTC_CCP1_MASK                                    0x4
7132:          #define _PORTC_SCK1_POSN                                    0x3
7133:          #define _PORTC_SCK1_POSITION                                0x3
7134:          #define _PORTC_SCK1_SIZE                                    0x1
7135:          #define _PORTC_SCK1_LENGTH                                  0x1
7136:          #define _PORTC_SCK1_MASK                                    0x8
7137:          #define _PORTC_SDI1_POSN                                    0x4
7138:          #define _PORTC_SDI1_POSITION                                0x4
7139:          #define _PORTC_SDI1_SIZE                                    0x1
7140:          #define _PORTC_SDI1_LENGTH                                  0x1
7141:          #define _PORTC_SDI1_MASK                                    0x10
7142:          #define _PORTC_SDO1_POSN                                    0x5
7143:          #define _PORTC_SDO1_POSITION                                0x5
7144:          #define _PORTC_SDO1_SIZE                                    0x1
7145:          #define _PORTC_SDO1_LENGTH                                  0x1
7146:          #define _PORTC_SDO1_MASK                                    0x20
7147:          #define _PORTC_TX1_POSN                                     0x6
7148:          #define _PORTC_TX1_POSITION                                 0x6
7149:          #define _PORTC_TX1_SIZE                                     0x1
7150:          #define _PORTC_TX1_LENGTH                                   0x1
7151:          #define _PORTC_TX1_MASK                                     0x40
7152:          #define _PORTC_RX1_POSN                                     0x7
7153:          #define _PORTC_RX1_POSITION                                 0x7
7154:          #define _PORTC_RX1_SIZE                                     0x1
7155:          #define _PORTC_RX1_LENGTH                                   0x1
7156:          #define _PORTC_RX1_MASK                                     0x80
7157:          #define _PORTC_T3CKI_POSN                                   0x0
7158:          #define _PORTC_T3CKI_POSITION                               0x0
7159:          #define _PORTC_T3CKI_SIZE                                   0x1
7160:          #define _PORTC_T3CKI_LENGTH                                 0x1
7161:          #define _PORTC_T3CKI_MASK                                   0x1
7162:          #define _PORTC_CTPLS_POSN                                   0x2
7163:          #define _PORTC_CTPLS_POSITION                               0x2
7164:          #define _PORTC_CTPLS_SIZE                                   0x1
7165:          #define _PORTC_CTPLS_LENGTH                                 0x1
7166:          #define _PORTC_CTPLS_MASK                                   0x4
7167:          #define _PORTC_SCL1_POSN                                    0x3
7168:          #define _PORTC_SCL1_POSITION                                0x3
7169:          #define _PORTC_SCL1_SIZE                                    0x1
7170:          #define _PORTC_SCL1_LENGTH                                  0x1
7171:          #define _PORTC_SCL1_MASK                                    0x8
7172:          #define _PORTC_SDA1_POSN                                    0x4
7173:          #define _PORTC_SDA1_POSITION                                0x4
7174:          #define _PORTC_SDA1_SIZE                                    0x1
7175:          #define _PORTC_SDA1_LENGTH                                  0x1
7176:          #define _PORTC_SDA1_MASK                                    0x10
7177:          #define _PORTC_CK1_POSN                                     0x6
7178:          #define _PORTC_CK1_POSITION                                 0x6
7179:          #define _PORTC_CK1_SIZE                                     0x1
7180:          #define _PORTC_CK1_LENGTH                                   0x1
7181:          #define _PORTC_CK1_MASK                                     0x40
7182:          #define _PORTC_DT1_POSN                                     0x7
7183:          #define _PORTC_DT1_POSITION                                 0x7
7184:          #define _PORTC_DT1_SIZE                                     0x1
7185:          #define _PORTC_DT1_LENGTH                                   0x1
7186:          #define _PORTC_DT1_MASK                                     0x80
7187:          #define _PORTC_T3G_POSN                                     0x0
7188:          #define _PORTC_T3G_POSITION                                 0x0
7189:          #define _PORTC_T3G_SIZE                                     0x1
7190:          #define _PORTC_T3G_LENGTH                                   0x1
7191:          #define _PORTC_T3G_MASK                                     0x1
7192:          #define _PORTC_AN14_POSN                                    0x2
7193:          #define _PORTC_AN14_POSITION                                0x2
7194:          #define _PORTC_AN14_SIZE                                    0x1
7195:          #define _PORTC_AN14_LENGTH                                  0x1
7196:          #define _PORTC_AN14_MASK                                    0x4
7197:          #define _PORTC_AN15_POSN                                    0x3
7198:          #define _PORTC_AN15_POSITION                                0x3
7199:          #define _PORTC_AN15_SIZE                                    0x1
7200:          #define _PORTC_AN15_LENGTH                                  0x1
7201:          #define _PORTC_AN15_MASK                                    0x8
7202:          #define _PORTC_AN16_POSN                                    0x4
7203:          #define _PORTC_AN16_POSITION                                0x4
7204:          #define _PORTC_AN16_SIZE                                    0x1
7205:          #define _PORTC_AN16_LENGTH                                  0x1
7206:          #define _PORTC_AN16_MASK                                    0x10
7207:          #define _PORTC_AN17_POSN                                    0x5
7208:          #define _PORTC_AN17_POSITION                                0x5
7209:          #define _PORTC_AN17_SIZE                                    0x1
7210:          #define _PORTC_AN17_LENGTH                                  0x1
7211:          #define _PORTC_AN17_MASK                                    0x20
7212:          #define _PORTC_AN18_POSN                                    0x6
7213:          #define _PORTC_AN18_POSITION                                0x6
7214:          #define _PORTC_AN18_SIZE                                    0x1
7215:          #define _PORTC_AN18_LENGTH                                  0x1
7216:          #define _PORTC_AN18_MASK                                    0x40
7217:          #define _PORTC_AN19_POSN                                    0x7
7218:          #define _PORTC_AN19_POSITION                                0x7
7219:          #define _PORTC_AN19_SIZE                                    0x1
7220:          #define _PORTC_AN19_LENGTH                                  0x1
7221:          #define _PORTC_AN19_MASK                                    0x80
7222:          #define _PORTC_PA1_POSN                                     0x2
7223:          #define _PORTC_PA1_POSITION                                 0x2
7224:          #define _PORTC_PA1_SIZE                                     0x1
7225:          #define _PORTC_PA1_LENGTH                                   0x1
7226:          #define _PORTC_PA1_MASK                                     0x4
7227:          #define _PORTC_PA2_POSN                                     0x1
7228:          #define _PORTC_PA2_POSITION                                 0x1
7229:          #define _PORTC_PA2_SIZE                                     0x1
7230:          #define _PORTC_PA2_LENGTH                                   0x1
7231:          #define _PORTC_PA2_MASK                                     0x2
7232:          
7233:          // Register: PORTD
7234:          extern volatile unsigned char           PORTD               @ 0xF83;
7235:          #ifndef _LIB_BUILD
7236:          asm("PORTD equ 0F83h");
7237:          #endif
7238:          // bitfield definitions
7239:          typedef union {
7240:              struct {
7241:                  unsigned RD0                    :1;
7242:                  unsigned RD1                    :1;
7243:                  unsigned RD2                    :1;
7244:                  unsigned RD3                    :1;
7245:                  unsigned RD4                    :1;
7246:                  unsigned RD5                    :1;
7247:                  unsigned RD6                    :1;
7248:                  unsigned RD7                    :1;
7249:              };
7250:              struct {
7251:                  unsigned                        :2;
7252:                  unsigned P2B                    :1;
7253:                  unsigned P2C                    :1;
7254:                  unsigned P2D                    :1;
7255:                  unsigned P1B                    :1;
7256:                  unsigned P1C                    :1;
7257:                  unsigned P1D                    :1;
7258:              };
7259:              struct {
7260:                  unsigned                        :1;
7261:                  unsigned CCP4                   :1;
7262:                  unsigned                        :4;
7263:                  unsigned TX2                    :1;
7264:                  unsigned RX2                    :1;
7265:              };
7266:              struct {
7267:                  unsigned                        :3;
7268:                  unsigned NOT_SS2                :1;
7269:              };
7270:              struct {
7271:                  unsigned SCK2                   :1;
7272:                  unsigned SDI2                   :1;
7273:                  unsigned                        :1;
7274:                  unsigned nSS2                   :1;
7275:                  unsigned SDO2                   :1;
7276:                  unsigned                        :1;
7277:                  unsigned CK2                    :1;
7278:                  unsigned DT2                    :1;
7279:              };
7280:              struct {
7281:                  unsigned SCL2                   :1;
7282:                  unsigned SDA2                   :1;
7283:                  unsigned                        :1;
7284:                  unsigned SS2                    :1;
7285:              };
7286:              struct {
7287:                  unsigned AN20                   :1;
7288:                  unsigned AN21                   :1;
7289:                  unsigned AN22                   :1;
7290:                  unsigned AN23                   :1;
7291:                  unsigned AN24                   :1;
7292:                  unsigned AN25                   :1;
7293:                  unsigned AN26                   :1;
7294:                  unsigned AN27                   :1;
7295:              };
7296:          } PORTDbits_t;
7297:          extern volatile PORTDbits_t PORTDbits @ 0xF83;
7298:          // bitfield macros
7299:          #define _PORTD_RD0_POSN                                     0x0
7300:          #define _PORTD_RD0_POSITION                                 0x0
7301:          #define _PORTD_RD0_SIZE                                     0x1
7302:          #define _PORTD_RD0_LENGTH                                   0x1
7303:          #define _PORTD_RD0_MASK                                     0x1
7304:          #define _PORTD_RD1_POSN                                     0x1
7305:          #define _PORTD_RD1_POSITION                                 0x1
7306:          #define _PORTD_RD1_SIZE                                     0x1
7307:          #define _PORTD_RD1_LENGTH                                   0x1
7308:          #define _PORTD_RD1_MASK                                     0x2
7309:          #define _PORTD_RD2_POSN                                     0x2
7310:          #define _PORTD_RD2_POSITION                                 0x2
7311:          #define _PORTD_RD2_SIZE                                     0x1
7312:          #define _PORTD_RD2_LENGTH                                   0x1
7313:          #define _PORTD_RD2_MASK                                     0x4
7314:          #define _PORTD_RD3_POSN                                     0x3
7315:          #define _PORTD_RD3_POSITION                                 0x3
7316:          #define _PORTD_RD3_SIZE                                     0x1
7317:          #define _PORTD_RD3_LENGTH                                   0x1
7318:          #define _PORTD_RD3_MASK                                     0x8
7319:          #define _PORTD_RD4_POSN                                     0x4
7320:          #define _PORTD_RD4_POSITION                                 0x4
7321:          #define _PORTD_RD4_SIZE                                     0x1
7322:          #define _PORTD_RD4_LENGTH                                   0x1
7323:          #define _PORTD_RD4_MASK                                     0x10
7324:          #define _PORTD_RD5_POSN                                     0x5
7325:          #define _PORTD_RD5_POSITION                                 0x5
7326:          #define _PORTD_RD5_SIZE                                     0x1
7327:          #define _PORTD_RD5_LENGTH                                   0x1
7328:          #define _PORTD_RD5_MASK                                     0x20
7329:          #define _PORTD_RD6_POSN                                     0x6
7330:          #define _PORTD_RD6_POSITION                                 0x6
7331:          #define _PORTD_RD6_SIZE                                     0x1
7332:          #define _PORTD_RD6_LENGTH                                   0x1
7333:          #define _PORTD_RD6_MASK                                     0x40
7334:          #define _PORTD_RD7_POSN                                     0x7
7335:          #define _PORTD_RD7_POSITION                                 0x7
7336:          #define _PORTD_RD7_SIZE                                     0x1
7337:          #define _PORTD_RD7_LENGTH                                   0x1
7338:          #define _PORTD_RD7_MASK                                     0x80
7339:          #define _PORTD_P2B_POSN                                     0x2
7340:          #define _PORTD_P2B_POSITION                                 0x2
7341:          #define _PORTD_P2B_SIZE                                     0x1
7342:          #define _PORTD_P2B_LENGTH                                   0x1
7343:          #define _PORTD_P2B_MASK                                     0x4
7344:          #define _PORTD_P2C_POSN                                     0x3
7345:          #define _PORTD_P2C_POSITION                                 0x3
7346:          #define _PORTD_P2C_SIZE                                     0x1
7347:          #define _PORTD_P2C_LENGTH                                   0x1
7348:          #define _PORTD_P2C_MASK                                     0x8
7349:          #define _PORTD_P2D_POSN                                     0x4
7350:          #define _PORTD_P2D_POSITION                                 0x4
7351:          #define _PORTD_P2D_SIZE                                     0x1
7352:          #define _PORTD_P2D_LENGTH                                   0x1
7353:          #define _PORTD_P2D_MASK                                     0x10
7354:          #define _PORTD_P1B_POSN                                     0x5
7355:          #define _PORTD_P1B_POSITION                                 0x5
7356:          #define _PORTD_P1B_SIZE                                     0x1
7357:          #define _PORTD_P1B_LENGTH                                   0x1
7358:          #define _PORTD_P1B_MASK                                     0x20
7359:          #define _PORTD_P1C_POSN                                     0x6
7360:          #define _PORTD_P1C_POSITION                                 0x6
7361:          #define _PORTD_P1C_SIZE                                     0x1
7362:          #define _PORTD_P1C_LENGTH                                   0x1
7363:          #define _PORTD_P1C_MASK                                     0x40
7364:          #define _PORTD_P1D_POSN                                     0x7
7365:          #define _PORTD_P1D_POSITION                                 0x7
7366:          #define _PORTD_P1D_SIZE                                     0x1
7367:          #define _PORTD_P1D_LENGTH                                   0x1
7368:          #define _PORTD_P1D_MASK                                     0x80
7369:          #define _PORTD_CCP4_POSN                                    0x1
7370:          #define _PORTD_CCP4_POSITION                                0x1
7371:          #define _PORTD_CCP4_SIZE                                    0x1
7372:          #define _PORTD_CCP4_LENGTH                                  0x1
7373:          #define _PORTD_CCP4_MASK                                    0x2
7374:          #define _PORTD_TX2_POSN                                     0x6
7375:          #define _PORTD_TX2_POSITION                                 0x6
7376:          #define _PORTD_TX2_SIZE                                     0x1
7377:          #define _PORTD_TX2_LENGTH                                   0x1
7378:          #define _PORTD_TX2_MASK                                     0x40
7379:          #define _PORTD_RX2_POSN                                     0x7
7380:          #define _PORTD_RX2_POSITION                                 0x7
7381:          #define _PORTD_RX2_SIZE                                     0x1
7382:          #define _PORTD_RX2_LENGTH                                   0x1
7383:          #define _PORTD_RX2_MASK                                     0x80
7384:          #define _PORTD_NOT_SS2_POSN                                 0x3
7385:          #define _PORTD_NOT_SS2_POSITION                             0x3
7386:          #define _PORTD_NOT_SS2_SIZE                                 0x1
7387:          #define _PORTD_NOT_SS2_LENGTH                               0x1
7388:          #define _PORTD_NOT_SS2_MASK                                 0x8
7389:          #define _PORTD_SCK2_POSN                                    0x0
7390:          #define _PORTD_SCK2_POSITION                                0x0
7391:          #define _PORTD_SCK2_SIZE                                    0x1
7392:          #define _PORTD_SCK2_LENGTH                                  0x1
7393:          #define _PORTD_SCK2_MASK                                    0x1
7394:          #define _PORTD_SDI2_POSN                                    0x1
7395:          #define _PORTD_SDI2_POSITION                                0x1
7396:          #define _PORTD_SDI2_SIZE                                    0x1
7397:          #define _PORTD_SDI2_LENGTH                                  0x1
7398:          #define _PORTD_SDI2_MASK                                    0x2
7399:          #define _PORTD_nSS2_POSN                                    0x3
7400:          #define _PORTD_nSS2_POSITION                                0x3
7401:          #define _PORTD_nSS2_SIZE                                    0x1
7402:          #define _PORTD_nSS2_LENGTH                                  0x1
7403:          #define _PORTD_nSS2_MASK                                    0x8
7404:          #define _PORTD_SDO2_POSN                                    0x4
7405:          #define _PORTD_SDO2_POSITION                                0x4
7406:          #define _PORTD_SDO2_SIZE                                    0x1
7407:          #define _PORTD_SDO2_LENGTH                                  0x1
7408:          #define _PORTD_SDO2_MASK                                    0x10
7409:          #define _PORTD_CK2_POSN                                     0x6
7410:          #define _PORTD_CK2_POSITION                                 0x6
7411:          #define _PORTD_CK2_SIZE                                     0x1
7412:          #define _PORTD_CK2_LENGTH                                   0x1
7413:          #define _PORTD_CK2_MASK                                     0x40
7414:          #define _PORTD_DT2_POSN                                     0x7
7415:          #define _PORTD_DT2_POSITION                                 0x7
7416:          #define _PORTD_DT2_SIZE                                     0x1
7417:          #define _PORTD_DT2_LENGTH                                   0x1
7418:          #define _PORTD_DT2_MASK                                     0x80
7419:          #define _PORTD_SCL2_POSN                                    0x0
7420:          #define _PORTD_SCL2_POSITION                                0x0
7421:          #define _PORTD_SCL2_SIZE                                    0x1
7422:          #define _PORTD_SCL2_LENGTH                                  0x1
7423:          #define _PORTD_SCL2_MASK                                    0x1
7424:          #define _PORTD_SDA2_POSN                                    0x1
7425:          #define _PORTD_SDA2_POSITION                                0x1
7426:          #define _PORTD_SDA2_SIZE                                    0x1
7427:          #define _PORTD_SDA2_LENGTH                                  0x1
7428:          #define _PORTD_SDA2_MASK                                    0x2
7429:          #define _PORTD_SS2_POSN                                     0x3
7430:          #define _PORTD_SS2_POSITION                                 0x3
7431:          #define _PORTD_SS2_SIZE                                     0x1
7432:          #define _PORTD_SS2_LENGTH                                   0x1
7433:          #define _PORTD_SS2_MASK                                     0x8
7434:          #define _PORTD_AN20_POSN                                    0x0
7435:          #define _PORTD_AN20_POSITION                                0x0
7436:          #define _PORTD_AN20_SIZE                                    0x1
7437:          #define _PORTD_AN20_LENGTH                                  0x1
7438:          #define _PORTD_AN20_MASK                                    0x1
7439:          #define _PORTD_AN21_POSN                                    0x1
7440:          #define _PORTD_AN21_POSITION                                0x1
7441:          #define _PORTD_AN21_SIZE                                    0x1
7442:          #define _PORTD_AN21_LENGTH                                  0x1
7443:          #define _PORTD_AN21_MASK                                    0x2
7444:          #define _PORTD_AN22_POSN                                    0x2
7445:          #define _PORTD_AN22_POSITION                                0x2
7446:          #define _PORTD_AN22_SIZE                                    0x1
7447:          #define _PORTD_AN22_LENGTH                                  0x1
7448:          #define _PORTD_AN22_MASK                                    0x4
7449:          #define _PORTD_AN23_POSN                                    0x3
7450:          #define _PORTD_AN23_POSITION                                0x3
7451:          #define _PORTD_AN23_SIZE                                    0x1
7452:          #define _PORTD_AN23_LENGTH                                  0x1
7453:          #define _PORTD_AN23_MASK                                    0x8
7454:          #define _PORTD_AN24_POSN                                    0x4
7455:          #define _PORTD_AN24_POSITION                                0x4
7456:          #define _PORTD_AN24_SIZE                                    0x1
7457:          #define _PORTD_AN24_LENGTH                                  0x1
7458:          #define _PORTD_AN24_MASK                                    0x10
7459:          #define _PORTD_AN25_POSN                                    0x5
7460:          #define _PORTD_AN25_POSITION                                0x5
7461:          #define _PORTD_AN25_SIZE                                    0x1
7462:          #define _PORTD_AN25_LENGTH                                  0x1
7463:          #define _PORTD_AN25_MASK                                    0x20
7464:          #define _PORTD_AN26_POSN                                    0x6
7465:          #define _PORTD_AN26_POSITION                                0x6
7466:          #define _PORTD_AN26_SIZE                                    0x1
7467:          #define _PORTD_AN26_LENGTH                                  0x1
7468:          #define _PORTD_AN26_MASK                                    0x40
7469:          #define _PORTD_AN27_POSN                                    0x7
7470:          #define _PORTD_AN27_POSITION                                0x7
7471:          #define _PORTD_AN27_SIZE                                    0x1
7472:          #define _PORTD_AN27_LENGTH                                  0x1
7473:          #define _PORTD_AN27_MASK                                    0x80
7474:          
7475:          // Register: PORTE
7476:          extern volatile unsigned char           PORTE               @ 0xF84;
7477:          #ifndef _LIB_BUILD
7478:          asm("PORTE equ 0F84h");
7479:          #endif
7480:          // bitfield definitions
7481:          typedef union {
7482:              struct {
7483:                  unsigned RE0                    :1;
7484:                  unsigned RE1                    :1;
7485:                  unsigned RE2                    :1;
7486:                  unsigned RE3                    :1;
7487:              };
7488:              struct {
7489:                  unsigned AN5                    :1;
7490:                  unsigned AN6                    :1;
7491:                  unsigned AN7                    :1;
7492:                  unsigned MCLR                   :1;
7493:              };
7494:              struct {
7495:                  unsigned                        :3;
7496:                  unsigned NOT_MCLR               :1;
7497:              };
7498:              struct {
7499:                  unsigned P3A                    :1;
7500:                  unsigned P3B                    :1;
7501:                  unsigned CCP5                   :1;
7502:                  unsigned nMCLR                  :1;
7503:              };
7504:              struct {
7505:                  unsigned CCP3                   :1;
7506:                  unsigned                        :2;
7507:                  unsigned VPP                    :1;
7508:              };
7509:              struct {
7510:                  unsigned                        :2;
7511:                  unsigned CCP10                  :1;
7512:              };
7513:              struct {
7514:                  unsigned                        :3;
7515:                  unsigned CCP9E                  :1;
7516:              };
7517:              struct {
7518:                  unsigned                        :2;
7519:                  unsigned CS                     :1;
7520:              };
7521:              struct {
7522:                  unsigned                        :2;
7523:                  unsigned PB2                    :1;
7524:              };
7525:              struct {
7526:                  unsigned                        :1;
7527:                  unsigned PC2                    :1;
7528:              };
7529:              struct {
7530:                  unsigned                        :3;
7531:                  unsigned PC3E                   :1;
7532:              };
7533:              struct {
7534:                  unsigned PD2                    :1;
7535:              };
7536:              struct {
7537:                  unsigned RDE                    :1;
7538:              };
7539:              struct {
7540:                  unsigned                        :1;
7541:                  unsigned WRE                    :1;
7542:              };
7543:          } PORTEbits_t;
7544:          extern volatile PORTEbits_t PORTEbits @ 0xF84;
7545:          // bitfield macros
7546:          #define _PORTE_RE0_POSN                                     0x0
7547:          #define _PORTE_RE0_POSITION                                 0x0
7548:          #define _PORTE_RE0_SIZE                                     0x1
7549:          #define _PORTE_RE0_LENGTH                                   0x1
7550:          #define _PORTE_RE0_MASK                                     0x1
7551:          #define _PORTE_RE1_POSN                                     0x1
7552:          #define _PORTE_RE1_POSITION                                 0x1
7553:          #define _PORTE_RE1_SIZE                                     0x1
7554:          #define _PORTE_RE1_LENGTH                                   0x1
7555:          #define _PORTE_RE1_MASK                                     0x2
7556:          #define _PORTE_RE2_POSN                                     0x2
7557:          #define _PORTE_RE2_POSITION                                 0x2
7558:          #define _PORTE_RE2_SIZE                                     0x1
7559:          #define _PORTE_RE2_LENGTH                                   0x1
7560:          #define _PORTE_RE2_MASK                                     0x4
7561:          #define _PORTE_RE3_POSN                                     0x3
7562:          #define _PORTE_RE3_POSITION                                 0x3
7563:          #define _PORTE_RE3_SIZE                                     0x1
7564:          #define _PORTE_RE3_LENGTH                                   0x1
7565:          #define _PORTE_RE3_MASK                                     0x8
7566:          #define _PORTE_AN5_POSN                                     0x0
7567:          #define _PORTE_AN5_POSITION                                 0x0
7568:          #define _PORTE_AN5_SIZE                                     0x1
7569:          #define _PORTE_AN5_LENGTH                                   0x1
7570:          #define _PORTE_AN5_MASK                                     0x1
7571:          #define _PORTE_AN6_POSN                                     0x1
7572:          #define _PORTE_AN6_POSITION                                 0x1
7573:          #define _PORTE_AN6_SIZE                                     0x1
7574:          #define _PORTE_AN6_LENGTH                                   0x1
7575:          #define _PORTE_AN6_MASK                                     0x2
7576:          #define _PORTE_AN7_POSN                                     0x2
7577:          #define _PORTE_AN7_POSITION                                 0x2
7578:          #define _PORTE_AN7_SIZE                                     0x1
7579:          #define _PORTE_AN7_LENGTH                                   0x1
7580:          #define _PORTE_AN7_MASK                                     0x4
7581:          #define _PORTE_MCLR_POSN                                    0x3
7582:          #define _PORTE_MCLR_POSITION                                0x3
7583:          #define _PORTE_MCLR_SIZE                                    0x1
7584:          #define _PORTE_MCLR_LENGTH                                  0x1
7585:          #define _PORTE_MCLR_MASK                                    0x8
7586:          #define _PORTE_NOT_MCLR_POSN                                0x3
7587:          #define _PORTE_NOT_MCLR_POSITION                            0x3
7588:          #define _PORTE_NOT_MCLR_SIZE                                0x1
7589:          #define _PORTE_NOT_MCLR_LENGTH                              0x1
7590:          #define _PORTE_NOT_MCLR_MASK                                0x8
7591:          #define _PORTE_P3A_POSN                                     0x0
7592:          #define _PORTE_P3A_POSITION                                 0x0
7593:          #define _PORTE_P3A_SIZE                                     0x1
7594:          #define _PORTE_P3A_LENGTH                                   0x1
7595:          #define _PORTE_P3A_MASK                                     0x1
7596:          #define _PORTE_P3B_POSN                                     0x1
7597:          #define _PORTE_P3B_POSITION                                 0x1
7598:          #define _PORTE_P3B_SIZE                                     0x1
7599:          #define _PORTE_P3B_LENGTH                                   0x1
7600:          #define _PORTE_P3B_MASK                                     0x2
7601:          #define _PORTE_CCP5_POSN                                    0x2
7602:          #define _PORTE_CCP5_POSITION                                0x2
7603:          #define _PORTE_CCP5_SIZE                                    0x1
7604:          #define _PORTE_CCP5_LENGTH                                  0x1
7605:          #define _PORTE_CCP5_MASK                                    0x4
7606:          #define _PORTE_nMCLR_POSN                                   0x3
7607:          #define _PORTE_nMCLR_POSITION                               0x3
7608:          #define _PORTE_nMCLR_SIZE                                   0x1
7609:          #define _PORTE_nMCLR_LENGTH                                 0x1
7610:          #define _PORTE_nMCLR_MASK                                   0x8
7611:          #define _PORTE_CCP3_POSN                                    0x0
7612:          #define _PORTE_CCP3_POSITION                                0x0
7613:          #define _PORTE_CCP3_SIZE                                    0x1
7614:          #define _PORTE_CCP3_LENGTH                                  0x1
7615:          #define _PORTE_CCP3_MASK                                    0x1
7616:          #define _PORTE_VPP_POSN                                     0x3
7617:          #define _PORTE_VPP_POSITION                                 0x3
7618:          #define _PORTE_VPP_SIZE                                     0x1
7619:          #define _PORTE_VPP_LENGTH                                   0x1
7620:          #define _PORTE_VPP_MASK                                     0x8
7621:          #define _PORTE_CCP10_POSN                                   0x2
7622:          #define _PORTE_CCP10_POSITION                               0x2
7623:          #define _PORTE_CCP10_SIZE                                   0x1
7624:          #define _PORTE_CCP10_LENGTH                                 0x1
7625:          #define _PORTE_CCP10_MASK                                   0x4
7626:          #define _PORTE_CCP9E_POSN                                   0x3
7627:          #define _PORTE_CCP9E_POSITION                               0x3
7628:          #define _PORTE_CCP9E_SIZE                                   0x1
7629:          #define _PORTE_CCP9E_LENGTH                                 0x1
7630:          #define _PORTE_CCP9E_MASK                                   0x8
7631:          #define _PORTE_CS_POSN                                      0x2
7632:          #define _PORTE_CS_POSITION                                  0x2
7633:          #define _PORTE_CS_SIZE                                      0x1
7634:          #define _PORTE_CS_LENGTH                                    0x1
7635:          #define _PORTE_CS_MASK                                      0x4
7636:          #define _PORTE_PB2_POSN                                     0x2
7637:          #define _PORTE_PB2_POSITION                                 0x2
7638:          #define _PORTE_PB2_SIZE                                     0x1
7639:          #define _PORTE_PB2_LENGTH                                   0x1
7640:          #define _PORTE_PB2_MASK                                     0x4
7641:          #define _PORTE_PC2_POSN                                     0x1
7642:          #define _PORTE_PC2_POSITION                                 0x1
7643:          #define _PORTE_PC2_SIZE                                     0x1
7644:          #define _PORTE_PC2_LENGTH                                   0x1
7645:          #define _PORTE_PC2_MASK                                     0x2
7646:          #define _PORTE_PC3E_POSN                                    0x3
7647:          #define _PORTE_PC3E_POSITION                                0x3
7648:          #define _PORTE_PC3E_SIZE                                    0x1
7649:          #define _PORTE_PC3E_LENGTH                                  0x1
7650:          #define _PORTE_PC3E_MASK                                    0x8
7651:          #define _PORTE_PD2_POSN                                     0x0
7652:          #define _PORTE_PD2_POSITION                                 0x0
7653:          #define _PORTE_PD2_SIZE                                     0x1
7654:          #define _PORTE_PD2_LENGTH                                   0x1
7655:          #define _PORTE_PD2_MASK                                     0x1
7656:          #define _PORTE_RDE_POSN                                     0x0
7657:          #define _PORTE_RDE_POSITION                                 0x0
7658:          #define _PORTE_RDE_SIZE                                     0x1
7659:          #define _PORTE_RDE_LENGTH                                   0x1
7660:          #define _PORTE_RDE_MASK                                     0x1
7661:          #define _PORTE_WRE_POSN                                     0x1
7662:          #define _PORTE_WRE_POSITION                                 0x1
7663:          #define _PORTE_WRE_SIZE                                     0x1
7664:          #define _PORTE_WRE_LENGTH                                   0x1
7665:          #define _PORTE_WRE_MASK                                     0x2
7666:          
7667:          // Register: LATA
7668:          extern volatile unsigned char           LATA                @ 0xF89;
7669:          #ifndef _LIB_BUILD
7670:          asm("LATA equ 0F89h");
7671:          #endif
7672:          // bitfield definitions
7673:          typedef union {
7674:              struct {
7675:                  unsigned LATA0                  :1;
7676:                  unsigned LATA1                  :1;
7677:                  unsigned LATA2                  :1;
7678:                  unsigned LATA3                  :1;
7679:                  unsigned LATA4                  :1;
7680:                  unsigned LATA5                  :1;
7681:                  unsigned LATA6                  :1;
7682:                  unsigned LATA7                  :1;
7683:              };
7684:              struct {
7685:                  unsigned LA0                    :1;
7686:              };
7687:              struct {
7688:                  unsigned                        :1;
7689:                  unsigned LA1                    :1;
7690:              };
7691:              struct {
7692:                  unsigned                        :2;
7693:                  unsigned LA2                    :1;
7694:              };
7695:              struct {
7696:                  unsigned                        :3;
7697:                  unsigned LA3                    :1;
7698:              };
7699:              struct {
7700:                  unsigned                        :4;
7701:                  unsigned LA4                    :1;
7702:              };
7703:              struct {
7704:                  unsigned                        :5;
7705:                  unsigned LA5                    :1;
7706:              };
7707:              struct {
7708:                  unsigned                        :6;
7709:                  unsigned LA6                    :1;
7710:              };
7711:              struct {
7712:                  unsigned                        :7;
7713:                  unsigned LA7                    :1;
7714:              };
7715:          } LATAbits_t;
7716:          extern volatile LATAbits_t LATAbits @ 0xF89;
7717:          // bitfield macros
7718:          #define _LATA_LATA0_POSN                                    0x0
7719:          #define _LATA_LATA0_POSITION                                0x0
7720:          #define _LATA_LATA0_SIZE                                    0x1
7721:          #define _LATA_LATA0_LENGTH                                  0x1
7722:          #define _LATA_LATA0_MASK                                    0x1
7723:          #define _LATA_LATA1_POSN                                    0x1
7724:          #define _LATA_LATA1_POSITION                                0x1
7725:          #define _LATA_LATA1_SIZE                                    0x1
7726:          #define _LATA_LATA1_LENGTH                                  0x1
7727:          #define _LATA_LATA1_MASK                                    0x2
7728:          #define _LATA_LATA2_POSN                                    0x2
7729:          #define _LATA_LATA2_POSITION                                0x2
7730:          #define _LATA_LATA2_SIZE                                    0x1
7731:          #define _LATA_LATA2_LENGTH                                  0x1
7732:          #define _LATA_LATA2_MASK                                    0x4
7733:          #define _LATA_LATA3_POSN                                    0x3
7734:          #define _LATA_LATA3_POSITION                                0x3
7735:          #define _LATA_LATA3_SIZE                                    0x1
7736:          #define _LATA_LATA3_LENGTH                                  0x1
7737:          #define _LATA_LATA3_MASK                                    0x8
7738:          #define _LATA_LATA4_POSN                                    0x4
7739:          #define _LATA_LATA4_POSITION                                0x4
7740:          #define _LATA_LATA4_SIZE                                    0x1
7741:          #define _LATA_LATA4_LENGTH                                  0x1
7742:          #define _LATA_LATA4_MASK                                    0x10
7743:          #define _LATA_LATA5_POSN                                    0x5
7744:          #define _LATA_LATA5_POSITION                                0x5
7745:          #define _LATA_LATA5_SIZE                                    0x1
7746:          #define _LATA_LATA5_LENGTH                                  0x1
7747:          #define _LATA_LATA5_MASK                                    0x20
7748:          #define _LATA_LATA6_POSN                                    0x6
7749:          #define _LATA_LATA6_POSITION                                0x6
7750:          #define _LATA_LATA6_SIZE                                    0x1
7751:          #define _LATA_LATA6_LENGTH                                  0x1
7752:          #define _LATA_LATA6_MASK                                    0x40
7753:          #define _LATA_LATA7_POSN                                    0x7
7754:          #define _LATA_LATA7_POSITION                                0x7
7755:          #define _LATA_LATA7_SIZE                                    0x1
7756:          #define _LATA_LATA7_LENGTH                                  0x1
7757:          #define _LATA_LATA7_MASK                                    0x80
7758:          #define _LATA_LA0_POSN                                      0x0
7759:          #define _LATA_LA0_POSITION                                  0x0
7760:          #define _LATA_LA0_SIZE                                      0x1
7761:          #define _LATA_LA0_LENGTH                                    0x1
7762:          #define _LATA_LA0_MASK                                      0x1
7763:          #define _LATA_LA1_POSN                                      0x1
7764:          #define _LATA_LA1_POSITION                                  0x1
7765:          #define _LATA_LA1_SIZE                                      0x1
7766:          #define _LATA_LA1_LENGTH                                    0x1
7767:          #define _LATA_LA1_MASK                                      0x2
7768:          #define _LATA_LA2_POSN                                      0x2
7769:          #define _LATA_LA2_POSITION                                  0x2
7770:          #define _LATA_LA2_SIZE                                      0x1
7771:          #define _LATA_LA2_LENGTH                                    0x1
7772:          #define _LATA_LA2_MASK                                      0x4
7773:          #define _LATA_LA3_POSN                                      0x3
7774:          #define _LATA_LA3_POSITION                                  0x3
7775:          #define _LATA_LA3_SIZE                                      0x1
7776:          #define _LATA_LA3_LENGTH                                    0x1
7777:          #define _LATA_LA3_MASK                                      0x8
7778:          #define _LATA_LA4_POSN                                      0x4
7779:          #define _LATA_LA4_POSITION                                  0x4
7780:          #define _LATA_LA4_SIZE                                      0x1
7781:          #define _LATA_LA4_LENGTH                                    0x1
7782:          #define _LATA_LA4_MASK                                      0x10
7783:          #define _LATA_LA5_POSN                                      0x5
7784:          #define _LATA_LA5_POSITION                                  0x5
7785:          #define _LATA_LA5_SIZE                                      0x1
7786:          #define _LATA_LA5_LENGTH                                    0x1
7787:          #define _LATA_LA5_MASK                                      0x20
7788:          #define _LATA_LA6_POSN                                      0x6
7789:          #define _LATA_LA6_POSITION                                  0x6
7790:          #define _LATA_LA6_SIZE                                      0x1
7791:          #define _LATA_LA6_LENGTH                                    0x1
7792:          #define _LATA_LA6_MASK                                      0x40
7793:          #define _LATA_LA7_POSN                                      0x7
7794:          #define _LATA_LA7_POSITION                                  0x7
7795:          #define _LATA_LA7_SIZE                                      0x1
7796:          #define _LATA_LA7_LENGTH                                    0x1
7797:          #define _LATA_LA7_MASK                                      0x80
7798:          
7799:          // Register: LATB
7800:          extern volatile unsigned char           LATB                @ 0xF8A;
7801:          #ifndef _LIB_BUILD
7802:          asm("LATB equ 0F8Ah");
7803:          #endif
7804:          // bitfield definitions
7805:          typedef union {
7806:              struct {
7807:                  unsigned LATB0                  :1;
7808:                  unsigned LATB1                  :1;
7809:                  unsigned LATB2                  :1;
7810:                  unsigned LATB3                  :1;
7811:                  unsigned LATB4                  :1;
7812:                  unsigned LATB5                  :1;
7813:                  unsigned LATB6                  :1;
7814:                  unsigned LATB7                  :1;
7815:              };
7816:              struct {
7817:                  unsigned LB0                    :1;
7818:              };
7819:              struct {
7820:                  unsigned                        :1;
7821:                  unsigned LB1                    :1;
7822:              };
7823:              struct {
7824:                  unsigned                        :2;
7825:                  unsigned LB2                    :1;
7826:              };
7827:              struct {
7828:                  unsigned                        :3;
7829:                  unsigned LB3                    :1;
7830:              };
7831:              struct {
7832:                  unsigned                        :4;
7833:                  unsigned LB4                    :1;
7834:              };
7835:              struct {
7836:                  unsigned                        :5;
7837:                  unsigned LB5                    :1;
7838:              };
7839:              struct {
7840:                  unsigned                        :6;
7841:                  unsigned LB6                    :1;
7842:              };
7843:              struct {
7844:                  unsigned                        :7;
7845:                  unsigned LB7                    :1;
7846:              };
7847:          } LATBbits_t;
7848:          extern volatile LATBbits_t LATBbits @ 0xF8A;
7849:          // bitfield macros
7850:          #define _LATB_LATB0_POSN                                    0x0
7851:          #define _LATB_LATB0_POSITION                                0x0
7852:          #define _LATB_LATB0_SIZE                                    0x1
7853:          #define _LATB_LATB0_LENGTH                                  0x1
7854:          #define _LATB_LATB0_MASK                                    0x1
7855:          #define _LATB_LATB1_POSN                                    0x1
7856:          #define _LATB_LATB1_POSITION                                0x1
7857:          #define _LATB_LATB1_SIZE                                    0x1
7858:          #define _LATB_LATB1_LENGTH                                  0x1
7859:          #define _LATB_LATB1_MASK                                    0x2
7860:          #define _LATB_LATB2_POSN                                    0x2
7861:          #define _LATB_LATB2_POSITION                                0x2
7862:          #define _LATB_LATB2_SIZE                                    0x1
7863:          #define _LATB_LATB2_LENGTH                                  0x1
7864:          #define _LATB_LATB2_MASK                                    0x4
7865:          #define _LATB_LATB3_POSN                                    0x3
7866:          #define _LATB_LATB3_POSITION                                0x3
7867:          #define _LATB_LATB3_SIZE                                    0x1
7868:          #define _LATB_LATB3_LENGTH                                  0x1
7869:          #define _LATB_LATB3_MASK                                    0x8
7870:          #define _LATB_LATB4_POSN                                    0x4
7871:          #define _LATB_LATB4_POSITION                                0x4
7872:          #define _LATB_LATB4_SIZE                                    0x1
7873:          #define _LATB_LATB4_LENGTH                                  0x1
7874:          #define _LATB_LATB4_MASK                                    0x10
7875:          #define _LATB_LATB5_POSN                                    0x5
7876:          #define _LATB_LATB5_POSITION                                0x5
7877:          #define _LATB_LATB5_SIZE                                    0x1
7878:          #define _LATB_LATB5_LENGTH                                  0x1
7879:          #define _LATB_LATB5_MASK                                    0x20
7880:          #define _LATB_LATB6_POSN                                    0x6
7881:          #define _LATB_LATB6_POSITION                                0x6
7882:          #define _LATB_LATB6_SIZE                                    0x1
7883:          #define _LATB_LATB6_LENGTH                                  0x1
7884:          #define _LATB_LATB6_MASK                                    0x40
7885:          #define _LATB_LATB7_POSN                                    0x7
7886:          #define _LATB_LATB7_POSITION                                0x7
7887:          #define _LATB_LATB7_SIZE                                    0x1
7888:          #define _LATB_LATB7_LENGTH                                  0x1
7889:          #define _LATB_LATB7_MASK                                    0x80
7890:          #define _LATB_LB0_POSN                                      0x0
7891:          #define _LATB_LB0_POSITION                                  0x0
7892:          #define _LATB_LB0_SIZE                                      0x1
7893:          #define _LATB_LB0_LENGTH                                    0x1
7894:          #define _LATB_LB0_MASK                                      0x1
7895:          #define _LATB_LB1_POSN                                      0x1
7896:          #define _LATB_LB1_POSITION                                  0x1
7897:          #define _LATB_LB1_SIZE                                      0x1
7898:          #define _LATB_LB1_LENGTH                                    0x1
7899:          #define _LATB_LB1_MASK                                      0x2
7900:          #define _LATB_LB2_POSN                                      0x2
7901:          #define _LATB_LB2_POSITION                                  0x2
7902:          #define _LATB_LB2_SIZE                                      0x1
7903:          #define _LATB_LB2_LENGTH                                    0x1
7904:          #define _LATB_LB2_MASK                                      0x4
7905:          #define _LATB_LB3_POSN                                      0x3
7906:          #define _LATB_LB3_POSITION                                  0x3
7907:          #define _LATB_LB3_SIZE                                      0x1
7908:          #define _LATB_LB3_LENGTH                                    0x1
7909:          #define _LATB_LB3_MASK                                      0x8
7910:          #define _LATB_LB4_POSN                                      0x4
7911:          #define _LATB_LB4_POSITION                                  0x4
7912:          #define _LATB_LB4_SIZE                                      0x1
7913:          #define _LATB_LB4_LENGTH                                    0x1
7914:          #define _LATB_LB4_MASK                                      0x10
7915:          #define _LATB_LB5_POSN                                      0x5
7916:          #define _LATB_LB5_POSITION                                  0x5
7917:          #define _LATB_LB5_SIZE                                      0x1
7918:          #define _LATB_LB5_LENGTH                                    0x1
7919:          #define _LATB_LB5_MASK                                      0x20
7920:          #define _LATB_LB6_POSN                                      0x6
7921:          #define _LATB_LB6_POSITION                                  0x6
7922:          #define _LATB_LB6_SIZE                                      0x1
7923:          #define _LATB_LB6_LENGTH                                    0x1
7924:          #define _LATB_LB6_MASK                                      0x40
7925:          #define _LATB_LB7_POSN                                      0x7
7926:          #define _LATB_LB7_POSITION                                  0x7
7927:          #define _LATB_LB7_SIZE                                      0x1
7928:          #define _LATB_LB7_LENGTH                                    0x1
7929:          #define _LATB_LB7_MASK                                      0x80
7930:          
7931:          // Register: LATC
7932:          extern volatile unsigned char           LATC                @ 0xF8B;
7933:          #ifndef _LIB_BUILD
7934:          asm("LATC equ 0F8Bh");
7935:          #endif
7936:          // bitfield definitions
7937:          typedef union {
7938:              struct {
7939:                  unsigned LATC0                  :1;
7940:                  unsigned LATC1                  :1;
7941:                  unsigned LATC2                  :1;
7942:                  unsigned LATC3                  :1;
7943:                  unsigned LATC4                  :1;
7944:                  unsigned LATC5                  :1;
7945:                  unsigned LATC6                  :1;
7946:                  unsigned LATC7                  :1;
7947:              };
7948:              struct {
7949:                  unsigned LC0                    :1;
7950:              };
7951:              struct {
7952:                  unsigned                        :1;
7953:                  unsigned LC1                    :1;
7954:              };
7955:              struct {
7956:                  unsigned                        :2;
7957:                  unsigned LC2                    :1;
7958:              };
7959:              struct {
7960:                  unsigned                        :3;
7961:                  unsigned LC3                    :1;
7962:              };
7963:              struct {
7964:                  unsigned                        :4;
7965:                  unsigned LC4                    :1;
7966:              };
7967:              struct {
7968:                  unsigned                        :5;
7969:                  unsigned LC5                    :1;
7970:              };
7971:              struct {
7972:                  unsigned                        :6;
7973:                  unsigned LC6                    :1;
7974:              };
7975:              struct {
7976:                  unsigned                        :7;
7977:                  unsigned LC7                    :1;
7978:              };
7979:          } LATCbits_t;
7980:          extern volatile LATCbits_t LATCbits @ 0xF8B;
7981:          // bitfield macros
7982:          #define _LATC_LATC0_POSN                                    0x0
7983:          #define _LATC_LATC0_POSITION                                0x0
7984:          #define _LATC_LATC0_SIZE                                    0x1
7985:          #define _LATC_LATC0_LENGTH                                  0x1
7986:          #define _LATC_LATC0_MASK                                    0x1
7987:          #define _LATC_LATC1_POSN                                    0x1
7988:          #define _LATC_LATC1_POSITION                                0x1
7989:          #define _LATC_LATC1_SIZE                                    0x1
7990:          #define _LATC_LATC1_LENGTH                                  0x1
7991:          #define _LATC_LATC1_MASK                                    0x2
7992:          #define _LATC_LATC2_POSN                                    0x2
7993:          #define _LATC_LATC2_POSITION                                0x2
7994:          #define _LATC_LATC2_SIZE                                    0x1
7995:          #define _LATC_LATC2_LENGTH                                  0x1
7996:          #define _LATC_LATC2_MASK                                    0x4
7997:          #define _LATC_LATC3_POSN                                    0x3
7998:          #define _LATC_LATC3_POSITION                                0x3
7999:          #define _LATC_LATC3_SIZE                                    0x1
8000:          #define _LATC_LATC3_LENGTH                                  0x1
8001:          #define _LATC_LATC3_MASK                                    0x8
8002:          #define _LATC_LATC4_POSN                                    0x4
8003:          #define _LATC_LATC4_POSITION                                0x4
8004:          #define _LATC_LATC4_SIZE                                    0x1
8005:          #define _LATC_LATC4_LENGTH                                  0x1
8006:          #define _LATC_LATC4_MASK                                    0x10
8007:          #define _LATC_LATC5_POSN                                    0x5
8008:          #define _LATC_LATC5_POSITION                                0x5
8009:          #define _LATC_LATC5_SIZE                                    0x1
8010:          #define _LATC_LATC5_LENGTH                                  0x1
8011:          #define _LATC_LATC5_MASK                                    0x20
8012:          #define _LATC_LATC6_POSN                                    0x6
8013:          #define _LATC_LATC6_POSITION                                0x6
8014:          #define _LATC_LATC6_SIZE                                    0x1
8015:          #define _LATC_LATC6_LENGTH                                  0x1
8016:          #define _LATC_LATC6_MASK                                    0x40
8017:          #define _LATC_LATC7_POSN                                    0x7
8018:          #define _LATC_LATC7_POSITION                                0x7
8019:          #define _LATC_LATC7_SIZE                                    0x1
8020:          #define _LATC_LATC7_LENGTH                                  0x1
8021:          #define _LATC_LATC7_MASK                                    0x80
8022:          #define _LATC_LC0_POSN                                      0x0
8023:          #define _LATC_LC0_POSITION                                  0x0
8024:          #define _LATC_LC0_SIZE                                      0x1
8025:          #define _LATC_LC0_LENGTH                                    0x1
8026:          #define _LATC_LC0_MASK                                      0x1
8027:          #define _LATC_LC1_POSN                                      0x1
8028:          #define _LATC_LC1_POSITION                                  0x1
8029:          #define _LATC_LC1_SIZE                                      0x1
8030:          #define _LATC_LC1_LENGTH                                    0x1
8031:          #define _LATC_LC1_MASK                                      0x2
8032:          #define _LATC_LC2_POSN                                      0x2
8033:          #define _LATC_LC2_POSITION                                  0x2
8034:          #define _LATC_LC2_SIZE                                      0x1
8035:          #define _LATC_LC2_LENGTH                                    0x1
8036:          #define _LATC_LC2_MASK                                      0x4
8037:          #define _LATC_LC3_POSN                                      0x3
8038:          #define _LATC_LC3_POSITION                                  0x3
8039:          #define _LATC_LC3_SIZE                                      0x1
8040:          #define _LATC_LC3_LENGTH                                    0x1
8041:          #define _LATC_LC3_MASK                                      0x8
8042:          #define _LATC_LC4_POSN                                      0x4
8043:          #define _LATC_LC4_POSITION                                  0x4
8044:          #define _LATC_LC4_SIZE                                      0x1
8045:          #define _LATC_LC4_LENGTH                                    0x1
8046:          #define _LATC_LC4_MASK                                      0x10
8047:          #define _LATC_LC5_POSN                                      0x5
8048:          #define _LATC_LC5_POSITION                                  0x5
8049:          #define _LATC_LC5_SIZE                                      0x1
8050:          #define _LATC_LC5_LENGTH                                    0x1
8051:          #define _LATC_LC5_MASK                                      0x20
8052:          #define _LATC_LC6_POSN                                      0x6
8053:          #define _LATC_LC6_POSITION                                  0x6
8054:          #define _LATC_LC6_SIZE                                      0x1
8055:          #define _LATC_LC6_LENGTH                                    0x1
8056:          #define _LATC_LC6_MASK                                      0x40
8057:          #define _LATC_LC7_POSN                                      0x7
8058:          #define _LATC_LC7_POSITION                                  0x7
8059:          #define _LATC_LC7_SIZE                                      0x1
8060:          #define _LATC_LC7_LENGTH                                    0x1
8061:          #define _LATC_LC7_MASK                                      0x80
8062:          
8063:          // Register: LATD
8064:          extern volatile unsigned char           LATD                @ 0xF8C;
8065:          #ifndef _LIB_BUILD
8066:          asm("LATD equ 0F8Ch");
8067:          #endif
8068:          // bitfield definitions
8069:          typedef union {
8070:              struct {
8071:                  unsigned LATD0                  :1;
8072:                  unsigned LATD1                  :1;
8073:                  unsigned LATD2                  :1;
8074:                  unsigned LATD3                  :1;
8075:                  unsigned LATD4                  :1;
8076:                  unsigned LATD5                  :1;
8077:                  unsigned LATD6                  :1;
8078:                  unsigned LATD7                  :1;
8079:              };
8080:              struct {
8081:                  unsigned LD0                    :1;
8082:              };
8083:              struct {
8084:                  unsigned                        :1;
8085:                  unsigned LD1                    :1;
8086:              };
8087:              struct {
8088:                  unsigned                        :2;
8089:                  unsigned LD2                    :1;
8090:              };
8091:              struct {
8092:                  unsigned                        :3;
8093:                  unsigned LD3                    :1;
8094:              };
8095:              struct {
8096:                  unsigned                        :4;
8097:                  unsigned LD4                    :1;
8098:              };
8099:              struct {
8100:                  unsigned                        :5;
8101:                  unsigned LD5                    :1;
8102:              };
8103:              struct {
8104:                  unsigned                        :6;
8105:                  unsigned LD6                    :1;
8106:              };
8107:              struct {
8108:                  unsigned                        :7;
8109:                  unsigned LD7                    :1;
8110:              };
8111:          } LATDbits_t;
8112:          extern volatile LATDbits_t LATDbits @ 0xF8C;
8113:          // bitfield macros
8114:          #define _LATD_LATD0_POSN                                    0x0
8115:          #define _LATD_LATD0_POSITION                                0x0
8116:          #define _LATD_LATD0_SIZE                                    0x1
8117:          #define _LATD_LATD0_LENGTH                                  0x1
8118:          #define _LATD_LATD0_MASK                                    0x1
8119:          #define _LATD_LATD1_POSN                                    0x1
8120:          #define _LATD_LATD1_POSITION                                0x1
8121:          #define _LATD_LATD1_SIZE                                    0x1
8122:          #define _LATD_LATD1_LENGTH                                  0x1
8123:          #define _LATD_LATD1_MASK                                    0x2
8124:          #define _LATD_LATD2_POSN                                    0x2
8125:          #define _LATD_LATD2_POSITION                                0x2
8126:          #define _LATD_LATD2_SIZE                                    0x1
8127:          #define _LATD_LATD2_LENGTH                                  0x1
8128:          #define _LATD_LATD2_MASK                                    0x4
8129:          #define _LATD_LATD3_POSN                                    0x3
8130:          #define _LATD_LATD3_POSITION                                0x3
8131:          #define _LATD_LATD3_SIZE                                    0x1
8132:          #define _LATD_LATD3_LENGTH                                  0x1
8133:          #define _LATD_LATD3_MASK                                    0x8
8134:          #define _LATD_LATD4_POSN                                    0x4
8135:          #define _LATD_LATD4_POSITION                                0x4
8136:          #define _LATD_LATD4_SIZE                                    0x1
8137:          #define _LATD_LATD4_LENGTH                                  0x1
8138:          #define _LATD_LATD4_MASK                                    0x10
8139:          #define _LATD_LATD5_POSN                                    0x5
8140:          #define _LATD_LATD5_POSITION                                0x5
8141:          #define _LATD_LATD5_SIZE                                    0x1
8142:          #define _LATD_LATD5_LENGTH                                  0x1
8143:          #define _LATD_LATD5_MASK                                    0x20
8144:          #define _LATD_LATD6_POSN                                    0x6
8145:          #define _LATD_LATD6_POSITION                                0x6
8146:          #define _LATD_LATD6_SIZE                                    0x1
8147:          #define _LATD_LATD6_LENGTH                                  0x1
8148:          #define _LATD_LATD6_MASK                                    0x40
8149:          #define _LATD_LATD7_POSN                                    0x7
8150:          #define _LATD_LATD7_POSITION                                0x7
8151:          #define _LATD_LATD7_SIZE                                    0x1
8152:          #define _LATD_LATD7_LENGTH                                  0x1
8153:          #define _LATD_LATD7_MASK                                    0x80
8154:          #define _LATD_LD0_POSN                                      0x0
8155:          #define _LATD_LD0_POSITION                                  0x0
8156:          #define _LATD_LD0_SIZE                                      0x1
8157:          #define _LATD_LD0_LENGTH                                    0x1
8158:          #define _LATD_LD0_MASK                                      0x1
8159:          #define _LATD_LD1_POSN                                      0x1
8160:          #define _LATD_LD1_POSITION                                  0x1
8161:          #define _LATD_LD1_SIZE                                      0x1
8162:          #define _LATD_LD1_LENGTH                                    0x1
8163:          #define _LATD_LD1_MASK                                      0x2
8164:          #define _LATD_LD2_POSN                                      0x2
8165:          #define _LATD_LD2_POSITION                                  0x2
8166:          #define _LATD_LD2_SIZE                                      0x1
8167:          #define _LATD_LD2_LENGTH                                    0x1
8168:          #define _LATD_LD2_MASK                                      0x4
8169:          #define _LATD_LD3_POSN                                      0x3
8170:          #define _LATD_LD3_POSITION                                  0x3
8171:          #define _LATD_LD3_SIZE                                      0x1
8172:          #define _LATD_LD3_LENGTH                                    0x1
8173:          #define _LATD_LD3_MASK                                      0x8
8174:          #define _LATD_LD4_POSN                                      0x4
8175:          #define _LATD_LD4_POSITION                                  0x4
8176:          #define _LATD_LD4_SIZE                                      0x1
8177:          #define _LATD_LD4_LENGTH                                    0x1
8178:          #define _LATD_LD4_MASK                                      0x10
8179:          #define _LATD_LD5_POSN                                      0x5
8180:          #define _LATD_LD5_POSITION                                  0x5
8181:          #define _LATD_LD5_SIZE                                      0x1
8182:          #define _LATD_LD5_LENGTH                                    0x1
8183:          #define _LATD_LD5_MASK                                      0x20
8184:          #define _LATD_LD6_POSN                                      0x6
8185:          #define _LATD_LD6_POSITION                                  0x6
8186:          #define _LATD_LD6_SIZE                                      0x1
8187:          #define _LATD_LD6_LENGTH                                    0x1
8188:          #define _LATD_LD6_MASK                                      0x40
8189:          #define _LATD_LD7_POSN                                      0x7
8190:          #define _LATD_LD7_POSITION                                  0x7
8191:          #define _LATD_LD7_SIZE                                      0x1
8192:          #define _LATD_LD7_LENGTH                                    0x1
8193:          #define _LATD_LD7_MASK                                      0x80
8194:          
8195:          // Register: LATE
8196:          extern volatile unsigned char           LATE                @ 0xF8D;
8197:          #ifndef _LIB_BUILD
8198:          asm("LATE equ 0F8Dh");
8199:          #endif
8200:          // bitfield definitions
8201:          typedef union {
8202:              struct {
8203:                  unsigned LATE0                  :1;
8204:                  unsigned LATE1                  :1;
8205:                  unsigned LATE2                  :1;
8206:              };
8207:              struct {
8208:                  unsigned LE0                    :1;
8209:              };
8210:              struct {
8211:                  unsigned                        :1;
8212:                  unsigned LE1                    :1;
8213:              };
8214:              struct {
8215:                  unsigned                        :2;
8216:                  unsigned LE2                    :1;
8217:              };
8218:          } LATEbits_t;
8219:          extern volatile LATEbits_t LATEbits @ 0xF8D;
8220:          // bitfield macros
8221:          #define _LATE_LATE0_POSN                                    0x0
8222:          #define _LATE_LATE0_POSITION                                0x0
8223:          #define _LATE_LATE0_SIZE                                    0x1
8224:          #define _LATE_LATE0_LENGTH                                  0x1
8225:          #define _LATE_LATE0_MASK                                    0x1
8226:          #define _LATE_LATE1_POSN                                    0x1
8227:          #define _LATE_LATE1_POSITION                                0x1
8228:          #define _LATE_LATE1_SIZE                                    0x1
8229:          #define _LATE_LATE1_LENGTH                                  0x1
8230:          #define _LATE_LATE1_MASK                                    0x2
8231:          #define _LATE_LATE2_POSN                                    0x2
8232:          #define _LATE_LATE2_POSITION                                0x2
8233:          #define _LATE_LATE2_SIZE                                    0x1
8234:          #define _LATE_LATE2_LENGTH                                  0x1
8235:          #define _LATE_LATE2_MASK                                    0x4
8236:          #define _LATE_LE0_POSN                                      0x0
8237:          #define _LATE_LE0_POSITION                                  0x0
8238:          #define _LATE_LE0_SIZE                                      0x1
8239:          #define _LATE_LE0_LENGTH                                    0x1
8240:          #define _LATE_LE0_MASK                                      0x1
8241:          #define _LATE_LE1_POSN                                      0x1
8242:          #define _LATE_LE1_POSITION                                  0x1
8243:          #define _LATE_LE1_SIZE                                      0x1
8244:          #define _LATE_LE1_LENGTH                                    0x1
8245:          #define _LATE_LE1_MASK                                      0x2
8246:          #define _LATE_LE2_POSN                                      0x2
8247:          #define _LATE_LE2_POSITION                                  0x2
8248:          #define _LATE_LE2_SIZE                                      0x1
8249:          #define _LATE_LE2_LENGTH                                    0x1
8250:          #define _LATE_LE2_MASK                                      0x4
8251:          
8252:          // Register: TRISA
8253:          extern volatile unsigned char           TRISA               @ 0xF92;
8254:          #ifndef _LIB_BUILD
8255:          asm("TRISA equ 0F92h");
8256:          #endif
8257:          // aliases
8258:          extern volatile unsigned char           DDRA                @ 0xF92;
8259:          #ifndef _LIB_BUILD
8260:          asm("DDRA equ 0F92h");
8261:          #endif
8262:          // bitfield definitions
8263:          typedef union {
8264:              struct {
8265:                  unsigned TRISA0                 :1;
8266:                  unsigned TRISA1                 :1;
8267:                  unsigned TRISA2                 :1;
8268:                  unsigned TRISA3                 :1;
8269:                  unsigned TRISA4                 :1;
8270:                  unsigned TRISA5                 :1;
8271:                  unsigned TRISA6                 :1;
8272:                  unsigned TRISA7                 :1;
8273:              };
8274:              struct {
8275:                  unsigned RA0                    :1;
8276:                  unsigned RA1                    :1;
8277:                  unsigned RA2                    :1;
8278:                  unsigned RA3                    :1;
8279:                  unsigned RA4                    :1;
8280:                  unsigned RA5                    :1;
8281:                  unsigned RA6                    :1;
8282:                  unsigned RA7                    :1;
8283:              };
8284:          } TRISAbits_t;
8285:          extern volatile TRISAbits_t TRISAbits @ 0xF92;
8286:          // bitfield macros
8287:          #define _TRISA_TRISA0_POSN                                  0x0
8288:          #define _TRISA_TRISA0_POSITION                              0x0
8289:          #define _TRISA_TRISA0_SIZE                                  0x1
8290:          #define _TRISA_TRISA0_LENGTH                                0x1
8291:          #define _TRISA_TRISA0_MASK                                  0x1
8292:          #define _TRISA_TRISA1_POSN                                  0x1
8293:          #define _TRISA_TRISA1_POSITION                              0x1
8294:          #define _TRISA_TRISA1_SIZE                                  0x1
8295:          #define _TRISA_TRISA1_LENGTH                                0x1
8296:          #define _TRISA_TRISA1_MASK                                  0x2
8297:          #define _TRISA_TRISA2_POSN                                  0x2
8298:          #define _TRISA_TRISA2_POSITION                              0x2
8299:          #define _TRISA_TRISA2_SIZE                                  0x1
8300:          #define _TRISA_TRISA2_LENGTH                                0x1
8301:          #define _TRISA_TRISA2_MASK                                  0x4
8302:          #define _TRISA_TRISA3_POSN                                  0x3
8303:          #define _TRISA_TRISA3_POSITION                              0x3
8304:          #define _TRISA_TRISA3_SIZE                                  0x1
8305:          #define _TRISA_TRISA3_LENGTH                                0x1
8306:          #define _TRISA_TRISA3_MASK                                  0x8
8307:          #define _TRISA_TRISA4_POSN                                  0x4
8308:          #define _TRISA_TRISA4_POSITION                              0x4
8309:          #define _TRISA_TRISA4_SIZE                                  0x1
8310:          #define _TRISA_TRISA4_LENGTH                                0x1
8311:          #define _TRISA_TRISA4_MASK                                  0x10
8312:          #define _TRISA_TRISA5_POSN                                  0x5
8313:          #define _TRISA_TRISA5_POSITION                              0x5
8314:          #define _TRISA_TRISA5_SIZE                                  0x1
8315:          #define _TRISA_TRISA5_LENGTH                                0x1
8316:          #define _TRISA_TRISA5_MASK                                  0x20
8317:          #define _TRISA_TRISA6_POSN                                  0x6
8318:          #define _TRISA_TRISA6_POSITION                              0x6
8319:          #define _TRISA_TRISA6_SIZE                                  0x1
8320:          #define _TRISA_TRISA6_LENGTH                                0x1
8321:          #define _TRISA_TRISA6_MASK                                  0x40
8322:          #define _TRISA_TRISA7_POSN                                  0x7
8323:          #define _TRISA_TRISA7_POSITION                              0x7
8324:          #define _TRISA_TRISA7_SIZE                                  0x1
8325:          #define _TRISA_TRISA7_LENGTH                                0x1
8326:          #define _TRISA_TRISA7_MASK                                  0x80
8327:          #define _TRISA_RA0_POSN                                     0x0
8328:          #define _TRISA_RA0_POSITION                                 0x0
8329:          #define _TRISA_RA0_SIZE                                     0x1
8330:          #define _TRISA_RA0_LENGTH                                   0x1
8331:          #define _TRISA_RA0_MASK                                     0x1
8332:          #define _TRISA_RA1_POSN                                     0x1
8333:          #define _TRISA_RA1_POSITION                                 0x1
8334:          #define _TRISA_RA1_SIZE                                     0x1
8335:          #define _TRISA_RA1_LENGTH                                   0x1
8336:          #define _TRISA_RA1_MASK                                     0x2
8337:          #define _TRISA_RA2_POSN                                     0x2
8338:          #define _TRISA_RA2_POSITION                                 0x2
8339:          #define _TRISA_RA2_SIZE                                     0x1
8340:          #define _TRISA_RA2_LENGTH                                   0x1
8341:          #define _TRISA_RA2_MASK                                     0x4
8342:          #define _TRISA_RA3_POSN                                     0x3
8343:          #define _TRISA_RA3_POSITION                                 0x3
8344:          #define _TRISA_RA3_SIZE                                     0x1
8345:          #define _TRISA_RA3_LENGTH                                   0x1
8346:          #define _TRISA_RA3_MASK                                     0x8
8347:          #define _TRISA_RA4_POSN                                     0x4
8348:          #define _TRISA_RA4_POSITION                                 0x4
8349:          #define _TRISA_RA4_SIZE                                     0x1
8350:          #define _TRISA_RA4_LENGTH                                   0x1
8351:          #define _TRISA_RA4_MASK                                     0x10
8352:          #define _TRISA_RA5_POSN                                     0x5
8353:          #define _TRISA_RA5_POSITION                                 0x5
8354:          #define _TRISA_RA5_SIZE                                     0x1
8355:          #define _TRISA_RA5_LENGTH                                   0x1
8356:          #define _TRISA_RA5_MASK                                     0x20
8357:          #define _TRISA_RA6_POSN                                     0x6
8358:          #define _TRISA_RA6_POSITION                                 0x6
8359:          #define _TRISA_RA6_SIZE                                     0x1
8360:          #define _TRISA_RA6_LENGTH                                   0x1
8361:          #define _TRISA_RA6_MASK                                     0x40
8362:          #define _TRISA_RA7_POSN                                     0x7
8363:          #define _TRISA_RA7_POSITION                                 0x7
8364:          #define _TRISA_RA7_SIZE                                     0x1
8365:          #define _TRISA_RA7_LENGTH                                   0x1
8366:          #define _TRISA_RA7_MASK                                     0x80
8367:          // alias bitfield definitions
8368:          typedef union {
8369:              struct {
8370:                  unsigned TRISA0                 :1;
8371:                  unsigned TRISA1                 :1;
8372:                  unsigned TRISA2                 :1;
8373:                  unsigned TRISA3                 :1;
8374:                  unsigned TRISA4                 :1;
8375:                  unsigned TRISA5                 :1;
8376:                  unsigned TRISA6                 :1;
8377:                  unsigned TRISA7                 :1;
8378:              };
8379:              struct {
8380:                  unsigned RA0                    :1;
8381:                  unsigned RA1                    :1;
8382:                  unsigned RA2                    :1;
8383:                  unsigned RA3                    :1;
8384:                  unsigned RA4                    :1;
8385:                  unsigned RA5                    :1;
8386:                  unsigned RA6                    :1;
8387:                  unsigned RA7                    :1;
8388:              };
8389:          } DDRAbits_t;
8390:          extern volatile DDRAbits_t DDRAbits @ 0xF92;
8391:          // bitfield macros
8392:          #define _DDRA_TRISA0_POSN                                   0x0
8393:          #define _DDRA_TRISA0_POSITION                               0x0
8394:          #define _DDRA_TRISA0_SIZE                                   0x1
8395:          #define _DDRA_TRISA0_LENGTH                                 0x1
8396:          #define _DDRA_TRISA0_MASK                                   0x1
8397:          #define _DDRA_TRISA1_POSN                                   0x1
8398:          #define _DDRA_TRISA1_POSITION                               0x1
8399:          #define _DDRA_TRISA1_SIZE                                   0x1
8400:          #define _DDRA_TRISA1_LENGTH                                 0x1
8401:          #define _DDRA_TRISA1_MASK                                   0x2
8402:          #define _DDRA_TRISA2_POSN                                   0x2
8403:          #define _DDRA_TRISA2_POSITION                               0x2
8404:          #define _DDRA_TRISA2_SIZE                                   0x1
8405:          #define _DDRA_TRISA2_LENGTH                                 0x1
8406:          #define _DDRA_TRISA2_MASK                                   0x4
8407:          #define _DDRA_TRISA3_POSN                                   0x3
8408:          #define _DDRA_TRISA3_POSITION                               0x3
8409:          #define _DDRA_TRISA3_SIZE                                   0x1
8410:          #define _DDRA_TRISA3_LENGTH                                 0x1
8411:          #define _DDRA_TRISA3_MASK                                   0x8
8412:          #define _DDRA_TRISA4_POSN                                   0x4
8413:          #define _DDRA_TRISA4_POSITION                               0x4
8414:          #define _DDRA_TRISA4_SIZE                                   0x1
8415:          #define _DDRA_TRISA4_LENGTH                                 0x1
8416:          #define _DDRA_TRISA4_MASK                                   0x10
8417:          #define _DDRA_TRISA5_POSN                                   0x5
8418:          #define _DDRA_TRISA5_POSITION                               0x5
8419:          #define _DDRA_TRISA5_SIZE                                   0x1
8420:          #define _DDRA_TRISA5_LENGTH                                 0x1
8421:          #define _DDRA_TRISA5_MASK                                   0x20
8422:          #define _DDRA_TRISA6_POSN                                   0x6
8423:          #define _DDRA_TRISA6_POSITION                               0x6
8424:          #define _DDRA_TRISA6_SIZE                                   0x1
8425:          #define _DDRA_TRISA6_LENGTH                                 0x1
8426:          #define _DDRA_TRISA6_MASK                                   0x40
8427:          #define _DDRA_TRISA7_POSN                                   0x7
8428:          #define _DDRA_TRISA7_POSITION                               0x7
8429:          #define _DDRA_TRISA7_SIZE                                   0x1
8430:          #define _DDRA_TRISA7_LENGTH                                 0x1
8431:          #define _DDRA_TRISA7_MASK                                   0x80
8432:          #define _DDRA_RA0_POSN                                      0x0
8433:          #define _DDRA_RA0_POSITION                                  0x0
8434:          #define _DDRA_RA0_SIZE                                      0x1
8435:          #define _DDRA_RA0_LENGTH                                    0x1
8436:          #define _DDRA_RA0_MASK                                      0x1
8437:          #define _DDRA_RA1_POSN                                      0x1
8438:          #define _DDRA_RA1_POSITION                                  0x1
8439:          #define _DDRA_RA1_SIZE                                      0x1
8440:          #define _DDRA_RA1_LENGTH                                    0x1
8441:          #define _DDRA_RA1_MASK                                      0x2
8442:          #define _DDRA_RA2_POSN                                      0x2
8443:          #define _DDRA_RA2_POSITION                                  0x2
8444:          #define _DDRA_RA2_SIZE                                      0x1
8445:          #define _DDRA_RA2_LENGTH                                    0x1
8446:          #define _DDRA_RA2_MASK                                      0x4
8447:          #define _DDRA_RA3_POSN                                      0x3
8448:          #define _DDRA_RA3_POSITION                                  0x3
8449:          #define _DDRA_RA3_SIZE                                      0x1
8450:          #define _DDRA_RA3_LENGTH                                    0x1
8451:          #define _DDRA_RA3_MASK                                      0x8
8452:          #define _DDRA_RA4_POSN                                      0x4
8453:          #define _DDRA_RA4_POSITION                                  0x4
8454:          #define _DDRA_RA4_SIZE                                      0x1
8455:          #define _DDRA_RA4_LENGTH                                    0x1
8456:          #define _DDRA_RA4_MASK                                      0x10
8457:          #define _DDRA_RA5_POSN                                      0x5
8458:          #define _DDRA_RA5_POSITION                                  0x5
8459:          #define _DDRA_RA5_SIZE                                      0x1
8460:          #define _DDRA_RA5_LENGTH                                    0x1
8461:          #define _DDRA_RA5_MASK                                      0x20
8462:          #define _DDRA_RA6_POSN                                      0x6
8463:          #define _DDRA_RA6_POSITION                                  0x6
8464:          #define _DDRA_RA6_SIZE                                      0x1
8465:          #define _DDRA_RA6_LENGTH                                    0x1
8466:          #define _DDRA_RA6_MASK                                      0x40
8467:          #define _DDRA_RA7_POSN                                      0x7
8468:          #define _DDRA_RA7_POSITION                                  0x7
8469:          #define _DDRA_RA7_SIZE                                      0x1
8470:          #define _DDRA_RA7_LENGTH                                    0x1
8471:          #define _DDRA_RA7_MASK                                      0x80
8472:          
8473:          // Register: TRISB
8474:          extern volatile unsigned char           TRISB               @ 0xF93;
8475:          #ifndef _LIB_BUILD
8476:          asm("TRISB equ 0F93h");
8477:          #endif
8478:          // aliases
8479:          extern volatile unsigned char           DDRB                @ 0xF93;
8480:          #ifndef _LIB_BUILD
8481:          asm("DDRB equ 0F93h");
8482:          #endif
8483:          // bitfield definitions
8484:          typedef union {
8485:              struct {
8486:                  unsigned TRISB0                 :1;
8487:                  unsigned TRISB1                 :1;
8488:                  unsigned TRISB2                 :1;
8489:                  unsigned TRISB3                 :1;
8490:                  unsigned TRISB4                 :1;
8491:                  unsigned TRISB5                 :1;
8492:                  unsigned TRISB6                 :1;
8493:                  unsigned TRISB7                 :1;
8494:              };
8495:              struct {
8496:                  unsigned RB0                    :1;
8497:                  unsigned RB1                    :1;
8498:                  unsigned RB2                    :1;
8499:                  unsigned RB3                    :1;
8500:                  unsigned RB4                    :1;
8501:                  unsigned RB5                    :1;
8502:                  unsigned RB6                    :1;
8503:                  unsigned RB7                    :1;
8504:              };
8505:          } TRISBbits_t;
8506:          extern volatile TRISBbits_t TRISBbits @ 0xF93;
8507:          // bitfield macros
8508:          #define _TRISB_TRISB0_POSN                                  0x0
8509:          #define _TRISB_TRISB0_POSITION                              0x0
8510:          #define _TRISB_TRISB0_SIZE                                  0x1
8511:          #define _TRISB_TRISB0_LENGTH                                0x1
8512:          #define _TRISB_TRISB0_MASK                                  0x1
8513:          #define _TRISB_TRISB1_POSN                                  0x1
8514:          #define _TRISB_TRISB1_POSITION                              0x1
8515:          #define _TRISB_TRISB1_SIZE                                  0x1
8516:          #define _TRISB_TRISB1_LENGTH                                0x1
8517:          #define _TRISB_TRISB1_MASK                                  0x2
8518:          #define _TRISB_TRISB2_POSN                                  0x2
8519:          #define _TRISB_TRISB2_POSITION                              0x2
8520:          #define _TRISB_TRISB2_SIZE                                  0x1
8521:          #define _TRISB_TRISB2_LENGTH                                0x1
8522:          #define _TRISB_TRISB2_MASK                                  0x4
8523:          #define _TRISB_TRISB3_POSN                                  0x3
8524:          #define _TRISB_TRISB3_POSITION                              0x3
8525:          #define _TRISB_TRISB3_SIZE                                  0x1
8526:          #define _TRISB_TRISB3_LENGTH                                0x1
8527:          #define _TRISB_TRISB3_MASK                                  0x8
8528:          #define _TRISB_TRISB4_POSN                                  0x4
8529:          #define _TRISB_TRISB4_POSITION                              0x4
8530:          #define _TRISB_TRISB4_SIZE                                  0x1
8531:          #define _TRISB_TRISB4_LENGTH                                0x1
8532:          #define _TRISB_TRISB4_MASK                                  0x10
8533:          #define _TRISB_TRISB5_POSN                                  0x5
8534:          #define _TRISB_TRISB5_POSITION                              0x5
8535:          #define _TRISB_TRISB5_SIZE                                  0x1
8536:          #define _TRISB_TRISB5_LENGTH                                0x1
8537:          #define _TRISB_TRISB5_MASK                                  0x20
8538:          #define _TRISB_TRISB6_POSN                                  0x6
8539:          #define _TRISB_TRISB6_POSITION                              0x6
8540:          #define _TRISB_TRISB6_SIZE                                  0x1
8541:          #define _TRISB_TRISB6_LENGTH                                0x1
8542:          #define _TRISB_TRISB6_MASK                                  0x40
8543:          #define _TRISB_TRISB7_POSN                                  0x7
8544:          #define _TRISB_TRISB7_POSITION                              0x7
8545:          #define _TRISB_TRISB7_SIZE                                  0x1
8546:          #define _TRISB_TRISB7_LENGTH                                0x1
8547:          #define _TRISB_TRISB7_MASK                                  0x80
8548:          #define _TRISB_RB0_POSN                                     0x0
8549:          #define _TRISB_RB0_POSITION                                 0x0
8550:          #define _TRISB_RB0_SIZE                                     0x1
8551:          #define _TRISB_RB0_LENGTH                                   0x1
8552:          #define _TRISB_RB0_MASK                                     0x1
8553:          #define _TRISB_RB1_POSN                                     0x1
8554:          #define _TRISB_RB1_POSITION                                 0x1
8555:          #define _TRISB_RB1_SIZE                                     0x1
8556:          #define _TRISB_RB1_LENGTH                                   0x1
8557:          #define _TRISB_RB1_MASK                                     0x2
8558:          #define _TRISB_RB2_POSN                                     0x2
8559:          #define _TRISB_RB2_POSITION                                 0x2
8560:          #define _TRISB_RB2_SIZE                                     0x1
8561:          #define _TRISB_RB2_LENGTH                                   0x1
8562:          #define _TRISB_RB2_MASK                                     0x4
8563:          #define _TRISB_RB3_POSN                                     0x3
8564:          #define _TRISB_RB3_POSITION                                 0x3
8565:          #define _TRISB_RB3_SIZE                                     0x1
8566:          #define _TRISB_RB3_LENGTH                                   0x1
8567:          #define _TRISB_RB3_MASK                                     0x8
8568:          #define _TRISB_RB4_POSN                                     0x4
8569:          #define _TRISB_RB4_POSITION                                 0x4
8570:          #define _TRISB_RB4_SIZE                                     0x1
8571:          #define _TRISB_RB4_LENGTH                                   0x1
8572:          #define _TRISB_RB4_MASK                                     0x10
8573:          #define _TRISB_RB5_POSN                                     0x5
8574:          #define _TRISB_RB5_POSITION                                 0x5
8575:          #define _TRISB_RB5_SIZE                                     0x1
8576:          #define _TRISB_RB5_LENGTH                                   0x1
8577:          #define _TRISB_RB5_MASK                                     0x20
8578:          #define _TRISB_RB6_POSN                                     0x6
8579:          #define _TRISB_RB6_POSITION                                 0x6
8580:          #define _TRISB_RB6_SIZE                                     0x1
8581:          #define _TRISB_RB6_LENGTH                                   0x1
8582:          #define _TRISB_RB6_MASK                                     0x40
8583:          #define _TRISB_RB7_POSN                                     0x7
8584:          #define _TRISB_RB7_POSITION                                 0x7
8585:          #define _TRISB_RB7_SIZE                                     0x1
8586:          #define _TRISB_RB7_LENGTH                                   0x1
8587:          #define _TRISB_RB7_MASK                                     0x80
8588:          // alias bitfield definitions
8589:          typedef union {
8590:              struct {
8591:                  unsigned TRISB0                 :1;
8592:                  unsigned TRISB1                 :1;
8593:                  unsigned TRISB2                 :1;
8594:                  unsigned TRISB3                 :1;
8595:                  unsigned TRISB4                 :1;
8596:                  unsigned TRISB5                 :1;
8597:                  unsigned TRISB6                 :1;
8598:                  unsigned TRISB7                 :1;
8599:              };
8600:              struct {
8601:                  unsigned RB0                    :1;
8602:                  unsigned RB1                    :1;
8603:                  unsigned RB2                    :1;
8604:                  unsigned RB3                    :1;
8605:                  unsigned RB4                    :1;
8606:                  unsigned RB5                    :1;
8607:                  unsigned RB6                    :1;
8608:                  unsigned RB7                    :1;
8609:              };
8610:          } DDRBbits_t;
8611:          extern volatile DDRBbits_t DDRBbits @ 0xF93;
8612:          // bitfield macros
8613:          #define _DDRB_TRISB0_POSN                                   0x0
8614:          #define _DDRB_TRISB0_POSITION                               0x0
8615:          #define _DDRB_TRISB0_SIZE                                   0x1
8616:          #define _DDRB_TRISB0_LENGTH                                 0x1
8617:          #define _DDRB_TRISB0_MASK                                   0x1
8618:          #define _DDRB_TRISB1_POSN                                   0x1
8619:          #define _DDRB_TRISB1_POSITION                               0x1
8620:          #define _DDRB_TRISB1_SIZE                                   0x1
8621:          #define _DDRB_TRISB1_LENGTH                                 0x1
8622:          #define _DDRB_TRISB1_MASK                                   0x2
8623:          #define _DDRB_TRISB2_POSN                                   0x2
8624:          #define _DDRB_TRISB2_POSITION                               0x2
8625:          #define _DDRB_TRISB2_SIZE                                   0x1
8626:          #define _DDRB_TRISB2_LENGTH                                 0x1
8627:          #define _DDRB_TRISB2_MASK                                   0x4
8628:          #define _DDRB_TRISB3_POSN                                   0x3
8629:          #define _DDRB_TRISB3_POSITION                               0x3
8630:          #define _DDRB_TRISB3_SIZE                                   0x1
8631:          #define _DDRB_TRISB3_LENGTH                                 0x1
8632:          #define _DDRB_TRISB3_MASK                                   0x8
8633:          #define _DDRB_TRISB4_POSN                                   0x4
8634:          #define _DDRB_TRISB4_POSITION                               0x4
8635:          #define _DDRB_TRISB4_SIZE                                   0x1
8636:          #define _DDRB_TRISB4_LENGTH                                 0x1
8637:          #define _DDRB_TRISB4_MASK                                   0x10
8638:          #define _DDRB_TRISB5_POSN                                   0x5
8639:          #define _DDRB_TRISB5_POSITION                               0x5
8640:          #define _DDRB_TRISB5_SIZE                                   0x1
8641:          #define _DDRB_TRISB5_LENGTH                                 0x1
8642:          #define _DDRB_TRISB5_MASK                                   0x20
8643:          #define _DDRB_TRISB6_POSN                                   0x6
8644:          #define _DDRB_TRISB6_POSITION                               0x6
8645:          #define _DDRB_TRISB6_SIZE                                   0x1
8646:          #define _DDRB_TRISB6_LENGTH                                 0x1
8647:          #define _DDRB_TRISB6_MASK                                   0x40
8648:          #define _DDRB_TRISB7_POSN                                   0x7
8649:          #define _DDRB_TRISB7_POSITION                               0x7
8650:          #define _DDRB_TRISB7_SIZE                                   0x1
8651:          #define _DDRB_TRISB7_LENGTH                                 0x1
8652:          #define _DDRB_TRISB7_MASK                                   0x80
8653:          #define _DDRB_RB0_POSN                                      0x0
8654:          #define _DDRB_RB0_POSITION                                  0x0
8655:          #define _DDRB_RB0_SIZE                                      0x1
8656:          #define _DDRB_RB0_LENGTH                                    0x1
8657:          #define _DDRB_RB0_MASK                                      0x1
8658:          #define _DDRB_RB1_POSN                                      0x1
8659:          #define _DDRB_RB1_POSITION                                  0x1
8660:          #define _DDRB_RB1_SIZE                                      0x1
8661:          #define _DDRB_RB1_LENGTH                                    0x1
8662:          #define _DDRB_RB1_MASK                                      0x2
8663:          #define _DDRB_RB2_POSN                                      0x2
8664:          #define _DDRB_RB2_POSITION                                  0x2
8665:          #define _DDRB_RB2_SIZE                                      0x1
8666:          #define _DDRB_RB2_LENGTH                                    0x1
8667:          #define _DDRB_RB2_MASK                                      0x4
8668:          #define _DDRB_RB3_POSN                                      0x3
8669:          #define _DDRB_RB3_POSITION                                  0x3
8670:          #define _DDRB_RB3_SIZE                                      0x1
8671:          #define _DDRB_RB3_LENGTH                                    0x1
8672:          #define _DDRB_RB3_MASK                                      0x8
8673:          #define _DDRB_RB4_POSN                                      0x4
8674:          #define _DDRB_RB4_POSITION                                  0x4
8675:          #define _DDRB_RB4_SIZE                                      0x1
8676:          #define _DDRB_RB4_LENGTH                                    0x1
8677:          #define _DDRB_RB4_MASK                                      0x10
8678:          #define _DDRB_RB5_POSN                                      0x5
8679:          #define _DDRB_RB5_POSITION                                  0x5
8680:          #define _DDRB_RB5_SIZE                                      0x1
8681:          #define _DDRB_RB5_LENGTH                                    0x1
8682:          #define _DDRB_RB5_MASK                                      0x20
8683:          #define _DDRB_RB6_POSN                                      0x6
8684:          #define _DDRB_RB6_POSITION                                  0x6
8685:          #define _DDRB_RB6_SIZE                                      0x1
8686:          #define _DDRB_RB6_LENGTH                                    0x1
8687:          #define _DDRB_RB6_MASK                                      0x40
8688:          #define _DDRB_RB7_POSN                                      0x7
8689:          #define _DDRB_RB7_POSITION                                  0x7
8690:          #define _DDRB_RB7_SIZE                                      0x1
8691:          #define _DDRB_RB7_LENGTH                                    0x1
8692:          #define _DDRB_RB7_MASK                                      0x80
8693:          
8694:          // Register: TRISC
8695:          extern volatile unsigned char           TRISC               @ 0xF94;
8696:          #ifndef _LIB_BUILD
8697:          asm("TRISC equ 0F94h");
8698:          #endif
8699:          // aliases
8700:          extern volatile unsigned char           DDRC                @ 0xF94;
8701:          #ifndef _LIB_BUILD
8702:          asm("DDRC equ 0F94h");
8703:          #endif
8704:          // bitfield definitions
8705:          typedef union {
8706:              struct {
8707:                  unsigned TRISC0                 :1;
8708:                  unsigned TRISC1                 :1;
8709:                  unsigned TRISC2                 :1;
8710:                  unsigned TRISC3                 :1;
8711:                  unsigned TRISC4                 :1;
8712:                  unsigned TRISC5                 :1;
8713:                  unsigned TRISC6                 :1;
8714:                  unsigned TRISC7                 :1;
8715:              };
8716:              struct {
8717:                  unsigned RC0                    :1;
8718:                  unsigned RC1                    :1;
8719:                  unsigned RC2                    :1;
8720:                  unsigned RC3                    :1;
8721:                  unsigned RC4                    :1;
8722:                  unsigned RC5                    :1;
8723:                  unsigned RC6                    :1;
8724:                  unsigned RC7                    :1;
8725:              };
8726:          } TRISCbits_t;
8727:          extern volatile TRISCbits_t TRISCbits @ 0xF94;
8728:          // bitfield macros
8729:          #define _TRISC_TRISC0_POSN                                  0x0
8730:          #define _TRISC_TRISC0_POSITION                              0x0
8731:          #define _TRISC_TRISC0_SIZE                                  0x1
8732:          #define _TRISC_TRISC0_LENGTH                                0x1
8733:          #define _TRISC_TRISC0_MASK                                  0x1
8734:          #define _TRISC_TRISC1_POSN                                  0x1
8735:          #define _TRISC_TRISC1_POSITION                              0x1
8736:          #define _TRISC_TRISC1_SIZE                                  0x1
8737:          #define _TRISC_TRISC1_LENGTH                                0x1
8738:          #define _TRISC_TRISC1_MASK                                  0x2
8739:          #define _TRISC_TRISC2_POSN                                  0x2
8740:          #define _TRISC_TRISC2_POSITION                              0x2
8741:          #define _TRISC_TRISC2_SIZE                                  0x1
8742:          #define _TRISC_TRISC2_LENGTH                                0x1
8743:          #define _TRISC_TRISC2_MASK                                  0x4
8744:          #define _TRISC_TRISC3_POSN                                  0x3
8745:          #define _TRISC_TRISC3_POSITION                              0x3
8746:          #define _TRISC_TRISC3_SIZE                                  0x1
8747:          #define _TRISC_TRISC3_LENGTH                                0x1
8748:          #define _TRISC_TRISC3_MASK                                  0x8
8749:          #define _TRISC_TRISC4_POSN                                  0x4
8750:          #define _TRISC_TRISC4_POSITION                              0x4
8751:          #define _TRISC_TRISC4_SIZE                                  0x1
8752:          #define _TRISC_TRISC4_LENGTH                                0x1
8753:          #define _TRISC_TRISC4_MASK                                  0x10
8754:          #define _TRISC_TRISC5_POSN                                  0x5
8755:          #define _TRISC_TRISC5_POSITION                              0x5
8756:          #define _TRISC_TRISC5_SIZE                                  0x1
8757:          #define _TRISC_TRISC5_LENGTH                                0x1
8758:          #define _TRISC_TRISC5_MASK                                  0x20
8759:          #define _TRISC_TRISC6_POSN                                  0x6
8760:          #define _TRISC_TRISC6_POSITION                              0x6
8761:          #define _TRISC_TRISC6_SIZE                                  0x1
8762:          #define _TRISC_TRISC6_LENGTH                                0x1
8763:          #define _TRISC_TRISC6_MASK                                  0x40
8764:          #define _TRISC_TRISC7_POSN                                  0x7
8765:          #define _TRISC_TRISC7_POSITION                              0x7
8766:          #define _TRISC_TRISC7_SIZE                                  0x1
8767:          #define _TRISC_TRISC7_LENGTH                                0x1
8768:          #define _TRISC_TRISC7_MASK                                  0x80
8769:          #define _TRISC_RC0_POSN                                     0x0
8770:          #define _TRISC_RC0_POSITION                                 0x0
8771:          #define _TRISC_RC0_SIZE                                     0x1
8772:          #define _TRISC_RC0_LENGTH                                   0x1
8773:          #define _TRISC_RC0_MASK                                     0x1
8774:          #define _TRISC_RC1_POSN                                     0x1
8775:          #define _TRISC_RC1_POSITION                                 0x1
8776:          #define _TRISC_RC1_SIZE                                     0x1
8777:          #define _TRISC_RC1_LENGTH                                   0x1
8778:          #define _TRISC_RC1_MASK                                     0x2
8779:          #define _TRISC_RC2_POSN                                     0x2
8780:          #define _TRISC_RC2_POSITION                                 0x2
8781:          #define _TRISC_RC2_SIZE                                     0x1
8782:          #define _TRISC_RC2_LENGTH                                   0x1
8783:          #define _TRISC_RC2_MASK                                     0x4
8784:          #define _TRISC_RC3_POSN                                     0x3
8785:          #define _TRISC_RC3_POSITION                                 0x3
8786:          #define _TRISC_RC3_SIZE                                     0x1
8787:          #define _TRISC_RC3_LENGTH                                   0x1
8788:          #define _TRISC_RC3_MASK                                     0x8
8789:          #define _TRISC_RC4_POSN                                     0x4
8790:          #define _TRISC_RC4_POSITION                                 0x4
8791:          #define _TRISC_RC4_SIZE                                     0x1
8792:          #define _TRISC_RC4_LENGTH                                   0x1
8793:          #define _TRISC_RC4_MASK                                     0x10
8794:          #define _TRISC_RC5_POSN                                     0x5
8795:          #define _TRISC_RC5_POSITION                                 0x5
8796:          #define _TRISC_RC5_SIZE                                     0x1
8797:          #define _TRISC_RC5_LENGTH                                   0x1
8798:          #define _TRISC_RC5_MASK                                     0x20
8799:          #define _TRISC_RC6_POSN                                     0x6
8800:          #define _TRISC_RC6_POSITION                                 0x6
8801:          #define _TRISC_RC6_SIZE                                     0x1
8802:          #define _TRISC_RC6_LENGTH                                   0x1
8803:          #define _TRISC_RC6_MASK                                     0x40
8804:          #define _TRISC_RC7_POSN                                     0x7
8805:          #define _TRISC_RC7_POSITION                                 0x7
8806:          #define _TRISC_RC7_SIZE                                     0x1
8807:          #define _TRISC_RC7_LENGTH                                   0x1
8808:          #define _TRISC_RC7_MASK                                     0x80
8809:          // alias bitfield definitions
8810:          typedef union {
8811:              struct {
8812:                  unsigned TRISC0                 :1;
8813:                  unsigned TRISC1                 :1;
8814:                  unsigned TRISC2                 :1;
8815:                  unsigned TRISC3                 :1;
8816:                  unsigned TRISC4                 :1;
8817:                  unsigned TRISC5                 :1;
8818:                  unsigned TRISC6                 :1;
8819:                  unsigned TRISC7                 :1;
8820:              };
8821:              struct {
8822:                  unsigned RC0                    :1;
8823:                  unsigned RC1                    :1;
8824:                  unsigned RC2                    :1;
8825:                  unsigned RC3                    :1;
8826:                  unsigned RC4                    :1;
8827:                  unsigned RC5                    :1;
8828:                  unsigned RC6                    :1;
8829:                  unsigned RC7                    :1;
8830:              };
8831:          } DDRCbits_t;
8832:          extern volatile DDRCbits_t DDRCbits @ 0xF94;
8833:          // bitfield macros
8834:          #define _DDRC_TRISC0_POSN                                   0x0
8835:          #define _DDRC_TRISC0_POSITION                               0x0
8836:          #define _DDRC_TRISC0_SIZE                                   0x1
8837:          #define _DDRC_TRISC0_LENGTH                                 0x1
8838:          #define _DDRC_TRISC0_MASK                                   0x1
8839:          #define _DDRC_TRISC1_POSN                                   0x1
8840:          #define _DDRC_TRISC1_POSITION                               0x1
8841:          #define _DDRC_TRISC1_SIZE                                   0x1
8842:          #define _DDRC_TRISC1_LENGTH                                 0x1
8843:          #define _DDRC_TRISC1_MASK                                   0x2
8844:          #define _DDRC_TRISC2_POSN                                   0x2
8845:          #define _DDRC_TRISC2_POSITION                               0x2
8846:          #define _DDRC_TRISC2_SIZE                                   0x1
8847:          #define _DDRC_TRISC2_LENGTH                                 0x1
8848:          #define _DDRC_TRISC2_MASK                                   0x4
8849:          #define _DDRC_TRISC3_POSN                                   0x3
8850:          #define _DDRC_TRISC3_POSITION                               0x3
8851:          #define _DDRC_TRISC3_SIZE                                   0x1
8852:          #define _DDRC_TRISC3_LENGTH                                 0x1
8853:          #define _DDRC_TRISC3_MASK                                   0x8
8854:          #define _DDRC_TRISC4_POSN                                   0x4
8855:          #define _DDRC_TRISC4_POSITION                               0x4
8856:          #define _DDRC_TRISC4_SIZE                                   0x1
8857:          #define _DDRC_TRISC4_LENGTH                                 0x1
8858:          #define _DDRC_TRISC4_MASK                                   0x10
8859:          #define _DDRC_TRISC5_POSN                                   0x5
8860:          #define _DDRC_TRISC5_POSITION                               0x5
8861:          #define _DDRC_TRISC5_SIZE                                   0x1
8862:          #define _DDRC_TRISC5_LENGTH                                 0x1
8863:          #define _DDRC_TRISC5_MASK                                   0x20
8864:          #define _DDRC_TRISC6_POSN                                   0x6
8865:          #define _DDRC_TRISC6_POSITION                               0x6
8866:          #define _DDRC_TRISC6_SIZE                                   0x1
8867:          #define _DDRC_TRISC6_LENGTH                                 0x1
8868:          #define _DDRC_TRISC6_MASK                                   0x40
8869:          #define _DDRC_TRISC7_POSN                                   0x7
8870:          #define _DDRC_TRISC7_POSITION                               0x7
8871:          #define _DDRC_TRISC7_SIZE                                   0x1
8872:          #define _DDRC_TRISC7_LENGTH                                 0x1
8873:          #define _DDRC_TRISC7_MASK                                   0x80
8874:          #define _DDRC_RC0_POSN                                      0x0
8875:          #define _DDRC_RC0_POSITION                                  0x0
8876:          #define _DDRC_RC0_SIZE                                      0x1
8877:          #define _DDRC_RC0_LENGTH                                    0x1
8878:          #define _DDRC_RC0_MASK                                      0x1
8879:          #define _DDRC_RC1_POSN                                      0x1
8880:          #define _DDRC_RC1_POSITION                                  0x1
8881:          #define _DDRC_RC1_SIZE                                      0x1
8882:          #define _DDRC_RC1_LENGTH                                    0x1
8883:          #define _DDRC_RC1_MASK                                      0x2
8884:          #define _DDRC_RC2_POSN                                      0x2
8885:          #define _DDRC_RC2_POSITION                                  0x2
8886:          #define _DDRC_RC2_SIZE                                      0x1
8887:          #define _DDRC_RC2_LENGTH                                    0x1
8888:          #define _DDRC_RC2_MASK                                      0x4
8889:          #define _DDRC_RC3_POSN                                      0x3
8890:          #define _DDRC_RC3_POSITION                                  0x3
8891:          #define _DDRC_RC3_SIZE                                      0x1
8892:          #define _DDRC_RC3_LENGTH                                    0x1
8893:          #define _DDRC_RC3_MASK                                      0x8
8894:          #define _DDRC_RC4_POSN                                      0x4
8895:          #define _DDRC_RC4_POSITION                                  0x4
8896:          #define _DDRC_RC4_SIZE                                      0x1
8897:          #define _DDRC_RC4_LENGTH                                    0x1
8898:          #define _DDRC_RC4_MASK                                      0x10
8899:          #define _DDRC_RC5_POSN                                      0x5
8900:          #define _DDRC_RC5_POSITION                                  0x5
8901:          #define _DDRC_RC5_SIZE                                      0x1
8902:          #define _DDRC_RC5_LENGTH                                    0x1
8903:          #define _DDRC_RC5_MASK                                      0x20
8904:          #define _DDRC_RC6_POSN                                      0x6
8905:          #define _DDRC_RC6_POSITION                                  0x6
8906:          #define _DDRC_RC6_SIZE                                      0x1
8907:          #define _DDRC_RC6_LENGTH                                    0x1
8908:          #define _DDRC_RC6_MASK                                      0x40
8909:          #define _DDRC_RC7_POSN                                      0x7
8910:          #define _DDRC_RC7_POSITION                                  0x7
8911:          #define _DDRC_RC7_SIZE                                      0x1
8912:          #define _DDRC_RC7_LENGTH                                    0x1
8913:          #define _DDRC_RC7_MASK                                      0x80
8914:          
8915:          // Register: TRISD
8916:          extern volatile unsigned char           TRISD               @ 0xF95;
8917:          #ifndef _LIB_BUILD
8918:          asm("TRISD equ 0F95h");
8919:          #endif
8920:          // aliases
8921:          extern volatile unsigned char           DDRD                @ 0xF95;
8922:          #ifndef _LIB_BUILD
8923:          asm("DDRD equ 0F95h");
8924:          #endif
8925:          // bitfield definitions
8926:          typedef union {
8927:              struct {
8928:                  unsigned TRISD0                 :1;
8929:                  unsigned TRISD1                 :1;
8930:                  unsigned TRISD2                 :1;
8931:                  unsigned TRISD3                 :1;
8932:                  unsigned TRISD4                 :1;
8933:                  unsigned TRISD5                 :1;
8934:                  unsigned TRISD6                 :1;
8935:                  unsigned TRISD7                 :1;
8936:              };
8937:              struct {
8938:                  unsigned RD0                    :1;
8939:                  unsigned RD1                    :1;
8940:                  unsigned RD2                    :1;
8941:                  unsigned RD3                    :1;
8942:                  unsigned RD4                    :1;
8943:                  unsigned RD5                    :1;
8944:                  unsigned RD6                    :1;
8945:                  unsigned RD7                    :1;
8946:              };
8947:          } TRISDbits_t;
8948:          extern volatile TRISDbits_t TRISDbits @ 0xF95;
8949:          // bitfield macros
8950:          #define _TRISD_TRISD0_POSN                                  0x0
8951:          #define _TRISD_TRISD0_POSITION                              0x0
8952:          #define _TRISD_TRISD0_SIZE                                  0x1
8953:          #define _TRISD_TRISD0_LENGTH                                0x1
8954:          #define _TRISD_TRISD0_MASK                                  0x1
8955:          #define _TRISD_TRISD1_POSN                                  0x1
8956:          #define _TRISD_TRISD1_POSITION                              0x1
8957:          #define _TRISD_TRISD1_SIZE                                  0x1
8958:          #define _TRISD_TRISD1_LENGTH                                0x1
8959:          #define _TRISD_TRISD1_MASK                                  0x2
8960:          #define _TRISD_TRISD2_POSN                                  0x2
8961:          #define _TRISD_TRISD2_POSITION                              0x2
8962:          #define _TRISD_TRISD2_SIZE                                  0x1
8963:          #define _TRISD_TRISD2_LENGTH                                0x1
8964:          #define _TRISD_TRISD2_MASK                                  0x4
8965:          #define _TRISD_TRISD3_POSN                                  0x3
8966:          #define _TRISD_TRISD3_POSITION                              0x3
8967:          #define _TRISD_TRISD3_SIZE                                  0x1
8968:          #define _TRISD_TRISD3_LENGTH                                0x1
8969:          #define _TRISD_TRISD3_MASK                                  0x8
8970:          #define _TRISD_TRISD4_POSN                                  0x4
8971:          #define _TRISD_TRISD4_POSITION                              0x4
8972:          #define _TRISD_TRISD4_SIZE                                  0x1
8973:          #define _TRISD_TRISD4_LENGTH                                0x1
8974:          #define _TRISD_TRISD4_MASK                                  0x10
8975:          #define _TRISD_TRISD5_POSN                                  0x5
8976:          #define _TRISD_TRISD5_POSITION                              0x5
8977:          #define _TRISD_TRISD5_SIZE                                  0x1
8978:          #define _TRISD_TRISD5_LENGTH                                0x1
8979:          #define _TRISD_TRISD5_MASK                                  0x20
8980:          #define _TRISD_TRISD6_POSN                                  0x6
8981:          #define _TRISD_TRISD6_POSITION                              0x6
8982:          #define _TRISD_TRISD6_SIZE                                  0x1
8983:          #define _TRISD_TRISD6_LENGTH                                0x1
8984:          #define _TRISD_TRISD6_MASK                                  0x40
8985:          #define _TRISD_TRISD7_POSN                                  0x7
8986:          #define _TRISD_TRISD7_POSITION                              0x7
8987:          #define _TRISD_TRISD7_SIZE                                  0x1
8988:          #define _TRISD_TRISD7_LENGTH                                0x1
8989:          #define _TRISD_TRISD7_MASK                                  0x80
8990:          #define _TRISD_RD0_POSN                                     0x0
8991:          #define _TRISD_RD0_POSITION                                 0x0
8992:          #define _TRISD_RD0_SIZE                                     0x1
8993:          #define _TRISD_RD0_LENGTH                                   0x1
8994:          #define _TRISD_RD0_MASK                                     0x1
8995:          #define _TRISD_RD1_POSN                                     0x1
8996:          #define _TRISD_RD1_POSITION                                 0x1
8997:          #define _TRISD_RD1_SIZE                                     0x1
8998:          #define _TRISD_RD1_LENGTH                                   0x1
8999:          #define _TRISD_RD1_MASK                                     0x2
9000:          #define _TRISD_RD2_POSN                                     0x2
9001:          #define _TRISD_RD2_POSITION                                 0x2
9002:          #define _TRISD_RD2_SIZE                                     0x1
9003:          #define _TRISD_RD2_LENGTH                                   0x1
9004:          #define _TRISD_RD2_MASK                                     0x4
9005:          #define _TRISD_RD3_POSN                                     0x3
9006:          #define _TRISD_RD3_POSITION                                 0x3
9007:          #define _TRISD_RD3_SIZE                                     0x1
9008:          #define _TRISD_RD3_LENGTH                                   0x1
9009:          #define _TRISD_RD3_MASK                                     0x8
9010:          #define _TRISD_RD4_POSN                                     0x4
9011:          #define _TRISD_RD4_POSITION                                 0x4
9012:          #define _TRISD_RD4_SIZE                                     0x1
9013:          #define _TRISD_RD4_LENGTH                                   0x1
9014:          #define _TRISD_RD4_MASK                                     0x10
9015:          #define _TRISD_RD5_POSN                                     0x5
9016:          #define _TRISD_RD5_POSITION                                 0x5
9017:          #define _TRISD_RD5_SIZE                                     0x1
9018:          #define _TRISD_RD5_LENGTH                                   0x1
9019:          #define _TRISD_RD5_MASK                                     0x20
9020:          #define _TRISD_RD6_POSN                                     0x6
9021:          #define _TRISD_RD6_POSITION                                 0x6
9022:          #define _TRISD_RD6_SIZE                                     0x1
9023:          #define _TRISD_RD6_LENGTH                                   0x1
9024:          #define _TRISD_RD6_MASK                                     0x40
9025:          #define _TRISD_RD7_POSN                                     0x7
9026:          #define _TRISD_RD7_POSITION                                 0x7
9027:          #define _TRISD_RD7_SIZE                                     0x1
9028:          #define _TRISD_RD7_LENGTH                                   0x1
9029:          #define _TRISD_RD7_MASK                                     0x80
9030:          // alias bitfield definitions
9031:          typedef union {
9032:              struct {
9033:                  unsigned TRISD0                 :1;
9034:                  unsigned TRISD1                 :1;
9035:                  unsigned TRISD2                 :1;
9036:                  unsigned TRISD3                 :1;
9037:                  unsigned TRISD4                 :1;
9038:                  unsigned TRISD5                 :1;
9039:                  unsigned TRISD6                 :1;
9040:                  unsigned TRISD7                 :1;
9041:              };
9042:              struct {
9043:                  unsigned RD0                    :1;
9044:                  unsigned RD1                    :1;
9045:                  unsigned RD2                    :1;
9046:                  unsigned RD3                    :1;
9047:                  unsigned RD4                    :1;
9048:                  unsigned RD5                    :1;
9049:                  unsigned RD6                    :1;
9050:                  unsigned RD7                    :1;
9051:              };
9052:          } DDRDbits_t;
9053:          extern volatile DDRDbits_t DDRDbits @ 0xF95;
9054:          // bitfield macros
9055:          #define _DDRD_TRISD0_POSN                                   0x0
9056:          #define _DDRD_TRISD0_POSITION                               0x0
9057:          #define _DDRD_TRISD0_SIZE                                   0x1
9058:          #define _DDRD_TRISD0_LENGTH                                 0x1
9059:          #define _DDRD_TRISD0_MASK                                   0x1
9060:          #define _DDRD_TRISD1_POSN                                   0x1
9061:          #define _DDRD_TRISD1_POSITION                               0x1
9062:          #define _DDRD_TRISD1_SIZE                                   0x1
9063:          #define _DDRD_TRISD1_LENGTH                                 0x1
9064:          #define _DDRD_TRISD1_MASK                                   0x2
9065:          #define _DDRD_TRISD2_POSN                                   0x2
9066:          #define _DDRD_TRISD2_POSITION                               0x2
9067:          #define _DDRD_TRISD2_SIZE                                   0x1
9068:          #define _DDRD_TRISD2_LENGTH                                 0x1
9069:          #define _DDRD_TRISD2_MASK                                   0x4
9070:          #define _DDRD_TRISD3_POSN                                   0x3
9071:          #define _DDRD_TRISD3_POSITION                               0x3
9072:          #define _DDRD_TRISD3_SIZE                                   0x1
9073:          #define _DDRD_TRISD3_LENGTH                                 0x1
9074:          #define _DDRD_TRISD3_MASK                                   0x8
9075:          #define _DDRD_TRISD4_POSN                                   0x4
9076:          #define _DDRD_TRISD4_POSITION                               0x4
9077:          #define _DDRD_TRISD4_SIZE                                   0x1
9078:          #define _DDRD_TRISD4_LENGTH                                 0x1
9079:          #define _DDRD_TRISD4_MASK                                   0x10
9080:          #define _DDRD_TRISD5_POSN                                   0x5
9081:          #define _DDRD_TRISD5_POSITION                               0x5
9082:          #define _DDRD_TRISD5_SIZE                                   0x1
9083:          #define _DDRD_TRISD5_LENGTH                                 0x1
9084:          #define _DDRD_TRISD5_MASK                                   0x20
9085:          #define _DDRD_TRISD6_POSN                                   0x6
9086:          #define _DDRD_TRISD6_POSITION                               0x6
9087:          #define _DDRD_TRISD6_SIZE                                   0x1
9088:          #define _DDRD_TRISD6_LENGTH                                 0x1
9089:          #define _DDRD_TRISD6_MASK                                   0x40
9090:          #define _DDRD_TRISD7_POSN                                   0x7
9091:          #define _DDRD_TRISD7_POSITION                               0x7
9092:          #define _DDRD_TRISD7_SIZE                                   0x1
9093:          #define _DDRD_TRISD7_LENGTH                                 0x1
9094:          #define _DDRD_TRISD7_MASK                                   0x80
9095:          #define _DDRD_RD0_POSN                                      0x0
9096:          #define _DDRD_RD0_POSITION                                  0x0
9097:          #define _DDRD_RD0_SIZE                                      0x1
9098:          #define _DDRD_RD0_LENGTH                                    0x1
9099:          #define _DDRD_RD0_MASK                                      0x1
9100:          #define _DDRD_RD1_POSN                                      0x1
9101:          #define _DDRD_RD1_POSITION                                  0x1
9102:          #define _DDRD_RD1_SIZE                                      0x1
9103:          #define _DDRD_RD1_LENGTH                                    0x1
9104:          #define _DDRD_RD1_MASK                                      0x2
9105:          #define _DDRD_RD2_POSN                                      0x2
9106:          #define _DDRD_RD2_POSITION                                  0x2
9107:          #define _DDRD_RD2_SIZE                                      0x1
9108:          #define _DDRD_RD2_LENGTH                                    0x1
9109:          #define _DDRD_RD2_MASK                                      0x4
9110:          #define _DDRD_RD3_POSN                                      0x3
9111:          #define _DDRD_RD3_POSITION                                  0x3
9112:          #define _DDRD_RD3_SIZE                                      0x1
9113:          #define _DDRD_RD3_LENGTH                                    0x1
9114:          #define _DDRD_RD3_MASK                                      0x8
9115:          #define _DDRD_RD4_POSN                                      0x4
9116:          #define _DDRD_RD4_POSITION                                  0x4
9117:          #define _DDRD_RD4_SIZE                                      0x1
9118:          #define _DDRD_RD4_LENGTH                                    0x1
9119:          #define _DDRD_RD4_MASK                                      0x10
9120:          #define _DDRD_RD5_POSN                                      0x5
9121:          #define _DDRD_RD5_POSITION                                  0x5
9122:          #define _DDRD_RD5_SIZE                                      0x1
9123:          #define _DDRD_RD5_LENGTH                                    0x1
9124:          #define _DDRD_RD5_MASK                                      0x20
9125:          #define _DDRD_RD6_POSN                                      0x6
9126:          #define _DDRD_RD6_POSITION                                  0x6
9127:          #define _DDRD_RD6_SIZE                                      0x1
9128:          #define _DDRD_RD6_LENGTH                                    0x1
9129:          #define _DDRD_RD6_MASK                                      0x40
9130:          #define _DDRD_RD7_POSN                                      0x7
9131:          #define _DDRD_RD7_POSITION                                  0x7
9132:          #define _DDRD_RD7_SIZE                                      0x1
9133:          #define _DDRD_RD7_LENGTH                                    0x1
9134:          #define _DDRD_RD7_MASK                                      0x80
9135:          
9136:          // Register: TRISE
9137:          extern volatile unsigned char           TRISE               @ 0xF96;
9138:          #ifndef _LIB_BUILD
9139:          asm("TRISE equ 0F96h");
9140:          #endif
9141:          // aliases
9142:          extern volatile unsigned char           DDRE                @ 0xF96;
9143:          #ifndef _LIB_BUILD
9144:          asm("DDRE equ 0F96h");
9145:          #endif
9146:          // bitfield definitions
9147:          typedef union {
9148:              struct {
9149:                  unsigned TRISE0                 :1;
9150:                  unsigned TRISE1                 :1;
9151:                  unsigned TRISE2                 :1;
9152:                  unsigned                        :4;
9153:                  unsigned WPUE3                  :1;
9154:              };
9155:              struct {
9156:                  unsigned RE0                    :1;
9157:                  unsigned RE1                    :1;
9158:                  unsigned RE2                    :1;
9159:              };
9160:          } TRISEbits_t;
9161:          extern volatile TRISEbits_t TRISEbits @ 0xF96;
9162:          // bitfield macros
9163:          #define _TRISE_TRISE0_POSN                                  0x0
9164:          #define _TRISE_TRISE0_POSITION                              0x0
9165:          #define _TRISE_TRISE0_SIZE                                  0x1
9166:          #define _TRISE_TRISE0_LENGTH                                0x1
9167:          #define _TRISE_TRISE0_MASK                                  0x1
9168:          #define _TRISE_TRISE1_POSN                                  0x1
9169:          #define _TRISE_TRISE1_POSITION                              0x1
9170:          #define _TRISE_TRISE1_SIZE                                  0x1
9171:          #define _TRISE_TRISE1_LENGTH                                0x1
9172:          #define _TRISE_TRISE1_MASK                                  0x2
9173:          #define _TRISE_TRISE2_POSN                                  0x2
9174:          #define _TRISE_TRISE2_POSITION                              0x2
9175:          #define _TRISE_TRISE2_SIZE                                  0x1
9176:          #define _TRISE_TRISE2_LENGTH                                0x1
9177:          #define _TRISE_TRISE2_MASK                                  0x4
9178:          #define _TRISE_WPUE3_POSN                                   0x7
9179:          #define _TRISE_WPUE3_POSITION                               0x7
9180:          #define _TRISE_WPUE3_SIZE                                   0x1
9181:          #define _TRISE_WPUE3_LENGTH                                 0x1
9182:          #define _TRISE_WPUE3_MASK                                   0x80
9183:          #define _TRISE_RE0_POSN                                     0x0
9184:          #define _TRISE_RE0_POSITION                                 0x0
9185:          #define _TRISE_RE0_SIZE                                     0x1
9186:          #define _TRISE_RE0_LENGTH                                   0x1
9187:          #define _TRISE_RE0_MASK                                     0x1
9188:          #define _TRISE_RE1_POSN                                     0x1
9189:          #define _TRISE_RE1_POSITION                                 0x1
9190:          #define _TRISE_RE1_SIZE                                     0x1
9191:          #define _TRISE_RE1_LENGTH                                   0x1
9192:          #define _TRISE_RE1_MASK                                     0x2
9193:          #define _TRISE_RE2_POSN                                     0x2
9194:          #define _TRISE_RE2_POSITION                                 0x2
9195:          #define _TRISE_RE2_SIZE                                     0x1
9196:          #define _TRISE_RE2_LENGTH                                   0x1
9197:          #define _TRISE_RE2_MASK                                     0x4
9198:          // alias bitfield definitions
9199:          typedef union {
9200:              struct {
9201:                  unsigned TRISE0                 :1;
9202:                  unsigned TRISE1                 :1;
9203:                  unsigned TRISE2                 :1;
9204:                  unsigned                        :4;
9205:                  unsigned WPUE3                  :1;
9206:              };
9207:              struct {
9208:                  unsigned RE0                    :1;
9209:                  unsigned RE1                    :1;
9210:                  unsigned RE2                    :1;
9211:              };
9212:          } DDREbits_t;
9213:          extern volatile DDREbits_t DDREbits @ 0xF96;
9214:          // bitfield macros
9215:          #define _DDRE_TRISE0_POSN                                   0x0
9216:          #define _DDRE_TRISE0_POSITION                               0x0
9217:          #define _DDRE_TRISE0_SIZE                                   0x1
9218:          #define _DDRE_TRISE0_LENGTH                                 0x1
9219:          #define _DDRE_TRISE0_MASK                                   0x1
9220:          #define _DDRE_TRISE1_POSN                                   0x1
9221:          #define _DDRE_TRISE1_POSITION                               0x1
9222:          #define _DDRE_TRISE1_SIZE                                   0x1
9223:          #define _DDRE_TRISE1_LENGTH                                 0x1
9224:          #define _DDRE_TRISE1_MASK                                   0x2
9225:          #define _DDRE_TRISE2_POSN                                   0x2
9226:          #define _DDRE_TRISE2_POSITION                               0x2
9227:          #define _DDRE_TRISE2_SIZE                                   0x1
9228:          #define _DDRE_TRISE2_LENGTH                                 0x1
9229:          #define _DDRE_TRISE2_MASK                                   0x4
9230:          #define _DDRE_WPUE3_POSN                                    0x7
9231:          #define _DDRE_WPUE3_POSITION                                0x7
9232:          #define _DDRE_WPUE3_SIZE                                    0x1
9233:          #define _DDRE_WPUE3_LENGTH                                  0x1
9234:          #define _DDRE_WPUE3_MASK                                    0x80
9235:          #define _DDRE_RE0_POSN                                      0x0
9236:          #define _DDRE_RE0_POSITION                                  0x0
9237:          #define _DDRE_RE0_SIZE                                      0x1
9238:          #define _DDRE_RE0_LENGTH                                    0x1
9239:          #define _DDRE_RE0_MASK                                      0x1
9240:          #define _DDRE_RE1_POSN                                      0x1
9241:          #define _DDRE_RE1_POSITION                                  0x1
9242:          #define _DDRE_RE1_SIZE                                      0x1
9243:          #define _DDRE_RE1_LENGTH                                    0x1
9244:          #define _DDRE_RE1_MASK                                      0x2
9245:          #define _DDRE_RE2_POSN                                      0x2
9246:          #define _DDRE_RE2_POSITION                                  0x2
9247:          #define _DDRE_RE2_SIZE                                      0x1
9248:          #define _DDRE_RE2_LENGTH                                    0x1
9249:          #define _DDRE_RE2_MASK                                      0x4
9250:          
9251:          // Register: OSCTUNE
9252:          extern volatile unsigned char           OSCTUNE             @ 0xF9B;
9253:          #ifndef _LIB_BUILD
9254:          asm("OSCTUNE equ 0F9Bh");
9255:          #endif
9256:          // bitfield definitions
9257:          typedef union {
9258:              struct {
9259:                  unsigned TUN                    :6;
9260:                  unsigned PLLEN                  :1;
9261:                  unsigned INTSRC                 :1;
9262:              };
9263:              struct {
9264:                  unsigned TUN0                   :1;
9265:                  unsigned TUN1                   :1;
9266:                  unsigned TUN2                   :1;
9267:                  unsigned TUN3                   :1;
9268:                  unsigned TUN4                   :1;
9269:                  unsigned TUN5                   :1;
9270:              };
9271:          } OSCTUNEbits_t;
9272:          extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
9273:          // bitfield macros
9274:          #define _OSCTUNE_TUN_POSN                                   0x0
9275:          #define _OSCTUNE_TUN_POSITION                               0x0
9276:          #define _OSCTUNE_TUN_SIZE                                   0x6
9277:          #define _OSCTUNE_TUN_LENGTH                                 0x6
9278:          #define _OSCTUNE_TUN_MASK                                   0x3F
9279:          #define _OSCTUNE_PLLEN_POSN                                 0x6
9280:          #define _OSCTUNE_PLLEN_POSITION                             0x6
9281:          #define _OSCTUNE_PLLEN_SIZE                                 0x1
9282:          #define _OSCTUNE_PLLEN_LENGTH                               0x1
9283:          #define _OSCTUNE_PLLEN_MASK                                 0x40
9284:          #define _OSCTUNE_INTSRC_POSN                                0x7
9285:          #define _OSCTUNE_INTSRC_POSITION                            0x7
9286:          #define _OSCTUNE_INTSRC_SIZE                                0x1
9287:          #define _OSCTUNE_INTSRC_LENGTH                              0x1
9288:          #define _OSCTUNE_INTSRC_MASK                                0x80
9289:          #define _OSCTUNE_TUN0_POSN                                  0x0
9290:          #define _OSCTUNE_TUN0_POSITION                              0x0
9291:          #define _OSCTUNE_TUN0_SIZE                                  0x1
9292:          #define _OSCTUNE_TUN0_LENGTH                                0x1
9293:          #define _OSCTUNE_TUN0_MASK                                  0x1
9294:          #define _OSCTUNE_TUN1_POSN                                  0x1
9295:          #define _OSCTUNE_TUN1_POSITION                              0x1
9296:          #define _OSCTUNE_TUN1_SIZE                                  0x1
9297:          #define _OSCTUNE_TUN1_LENGTH                                0x1
9298:          #define _OSCTUNE_TUN1_MASK                                  0x2
9299:          #define _OSCTUNE_TUN2_POSN                                  0x2
9300:          #define _OSCTUNE_TUN2_POSITION                              0x2
9301:          #define _OSCTUNE_TUN2_SIZE                                  0x1
9302:          #define _OSCTUNE_TUN2_LENGTH                                0x1
9303:          #define _OSCTUNE_TUN2_MASK                                  0x4
9304:          #define _OSCTUNE_TUN3_POSN                                  0x3
9305:          #define _OSCTUNE_TUN3_POSITION                              0x3
9306:          #define _OSCTUNE_TUN3_SIZE                                  0x1
9307:          #define _OSCTUNE_TUN3_LENGTH                                0x1
9308:          #define _OSCTUNE_TUN3_MASK                                  0x8
9309:          #define _OSCTUNE_TUN4_POSN                                  0x4
9310:          #define _OSCTUNE_TUN4_POSITION                              0x4
9311:          #define _OSCTUNE_TUN4_SIZE                                  0x1
9312:          #define _OSCTUNE_TUN4_LENGTH                                0x1
9313:          #define _OSCTUNE_TUN4_MASK                                  0x10
9314:          #define _OSCTUNE_TUN5_POSN                                  0x5
9315:          #define _OSCTUNE_TUN5_POSITION                              0x5
9316:          #define _OSCTUNE_TUN5_SIZE                                  0x1
9317:          #define _OSCTUNE_TUN5_LENGTH                                0x1
9318:          #define _OSCTUNE_TUN5_MASK                                  0x20
9319:          
9320:          // Register: HLVDCON
9321:          extern volatile unsigned char           HLVDCON             @ 0xF9C;
9322:          #ifndef _LIB_BUILD
9323:          asm("HLVDCON equ 0F9Ch");
9324:          #endif
9325:          // aliases
9326:          extern volatile unsigned char           LVDCON              @ 0xF9C;
9327:          #ifndef _LIB_BUILD
9328:          asm("LVDCON equ 0F9Ch");
9329:          #endif
9330:          // bitfield definitions
9331:          typedef union {
9332:              struct {
9333:                  unsigned HLVDL                  :4;
9334:                  unsigned HLVDEN                 :1;
9335:                  unsigned IRVST                  :1;
9336:                  unsigned BGVST                  :1;
9337:                  unsigned VDIRMAG                :1;
9338:              };
9339:              struct {
9340:                  unsigned HLVDL0                 :1;
9341:                  unsigned HLVDL1                 :1;
9342:                  unsigned HLVDL2                 :1;
9343:                  unsigned HLVDL3                 :1;
9344:              };
9345:              struct {
9346:                  unsigned LVDL0                  :1;
9347:                  unsigned LVDL1                  :1;
9348:                  unsigned LVDL2                  :1;
9349:                  unsigned LVDL3                  :1;
9350:                  unsigned LVDEN                  :1;
9351:                  unsigned IVRST                  :1;
9352:              };
9353:              struct {
9354:                  unsigned LVV0                   :1;
9355:                  unsigned LVV1                   :1;
9356:                  unsigned LVV2                   :1;
9357:                  unsigned LVV3                   :1;
9358:                  unsigned                        :1;
9359:                  unsigned BGST                   :1;
9360:              };
9361:          } HLVDCONbits_t;
9362:          extern volatile HLVDCONbits_t HLVDCONbits @ 0xF9C;
9363:          // bitfield macros
9364:          #define _HLVDCON_HLVDL_POSN                                 0x0
9365:          #define _HLVDCON_HLVDL_POSITION                             0x0
9366:          #define _HLVDCON_HLVDL_SIZE                                 0x4
9367:          #define _HLVDCON_HLVDL_LENGTH                               0x4
9368:          #define _HLVDCON_HLVDL_MASK                                 0xF
9369:          #define _HLVDCON_HLVDEN_POSN                                0x4
9370:          #define _HLVDCON_HLVDEN_POSITION                            0x4
9371:          #define _HLVDCON_HLVDEN_SIZE                                0x1
9372:          #define _HLVDCON_HLVDEN_LENGTH                              0x1
9373:          #define _HLVDCON_HLVDEN_MASK                                0x10
9374:          #define _HLVDCON_IRVST_POSN                                 0x5
9375:          #define _HLVDCON_IRVST_POSITION                             0x5
9376:          #define _HLVDCON_IRVST_SIZE                                 0x1
9377:          #define _HLVDCON_IRVST_LENGTH                               0x1
9378:          #define _HLVDCON_IRVST_MASK                                 0x20
9379:          #define _HLVDCON_BGVST_POSN                                 0x6
9380:          #define _HLVDCON_BGVST_POSITION                             0x6
9381:          #define _HLVDCON_BGVST_SIZE                                 0x1
9382:          #define _HLVDCON_BGVST_LENGTH                               0x1
9383:          #define _HLVDCON_BGVST_MASK                                 0x40
9384:          #define _HLVDCON_VDIRMAG_POSN                               0x7
9385:          #define _HLVDCON_VDIRMAG_POSITION                           0x7
9386:          #define _HLVDCON_VDIRMAG_SIZE                               0x1
9387:          #define _HLVDCON_VDIRMAG_LENGTH                             0x1
9388:          #define _HLVDCON_VDIRMAG_MASK                               0x80
9389:          #define _HLVDCON_HLVDL0_POSN                                0x0
9390:          #define _HLVDCON_HLVDL0_POSITION                            0x0
9391:          #define _HLVDCON_HLVDL0_SIZE                                0x1
9392:          #define _HLVDCON_HLVDL0_LENGTH                              0x1
9393:          #define _HLVDCON_HLVDL0_MASK                                0x1
9394:          #define _HLVDCON_HLVDL1_POSN                                0x1
9395:          #define _HLVDCON_HLVDL1_POSITION                            0x1
9396:          #define _HLVDCON_HLVDL1_SIZE                                0x1
9397:          #define _HLVDCON_HLVDL1_LENGTH                              0x1
9398:          #define _HLVDCON_HLVDL1_MASK                                0x2
9399:          #define _HLVDCON_HLVDL2_POSN                                0x2
9400:          #define _HLVDCON_HLVDL2_POSITION                            0x2
9401:          #define _HLVDCON_HLVDL2_SIZE                                0x1
9402:          #define _HLVDCON_HLVDL2_LENGTH                              0x1
9403:          #define _HLVDCON_HLVDL2_MASK                                0x4
9404:          #define _HLVDCON_HLVDL3_POSN                                0x3
9405:          #define _HLVDCON_HLVDL3_POSITION                            0x3
9406:          #define _HLVDCON_HLVDL3_SIZE                                0x1
9407:          #define _HLVDCON_HLVDL3_LENGTH                              0x1
9408:          #define _HLVDCON_HLVDL3_MASK                                0x8
9409:          #define _HLVDCON_LVDL0_POSN                                 0x0
9410:          #define _HLVDCON_LVDL0_POSITION                             0x0
9411:          #define _HLVDCON_LVDL0_SIZE                                 0x1
9412:          #define _HLVDCON_LVDL0_LENGTH                               0x1
9413:          #define _HLVDCON_LVDL0_MASK                                 0x1
9414:          #define _HLVDCON_LVDL1_POSN                                 0x1
9415:          #define _HLVDCON_LVDL1_POSITION                             0x1
9416:          #define _HLVDCON_LVDL1_SIZE                                 0x1
9417:          #define _HLVDCON_LVDL1_LENGTH                               0x1
9418:          #define _HLVDCON_LVDL1_MASK                                 0x2
9419:          #define _HLVDCON_LVDL2_POSN                                 0x2
9420:          #define _HLVDCON_LVDL2_POSITION                             0x2
9421:          #define _HLVDCON_LVDL2_SIZE                                 0x1
9422:          #define _HLVDCON_LVDL2_LENGTH                               0x1
9423:          #define _HLVDCON_LVDL2_MASK                                 0x4
9424:          #define _HLVDCON_LVDL3_POSN                                 0x3
9425:          #define _HLVDCON_LVDL3_POSITION                             0x3
9426:          #define _HLVDCON_LVDL3_SIZE                                 0x1
9427:          #define _HLVDCON_LVDL3_LENGTH                               0x1
9428:          #define _HLVDCON_LVDL3_MASK                                 0x8
9429:          #define _HLVDCON_LVDEN_POSN                                 0x4
9430:          #define _HLVDCON_LVDEN_POSITION                             0x4
9431:          #define _HLVDCON_LVDEN_SIZE                                 0x1
9432:          #define _HLVDCON_LVDEN_LENGTH                               0x1
9433:          #define _HLVDCON_LVDEN_MASK                                 0x10
9434:          #define _HLVDCON_IVRST_POSN                                 0x5
9435:          #define _HLVDCON_IVRST_POSITION                             0x5
9436:          #define _HLVDCON_IVRST_SIZE                                 0x1
9437:          #define _HLVDCON_IVRST_LENGTH                               0x1
9438:          #define _HLVDCON_IVRST_MASK                                 0x20
9439:          #define _HLVDCON_LVV0_POSN                                  0x0
9440:          #define _HLVDCON_LVV0_POSITION                              0x0
9441:          #define _HLVDCON_LVV0_SIZE                                  0x1
9442:          #define _HLVDCON_LVV0_LENGTH                                0x1
9443:          #define _HLVDCON_LVV0_MASK                                  0x1
9444:          #define _HLVDCON_LVV1_POSN                                  0x1
9445:          #define _HLVDCON_LVV1_POSITION                              0x1
9446:          #define _HLVDCON_LVV1_SIZE                                  0x1
9447:          #define _HLVDCON_LVV1_LENGTH                                0x1
9448:          #define _HLVDCON_LVV1_MASK                                  0x2
9449:          #define _HLVDCON_LVV2_POSN                                  0x2
9450:          #define _HLVDCON_LVV2_POSITION                              0x2
9451:          #define _HLVDCON_LVV2_SIZE                                  0x1
9452:          #define _HLVDCON_LVV2_LENGTH                                0x1
9453:          #define _HLVDCON_LVV2_MASK                                  0x4
9454:          #define _HLVDCON_LVV3_POSN                                  0x3
9455:          #define _HLVDCON_LVV3_POSITION                              0x3
9456:          #define _HLVDCON_LVV3_SIZE                                  0x1
9457:          #define _HLVDCON_LVV3_LENGTH                                0x1
9458:          #define _HLVDCON_LVV3_MASK                                  0x8
9459:          #define _HLVDCON_BGST_POSN                                  0x5
9460:          #define _HLVDCON_BGST_POSITION                              0x5
9461:          #define _HLVDCON_BGST_SIZE                                  0x1
9462:          #define _HLVDCON_BGST_LENGTH                                0x1
9463:          #define _HLVDCON_BGST_MASK                                  0x20
9464:          // alias bitfield definitions
9465:          typedef union {
9466:              struct {
9467:                  unsigned HLVDL                  :4;
9468:                  unsigned HLVDEN                 :1;
9469:                  unsigned IRVST                  :1;
9470:                  unsigned BGVST                  :1;
9471:                  unsigned VDIRMAG                :1;
9472:              };
9473:              struct {
9474:                  unsigned HLVDL0                 :1;
9475:                  unsigned HLVDL1                 :1;
9476:                  unsigned HLVDL2                 :1;
9477:                  unsigned HLVDL3                 :1;
9478:              };
9479:              struct {
9480:                  unsigned LVDL0                  :1;
9481:                  unsigned LVDL1                  :1;
9482:                  unsigned LVDL2                  :1;
9483:                  unsigned LVDL3                  :1;
9484:                  unsigned LVDEN                  :1;
9485:                  unsigned IVRST                  :1;
9486:              };
9487:              struct {
9488:                  unsigned LVV0                   :1;
9489:                  unsigned LVV1                   :1;
9490:                  unsigned LVV2                   :1;
9491:                  unsigned LVV3                   :1;
9492:                  unsigned                        :1;
9493:                  unsigned BGST                   :1;
9494:              };
9495:          } LVDCONbits_t;
9496:          extern volatile LVDCONbits_t LVDCONbits @ 0xF9C;
9497:          // bitfield macros
9498:          #define _LVDCON_HLVDL_POSN                                  0x0
9499:          #define _LVDCON_HLVDL_POSITION                              0x0
9500:          #define _LVDCON_HLVDL_SIZE                                  0x4
9501:          #define _LVDCON_HLVDL_LENGTH                                0x4
9502:          #define _LVDCON_HLVDL_MASK                                  0xF
9503:          #define _LVDCON_HLVDEN_POSN                                 0x4
9504:          #define _LVDCON_HLVDEN_POSITION                             0x4
9505:          #define _LVDCON_HLVDEN_SIZE                                 0x1
9506:          #define _LVDCON_HLVDEN_LENGTH                               0x1
9507:          #define _LVDCON_HLVDEN_MASK                                 0x10
9508:          #define _LVDCON_IRVST_POSN                                  0x5
9509:          #define _LVDCON_IRVST_POSITION                              0x5
9510:          #define _LVDCON_IRVST_SIZE                                  0x1
9511:          #define _LVDCON_IRVST_LENGTH                                0x1
9512:          #define _LVDCON_IRVST_MASK                                  0x20
9513:          #define _LVDCON_BGVST_POSN                                  0x6
9514:          #define _LVDCON_BGVST_POSITION                              0x6
9515:          #define _LVDCON_BGVST_SIZE                                  0x1
9516:          #define _LVDCON_BGVST_LENGTH                                0x1
9517:          #define _LVDCON_BGVST_MASK                                  0x40
9518:          #define _LVDCON_VDIRMAG_POSN                                0x7
9519:          #define _LVDCON_VDIRMAG_POSITION                            0x7
9520:          #define _LVDCON_VDIRMAG_SIZE                                0x1
9521:          #define _LVDCON_VDIRMAG_LENGTH                              0x1
9522:          #define _LVDCON_VDIRMAG_MASK                                0x80
9523:          #define _LVDCON_HLVDL0_POSN                                 0x0
9524:          #define _LVDCON_HLVDL0_POSITION                             0x0
9525:          #define _LVDCON_HLVDL0_SIZE                                 0x1
9526:          #define _LVDCON_HLVDL0_LENGTH                               0x1
9527:          #define _LVDCON_HLVDL0_MASK                                 0x1
9528:          #define _LVDCON_HLVDL1_POSN                                 0x1
9529:          #define _LVDCON_HLVDL1_POSITION                             0x1
9530:          #define _LVDCON_HLVDL1_SIZE                                 0x1
9531:          #define _LVDCON_HLVDL1_LENGTH                               0x1
9532:          #define _LVDCON_HLVDL1_MASK                                 0x2
9533:          #define _LVDCON_HLVDL2_POSN                                 0x2
9534:          #define _LVDCON_HLVDL2_POSITION                             0x2
9535:          #define _LVDCON_HLVDL2_SIZE                                 0x1
9536:          #define _LVDCON_HLVDL2_LENGTH                               0x1
9537:          #define _LVDCON_HLVDL2_MASK                                 0x4
9538:          #define _LVDCON_HLVDL3_POSN                                 0x3
9539:          #define _LVDCON_HLVDL3_POSITION                             0x3
9540:          #define _LVDCON_HLVDL3_SIZE                                 0x1
9541:          #define _LVDCON_HLVDL3_LENGTH                               0x1
9542:          #define _LVDCON_HLVDL3_MASK                                 0x8
9543:          #define _LVDCON_LVDL0_POSN                                  0x0
9544:          #define _LVDCON_LVDL0_POSITION                              0x0
9545:          #define _LVDCON_LVDL0_SIZE                                  0x1
9546:          #define _LVDCON_LVDL0_LENGTH                                0x1
9547:          #define _LVDCON_LVDL0_MASK                                  0x1
9548:          #define _LVDCON_LVDL1_POSN                                  0x1
9549:          #define _LVDCON_LVDL1_POSITION                              0x1
9550:          #define _LVDCON_LVDL1_SIZE                                  0x1
9551:          #define _LVDCON_LVDL1_LENGTH                                0x1
9552:          #define _LVDCON_LVDL1_MASK                                  0x2
9553:          #define _LVDCON_LVDL2_POSN                                  0x2
9554:          #define _LVDCON_LVDL2_POSITION                              0x2
9555:          #define _LVDCON_LVDL2_SIZE                                  0x1
9556:          #define _LVDCON_LVDL2_LENGTH                                0x1
9557:          #define _LVDCON_LVDL2_MASK                                  0x4
9558:          #define _LVDCON_LVDL3_POSN                                  0x3
9559:          #define _LVDCON_LVDL3_POSITION                              0x3
9560:          #define _LVDCON_LVDL3_SIZE                                  0x1
9561:          #define _LVDCON_LVDL3_LENGTH                                0x1
9562:          #define _LVDCON_LVDL3_MASK                                  0x8
9563:          #define _LVDCON_LVDEN_POSN                                  0x4
9564:          #define _LVDCON_LVDEN_POSITION                              0x4
9565:          #define _LVDCON_LVDEN_SIZE                                  0x1
9566:          #define _LVDCON_LVDEN_LENGTH                                0x1
9567:          #define _LVDCON_LVDEN_MASK                                  0x10
9568:          #define _LVDCON_IVRST_POSN                                  0x5
9569:          #define _LVDCON_IVRST_POSITION                              0x5
9570:          #define _LVDCON_IVRST_SIZE                                  0x1
9571:          #define _LVDCON_IVRST_LENGTH                                0x1
9572:          #define _LVDCON_IVRST_MASK                                  0x20
9573:          #define _LVDCON_LVV0_POSN                                   0x0
9574:          #define _LVDCON_LVV0_POSITION                               0x0
9575:          #define _LVDCON_LVV0_SIZE                                   0x1
9576:          #define _LVDCON_LVV0_LENGTH                                 0x1
9577:          #define _LVDCON_LVV0_MASK                                   0x1
9578:          #define _LVDCON_LVV1_POSN                                   0x1
9579:          #define _LVDCON_LVV1_POSITION                               0x1
9580:          #define _LVDCON_LVV1_SIZE                                   0x1
9581:          #define _LVDCON_LVV1_LENGTH                                 0x1
9582:          #define _LVDCON_LVV1_MASK                                   0x2
9583:          #define _LVDCON_LVV2_POSN                                   0x2
9584:          #define _LVDCON_LVV2_POSITION                               0x2
9585:          #define _LVDCON_LVV2_SIZE                                   0x1
9586:          #define _LVDCON_LVV2_LENGTH                                 0x1
9587:          #define _LVDCON_LVV2_MASK                                   0x4
9588:          #define _LVDCON_LVV3_POSN                                   0x3
9589:          #define _LVDCON_LVV3_POSITION                               0x3
9590:          #define _LVDCON_LVV3_SIZE                                   0x1
9591:          #define _LVDCON_LVV3_LENGTH                                 0x1
9592:          #define _LVDCON_LVV3_MASK                                   0x8
9593:          #define _LVDCON_BGST_POSN                                   0x5
9594:          #define _LVDCON_BGST_POSITION                               0x5
9595:          #define _LVDCON_BGST_SIZE                                   0x1
9596:          #define _LVDCON_BGST_LENGTH                                 0x1
9597:          #define _LVDCON_BGST_MASK                                   0x20
9598:          
9599:          // Register: PIE1
9600:          extern volatile unsigned char           PIE1                @ 0xF9D;
9601:          #ifndef _LIB_BUILD
9602:          asm("PIE1 equ 0F9Dh");
9603:          #endif
9604:          // bitfield definitions
9605:          typedef union {
9606:              struct {
9607:                  unsigned TMR1IE                 :1;
9608:                  unsigned TMR2IE                 :1;
9609:                  unsigned CCP1IE                 :1;
9610:                  unsigned SSP1IE                 :1;
9611:                  unsigned TX1IE                  :1;
9612:                  unsigned RC1IE                  :1;
9613:                  unsigned ADIE                   :1;
9614:              };
9615:              struct {
9616:                  unsigned                        :3;
9617:                  unsigned SSPIE                  :1;
9618:                  unsigned TXIE                   :1;
9619:                  unsigned RCIE                   :1;
9620:              };
9621:          } PIE1bits_t;
9622:          extern volatile PIE1bits_t PIE1bits @ 0xF9D;
9623:          // bitfield macros
9624:          #define _PIE1_TMR1IE_POSN                                   0x0
9625:          #define _PIE1_TMR1IE_POSITION                               0x0
9626:          #define _PIE1_TMR1IE_SIZE                                   0x1
9627:          #define _PIE1_TMR1IE_LENGTH                                 0x1
9628:          #define _PIE1_TMR1IE_MASK                                   0x1
9629:          #define _PIE1_TMR2IE_POSN                                   0x1
9630:          #define _PIE1_TMR2IE_POSITION                               0x1
9631:          #define _PIE1_TMR2IE_SIZE                                   0x1
9632:          #define _PIE1_TMR2IE_LENGTH                                 0x1
9633:          #define _PIE1_TMR2IE_MASK                                   0x2
9634:          #define _PIE1_CCP1IE_POSN                                   0x2
9635:          #define _PIE1_CCP1IE_POSITION                               0x2
9636:          #define _PIE1_CCP1IE_SIZE                                   0x1
9637:          #define _PIE1_CCP1IE_LENGTH                                 0x1
9638:          #define _PIE1_CCP1IE_MASK                                   0x4
9639:          #define _PIE1_SSP1IE_POSN                                   0x3
9640:          #define _PIE1_SSP1IE_POSITION                               0x3
9641:          #define _PIE1_SSP1IE_SIZE                                   0x1
9642:          #define _PIE1_SSP1IE_LENGTH                                 0x1
9643:          #define _PIE1_SSP1IE_MASK                                   0x8
9644:          #define _PIE1_TX1IE_POSN                                    0x4
9645:          #define _PIE1_TX1IE_POSITION                                0x4
9646:          #define _PIE1_TX1IE_SIZE                                    0x1
9647:          #define _PIE1_TX1IE_LENGTH                                  0x1
9648:          #define _PIE1_TX1IE_MASK                                    0x10
9649:          #define _PIE1_RC1IE_POSN                                    0x5
9650:          #define _PIE1_RC1IE_POSITION                                0x5
9651:          #define _PIE1_RC1IE_SIZE                                    0x1
9652:          #define _PIE1_RC1IE_LENGTH                                  0x1
9653:          #define _PIE1_RC1IE_MASK                                    0x20
9654:          #define _PIE1_ADIE_POSN                                     0x6
9655:          #define _PIE1_ADIE_POSITION                                 0x6
9656:          #define _PIE1_ADIE_SIZE                                     0x1
9657:          #define _PIE1_ADIE_LENGTH                                   0x1
9658:          #define _PIE1_ADIE_MASK                                     0x40
9659:          #define _PIE1_SSPIE_POSN                                    0x3
9660:          #define _PIE1_SSPIE_POSITION                                0x3
9661:          #define _PIE1_SSPIE_SIZE                                    0x1
9662:          #define _PIE1_SSPIE_LENGTH                                  0x1
9663:          #define _PIE1_SSPIE_MASK                                    0x8
9664:          #define _PIE1_TXIE_POSN                                     0x4
9665:          #define _PIE1_TXIE_POSITION                                 0x4
9666:          #define _PIE1_TXIE_SIZE                                     0x1
9667:          #define _PIE1_TXIE_LENGTH                                   0x1
9668:          #define _PIE1_TXIE_MASK                                     0x10
9669:          #define _PIE1_RCIE_POSN                                     0x5
9670:          #define _PIE1_RCIE_POSITION                                 0x5
9671:          #define _PIE1_RCIE_SIZE                                     0x1
9672:          #define _PIE1_RCIE_LENGTH                                   0x1
9673:          #define _PIE1_RCIE_MASK                                     0x20
9674:          
9675:          // Register: PIR1
9676:          extern volatile unsigned char           PIR1                @ 0xF9E;
9677:          #ifndef _LIB_BUILD
9678:          asm("PIR1 equ 0F9Eh");
9679:          #endif
9680:          // bitfield definitions
9681:          typedef union {
9682:              struct {
9683:                  unsigned TMR1IF                 :1;
9684:                  unsigned TMR2IF                 :1;
9685:                  unsigned CCP1IF                 :1;
9686:                  unsigned SSP1IF                 :1;
9687:                  unsigned TX1IF                  :1;
9688:                  unsigned RC1IF                  :1;
9689:                  unsigned ADIF                   :1;
9690:              };
9691:              struct {
9692:                  unsigned                        :3;
9693:                  unsigned SSPIF                  :1;
9694:                  unsigned TXIF                   :1;
9695:                  unsigned RCIF                   :1;
9696:              };
9697:          } PIR1bits_t;
9698:          extern volatile PIR1bits_t PIR1bits @ 0xF9E;
9699:          // bitfield macros
9700:          #define _PIR1_TMR1IF_POSN                                   0x0
9701:          #define _PIR1_TMR1IF_POSITION                               0x0
9702:          #define _PIR1_TMR1IF_SIZE                                   0x1
9703:          #define _PIR1_TMR1IF_LENGTH                                 0x1
9704:          #define _PIR1_TMR1IF_MASK                                   0x1
9705:          #define _PIR1_TMR2IF_POSN                                   0x1
9706:          #define _PIR1_TMR2IF_POSITION                               0x1
9707:          #define _PIR1_TMR2IF_SIZE                                   0x1
9708:          #define _PIR1_TMR2IF_LENGTH                                 0x1
9709:          #define _PIR1_TMR2IF_MASK                                   0x2
9710:          #define _PIR1_CCP1IF_POSN                                   0x2
9711:          #define _PIR1_CCP1IF_POSITION                               0x2
9712:          #define _PIR1_CCP1IF_SIZE                                   0x1
9713:          #define _PIR1_CCP1IF_LENGTH                                 0x1
9714:          #define _PIR1_CCP1IF_MASK                                   0x4
9715:          #define _PIR1_SSP1IF_POSN                                   0x3
9716:          #define _PIR1_SSP1IF_POSITION                               0x3
9717:          #define _PIR1_SSP1IF_SIZE                                   0x1
9718:          #define _PIR1_SSP1IF_LENGTH                                 0x1
9719:          #define _PIR1_SSP1IF_MASK                                   0x8
9720:          #define _PIR1_TX1IF_POSN                                    0x4
9721:          #define _PIR1_TX1IF_POSITION                                0x4
9722:          #define _PIR1_TX1IF_SIZE                                    0x1
9723:          #define _PIR1_TX1IF_LENGTH                                  0x1
9724:          #define _PIR1_TX1IF_MASK                                    0x10
9725:          #define _PIR1_RC1IF_POSN                                    0x5
9726:          #define _PIR1_RC1IF_POSITION                                0x5
9727:          #define _PIR1_RC1IF_SIZE                                    0x1
9728:          #define _PIR1_RC1IF_LENGTH                                  0x1
9729:          #define _PIR1_RC1IF_MASK                                    0x20
9730:          #define _PIR1_ADIF_POSN                                     0x6
9731:          #define _PIR1_ADIF_POSITION                                 0x6
9732:          #define _PIR1_ADIF_SIZE                                     0x1
9733:          #define _PIR1_ADIF_LENGTH                                   0x1
9734:          #define _PIR1_ADIF_MASK                                     0x40
9735:          #define _PIR1_SSPIF_POSN                                    0x3
9736:          #define _PIR1_SSPIF_POSITION                                0x3
9737:          #define _PIR1_SSPIF_SIZE                                    0x1
9738:          #define _PIR1_SSPIF_LENGTH                                  0x1
9739:          #define _PIR1_SSPIF_MASK                                    0x8
9740:          #define _PIR1_TXIF_POSN                                     0x4
9741:          #define _PIR1_TXIF_POSITION                                 0x4
9742:          #define _PIR1_TXIF_SIZE                                     0x1
9743:          #define _PIR1_TXIF_LENGTH                                   0x1
9744:          #define _PIR1_TXIF_MASK                                     0x10
9745:          #define _PIR1_RCIF_POSN                                     0x5
9746:          #define _PIR1_RCIF_POSITION                                 0x5
9747:          #define _PIR1_RCIF_SIZE                                     0x1
9748:          #define _PIR1_RCIF_LENGTH                                   0x1
9749:          #define _PIR1_RCIF_MASK                                     0x20
9750:          
9751:          // Register: IPR1
9752:          extern volatile unsigned char           IPR1                @ 0xF9F;
9753:          #ifndef _LIB_BUILD
9754:          asm("IPR1 equ 0F9Fh");
9755:          #endif
9756:          // bitfield definitions
9757:          typedef union {
9758:              struct {
9759:                  unsigned TMR1IP                 :1;
9760:                  unsigned TMR2IP                 :1;
9761:                  unsigned CCP1IP                 :1;
9762:                  unsigned SSP1IP                 :1;
9763:                  unsigned TX1IP                  :1;
9764:                  unsigned RC1IP                  :1;
9765:                  unsigned ADIP                   :1;
9766:              };
9767:              struct {
9768:                  unsigned                        :3;
9769:                  unsigned SSPIP                  :1;
9770:                  unsigned TXIP                   :1;
9771:                  unsigned RCIP                   :1;
9772:              };
9773:          } IPR1bits_t;
9774:          extern volatile IPR1bits_t IPR1bits @ 0xF9F;
9775:          // bitfield macros
9776:          #define _IPR1_TMR1IP_POSN                                   0x0
9777:          #define _IPR1_TMR1IP_POSITION                               0x0
9778:          #define _IPR1_TMR1IP_SIZE                                   0x1
9779:          #define _IPR1_TMR1IP_LENGTH                                 0x1
9780:          #define _IPR1_TMR1IP_MASK                                   0x1
9781:          #define _IPR1_TMR2IP_POSN                                   0x1
9782:          #define _IPR1_TMR2IP_POSITION                               0x1
9783:          #define _IPR1_TMR2IP_SIZE                                   0x1
9784:          #define _IPR1_TMR2IP_LENGTH                                 0x1
9785:          #define _IPR1_TMR2IP_MASK                                   0x2
9786:          #define _IPR1_CCP1IP_POSN                                   0x2
9787:          #define _IPR1_CCP1IP_POSITION                               0x2
9788:          #define _IPR1_CCP1IP_SIZE                                   0x1
9789:          #define _IPR1_CCP1IP_LENGTH                                 0x1
9790:          #define _IPR1_CCP1IP_MASK                                   0x4
9791:          #define _IPR1_SSP1IP_POSN                                   0x3
9792:          #define _IPR1_SSP1IP_POSITION                               0x3
9793:          #define _IPR1_SSP1IP_SIZE                                   0x1
9794:          #define _IPR1_SSP1IP_LENGTH                                 0x1
9795:          #define _IPR1_SSP1IP_MASK                                   0x8
9796:          #define _IPR1_TX1IP_POSN                                    0x4
9797:          #define _IPR1_TX1IP_POSITION                                0x4
9798:          #define _IPR1_TX1IP_SIZE                                    0x1
9799:          #define _IPR1_TX1IP_LENGTH                                  0x1
9800:          #define _IPR1_TX1IP_MASK                                    0x10
9801:          #define _IPR1_RC1IP_POSN                                    0x5
9802:          #define _IPR1_RC1IP_POSITION                                0x5
9803:          #define _IPR1_RC1IP_SIZE                                    0x1
9804:          #define _IPR1_RC1IP_LENGTH                                  0x1
9805:          #define _IPR1_RC1IP_MASK                                    0x20
9806:          #define _IPR1_ADIP_POSN                                     0x6
9807:          #define _IPR1_ADIP_POSITION                                 0x6
9808:          #define _IPR1_ADIP_SIZE                                     0x1
9809:          #define _IPR1_ADIP_LENGTH                                   0x1
9810:          #define _IPR1_ADIP_MASK                                     0x40
9811:          #define _IPR1_SSPIP_POSN                                    0x3
9812:          #define _IPR1_SSPIP_POSITION                                0x3
9813:          #define _IPR1_SSPIP_SIZE                                    0x1
9814:          #define _IPR1_SSPIP_LENGTH                                  0x1
9815:          #define _IPR1_SSPIP_MASK                                    0x8
9816:          #define _IPR1_TXIP_POSN                                     0x4
9817:          #define _IPR1_TXIP_POSITION                                 0x4
9818:          #define _IPR1_TXIP_SIZE                                     0x1
9819:          #define _IPR1_TXIP_LENGTH                                   0x1
9820:          #define _IPR1_TXIP_MASK                                     0x10
9821:          #define _IPR1_RCIP_POSN                                     0x5
9822:          #define _IPR1_RCIP_POSITION                                 0x5
9823:          #define _IPR1_RCIP_SIZE                                     0x1
9824:          #define _IPR1_RCIP_LENGTH                                   0x1
9825:          #define _IPR1_RCIP_MASK                                     0x20
9826:          
9827:          // Register: PIE2
9828:          extern volatile unsigned char           PIE2                @ 0xFA0;
9829:          #ifndef _LIB_BUILD
9830:          asm("PIE2 equ 0FA0h");
9831:          #endif
9832:          // bitfield definitions
9833:          typedef union {
9834:              struct {
9835:                  unsigned CCP2IE                 :1;
9836:                  unsigned TMR3IE                 :1;
9837:                  unsigned HLVDIE                 :1;
9838:                  unsigned BCL1IE                 :1;
9839:                  unsigned EEIE                   :1;
9840:                  unsigned C2IE                   :1;
9841:                  unsigned C1IE                   :1;
9842:                  unsigned OSCFIE                 :1;
9843:              };
9844:              struct {
9845:                  unsigned                        :2;
9846:                  unsigned LVDIE                  :1;
9847:                  unsigned BCLIE                  :1;
9848:              };
9849:              struct {
9850:                  unsigned                        :6;
9851:                  unsigned CMIE                   :1;
9852:              };
9853:          } PIE2bits_t;
9854:          extern volatile PIE2bits_t PIE2bits @ 0xFA0;
9855:          // bitfield macros
9856:          #define _PIE2_CCP2IE_POSN                                   0x0
9857:          #define _PIE2_CCP2IE_POSITION                               0x0
9858:          #define _PIE2_CCP2IE_SIZE                                   0x1
9859:          #define _PIE2_CCP2IE_LENGTH                                 0x1
9860:          #define _PIE2_CCP2IE_MASK                                   0x1
9861:          #define _PIE2_TMR3IE_POSN                                   0x1
9862:          #define _PIE2_TMR3IE_POSITION                               0x1
9863:          #define _PIE2_TMR3IE_SIZE                                   0x1
9864:          #define _PIE2_TMR3IE_LENGTH                                 0x1
9865:          #define _PIE2_TMR3IE_MASK                                   0x2
9866:          #define _PIE2_HLVDIE_POSN                                   0x2
9867:          #define _PIE2_HLVDIE_POSITION                               0x2
9868:          #define _PIE2_HLVDIE_SIZE                                   0x1
9869:          #define _PIE2_HLVDIE_LENGTH                                 0x1
9870:          #define _PIE2_HLVDIE_MASK                                   0x4
9871:          #define _PIE2_BCL1IE_POSN                                   0x3
9872:          #define _PIE2_BCL1IE_POSITION                               0x3
9873:          #define _PIE2_BCL1IE_SIZE                                   0x1
9874:          #define _PIE2_BCL1IE_LENGTH                                 0x1
9875:          #define _PIE2_BCL1IE_MASK                                   0x8
9876:          #define _PIE2_EEIE_POSN                                     0x4
9877:          #define _PIE2_EEIE_POSITION                                 0x4
9878:          #define _PIE2_EEIE_SIZE                                     0x1
9879:          #define _PIE2_EEIE_LENGTH                                   0x1
9880:          #define _PIE2_EEIE_MASK                                     0x10
9881:          #define _PIE2_C2IE_POSN                                     0x5
9882:          #define _PIE2_C2IE_POSITION                                 0x5
9883:          #define _PIE2_C2IE_SIZE                                     0x1
9884:          #define _PIE2_C2IE_LENGTH                                   0x1
9885:          #define _PIE2_C2IE_MASK                                     0x20
9886:          #define _PIE2_C1IE_POSN                                     0x6
9887:          #define _PIE2_C1IE_POSITION                                 0x6
9888:          #define _PIE2_C1IE_SIZE                                     0x1
9889:          #define _PIE2_C1IE_LENGTH                                   0x1
9890:          #define _PIE2_C1IE_MASK                                     0x40
9891:          #define _PIE2_OSCFIE_POSN                                   0x7
9892:          #define _PIE2_OSCFIE_POSITION                               0x7
9893:          #define _PIE2_OSCFIE_SIZE                                   0x1
9894:          #define _PIE2_OSCFIE_LENGTH                                 0x1
9895:          #define _PIE2_OSCFIE_MASK                                   0x80
9896:          #define _PIE2_LVDIE_POSN                                    0x2
9897:          #define _PIE2_LVDIE_POSITION                                0x2
9898:          #define _PIE2_LVDIE_SIZE                                    0x1
9899:          #define _PIE2_LVDIE_LENGTH                                  0x1
9900:          #define _PIE2_LVDIE_MASK                                    0x4
9901:          #define _PIE2_BCLIE_POSN                                    0x3
9902:          #define _PIE2_BCLIE_POSITION                                0x3
9903:          #define _PIE2_BCLIE_SIZE                                    0x1
9904:          #define _PIE2_BCLIE_LENGTH                                  0x1
9905:          #define _PIE2_BCLIE_MASK                                    0x8
9906:          #define _PIE2_CMIE_POSN                                     0x6
9907:          #define _PIE2_CMIE_POSITION                                 0x6
9908:          #define _PIE2_CMIE_SIZE                                     0x1
9909:          #define _PIE2_CMIE_LENGTH                                   0x1
9910:          #define _PIE2_CMIE_MASK                                     0x40
9911:          
9912:          // Register: PIR2
9913:          extern volatile unsigned char           PIR2                @ 0xFA1;
9914:          #ifndef _LIB_BUILD
9915:          asm("PIR2 equ 0FA1h");
9916:          #endif
9917:          // bitfield definitions
9918:          typedef union {
9919:              struct {
9920:                  unsigned CCP2IF                 :1;
9921:                  unsigned TMR3IF                 :1;
9922:                  unsigned HLVDIF                 :1;
9923:                  unsigned BCL1IF                 :1;
9924:                  unsigned EEIF                   :1;
9925:                  unsigned C2IF                   :1;
9926:                  unsigned C1IF                   :1;
9927:                  unsigned OSCFIF                 :1;
9928:              };
9929:              struct {
9930:                  unsigned                        :2;
9931:                  unsigned LVDIF                  :1;
9932:                  unsigned BCLIF                  :1;
9933:              };
9934:              struct {
9935:                  unsigned                        :6;
9936:                  unsigned CMIF                   :1;
9937:              };
9938:          } PIR2bits_t;
9939:          extern volatile PIR2bits_t PIR2bits @ 0xFA1;
9940:          // bitfield macros
9941:          #define _PIR2_CCP2IF_POSN                                   0x0
9942:          #define _PIR2_CCP2IF_POSITION                               0x0
9943:          #define _PIR2_CCP2IF_SIZE                                   0x1
9944:          #define _PIR2_CCP2IF_LENGTH                                 0x1
9945:          #define _PIR2_CCP2IF_MASK                                   0x1
9946:          #define _PIR2_TMR3IF_POSN                                   0x1
9947:          #define _PIR2_TMR3IF_POSITION                               0x1
9948:          #define _PIR2_TMR3IF_SIZE                                   0x1
9949:          #define _PIR2_TMR3IF_LENGTH                                 0x1
9950:          #define _PIR2_TMR3IF_MASK                                   0x2
9951:          #define _PIR2_HLVDIF_POSN                                   0x2
9952:          #define _PIR2_HLVDIF_POSITION                               0x2
9953:          #define _PIR2_HLVDIF_SIZE                                   0x1
9954:          #define _PIR2_HLVDIF_LENGTH                                 0x1
9955:          #define _PIR2_HLVDIF_MASK                                   0x4
9956:          #define _PIR2_BCL1IF_POSN                                   0x3
9957:          #define _PIR2_BCL1IF_POSITION                               0x3
9958:          #define _PIR2_BCL1IF_SIZE                                   0x1
9959:          #define _PIR2_BCL1IF_LENGTH                                 0x1
9960:          #define _PIR2_BCL1IF_MASK                                   0x8
9961:          #define _PIR2_EEIF_POSN                                     0x4
9962:          #define _PIR2_EEIF_POSITION                                 0x4
9963:          #define _PIR2_EEIF_SIZE                                     0x1
9964:          #define _PIR2_EEIF_LENGTH                                   0x1
9965:          #define _PIR2_EEIF_MASK                                     0x10
9966:          #define _PIR2_C2IF_POSN                                     0x5
9967:          #define _PIR2_C2IF_POSITION                                 0x5
9968:          #define _PIR2_C2IF_SIZE                                     0x1
9969:          #define _PIR2_C2IF_LENGTH                                   0x1
9970:          #define _PIR2_C2IF_MASK                                     0x20
9971:          #define _PIR2_C1IF_POSN                                     0x6
9972:          #define _PIR2_C1IF_POSITION                                 0x6
9973:          #define _PIR2_C1IF_SIZE                                     0x1
9974:          #define _PIR2_C1IF_LENGTH                                   0x1
9975:          #define _PIR2_C1IF_MASK                                     0x40
9976:          #define _PIR2_OSCFIF_POSN                                   0x7
9977:          #define _PIR2_OSCFIF_POSITION                               0x7
9978:          #define _PIR2_OSCFIF_SIZE                                   0x1
9979:          #define _PIR2_OSCFIF_LENGTH                                 0x1
9980:          #define _PIR2_OSCFIF_MASK                                   0x80
9981:          #define _PIR2_LVDIF_POSN                                    0x2
9982:          #define _PIR2_LVDIF_POSITION                                0x2
9983:          #define _PIR2_LVDIF_SIZE                                    0x1
9984:          #define _PIR2_LVDIF_LENGTH                                  0x1
9985:          #define _PIR2_LVDIF_MASK                                    0x4
9986:          #define _PIR2_BCLIF_POSN                                    0x3
9987:          #define _PIR2_BCLIF_POSITION                                0x3
9988:          #define _PIR2_BCLIF_SIZE                                    0x1
9989:          #define _PIR2_BCLIF_LENGTH                                  0x1
9990:          #define _PIR2_BCLIF_MASK                                    0x8
9991:          #define _PIR2_CMIF_POSN                                     0x6
9992:          #define _PIR2_CMIF_POSITION                                 0x6
9993:          #define _PIR2_CMIF_SIZE                                     0x1
9994:          #define _PIR2_CMIF_LENGTH                                   0x1
9995:          #define _PIR2_CMIF_MASK                                     0x40
9996:          
9997:          // Register: IPR2
9998:          extern volatile unsigned char           IPR2                @ 0xFA2;
9999:          #ifndef _LIB_BUILD
10000:         asm("IPR2 equ 0FA2h");
10001:         #endif
10002:         // bitfield definitions
10003:         typedef union {
10004:             struct {
10005:                 unsigned CCP2IP                 :1;
10006:                 unsigned TMR3IP                 :1;
10007:                 unsigned HLVDIP                 :1;
10008:                 unsigned BCL1IP                 :1;
10009:                 unsigned EEIP                   :1;
10010:                 unsigned C2IP                   :1;
10011:                 unsigned C1IP                   :1;
10012:                 unsigned OSCFIP                 :1;
10013:             };
10014:             struct {
10015:                 unsigned                        :2;
10016:                 unsigned LVDIP                  :1;
10017:                 unsigned BCLIP                  :1;
10018:             };
10019:             struct {
10020:                 unsigned                        :6;
10021:                 unsigned CMIP                   :1;
10022:             };
10023:         } IPR2bits_t;
10024:         extern volatile IPR2bits_t IPR2bits @ 0xFA2;
10025:         // bitfield macros
10026:         #define _IPR2_CCP2IP_POSN                                   0x0
10027:         #define _IPR2_CCP2IP_POSITION                               0x0
10028:         #define _IPR2_CCP2IP_SIZE                                   0x1
10029:         #define _IPR2_CCP2IP_LENGTH                                 0x1
10030:         #define _IPR2_CCP2IP_MASK                                   0x1
10031:         #define _IPR2_TMR3IP_POSN                                   0x1
10032:         #define _IPR2_TMR3IP_POSITION                               0x1
10033:         #define _IPR2_TMR3IP_SIZE                                   0x1
10034:         #define _IPR2_TMR3IP_LENGTH                                 0x1
10035:         #define _IPR2_TMR3IP_MASK                                   0x2
10036:         #define _IPR2_HLVDIP_POSN                                   0x2
10037:         #define _IPR2_HLVDIP_POSITION                               0x2
10038:         #define _IPR2_HLVDIP_SIZE                                   0x1
10039:         #define _IPR2_HLVDIP_LENGTH                                 0x1
10040:         #define _IPR2_HLVDIP_MASK                                   0x4
10041:         #define _IPR2_BCL1IP_POSN                                   0x3
10042:         #define _IPR2_BCL1IP_POSITION                               0x3
10043:         #define _IPR2_BCL1IP_SIZE                                   0x1
10044:         #define _IPR2_BCL1IP_LENGTH                                 0x1
10045:         #define _IPR2_BCL1IP_MASK                                   0x8
10046:         #define _IPR2_EEIP_POSN                                     0x4
10047:         #define _IPR2_EEIP_POSITION                                 0x4
10048:         #define _IPR2_EEIP_SIZE                                     0x1
10049:         #define _IPR2_EEIP_LENGTH                                   0x1
10050:         #define _IPR2_EEIP_MASK                                     0x10
10051:         #define _IPR2_C2IP_POSN                                     0x5
10052:         #define _IPR2_C2IP_POSITION                                 0x5
10053:         #define _IPR2_C2IP_SIZE                                     0x1
10054:         #define _IPR2_C2IP_LENGTH                                   0x1
10055:         #define _IPR2_C2IP_MASK                                     0x20
10056:         #define _IPR2_C1IP_POSN                                     0x6
10057:         #define _IPR2_C1IP_POSITION                                 0x6
10058:         #define _IPR2_C1IP_SIZE                                     0x1
10059:         #define _IPR2_C1IP_LENGTH                                   0x1
10060:         #define _IPR2_C1IP_MASK                                     0x40
10061:         #define _IPR2_OSCFIP_POSN                                   0x7
10062:         #define _IPR2_OSCFIP_POSITION                               0x7
10063:         #define _IPR2_OSCFIP_SIZE                                   0x1
10064:         #define _IPR2_OSCFIP_LENGTH                                 0x1
10065:         #define _IPR2_OSCFIP_MASK                                   0x80
10066:         #define _IPR2_LVDIP_POSN                                    0x2
10067:         #define _IPR2_LVDIP_POSITION                                0x2
10068:         #define _IPR2_LVDIP_SIZE                                    0x1
10069:         #define _IPR2_LVDIP_LENGTH                                  0x1
10070:         #define _IPR2_LVDIP_MASK                                    0x4
10071:         #define _IPR2_BCLIP_POSN                                    0x3
10072:         #define _IPR2_BCLIP_POSITION                                0x3
10073:         #define _IPR2_BCLIP_SIZE                                    0x1
10074:         #define _IPR2_BCLIP_LENGTH                                  0x1
10075:         #define _IPR2_BCLIP_MASK                                    0x8
10076:         #define _IPR2_CMIP_POSN                                     0x6
10077:         #define _IPR2_CMIP_POSITION                                 0x6
10078:         #define _IPR2_CMIP_SIZE                                     0x1
10079:         #define _IPR2_CMIP_LENGTH                                   0x1
10080:         #define _IPR2_CMIP_MASK                                     0x40
10081:         
10082:         // Register: PIE3
10083:         extern volatile unsigned char           PIE3                @ 0xFA3;
10084:         #ifndef _LIB_BUILD
10085:         asm("PIE3 equ 0FA3h");
10086:         #endif
10087:         // bitfield definitions
10088:         typedef union {
10089:             struct {
10090:                 unsigned TMR1GIE                :1;
10091:                 unsigned TMR3GIE                :1;
10092:                 unsigned TMR5GIE                :1;
10093:                 unsigned CTMUIE                 :1;
10094:                 unsigned TX2IE                  :1;
10095:                 unsigned RC2IE                  :1;
10096:                 unsigned BCL2IE                 :1;
10097:                 unsigned SSP2IE                 :1;
10098:             };
10099:             struct {
10100:                 unsigned RXB0IE                 :1;
10101:             };
10102:             struct {
10103:                 unsigned                        :1;
10104:                 unsigned RXB1IE                 :1;
10105:             };
10106:             struct {
10107:                 unsigned                        :1;
10108:                 unsigned RXBNIE                 :1;
10109:             };
10110:             struct {
10111:                 unsigned                        :2;
10112:                 unsigned TXB0IE                 :1;
10113:             };
10114:             struct {
10115:                 unsigned                        :3;
10116:                 unsigned TXB1IE                 :1;
10117:             };
10118:             struct {
10119:                 unsigned                        :4;
10120:                 unsigned TXB2IE                 :1;
10121:             };
10122:             struct {
10123:                 unsigned                        :4;
10124:                 unsigned TXBNIE                 :1;
10125:             };
10126:         } PIE3bits_t;
10127:         extern volatile PIE3bits_t PIE3bits @ 0xFA3;
10128:         // bitfield macros
10129:         #define _PIE3_TMR1GIE_POSN                                  0x0
10130:         #define _PIE3_TMR1GIE_POSITION                              0x0
10131:         #define _PIE3_TMR1GIE_SIZE                                  0x1
10132:         #define _PIE3_TMR1GIE_LENGTH                                0x1
10133:         #define _PIE3_TMR1GIE_MASK                                  0x1
10134:         #define _PIE3_TMR3GIE_POSN                                  0x1
10135:         #define _PIE3_TMR3GIE_POSITION                              0x1
10136:         #define _PIE3_TMR3GIE_SIZE                                  0x1
10137:         #define _PIE3_TMR3GIE_LENGTH                                0x1
10138:         #define _PIE3_TMR3GIE_MASK                                  0x2
10139:         #define _PIE3_TMR5GIE_POSN                                  0x2
10140:         #define _PIE3_TMR5GIE_POSITION                              0x2
10141:         #define _PIE3_TMR5GIE_SIZE                                  0x1
10142:         #define _PIE3_TMR5GIE_LENGTH                                0x1
10143:         #define _PIE3_TMR5GIE_MASK                                  0x4
10144:         #define _PIE3_CTMUIE_POSN                                   0x3
10145:         #define _PIE3_CTMUIE_POSITION                               0x3
10146:         #define _PIE3_CTMUIE_SIZE                                   0x1
10147:         #define _PIE3_CTMUIE_LENGTH                                 0x1
10148:         #define _PIE3_CTMUIE_MASK                                   0x8
10149:         #define _PIE3_TX2IE_POSN                                    0x4
10150:         #define _PIE3_TX2IE_POSITION                                0x4
10151:         #define _PIE3_TX2IE_SIZE                                    0x1
10152:         #define _PIE3_TX2IE_LENGTH                                  0x1
10153:         #define _PIE3_TX2IE_MASK                                    0x10
10154:         #define _PIE3_RC2IE_POSN                                    0x5
10155:         #define _PIE3_RC2IE_POSITION                                0x5
10156:         #define _PIE3_RC2IE_SIZE                                    0x1
10157:         #define _PIE3_RC2IE_LENGTH                                  0x1
10158:         #define _PIE3_RC2IE_MASK                                    0x20
10159:         #define _PIE3_BCL2IE_POSN                                   0x6
10160:         #define _PIE3_BCL2IE_POSITION                               0x6
10161:         #define _PIE3_BCL2IE_SIZE                                   0x1
10162:         #define _PIE3_BCL2IE_LENGTH                                 0x1
10163:         #define _PIE3_BCL2IE_MASK                                   0x40
10164:         #define _PIE3_SSP2IE_POSN                                   0x7
10165:         #define _PIE3_SSP2IE_POSITION                               0x7
10166:         #define _PIE3_SSP2IE_SIZE                                   0x1
10167:         #define _PIE3_SSP2IE_LENGTH                                 0x1
10168:         #define _PIE3_SSP2IE_MASK                                   0x80
10169:         #define _PIE3_RXB0IE_POSN                                   0x0
10170:         #define _PIE3_RXB0IE_POSITION                               0x0
10171:         #define _PIE3_RXB0IE_SIZE                                   0x1
10172:         #define _PIE3_RXB0IE_LENGTH                                 0x1
10173:         #define _PIE3_RXB0IE_MASK                                   0x1
10174:         #define _PIE3_RXB1IE_POSN                                   0x1
10175:         #define _PIE3_RXB1IE_POSITION                               0x1
10176:         #define _PIE3_RXB1IE_SIZE                                   0x1
10177:         #define _PIE3_RXB1IE_LENGTH                                 0x1
10178:         #define _PIE3_RXB1IE_MASK                                   0x2
10179:         #define _PIE3_RXBNIE_POSN                                   0x1
10180:         #define _PIE3_RXBNIE_POSITION                               0x1
10181:         #define _PIE3_RXBNIE_SIZE                                   0x1
10182:         #define _PIE3_RXBNIE_LENGTH                                 0x1
10183:         #define _PIE3_RXBNIE_MASK                                   0x2
10184:         #define _PIE3_TXB0IE_POSN                                   0x2
10185:         #define _PIE3_TXB0IE_POSITION                               0x2
10186:         #define _PIE3_TXB0IE_SIZE                                   0x1
10187:         #define _PIE3_TXB0IE_LENGTH                                 0x1
10188:         #define _PIE3_TXB0IE_MASK                                   0x4
10189:         #define _PIE3_TXB1IE_POSN                                   0x3
10190:         #define _PIE3_TXB1IE_POSITION                               0x3
10191:         #define _PIE3_TXB1IE_SIZE                                   0x1
10192:         #define _PIE3_TXB1IE_LENGTH                                 0x1
10193:         #define _PIE3_TXB1IE_MASK                                   0x8
10194:         #define _PIE3_TXB2IE_POSN                                   0x4
10195:         #define _PIE3_TXB2IE_POSITION                               0x4
10196:         #define _PIE3_TXB2IE_SIZE                                   0x1
10197:         #define _PIE3_TXB2IE_LENGTH                                 0x1
10198:         #define _PIE3_TXB2IE_MASK                                   0x10
10199:         #define _PIE3_TXBNIE_POSN                                   0x4
10200:         #define _PIE3_TXBNIE_POSITION                               0x4
10201:         #define _PIE3_TXBNIE_SIZE                                   0x1
10202:         #define _PIE3_TXBNIE_LENGTH                                 0x1
10203:         #define _PIE3_TXBNIE_MASK                                   0x10
10204:         
10205:         // Register: PIR3
10206:         extern volatile unsigned char           PIR3                @ 0xFA4;
10207:         #ifndef _LIB_BUILD
10208:         asm("PIR3 equ 0FA4h");
10209:         #endif
10210:         // bitfield definitions
10211:         typedef union {
10212:             struct {
10213:                 unsigned TMR1GIF                :1;
10214:                 unsigned TMR3GIF                :1;
10215:                 unsigned TMR5GIF                :1;
10216:                 unsigned CTMUIF                 :1;
10217:                 unsigned TX2IF                  :1;
10218:                 unsigned RC2IF                  :1;
10219:                 unsigned BCL2IF                 :1;
10220:                 unsigned SSP2IF                 :1;
10221:             };
10222:             struct {
10223:                 unsigned                        :1;
10224:                 unsigned RXBNIF                 :1;
10225:             };
10226:             struct {
10227:                 unsigned                        :4;
10228:                 unsigned TXBNIF                 :1;
10229:             };
10230:         } PIR3bits_t;
10231:         extern volatile PIR3bits_t PIR3bits @ 0xFA4;
10232:         // bitfield macros
10233:         #define _PIR3_TMR1GIF_POSN                                  0x0
10234:         #define _PIR3_TMR1GIF_POSITION                              0x0
10235:         #define _PIR3_TMR1GIF_SIZE                                  0x1
10236:         #define _PIR3_TMR1GIF_LENGTH                                0x1
10237:         #define _PIR3_TMR1GIF_MASK                                  0x1
10238:         #define _PIR3_TMR3GIF_POSN                                  0x1
10239:         #define _PIR3_TMR3GIF_POSITION                              0x1
10240:         #define _PIR3_TMR3GIF_SIZE                                  0x1
10241:         #define _PIR3_TMR3GIF_LENGTH                                0x1
10242:         #define _PIR3_TMR3GIF_MASK                                  0x2
10243:         #define _PIR3_TMR5GIF_POSN                                  0x2
10244:         #define _PIR3_TMR5GIF_POSITION                              0x2
10245:         #define _PIR3_TMR5GIF_SIZE                                  0x1
10246:         #define _PIR3_TMR5GIF_LENGTH                                0x1
10247:         #define _PIR3_TMR5GIF_MASK                                  0x4
10248:         #define _PIR3_CTMUIF_POSN                                   0x3
10249:         #define _PIR3_CTMUIF_POSITION                               0x3
10250:         #define _PIR3_CTMUIF_SIZE                                   0x1
10251:         #define _PIR3_CTMUIF_LENGTH                                 0x1
10252:         #define _PIR3_CTMUIF_MASK                                   0x8
10253:         #define _PIR3_TX2IF_POSN                                    0x4
10254:         #define _PIR3_TX2IF_POSITION                                0x4
10255:         #define _PIR3_TX2IF_SIZE                                    0x1
10256:         #define _PIR3_TX2IF_LENGTH                                  0x1
10257:         #define _PIR3_TX2IF_MASK                                    0x10
10258:         #define _PIR3_RC2IF_POSN                                    0x5
10259:         #define _PIR3_RC2IF_POSITION                                0x5
10260:         #define _PIR3_RC2IF_SIZE                                    0x1
10261:         #define _PIR3_RC2IF_LENGTH                                  0x1
10262:         #define _PIR3_RC2IF_MASK                                    0x20
10263:         #define _PIR3_BCL2IF_POSN                                   0x6
10264:         #define _PIR3_BCL2IF_POSITION                               0x6
10265:         #define _PIR3_BCL2IF_SIZE                                   0x1
10266:         #define _PIR3_BCL2IF_LENGTH                                 0x1
10267:         #define _PIR3_BCL2IF_MASK                                   0x40
10268:         #define _PIR3_SSP2IF_POSN                                   0x7
10269:         #define _PIR3_SSP2IF_POSITION                               0x7
10270:         #define _PIR3_SSP2IF_SIZE                                   0x1
10271:         #define _PIR3_SSP2IF_LENGTH                                 0x1
10272:         #define _PIR3_SSP2IF_MASK                                   0x80
10273:         #define _PIR3_RXBNIF_POSN                                   0x1
10274:         #define _PIR3_RXBNIF_POSITION                               0x1
10275:         #define _PIR3_RXBNIF_SIZE                                   0x1
10276:         #define _PIR3_RXBNIF_LENGTH                                 0x1
10277:         #define _PIR3_RXBNIF_MASK                                   0x2
10278:         #define _PIR3_TXBNIF_POSN                                   0x4
10279:         #define _PIR3_TXBNIF_POSITION                               0x4
10280:         #define _PIR3_TXBNIF_SIZE                                   0x1
10281:         #define _PIR3_TXBNIF_LENGTH                                 0x1
10282:         #define _PIR3_TXBNIF_MASK                                   0x10
10283:         
10284:         // Register: IPR3
10285:         extern volatile unsigned char           IPR3                @ 0xFA5;
10286:         #ifndef _LIB_BUILD
10287:         asm("IPR3 equ 0FA5h");
10288:         #endif
10289:         // bitfield definitions
10290:         typedef union {
10291:             struct {
10292:                 unsigned TMR1GIP                :1;
10293:                 unsigned TMR3GIP                :1;
10294:                 unsigned TMR5GIP                :1;
10295:                 unsigned CTMUIP                 :1;
10296:                 unsigned TX2IP                  :1;
10297:                 unsigned RC2IP                  :1;
10298:                 unsigned BCL2IP                 :1;
10299:                 unsigned SSP2IP                 :1;
10300:             };
10301:             struct {
10302:                 unsigned                        :1;
10303:                 unsigned RXBNIP                 :1;
10304:             };
10305:             struct {
10306:                 unsigned                        :4;
10307:                 unsigned TXBNIP                 :1;
10308:             };
10309:         } IPR3bits_t;
10310:         extern volatile IPR3bits_t IPR3bits @ 0xFA5;
10311:         // bitfield macros
10312:         #define _IPR3_TMR1GIP_POSN                                  0x0
10313:         #define _IPR3_TMR1GIP_POSITION                              0x0
10314:         #define _IPR3_TMR1GIP_SIZE                                  0x1
10315:         #define _IPR3_TMR1GIP_LENGTH                                0x1
10316:         #define _IPR3_TMR1GIP_MASK                                  0x1
10317:         #define _IPR3_TMR3GIP_POSN                                  0x1
10318:         #define _IPR3_TMR3GIP_POSITION                              0x1
10319:         #define _IPR3_TMR3GIP_SIZE                                  0x1
10320:         #define _IPR3_TMR3GIP_LENGTH                                0x1
10321:         #define _IPR3_TMR3GIP_MASK                                  0x2
10322:         #define _IPR3_TMR5GIP_POSN                                  0x2
10323:         #define _IPR3_TMR5GIP_POSITION                              0x2
10324:         #define _IPR3_TMR5GIP_SIZE                                  0x1
10325:         #define _IPR3_TMR5GIP_LENGTH                                0x1
10326:         #define _IPR3_TMR5GIP_MASK                                  0x4
10327:         #define _IPR3_CTMUIP_POSN                                   0x3
10328:         #define _IPR3_CTMUIP_POSITION                               0x3
10329:         #define _IPR3_CTMUIP_SIZE                                   0x1
10330:         #define _IPR3_CTMUIP_LENGTH                                 0x1
10331:         #define _IPR3_CTMUIP_MASK                                   0x8
10332:         #define _IPR3_TX2IP_POSN                                    0x4
10333:         #define _IPR3_TX2IP_POSITION                                0x4
10334:         #define _IPR3_TX2IP_SIZE                                    0x1
10335:         #define _IPR3_TX2IP_LENGTH                                  0x1
10336:         #define _IPR3_TX2IP_MASK                                    0x10
10337:         #define _IPR3_RC2IP_POSN                                    0x5
10338:         #define _IPR3_RC2IP_POSITION                                0x5
10339:         #define _IPR3_RC2IP_SIZE                                    0x1
10340:         #define _IPR3_RC2IP_LENGTH                                  0x1
10341:         #define _IPR3_RC2IP_MASK                                    0x20
10342:         #define _IPR3_BCL2IP_POSN                                   0x6
10343:         #define _IPR3_BCL2IP_POSITION                               0x6
10344:         #define _IPR3_BCL2IP_SIZE                                   0x1
10345:         #define _IPR3_BCL2IP_LENGTH                                 0x1
10346:         #define _IPR3_BCL2IP_MASK                                   0x40
10347:         #define _IPR3_SSP2IP_POSN                                   0x7
10348:         #define _IPR3_SSP2IP_POSITION                               0x7
10349:         #define _IPR3_SSP2IP_SIZE                                   0x1
10350:         #define _IPR3_SSP2IP_LENGTH                                 0x1
10351:         #define _IPR3_SSP2IP_MASK                                   0x80
10352:         #define _IPR3_RXBNIP_POSN                                   0x1
10353:         #define _IPR3_RXBNIP_POSITION                               0x1
10354:         #define _IPR3_RXBNIP_SIZE                                   0x1
10355:         #define _IPR3_RXBNIP_LENGTH                                 0x1
10356:         #define _IPR3_RXBNIP_MASK                                   0x2
10357:         #define _IPR3_TXBNIP_POSN                                   0x4
10358:         #define _IPR3_TXBNIP_POSITION                               0x4
10359:         #define _IPR3_TXBNIP_SIZE                                   0x1
10360:         #define _IPR3_TXBNIP_LENGTH                                 0x1
10361:         #define _IPR3_TXBNIP_MASK                                   0x10
10362:         
10363:         // Register: EECON1
10364:         extern volatile unsigned char           EECON1              @ 0xFA6;
10365:         #ifndef _LIB_BUILD
10366:         asm("EECON1 equ 0FA6h");
10367:         #endif
10368:         // bitfield definitions
10369:         typedef union {
10370:             struct {
10371:                 unsigned RD                     :1;
10372:                 unsigned WR                     :1;
10373:                 unsigned WREN                   :1;
10374:                 unsigned WRERR                  :1;
10375:                 unsigned FREE                   :1;
10376:                 unsigned                        :1;
10377:                 unsigned CFGS                   :1;
10378:                 unsigned EEPGD                  :1;
10379:             };
10380:             struct {
10381:                 unsigned                        :6;
10382:                 unsigned EEFS                   :1;
10383:             };
10384:         } EECON1bits_t;
10385:         extern volatile EECON1bits_t EECON1bits @ 0xFA6;
10386:         // bitfield macros
10387:         #define _EECON1_RD_POSN                                     0x0
10388:         #define _EECON1_RD_POSITION                                 0x0
10389:         #define _EECON1_RD_SIZE                                     0x1
10390:         #define _EECON1_RD_LENGTH                                   0x1
10391:         #define _EECON1_RD_MASK                                     0x1
10392:         #define _EECON1_WR_POSN                                     0x1
10393:         #define _EECON1_WR_POSITION                                 0x1
10394:         #define _EECON1_WR_SIZE                                     0x1
10395:         #define _EECON1_WR_LENGTH                                   0x1
10396:         #define _EECON1_WR_MASK                                     0x2
10397:         #define _EECON1_WREN_POSN                                   0x2
10398:         #define _EECON1_WREN_POSITION                               0x2
10399:         #define _EECON1_WREN_SIZE                                   0x1
10400:         #define _EECON1_WREN_LENGTH                                 0x1
10401:         #define _EECON1_WREN_MASK                                   0x4
10402:         #define _EECON1_WRERR_POSN                                  0x3
10403:         #define _EECON1_WRERR_POSITION                              0x3
10404:         #define _EECON1_WRERR_SIZE                                  0x1
10405:         #define _EECON1_WRERR_LENGTH                                0x1
10406:         #define _EECON1_WRERR_MASK                                  0x8
10407:         #define _EECON1_FREE_POSN                                   0x4
10408:         #define _EECON1_FREE_POSITION                               0x4
10409:         #define _EECON1_FREE_SIZE                                   0x1
10410:         #define _EECON1_FREE_LENGTH                                 0x1
10411:         #define _EECON1_FREE_MASK                                   0x10
10412:         #define _EECON1_CFGS_POSN                                   0x6
10413:         #define _EECON1_CFGS_POSITION                               0x6
10414:         #define _EECON1_CFGS_SIZE                                   0x1
10415:         #define _EECON1_CFGS_LENGTH                                 0x1
10416:         #define _EECON1_CFGS_MASK                                   0x40
10417:         #define _EECON1_EEPGD_POSN                                  0x7
10418:         #define _EECON1_EEPGD_POSITION                              0x7
10419:         #define _EECON1_EEPGD_SIZE                                  0x1
10420:         #define _EECON1_EEPGD_LENGTH                                0x1
10421:         #define _EECON1_EEPGD_MASK                                  0x80
10422:         #define _EECON1_EEFS_POSN                                   0x6
10423:         #define _EECON1_EEFS_POSITION                               0x6
10424:         #define _EECON1_EEFS_SIZE                                   0x1
10425:         #define _EECON1_EEFS_LENGTH                                 0x1
10426:         #define _EECON1_EEFS_MASK                                   0x40
10427:         
10428:         // Register: EECON2
10429:         extern volatile unsigned char           EECON2              @ 0xFA7;
10430:         #ifndef _LIB_BUILD
10431:         asm("EECON2 equ 0FA7h");
10432:         #endif
10433:         // bitfield definitions
10434:         typedef union {
10435:             struct {
10436:                 unsigned EECON2                 :8;
10437:             };
10438:         } EECON2bits_t;
10439:         extern volatile EECON2bits_t EECON2bits @ 0xFA7;
10440:         // bitfield macros
10441:         #define _EECON2_EECON2_POSN                                 0x0
10442:         #define _EECON2_EECON2_POSITION                             0x0
10443:         #define _EECON2_EECON2_SIZE                                 0x8
10444:         #define _EECON2_EECON2_LENGTH                               0x8
10445:         #define _EECON2_EECON2_MASK                                 0xFF
10446:         
10447:         // Register: EEDATA
10448:         extern volatile unsigned char           EEDATA              @ 0xFA8;
10449:         #ifndef _LIB_BUILD
10450:         asm("EEDATA equ 0FA8h");
10451:         #endif
10452:         // bitfield definitions
10453:         typedef union {
10454:             struct {
10455:                 unsigned EEDATA                 :8;
10456:             };
10457:         } EEDATAbits_t;
10458:         extern volatile EEDATAbits_t EEDATAbits @ 0xFA8;
10459:         // bitfield macros
10460:         #define _EEDATA_EEDATA_POSN                                 0x0
10461:         #define _EEDATA_EEDATA_POSITION                             0x0
10462:         #define _EEDATA_EEDATA_SIZE                                 0x8
10463:         #define _EEDATA_EEDATA_LENGTH                               0x8
10464:         #define _EEDATA_EEDATA_MASK                                 0xFF
10465:         
10466:         // Register: EEADR
10467:         extern volatile unsigned char           EEADR               @ 0xFA9;
10468:         #ifndef _LIB_BUILD
10469:         asm("EEADR equ 0FA9h");
10470:         #endif
10471:         // bitfield definitions
10472:         typedef union {
10473:             struct {
10474:                 unsigned EEADR                  :8;
10475:             };
10476:             struct {
10477:                 unsigned EEADR0                 :1;
10478:                 unsigned EEADR1                 :1;
10479:                 unsigned EEADR2                 :1;
10480:                 unsigned EEADR3                 :1;
10481:                 unsigned EEADR4                 :1;
10482:                 unsigned EEADR5                 :1;
10483:                 unsigned EEADR6                 :1;
10484:                 unsigned EEADR7                 :1;
10485:             };
10486:         } EEADRbits_t;
10487:         extern volatile EEADRbits_t EEADRbits @ 0xFA9;
10488:         // bitfield macros
10489:         #define _EEADR_EEADR_POSN                                   0x0
10490:         #define _EEADR_EEADR_POSITION                               0x0
10491:         #define _EEADR_EEADR_SIZE                                   0x8
10492:         #define _EEADR_EEADR_LENGTH                                 0x8
10493:         #define _EEADR_EEADR_MASK                                   0xFF
10494:         #define _EEADR_EEADR0_POSN                                  0x0
10495:         #define _EEADR_EEADR0_POSITION                              0x0
10496:         #define _EEADR_EEADR0_SIZE                                  0x1
10497:         #define _EEADR_EEADR0_LENGTH                                0x1
10498:         #define _EEADR_EEADR0_MASK                                  0x1
10499:         #define _EEADR_EEADR1_POSN                                  0x1
10500:         #define _EEADR_EEADR1_POSITION                              0x1
10501:         #define _EEADR_EEADR1_SIZE                                  0x1
10502:         #define _EEADR_EEADR1_LENGTH                                0x1
10503:         #define _EEADR_EEADR1_MASK                                  0x2
10504:         #define _EEADR_EEADR2_POSN                                  0x2
10505:         #define _EEADR_EEADR2_POSITION                              0x2
10506:         #define _EEADR_EEADR2_SIZE                                  0x1
10507:         #define _EEADR_EEADR2_LENGTH                                0x1
10508:         #define _EEADR_EEADR2_MASK                                  0x4
10509:         #define _EEADR_EEADR3_POSN                                  0x3
10510:         #define _EEADR_EEADR3_POSITION                              0x3
10511:         #define _EEADR_EEADR3_SIZE                                  0x1
10512:         #define _EEADR_EEADR3_LENGTH                                0x1
10513:         #define _EEADR_EEADR3_MASK                                  0x8
10514:         #define _EEADR_EEADR4_POSN                                  0x4
10515:         #define _EEADR_EEADR4_POSITION                              0x4
10516:         #define _EEADR_EEADR4_SIZE                                  0x1
10517:         #define _EEADR_EEADR4_LENGTH                                0x1
10518:         #define _EEADR_EEADR4_MASK                                  0x10
10519:         #define _EEADR_EEADR5_POSN                                  0x5
10520:         #define _EEADR_EEADR5_POSITION                              0x5
10521:         #define _EEADR_EEADR5_SIZE                                  0x1
10522:         #define _EEADR_EEADR5_LENGTH                                0x1
10523:         #define _EEADR_EEADR5_MASK                                  0x20
10524:         #define _EEADR_EEADR6_POSN                                  0x6
10525:         #define _EEADR_EEADR6_POSITION                              0x6
10526:         #define _EEADR_EEADR6_SIZE                                  0x1
10527:         #define _EEADR_EEADR6_LENGTH                                0x1
10528:         #define _EEADR_EEADR6_MASK                                  0x40
10529:         #define _EEADR_EEADR7_POSN                                  0x7
10530:         #define _EEADR_EEADR7_POSITION                              0x7
10531:         #define _EEADR_EEADR7_SIZE                                  0x1
10532:         #define _EEADR_EEADR7_LENGTH                                0x1
10533:         #define _EEADR_EEADR7_MASK                                  0x80
10534:         
10535:         // Register: EEADRH
10536:         extern volatile unsigned char           EEADRH              @ 0xFAA;
10537:         #ifndef _LIB_BUILD
10538:         asm("EEADRH equ 0FAAh");
10539:         #endif
10540:         // bitfield definitions
10541:         typedef union {
10542:             struct {
10543:                 unsigned EEADRH                 :2;
10544:             };
10545:             struct {
10546:                 unsigned EEADR8                 :1;
10547:                 unsigned EEADR9                 :1;
10548:             };
10549:         } EEADRHbits_t;
10550:         extern volatile EEADRHbits_t EEADRHbits @ 0xFAA;
10551:         // bitfield macros
10552:         #define _EEADRH_EEADRH_POSN                                 0x0
10553:         #define _EEADRH_EEADRH_POSITION                             0x0
10554:         #define _EEADRH_EEADRH_SIZE                                 0x2
10555:         #define _EEADRH_EEADRH_LENGTH                               0x2
10556:         #define _EEADRH_EEADRH_MASK                                 0x3
10557:         #define _EEADRH_EEADR8_POSN                                 0x0
10558:         #define _EEADRH_EEADR8_POSITION                             0x0
10559:         #define _EEADRH_EEADR8_SIZE                                 0x1
10560:         #define _EEADRH_EEADR8_LENGTH                               0x1
10561:         #define _EEADRH_EEADR8_MASK                                 0x1
10562:         #define _EEADRH_EEADR9_POSN                                 0x1
10563:         #define _EEADRH_EEADR9_POSITION                             0x1
10564:         #define _EEADRH_EEADR9_SIZE                                 0x1
10565:         #define _EEADRH_EEADR9_LENGTH                               0x1
10566:         #define _EEADRH_EEADR9_MASK                                 0x2
10567:         
10568:         // Register: RCSTA1
10569:         extern volatile unsigned char           RCSTA1              @ 0xFAB;
10570:         #ifndef _LIB_BUILD
10571:         asm("RCSTA1 equ 0FABh");
10572:         #endif
10573:         // aliases
10574:         extern volatile unsigned char           RCSTA               @ 0xFAB;
10575:         #ifndef _LIB_BUILD
10576:         asm("RCSTA equ 0FABh");
10577:         #endif
10578:         extern volatile unsigned char           RC1STA              @ 0xFAB;
10579:         #ifndef _LIB_BUILD
10580:         asm("RC1STA equ 0FABh");
10581:         #endif
10582:         // bitfield definitions
10583:         typedef union {
10584:             struct {
10585:                 unsigned RX9D                   :1;
10586:                 unsigned OERR                   :1;
10587:                 unsigned FERR                   :1;
10588:                 unsigned ADDEN                  :1;
10589:                 unsigned CREN                   :1;
10590:                 unsigned SREN                   :1;
10591:                 unsigned RX9                    :1;
10592:                 unsigned SPEN                   :1;
10593:             };
10594:             struct {
10595:                 unsigned                        :3;
10596:                 unsigned ADEN                   :1;
10597:             };
10598:             struct {
10599:                 unsigned RX9D1                  :1;
10600:                 unsigned OERR1                  :1;
10601:                 unsigned FERR1                  :1;
10602:                 unsigned ADDEN1                 :1;
10603:                 unsigned CREN1                  :1;
10604:                 unsigned SREN1                  :1;
10605:                 unsigned RX91                   :1;
10606:                 unsigned SPEN1                  :1;
10607:             };
10608:             struct {
10609:                 unsigned                        :6;
10610:                 unsigned RC8_9                  :1;
10611:             };
10612:             struct {
10613:                 unsigned                        :6;
10614:                 unsigned RC9                    :1;
10615:             };
10616:             struct {
10617:                 unsigned RCD8                   :1;
10618:             };
10619:             struct {
10620:                 unsigned                        :5;
10621:                 unsigned SRENA                  :1;
10622:             };
10623:         } RCSTA1bits_t;
10624:         extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
10625:         // bitfield macros
10626:         #define _RCSTA1_RX9D_POSN                                   0x0
10627:         #define _RCSTA1_RX9D_POSITION                               0x0
10628:         #define _RCSTA1_RX9D_SIZE                                   0x1
10629:         #define _RCSTA1_RX9D_LENGTH                                 0x1
10630:         #define _RCSTA1_RX9D_MASK                                   0x1
10631:         #define _RCSTA1_OERR_POSN                                   0x1
10632:         #define _RCSTA1_OERR_POSITION                               0x1
10633:         #define _RCSTA1_OERR_SIZE                                   0x1
10634:         #define _RCSTA1_OERR_LENGTH                                 0x1
10635:         #define _RCSTA1_OERR_MASK                                   0x2
10636:         #define _RCSTA1_FERR_POSN                                   0x2
10637:         #define _RCSTA1_FERR_POSITION                               0x2
10638:         #define _RCSTA1_FERR_SIZE                                   0x1
10639:         #define _RCSTA1_FERR_LENGTH                                 0x1
10640:         #define _RCSTA1_FERR_MASK                                   0x4
10641:         #define _RCSTA1_ADDEN_POSN                                  0x3
10642:         #define _RCSTA1_ADDEN_POSITION                              0x3
10643:         #define _RCSTA1_ADDEN_SIZE                                  0x1
10644:         #define _RCSTA1_ADDEN_LENGTH                                0x1
10645:         #define _RCSTA1_ADDEN_MASK                                  0x8
10646:         #define _RCSTA1_CREN_POSN                                   0x4
10647:         #define _RCSTA1_CREN_POSITION                               0x4
10648:         #define _RCSTA1_CREN_SIZE                                   0x1
10649:         #define _RCSTA1_CREN_LENGTH                                 0x1
10650:         #define _RCSTA1_CREN_MASK                                   0x10
10651:         #define _RCSTA1_SREN_POSN                                   0x5
10652:         #define _RCSTA1_SREN_POSITION                               0x5
10653:         #define _RCSTA1_SREN_SIZE                                   0x1
10654:         #define _RCSTA1_SREN_LENGTH                                 0x1
10655:         #define _RCSTA1_SREN_MASK                                   0x20
10656:         #define _RCSTA1_RX9_POSN                                    0x6
10657:         #define _RCSTA1_RX9_POSITION                                0x6
10658:         #define _RCSTA1_RX9_SIZE                                    0x1
10659:         #define _RCSTA1_RX9_LENGTH                                  0x1
10660:         #define _RCSTA1_RX9_MASK                                    0x40
10661:         #define _RCSTA1_SPEN_POSN                                   0x7
10662:         #define _RCSTA1_SPEN_POSITION                               0x7
10663:         #define _RCSTA1_SPEN_SIZE                                   0x1
10664:         #define _RCSTA1_SPEN_LENGTH                                 0x1
10665:         #define _RCSTA1_SPEN_MASK                                   0x80
10666:         #define _RCSTA1_ADEN_POSN                                   0x3
10667:         #define _RCSTA1_ADEN_POSITION                               0x3
10668:         #define _RCSTA1_ADEN_SIZE                                   0x1
10669:         #define _RCSTA1_ADEN_LENGTH                                 0x1
10670:         #define _RCSTA1_ADEN_MASK                                   0x8
10671:         #define _RCSTA1_RX9D1_POSN                                  0x0
10672:         #define _RCSTA1_RX9D1_POSITION                              0x0
10673:         #define _RCSTA1_RX9D1_SIZE                                  0x1
10674:         #define _RCSTA1_RX9D1_LENGTH                                0x1
10675:         #define _RCSTA1_RX9D1_MASK                                  0x1
10676:         #define _RCSTA1_OERR1_POSN                                  0x1
10677:         #define _RCSTA1_OERR1_POSITION                              0x1
10678:         #define _RCSTA1_OERR1_SIZE                                  0x1
10679:         #define _RCSTA1_OERR1_LENGTH                                0x1
10680:         #define _RCSTA1_OERR1_MASK                                  0x2
10681:         #define _RCSTA1_FERR1_POSN                                  0x2
10682:         #define _RCSTA1_FERR1_POSITION                              0x2
10683:         #define _RCSTA1_FERR1_SIZE                                  0x1
10684:         #define _RCSTA1_FERR1_LENGTH                                0x1
10685:         #define _RCSTA1_FERR1_MASK                                  0x4
10686:         #define _RCSTA1_ADDEN1_POSN                                 0x3
10687:         #define _RCSTA1_ADDEN1_POSITION                             0x3
10688:         #define _RCSTA1_ADDEN1_SIZE                                 0x1
10689:         #define _RCSTA1_ADDEN1_LENGTH                               0x1
10690:         #define _RCSTA1_ADDEN1_MASK                                 0x8
10691:         #define _RCSTA1_CREN1_POSN                                  0x4
10692:         #define _RCSTA1_CREN1_POSITION                              0x4
10693:         #define _RCSTA1_CREN1_SIZE                                  0x1
10694:         #define _RCSTA1_CREN1_LENGTH                                0x1
10695:         #define _RCSTA1_CREN1_MASK                                  0x10
10696:         #define _RCSTA1_SREN1_POSN                                  0x5
10697:         #define _RCSTA1_SREN1_POSITION                              0x5
10698:         #define _RCSTA1_SREN1_SIZE                                  0x1
10699:         #define _RCSTA1_SREN1_LENGTH                                0x1
10700:         #define _RCSTA1_SREN1_MASK                                  0x20
10701:         #define _RCSTA1_RX91_POSN                                   0x6
10702:         #define _RCSTA1_RX91_POSITION                               0x6
10703:         #define _RCSTA1_RX91_SIZE                                   0x1
10704:         #define _RCSTA1_RX91_LENGTH                                 0x1
10705:         #define _RCSTA1_RX91_MASK                                   0x40
10706:         #define _RCSTA1_SPEN1_POSN                                  0x7
10707:         #define _RCSTA1_SPEN1_POSITION                              0x7
10708:         #define _RCSTA1_SPEN1_SIZE                                  0x1
10709:         #define _RCSTA1_SPEN1_LENGTH                                0x1
10710:         #define _RCSTA1_SPEN1_MASK                                  0x80
10711:         #define _RCSTA1_RC8_9_POSN                                  0x6
10712:         #define _RCSTA1_RC8_9_POSITION                              0x6
10713:         #define _RCSTA1_RC8_9_SIZE                                  0x1
10714:         #define _RCSTA1_RC8_9_LENGTH                                0x1
10715:         #define _RCSTA1_RC8_9_MASK                                  0x40
10716:         #define _RCSTA1_RC9_POSN                                    0x6
10717:         #define _RCSTA1_RC9_POSITION                                0x6
10718:         #define _RCSTA1_RC9_SIZE                                    0x1
10719:         #define _RCSTA1_RC9_LENGTH                                  0x1
10720:         #define _RCSTA1_RC9_MASK                                    0x40
10721:         #define _RCSTA1_RCD8_POSN                                   0x0
10722:         #define _RCSTA1_RCD8_POSITION                               0x0
10723:         #define _RCSTA1_RCD8_SIZE                                   0x1
10724:         #define _RCSTA1_RCD8_LENGTH                                 0x1
10725:         #define _RCSTA1_RCD8_MASK                                   0x1
10726:         #define _RCSTA1_SRENA_POSN                                  0x5
10727:         #define _RCSTA1_SRENA_POSITION                              0x5
10728:         #define _RCSTA1_SRENA_SIZE                                  0x1
10729:         #define _RCSTA1_SRENA_LENGTH                                0x1
10730:         #define _RCSTA1_SRENA_MASK                                  0x20
10731:         // alias bitfield definitions
10732:         typedef union {
10733:             struct {
10734:                 unsigned RX9D                   :1;
10735:                 unsigned OERR                   :1;
10736:                 unsigned FERR                   :1;
10737:                 unsigned ADDEN                  :1;
10738:                 unsigned CREN                   :1;
10739:                 unsigned SREN                   :1;
10740:                 unsigned RX9                    :1;
10741:                 unsigned SPEN                   :1;
10742:             };
10743:             struct {
10744:                 unsigned                        :3;
10745:                 unsigned ADEN                   :1;
10746:             };
10747:             struct {
10748:                 unsigned RX9D1                  :1;
10749:                 unsigned OERR1                  :1;
10750:                 unsigned FERR1                  :1;
10751:                 unsigned ADDEN1                 :1;
10752:                 unsigned CREN1                  :1;
10753:                 unsigned SREN1                  :1;
10754:                 unsigned RX91                   :1;
10755:                 unsigned SPEN1                  :1;
10756:             };
10757:             struct {
10758:                 unsigned                        :6;
10759:                 unsigned RC8_9                  :1;
10760:             };
10761:             struct {
10762:                 unsigned                        :6;
10763:                 unsigned RC9                    :1;
10764:             };
10765:             struct {
10766:                 unsigned RCD8                   :1;
10767:             };
10768:             struct {
10769:                 unsigned                        :5;
10770:                 unsigned SRENA                  :1;
10771:             };
10772:         } RCSTAbits_t;
10773:         extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
10774:         // bitfield macros
10775:         #define _RCSTA_RX9D_POSN                                    0x0
10776:         #define _RCSTA_RX9D_POSITION                                0x0
10777:         #define _RCSTA_RX9D_SIZE                                    0x1
10778:         #define _RCSTA_RX9D_LENGTH                                  0x1
10779:         #define _RCSTA_RX9D_MASK                                    0x1
10780:         #define _RCSTA_OERR_POSN                                    0x1
10781:         #define _RCSTA_OERR_POSITION                                0x1
10782:         #define _RCSTA_OERR_SIZE                                    0x1
10783:         #define _RCSTA_OERR_LENGTH                                  0x1
10784:         #define _RCSTA_OERR_MASK                                    0x2
10785:         #define _RCSTA_FERR_POSN                                    0x2
10786:         #define _RCSTA_FERR_POSITION                                0x2
10787:         #define _RCSTA_FERR_SIZE                                    0x1
10788:         #define _RCSTA_FERR_LENGTH                                  0x1
10789:         #define _RCSTA_FERR_MASK                                    0x4
10790:         #define _RCSTA_ADDEN_POSN                                   0x3
10791:         #define _RCSTA_ADDEN_POSITION                               0x3
10792:         #define _RCSTA_ADDEN_SIZE                                   0x1
10793:         #define _RCSTA_ADDEN_LENGTH                                 0x1
10794:         #define _RCSTA_ADDEN_MASK                                   0x8
10795:         #define _RCSTA_CREN_POSN                                    0x4
10796:         #define _RCSTA_CREN_POSITION                                0x4
10797:         #define _RCSTA_CREN_SIZE                                    0x1
10798:         #define _RCSTA_CREN_LENGTH                                  0x1
10799:         #define _RCSTA_CREN_MASK                                    0x10
10800:         #define _RCSTA_SREN_POSN                                    0x5
10801:         #define _RCSTA_SREN_POSITION                                0x5
10802:         #define _RCSTA_SREN_SIZE                                    0x1
10803:         #define _RCSTA_SREN_LENGTH                                  0x1
10804:         #define _RCSTA_SREN_MASK                                    0x20
10805:         #define _RCSTA_RX9_POSN                                     0x6
10806:         #define _RCSTA_RX9_POSITION                                 0x6
10807:         #define _RCSTA_RX9_SIZE                                     0x1
10808:         #define _RCSTA_RX9_LENGTH                                   0x1
10809:         #define _RCSTA_RX9_MASK                                     0x40
10810:         #define _RCSTA_SPEN_POSN                                    0x7
10811:         #define _RCSTA_SPEN_POSITION                                0x7
10812:         #define _RCSTA_SPEN_SIZE                                    0x1
10813:         #define _RCSTA_SPEN_LENGTH                                  0x1
10814:         #define _RCSTA_SPEN_MASK                                    0x80
10815:         #define _RCSTA_ADEN_POSN                                    0x3
10816:         #define _RCSTA_ADEN_POSITION                                0x3
10817:         #define _RCSTA_ADEN_SIZE                                    0x1
10818:         #define _RCSTA_ADEN_LENGTH                                  0x1
10819:         #define _RCSTA_ADEN_MASK                                    0x8
10820:         #define _RCSTA_RX9D1_POSN                                   0x0
10821:         #define _RCSTA_RX9D1_POSITION                               0x0
10822:         #define _RCSTA_RX9D1_SIZE                                   0x1
10823:         #define _RCSTA_RX9D1_LENGTH                                 0x1
10824:         #define _RCSTA_RX9D1_MASK                                   0x1
10825:         #define _RCSTA_OERR1_POSN                                   0x1
10826:         #define _RCSTA_OERR1_POSITION                               0x1
10827:         #define _RCSTA_OERR1_SIZE                                   0x1
10828:         #define _RCSTA_OERR1_LENGTH                                 0x1
10829:         #define _RCSTA_OERR1_MASK                                   0x2
10830:         #define _RCSTA_FERR1_POSN                                   0x2
10831:         #define _RCSTA_FERR1_POSITION                               0x2
10832:         #define _RCSTA_FERR1_SIZE                                   0x1
10833:         #define _RCSTA_FERR1_LENGTH                                 0x1
10834:         #define _RCSTA_FERR1_MASK                                   0x4
10835:         #define _RCSTA_ADDEN1_POSN                                  0x3
10836:         #define _RCSTA_ADDEN1_POSITION                              0x3
10837:         #define _RCSTA_ADDEN1_SIZE                                  0x1
10838:         #define _RCSTA_ADDEN1_LENGTH                                0x1
10839:         #define _RCSTA_ADDEN1_MASK                                  0x8
10840:         #define _RCSTA_CREN1_POSN                                   0x4
10841:         #define _RCSTA_CREN1_POSITION                               0x4
10842:         #define _RCSTA_CREN1_SIZE                                   0x1
10843:         #define _RCSTA_CREN1_LENGTH                                 0x1
10844:         #define _RCSTA_CREN1_MASK                                   0x10
10845:         #define _RCSTA_SREN1_POSN                                   0x5
10846:         #define _RCSTA_SREN1_POSITION                               0x5
10847:         #define _RCSTA_SREN1_SIZE                                   0x1
10848:         #define _RCSTA_SREN1_LENGTH                                 0x1
10849:         #define _RCSTA_SREN1_MASK                                   0x20
10850:         #define _RCSTA_RX91_POSN                                    0x6
10851:         #define _RCSTA_RX91_POSITION                                0x6
10852:         #define _RCSTA_RX91_SIZE                                    0x1
10853:         #define _RCSTA_RX91_LENGTH                                  0x1
10854:         #define _RCSTA_RX91_MASK                                    0x40
10855:         #define _RCSTA_SPEN1_POSN                                   0x7
10856:         #define _RCSTA_SPEN1_POSITION                               0x7
10857:         #define _RCSTA_SPEN1_SIZE                                   0x1
10858:         #define _RCSTA_SPEN1_LENGTH                                 0x1
10859:         #define _RCSTA_SPEN1_MASK                                   0x80
10860:         #define _RCSTA_RC8_9_POSN                                   0x6
10861:         #define _RCSTA_RC8_9_POSITION                               0x6
10862:         #define _RCSTA_RC8_9_SIZE                                   0x1
10863:         #define _RCSTA_RC8_9_LENGTH                                 0x1
10864:         #define _RCSTA_RC8_9_MASK                                   0x40
10865:         #define _RCSTA_RC9_POSN                                     0x6
10866:         #define _RCSTA_RC9_POSITION                                 0x6
10867:         #define _RCSTA_RC9_SIZE                                     0x1
10868:         #define _RCSTA_RC9_LENGTH                                   0x1
10869:         #define _RCSTA_RC9_MASK                                     0x40
10870:         #define _RCSTA_RCD8_POSN                                    0x0
10871:         #define _RCSTA_RCD8_POSITION                                0x0
10872:         #define _RCSTA_RCD8_SIZE                                    0x1
10873:         #define _RCSTA_RCD8_LENGTH                                  0x1
10874:         #define _RCSTA_RCD8_MASK                                    0x1
10875:         #define _RCSTA_SRENA_POSN                                   0x5
10876:         #define _RCSTA_SRENA_POSITION                               0x5
10877:         #define _RCSTA_SRENA_SIZE                                   0x1
10878:         #define _RCSTA_SRENA_LENGTH                                 0x1
10879:         #define _RCSTA_SRENA_MASK                                   0x20
10880:         typedef union {
10881:             struct {
10882:                 unsigned RX9D                   :1;
10883:                 unsigned OERR                   :1;
10884:                 unsigned FERR                   :1;
10885:                 unsigned ADDEN                  :1;
10886:                 unsigned CREN                   :1;
10887:                 unsigned SREN                   :1;
10888:                 unsigned RX9                    :1;
10889:                 unsigned SPEN                   :1;
10890:             };
10891:             struct {
10892:                 unsigned                        :3;
10893:                 unsigned ADEN                   :1;
10894:             };
10895:             struct {
10896:                 unsigned RX9D1                  :1;
10897:                 unsigned OERR1                  :1;
10898:                 unsigned FERR1                  :1;
10899:                 unsigned ADDEN1                 :1;
10900:                 unsigned CREN1                  :1;
10901:                 unsigned SREN1                  :1;
10902:                 unsigned RX91                   :1;
10903:                 unsigned SPEN1                  :1;
10904:             };
10905:             struct {
10906:                 unsigned                        :6;
10907:                 unsigned RC8_9                  :1;
10908:             };
10909:             struct {
10910:                 unsigned                        :6;
10911:                 unsigned RC9                    :1;
10912:             };
10913:             struct {
10914:                 unsigned RCD8                   :1;
10915:             };
10916:             struct {
10917:                 unsigned                        :5;
10918:                 unsigned SRENA                  :1;
10919:             };
10920:         } RC1STAbits_t;
10921:         extern volatile RC1STAbits_t RC1STAbits @ 0xFAB;
10922:         // bitfield macros
10923:         #define _RC1STA_RX9D_POSN                                   0x0
10924:         #define _RC1STA_RX9D_POSITION                               0x0
10925:         #define _RC1STA_RX9D_SIZE                                   0x1
10926:         #define _RC1STA_RX9D_LENGTH                                 0x1
10927:         #define _RC1STA_RX9D_MASK                                   0x1
10928:         #define _RC1STA_OERR_POSN                                   0x1
10929:         #define _RC1STA_OERR_POSITION                               0x1
10930:         #define _RC1STA_OERR_SIZE                                   0x1
10931:         #define _RC1STA_OERR_LENGTH                                 0x1
10932:         #define _RC1STA_OERR_MASK                                   0x2
10933:         #define _RC1STA_FERR_POSN                                   0x2
10934:         #define _RC1STA_FERR_POSITION                               0x2
10935:         #define _RC1STA_FERR_SIZE                                   0x1
10936:         #define _RC1STA_FERR_LENGTH                                 0x1
10937:         #define _RC1STA_FERR_MASK                                   0x4
10938:         #define _RC1STA_ADDEN_POSN                                  0x3
10939:         #define _RC1STA_ADDEN_POSITION                              0x3
10940:         #define _RC1STA_ADDEN_SIZE                                  0x1
10941:         #define _RC1STA_ADDEN_LENGTH                                0x1
10942:         #define _RC1STA_ADDEN_MASK                                  0x8
10943:         #define _RC1STA_CREN_POSN                                   0x4
10944:         #define _RC1STA_CREN_POSITION                               0x4
10945:         #define _RC1STA_CREN_SIZE                                   0x1
10946:         #define _RC1STA_CREN_LENGTH                                 0x1
10947:         #define _RC1STA_CREN_MASK                                   0x10
10948:         #define _RC1STA_SREN_POSN                                   0x5
10949:         #define _RC1STA_SREN_POSITION                               0x5
10950:         #define _RC1STA_SREN_SIZE                                   0x1
10951:         #define _RC1STA_SREN_LENGTH                                 0x1
10952:         #define _RC1STA_SREN_MASK                                   0x20
10953:         #define _RC1STA_RX9_POSN                                    0x6
10954:         #define _RC1STA_RX9_POSITION                                0x6
10955:         #define _RC1STA_RX9_SIZE                                    0x1
10956:         #define _RC1STA_RX9_LENGTH                                  0x1
10957:         #define _RC1STA_RX9_MASK                                    0x40
10958:         #define _RC1STA_SPEN_POSN                                   0x7
10959:         #define _RC1STA_SPEN_POSITION                               0x7
10960:         #define _RC1STA_SPEN_SIZE                                   0x1
10961:         #define _RC1STA_SPEN_LENGTH                                 0x1
10962:         #define _RC1STA_SPEN_MASK                                   0x80
10963:         #define _RC1STA_ADEN_POSN                                   0x3
10964:         #define _RC1STA_ADEN_POSITION                               0x3
10965:         #define _RC1STA_ADEN_SIZE                                   0x1
10966:         #define _RC1STA_ADEN_LENGTH                                 0x1
10967:         #define _RC1STA_ADEN_MASK                                   0x8
10968:         #define _RC1STA_RX9D1_POSN                                  0x0
10969:         #define _RC1STA_RX9D1_POSITION                              0x0
10970:         #define _RC1STA_RX9D1_SIZE                                  0x1
10971:         #define _RC1STA_RX9D1_LENGTH                                0x1
10972:         #define _RC1STA_RX9D1_MASK                                  0x1
10973:         #define _RC1STA_OERR1_POSN                                  0x1
10974:         #define _RC1STA_OERR1_POSITION                              0x1
10975:         #define _RC1STA_OERR1_SIZE                                  0x1
10976:         #define _RC1STA_OERR1_LENGTH                                0x1
10977:         #define _RC1STA_OERR1_MASK                                  0x2
10978:         #define _RC1STA_FERR1_POSN                                  0x2
10979:         #define _RC1STA_FERR1_POSITION                              0x2
10980:         #define _RC1STA_FERR1_SIZE                                  0x1
10981:         #define _RC1STA_FERR1_LENGTH                                0x1
10982:         #define _RC1STA_FERR1_MASK                                  0x4
10983:         #define _RC1STA_ADDEN1_POSN                                 0x3
10984:         #define _RC1STA_ADDEN1_POSITION                             0x3
10985:         #define _RC1STA_ADDEN1_SIZE                                 0x1
10986:         #define _RC1STA_ADDEN1_LENGTH                               0x1
10987:         #define _RC1STA_ADDEN1_MASK                                 0x8
10988:         #define _RC1STA_CREN1_POSN                                  0x4
10989:         #define _RC1STA_CREN1_POSITION                              0x4
10990:         #define _RC1STA_CREN1_SIZE                                  0x1
10991:         #define _RC1STA_CREN1_LENGTH                                0x1
10992:         #define _RC1STA_CREN1_MASK                                  0x10
10993:         #define _RC1STA_SREN1_POSN                                  0x5
10994:         #define _RC1STA_SREN1_POSITION                              0x5
10995:         #define _RC1STA_SREN1_SIZE                                  0x1
10996:         #define _RC1STA_SREN1_LENGTH                                0x1
10997:         #define _RC1STA_SREN1_MASK                                  0x20
10998:         #define _RC1STA_RX91_POSN                                   0x6
10999:         #define _RC1STA_RX91_POSITION                               0x6
11000:         #define _RC1STA_RX91_SIZE                                   0x1
11001:         #define _RC1STA_RX91_LENGTH                                 0x1
11002:         #define _RC1STA_RX91_MASK                                   0x40
11003:         #define _RC1STA_SPEN1_POSN                                  0x7
11004:         #define _RC1STA_SPEN1_POSITION                              0x7
11005:         #define _RC1STA_SPEN1_SIZE                                  0x1
11006:         #define _RC1STA_SPEN1_LENGTH                                0x1
11007:         #define _RC1STA_SPEN1_MASK                                  0x80
11008:         #define _RC1STA_RC8_9_POSN                                  0x6
11009:         #define _RC1STA_RC8_9_POSITION                              0x6
11010:         #define _RC1STA_RC8_9_SIZE                                  0x1
11011:         #define _RC1STA_RC8_9_LENGTH                                0x1
11012:         #define _RC1STA_RC8_9_MASK                                  0x40
11013:         #define _RC1STA_RC9_POSN                                    0x6
11014:         #define _RC1STA_RC9_POSITION                                0x6
11015:         #define _RC1STA_RC9_SIZE                                    0x1
11016:         #define _RC1STA_RC9_LENGTH                                  0x1
11017:         #define _RC1STA_RC9_MASK                                    0x40
11018:         #define _RC1STA_RCD8_POSN                                   0x0
11019:         #define _RC1STA_RCD8_POSITION                               0x0
11020:         #define _RC1STA_RCD8_SIZE                                   0x1
11021:         #define _RC1STA_RCD8_LENGTH                                 0x1
11022:         #define _RC1STA_RCD8_MASK                                   0x1
11023:         #define _RC1STA_SRENA_POSN                                  0x5
11024:         #define _RC1STA_SRENA_POSITION                              0x5
11025:         #define _RC1STA_SRENA_SIZE                                  0x1
11026:         #define _RC1STA_SRENA_LENGTH                                0x1
11027:         #define _RC1STA_SRENA_MASK                                  0x20
11028:         
11029:         // Register: TXSTA1
11030:         extern volatile unsigned char           TXSTA1              @ 0xFAC;
11031:         #ifndef _LIB_BUILD
11032:         asm("TXSTA1 equ 0FACh");
11033:         #endif
11034:         // aliases
11035:         extern volatile unsigned char           TXSTA               @ 0xFAC;
11036:         #ifndef _LIB_BUILD
11037:         asm("TXSTA equ 0FACh");
11038:         #endif
11039:         extern volatile unsigned char           TX1STA              @ 0xFAC;
11040:         #ifndef _LIB_BUILD
11041:         asm("TX1STA equ 0FACh");
11042:         #endif
11043:         // bitfield definitions
11044:         typedef union {
11045:             struct {
11046:                 unsigned TX9D                   :1;
11047:                 unsigned TRMT                   :1;
11048:                 unsigned BRGH                   :1;
11049:                 unsigned SENDB                  :1;
11050:                 unsigned SYNC                   :1;
11051:                 unsigned TXEN                   :1;
11052:                 unsigned TX9                    :1;
11053:                 unsigned CSRC                   :1;
11054:             };
11055:             struct {
11056:                 unsigned TX9D1                  :1;
11057:                 unsigned TRMT1                  :1;
11058:                 unsigned BRGH1                  :1;
11059:                 unsigned SENDB1                 :1;
11060:                 unsigned SYNC1                  :1;
11061:                 unsigned TXEN1                  :1;
11062:                 unsigned TX91                   :1;
11063:                 unsigned CSRC1                  :1;
11064:             };
11065:             struct {
11066:                 unsigned                        :6;
11067:                 unsigned TX8_9                  :1;
11068:             };
11069:             struct {
11070:                 unsigned TXD8                   :1;
11071:             };
11072:         } TXSTA1bits_t;
11073:         extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
11074:         // bitfield macros
11075:         #define _TXSTA1_TX9D_POSN                                   0x0
11076:         #define _TXSTA1_TX9D_POSITION                               0x0
11077:         #define _TXSTA1_TX9D_SIZE                                   0x1
11078:         #define _TXSTA1_TX9D_LENGTH                                 0x1
11079:         #define _TXSTA1_TX9D_MASK                                   0x1
11080:         #define _TXSTA1_TRMT_POSN                                   0x1
11081:         #define _TXSTA1_TRMT_POSITION                               0x1
11082:         #define _TXSTA1_TRMT_SIZE                                   0x1
11083:         #define _TXSTA1_TRMT_LENGTH                                 0x1
11084:         #define _TXSTA1_TRMT_MASK                                   0x2
11085:         #define _TXSTA1_BRGH_POSN                                   0x2
11086:         #define _TXSTA1_BRGH_POSITION                               0x2
11087:         #define _TXSTA1_BRGH_SIZE                                   0x1
11088:         #define _TXSTA1_BRGH_LENGTH                                 0x1
11089:         #define _TXSTA1_BRGH_MASK                                   0x4
11090:         #define _TXSTA1_SENDB_POSN                                  0x3
11091:         #define _TXSTA1_SENDB_POSITION                              0x3
11092:         #define _TXSTA1_SENDB_SIZE                                  0x1
11093:         #define _TXSTA1_SENDB_LENGTH                                0x1
11094:         #define _TXSTA1_SENDB_MASK                                  0x8
11095:         #define _TXSTA1_SYNC_POSN                                   0x4
11096:         #define _TXSTA1_SYNC_POSITION                               0x4
11097:         #define _TXSTA1_SYNC_SIZE                                   0x1
11098:         #define _TXSTA1_SYNC_LENGTH                                 0x1
11099:         #define _TXSTA1_SYNC_MASK                                   0x10
11100:         #define _TXSTA1_TXEN_POSN                                   0x5
11101:         #define _TXSTA1_TXEN_POSITION                               0x5
11102:         #define _TXSTA1_TXEN_SIZE                                   0x1
11103:         #define _TXSTA1_TXEN_LENGTH                                 0x1
11104:         #define _TXSTA1_TXEN_MASK                                   0x20
11105:         #define _TXSTA1_TX9_POSN                                    0x6
11106:         #define _TXSTA1_TX9_POSITION                                0x6
11107:         #define _TXSTA1_TX9_SIZE                                    0x1
11108:         #define _TXSTA1_TX9_LENGTH                                  0x1
11109:         #define _TXSTA1_TX9_MASK                                    0x40
11110:         #define _TXSTA1_CSRC_POSN                                   0x7
11111:         #define _TXSTA1_CSRC_POSITION                               0x7
11112:         #define _TXSTA1_CSRC_SIZE                                   0x1
11113:         #define _TXSTA1_CSRC_LENGTH                                 0x1
11114:         #define _TXSTA1_CSRC_MASK                                   0x80
11115:         #define _TXSTA1_TX9D1_POSN                                  0x0
11116:         #define _TXSTA1_TX9D1_POSITION                              0x0
11117:         #define _TXSTA1_TX9D1_SIZE                                  0x1
11118:         #define _TXSTA1_TX9D1_LENGTH                                0x1
11119:         #define _TXSTA1_TX9D1_MASK                                  0x1
11120:         #define _TXSTA1_TRMT1_POSN                                  0x1
11121:         #define _TXSTA1_TRMT1_POSITION                              0x1
11122:         #define _TXSTA1_TRMT1_SIZE                                  0x1
11123:         #define _TXSTA1_TRMT1_LENGTH                                0x1
11124:         #define _TXSTA1_TRMT1_MASK                                  0x2
11125:         #define _TXSTA1_BRGH1_POSN                                  0x2
11126:         #define _TXSTA1_BRGH1_POSITION                              0x2
11127:         #define _TXSTA1_BRGH1_SIZE                                  0x1
11128:         #define _TXSTA1_BRGH1_LENGTH                                0x1
11129:         #define _TXSTA1_BRGH1_MASK                                  0x4
11130:         #define _TXSTA1_SENDB1_POSN                                 0x3
11131:         #define _TXSTA1_SENDB1_POSITION                             0x3
11132:         #define _TXSTA1_SENDB1_SIZE                                 0x1
11133:         #define _TXSTA1_SENDB1_LENGTH                               0x1
11134:         #define _TXSTA1_SENDB1_MASK                                 0x8
11135:         #define _TXSTA1_SYNC1_POSN                                  0x4
11136:         #define _TXSTA1_SYNC1_POSITION                              0x4
11137:         #define _TXSTA1_SYNC1_SIZE                                  0x1
11138:         #define _TXSTA1_SYNC1_LENGTH                                0x1
11139:         #define _TXSTA1_SYNC1_MASK                                  0x10
11140:         #define _TXSTA1_TXEN1_POSN                                  0x5
11141:         #define _TXSTA1_TXEN1_POSITION                              0x5
11142:         #define _TXSTA1_TXEN1_SIZE                                  0x1
11143:         #define _TXSTA1_TXEN1_LENGTH                                0x1
11144:         #define _TXSTA1_TXEN1_MASK                                  0x20
11145:         #define _TXSTA1_TX91_POSN                                   0x6
11146:         #define _TXSTA1_TX91_POSITION                               0x6
11147:         #define _TXSTA1_TX91_SIZE                                   0x1
11148:         #define _TXSTA1_TX91_LENGTH                                 0x1
11149:         #define _TXSTA1_TX91_MASK                                   0x40
11150:         #define _TXSTA1_CSRC1_POSN                                  0x7
11151:         #define _TXSTA1_CSRC1_POSITION                              0x7
11152:         #define _TXSTA1_CSRC1_SIZE                                  0x1
11153:         #define _TXSTA1_CSRC1_LENGTH                                0x1
11154:         #define _TXSTA1_CSRC1_MASK                                  0x80
11155:         #define _TXSTA1_TX8_9_POSN                                  0x6
11156:         #define _TXSTA1_TX8_9_POSITION                              0x6
11157:         #define _TXSTA1_TX8_9_SIZE                                  0x1
11158:         #define _TXSTA1_TX8_9_LENGTH                                0x1
11159:         #define _TXSTA1_TX8_9_MASK                                  0x40
11160:         #define _TXSTA1_TXD8_POSN                                   0x0
11161:         #define _TXSTA1_TXD8_POSITION                               0x0
11162:         #define _TXSTA1_TXD8_SIZE                                   0x1
11163:         #define _TXSTA1_TXD8_LENGTH                                 0x1
11164:         #define _TXSTA1_TXD8_MASK                                   0x1
11165:         // alias bitfield definitions
11166:         typedef union {
11167:             struct {
11168:                 unsigned TX9D                   :1;
11169:                 unsigned TRMT                   :1;
11170:                 unsigned BRGH                   :1;
11171:                 unsigned SENDB                  :1;
11172:                 unsigned SYNC                   :1;
11173:                 unsigned TXEN                   :1;
11174:                 unsigned TX9                    :1;
11175:                 unsigned CSRC                   :1;
11176:             };
11177:             struct {
11178:                 unsigned TX9D1                  :1;
11179:                 unsigned TRMT1                  :1;
11180:                 unsigned BRGH1                  :1;
11181:                 unsigned SENDB1                 :1;
11182:                 unsigned SYNC1                  :1;
11183:                 unsigned TXEN1                  :1;
11184:                 unsigned TX91                   :1;
11185:                 unsigned CSRC1                  :1;
11186:             };
11187:             struct {
11188:                 unsigned                        :6;
11189:                 unsigned TX8_9                  :1;
11190:             };
11191:             struct {
11192:                 unsigned TXD8                   :1;
11193:             };
11194:         } TXSTAbits_t;
11195:         extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
11196:         // bitfield macros
11197:         #define _TXSTA_TX9D_POSN                                    0x0
11198:         #define _TXSTA_TX9D_POSITION                                0x0
11199:         #define _TXSTA_TX9D_SIZE                                    0x1
11200:         #define _TXSTA_TX9D_LENGTH                                  0x1
11201:         #define _TXSTA_TX9D_MASK                                    0x1
11202:         #define _TXSTA_TRMT_POSN                                    0x1
11203:         #define _TXSTA_TRMT_POSITION                                0x1
11204:         #define _TXSTA_TRMT_SIZE                                    0x1
11205:         #define _TXSTA_TRMT_LENGTH                                  0x1
11206:         #define _TXSTA_TRMT_MASK                                    0x2
11207:         #define _TXSTA_BRGH_POSN                                    0x2
11208:         #define _TXSTA_BRGH_POSITION                                0x2
11209:         #define _TXSTA_BRGH_SIZE                                    0x1
11210:         #define _TXSTA_BRGH_LENGTH                                  0x1
11211:         #define _TXSTA_BRGH_MASK                                    0x4
11212:         #define _TXSTA_SENDB_POSN                                   0x3
11213:         #define _TXSTA_SENDB_POSITION                               0x3
11214:         #define _TXSTA_SENDB_SIZE                                   0x1
11215:         #define _TXSTA_SENDB_LENGTH                                 0x1
11216:         #define _TXSTA_SENDB_MASK                                   0x8
11217:         #define _TXSTA_SYNC_POSN                                    0x4
11218:         #define _TXSTA_SYNC_POSITION                                0x4
11219:         #define _TXSTA_SYNC_SIZE                                    0x1
11220:         #define _TXSTA_SYNC_LENGTH                                  0x1
11221:         #define _TXSTA_SYNC_MASK                                    0x10
11222:         #define _TXSTA_TXEN_POSN                                    0x5
11223:         #define _TXSTA_TXEN_POSITION                                0x5
11224:         #define _TXSTA_TXEN_SIZE                                    0x1
11225:         #define _TXSTA_TXEN_LENGTH                                  0x1
11226:         #define _TXSTA_TXEN_MASK                                    0x20
11227:         #define _TXSTA_TX9_POSN                                     0x6
11228:         #define _TXSTA_TX9_POSITION                                 0x6
11229:         #define _TXSTA_TX9_SIZE                                     0x1
11230:         #define _TXSTA_TX9_LENGTH                                   0x1
11231:         #define _TXSTA_TX9_MASK                                     0x40
11232:         #define _TXSTA_CSRC_POSN                                    0x7
11233:         #define _TXSTA_CSRC_POSITION                                0x7
11234:         #define _TXSTA_CSRC_SIZE                                    0x1
11235:         #define _TXSTA_CSRC_LENGTH                                  0x1
11236:         #define _TXSTA_CSRC_MASK                                    0x80
11237:         #define _TXSTA_TX9D1_POSN                                   0x0
11238:         #define _TXSTA_TX9D1_POSITION                               0x0
11239:         #define _TXSTA_TX9D1_SIZE                                   0x1
11240:         #define _TXSTA_TX9D1_LENGTH                                 0x1
11241:         #define _TXSTA_TX9D1_MASK                                   0x1
11242:         #define _TXSTA_TRMT1_POSN                                   0x1
11243:         #define _TXSTA_TRMT1_POSITION                               0x1
11244:         #define _TXSTA_TRMT1_SIZE                                   0x1
11245:         #define _TXSTA_TRMT1_LENGTH                                 0x1
11246:         #define _TXSTA_TRMT1_MASK                                   0x2
11247:         #define _TXSTA_BRGH1_POSN                                   0x2
11248:         #define _TXSTA_BRGH1_POSITION                               0x2
11249:         #define _TXSTA_BRGH1_SIZE                                   0x1
11250:         #define _TXSTA_BRGH1_LENGTH                                 0x1
11251:         #define _TXSTA_BRGH1_MASK                                   0x4
11252:         #define _TXSTA_SENDB1_POSN                                  0x3
11253:         #define _TXSTA_SENDB1_POSITION                              0x3
11254:         #define _TXSTA_SENDB1_SIZE                                  0x1
11255:         #define _TXSTA_SENDB1_LENGTH                                0x1
11256:         #define _TXSTA_SENDB1_MASK                                  0x8
11257:         #define _TXSTA_SYNC1_POSN                                   0x4
11258:         #define _TXSTA_SYNC1_POSITION                               0x4
11259:         #define _TXSTA_SYNC1_SIZE                                   0x1
11260:         #define _TXSTA_SYNC1_LENGTH                                 0x1
11261:         #define _TXSTA_SYNC1_MASK                                   0x10
11262:         #define _TXSTA_TXEN1_POSN                                   0x5
11263:         #define _TXSTA_TXEN1_POSITION                               0x5
11264:         #define _TXSTA_TXEN1_SIZE                                   0x1
11265:         #define _TXSTA_TXEN1_LENGTH                                 0x1
11266:         #define _TXSTA_TXEN1_MASK                                   0x20
11267:         #define _TXSTA_TX91_POSN                                    0x6
11268:         #define _TXSTA_TX91_POSITION                                0x6
11269:         #define _TXSTA_TX91_SIZE                                    0x1
11270:         #define _TXSTA_TX91_LENGTH                                  0x1
11271:         #define _TXSTA_TX91_MASK                                    0x40
11272:         #define _TXSTA_CSRC1_POSN                                   0x7
11273:         #define _TXSTA_CSRC1_POSITION                               0x7
11274:         #define _TXSTA_CSRC1_SIZE                                   0x1
11275:         #define _TXSTA_CSRC1_LENGTH                                 0x1
11276:         #define _TXSTA_CSRC1_MASK                                   0x80
11277:         #define _TXSTA_TX8_9_POSN                                   0x6
11278:         #define _TXSTA_TX8_9_POSITION                               0x6
11279:         #define _TXSTA_TX8_9_SIZE                                   0x1
11280:         #define _TXSTA_TX8_9_LENGTH                                 0x1
11281:         #define _TXSTA_TX8_9_MASK                                   0x40
11282:         #define _TXSTA_TXD8_POSN                                    0x0
11283:         #define _TXSTA_TXD8_POSITION                                0x0
11284:         #define _TXSTA_TXD8_SIZE                                    0x1
11285:         #define _TXSTA_TXD8_LENGTH                                  0x1
11286:         #define _TXSTA_TXD8_MASK                                    0x1
11287:         typedef union {
11288:             struct {
11289:                 unsigned TX9D                   :1;
11290:                 unsigned TRMT                   :1;
11291:                 unsigned BRGH                   :1;
11292:                 unsigned SENDB                  :1;
11293:                 unsigned SYNC                   :1;
11294:                 unsigned TXEN                   :1;
11295:                 unsigned TX9                    :1;
11296:                 unsigned CSRC                   :1;
11297:             };
11298:             struct {
11299:                 unsigned TX9D1                  :1;
11300:                 unsigned TRMT1                  :1;
11301:                 unsigned BRGH1                  :1;
11302:                 unsigned SENDB1                 :1;
11303:                 unsigned SYNC1                  :1;
11304:                 unsigned TXEN1                  :1;
11305:                 unsigned TX91                   :1;
11306:                 unsigned CSRC1                  :1;
11307:             };
11308:             struct {
11309:                 unsigned                        :6;
11310:                 unsigned TX8_9                  :1;
11311:             };
11312:             struct {
11313:                 unsigned TXD8                   :1;
11314:             };
11315:         } TX1STAbits_t;
11316:         extern volatile TX1STAbits_t TX1STAbits @ 0xFAC;
11317:         // bitfield macros
11318:         #define _TX1STA_TX9D_POSN                                   0x0
11319:         #define _TX1STA_TX9D_POSITION                               0x0
11320:         #define _TX1STA_TX9D_SIZE                                   0x1
11321:         #define _TX1STA_TX9D_LENGTH                                 0x1
11322:         #define _TX1STA_TX9D_MASK                                   0x1
11323:         #define _TX1STA_TRMT_POSN                                   0x1
11324:         #define _TX1STA_TRMT_POSITION                               0x1
11325:         #define _TX1STA_TRMT_SIZE                                   0x1
11326:         #define _TX1STA_TRMT_LENGTH                                 0x1
11327:         #define _TX1STA_TRMT_MASK                                   0x2
11328:         #define _TX1STA_BRGH_POSN                                   0x2
11329:         #define _TX1STA_BRGH_POSITION                               0x2
11330:         #define _TX1STA_BRGH_SIZE                                   0x1
11331:         #define _TX1STA_BRGH_LENGTH                                 0x1
11332:         #define _TX1STA_BRGH_MASK                                   0x4
11333:         #define _TX1STA_SENDB_POSN                                  0x3
11334:         #define _TX1STA_SENDB_POSITION                              0x3
11335:         #define _TX1STA_SENDB_SIZE                                  0x1
11336:         #define _TX1STA_SENDB_LENGTH                                0x1
11337:         #define _TX1STA_SENDB_MASK                                  0x8
11338:         #define _TX1STA_SYNC_POSN                                   0x4
11339:         #define _TX1STA_SYNC_POSITION                               0x4
11340:         #define _TX1STA_SYNC_SIZE                                   0x1
11341:         #define _TX1STA_SYNC_LENGTH                                 0x1
11342:         #define _TX1STA_SYNC_MASK                                   0x10
11343:         #define _TX1STA_TXEN_POSN                                   0x5
11344:         #define _TX1STA_TXEN_POSITION                               0x5
11345:         #define _TX1STA_TXEN_SIZE                                   0x1
11346:         #define _TX1STA_TXEN_LENGTH                                 0x1
11347:         #define _TX1STA_TXEN_MASK                                   0x20
11348:         #define _TX1STA_TX9_POSN                                    0x6
11349:         #define _TX1STA_TX9_POSITION                                0x6
11350:         #define _TX1STA_TX9_SIZE                                    0x1
11351:         #define _TX1STA_TX9_LENGTH                                  0x1
11352:         #define _TX1STA_TX9_MASK                                    0x40
11353:         #define _TX1STA_CSRC_POSN                                   0x7
11354:         #define _TX1STA_CSRC_POSITION                               0x7
11355:         #define _TX1STA_CSRC_SIZE                                   0x1
11356:         #define _TX1STA_CSRC_LENGTH                                 0x1
11357:         #define _TX1STA_CSRC_MASK                                   0x80
11358:         #define _TX1STA_TX9D1_POSN                                  0x0
11359:         #define _TX1STA_TX9D1_POSITION                              0x0
11360:         #define _TX1STA_TX9D1_SIZE                                  0x1
11361:         #define _TX1STA_TX9D1_LENGTH                                0x1
11362:         #define _TX1STA_TX9D1_MASK                                  0x1
11363:         #define _TX1STA_TRMT1_POSN                                  0x1
11364:         #define _TX1STA_TRMT1_POSITION                              0x1
11365:         #define _TX1STA_TRMT1_SIZE                                  0x1
11366:         #define _TX1STA_TRMT1_LENGTH                                0x1
11367:         #define _TX1STA_TRMT1_MASK                                  0x2
11368:         #define _TX1STA_BRGH1_POSN                                  0x2
11369:         #define _TX1STA_BRGH1_POSITION                              0x2
11370:         #define _TX1STA_BRGH1_SIZE                                  0x1
11371:         #define _TX1STA_BRGH1_LENGTH                                0x1
11372:         #define _TX1STA_BRGH1_MASK                                  0x4
11373:         #define _TX1STA_SENDB1_POSN                                 0x3
11374:         #define _TX1STA_SENDB1_POSITION                             0x3
11375:         #define _TX1STA_SENDB1_SIZE                                 0x1
11376:         #define _TX1STA_SENDB1_LENGTH                               0x1
11377:         #define _TX1STA_SENDB1_MASK                                 0x8
11378:         #define _TX1STA_SYNC1_POSN                                  0x4
11379:         #define _TX1STA_SYNC1_POSITION                              0x4
11380:         #define _TX1STA_SYNC1_SIZE                                  0x1
11381:         #define _TX1STA_SYNC1_LENGTH                                0x1
11382:         #define _TX1STA_SYNC1_MASK                                  0x10
11383:         #define _TX1STA_TXEN1_POSN                                  0x5
11384:         #define _TX1STA_TXEN1_POSITION                              0x5
11385:         #define _TX1STA_TXEN1_SIZE                                  0x1
11386:         #define _TX1STA_TXEN1_LENGTH                                0x1
11387:         #define _TX1STA_TXEN1_MASK                                  0x20
11388:         #define _TX1STA_TX91_POSN                                   0x6
11389:         #define _TX1STA_TX91_POSITION                               0x6
11390:         #define _TX1STA_TX91_SIZE                                   0x1
11391:         #define _TX1STA_TX91_LENGTH                                 0x1
11392:         #define _TX1STA_TX91_MASK                                   0x40
11393:         #define _TX1STA_CSRC1_POSN                                  0x7
11394:         #define _TX1STA_CSRC1_POSITION                              0x7
11395:         #define _TX1STA_CSRC1_SIZE                                  0x1
11396:         #define _TX1STA_CSRC1_LENGTH                                0x1
11397:         #define _TX1STA_CSRC1_MASK                                  0x80
11398:         #define _TX1STA_TX8_9_POSN                                  0x6
11399:         #define _TX1STA_TX8_9_POSITION                              0x6
11400:         #define _TX1STA_TX8_9_SIZE                                  0x1
11401:         #define _TX1STA_TX8_9_LENGTH                                0x1
11402:         #define _TX1STA_TX8_9_MASK                                  0x40
11403:         #define _TX1STA_TXD8_POSN                                   0x0
11404:         #define _TX1STA_TXD8_POSITION                               0x0
11405:         #define _TX1STA_TXD8_SIZE                                   0x1
11406:         #define _TX1STA_TXD8_LENGTH                                 0x1
11407:         #define _TX1STA_TXD8_MASK                                   0x1
11408:         
11409:         // Register: TXREG1
11410:         extern volatile unsigned char           TXREG1              @ 0xFAD;
11411:         #ifndef _LIB_BUILD
11412:         asm("TXREG1 equ 0FADh");
11413:         #endif
11414:         // aliases
11415:         extern volatile unsigned char           TXREG               @ 0xFAD;
11416:         #ifndef _LIB_BUILD
11417:         asm("TXREG equ 0FADh");
11418:         #endif
11419:         extern volatile unsigned char           TX1REG              @ 0xFAD;
11420:         #ifndef _LIB_BUILD
11421:         asm("TX1REG equ 0FADh");
11422:         #endif
11423:         // bitfield definitions
11424:         typedef union {
11425:             struct {
11426:                 unsigned TX1REG                 :8;
11427:             };
11428:             struct {
11429:                 unsigned TXREG                  :8;
11430:             };
11431:         } TXREG1bits_t;
11432:         extern volatile TXREG1bits_t TXREG1bits @ 0xFAD;
11433:         // bitfield macros
11434:         #define _TXREG1_TX1REG_POSN                                 0x0
11435:         #define _TXREG1_TX1REG_POSITION                             0x0
11436:         #define _TXREG1_TX1REG_SIZE                                 0x8
11437:         #define _TXREG1_TX1REG_LENGTH                               0x8
11438:         #define _TXREG1_TX1REG_MASK                                 0xFF
11439:         #define _TXREG1_TXREG_POSN                                  0x0
11440:         #define _TXREG1_TXREG_POSITION                              0x0
11441:         #define _TXREG1_TXREG_SIZE                                  0x8
11442:         #define _TXREG1_TXREG_LENGTH                                0x8
11443:         #define _TXREG1_TXREG_MASK                                  0xFF
11444:         // alias bitfield definitions
11445:         typedef union {
11446:             struct {
11447:                 unsigned TX1REG                 :8;
11448:             };
11449:             struct {
11450:                 unsigned TXREG                  :8;
11451:             };
11452:         } TXREGbits_t;
11453:         extern volatile TXREGbits_t TXREGbits @ 0xFAD;
11454:         // bitfield macros
11455:         #define _TXREG_TX1REG_POSN                                  0x0
11456:         #define _TXREG_TX1REG_POSITION                              0x0
11457:         #define _TXREG_TX1REG_SIZE                                  0x8
11458:         #define _TXREG_TX1REG_LENGTH                                0x8
11459:         #define _TXREG_TX1REG_MASK                                  0xFF
11460:         #define _TXREG_TXREG_POSN                                   0x0
11461:         #define _TXREG_TXREG_POSITION                               0x0
11462:         #define _TXREG_TXREG_SIZE                                   0x8
11463:         #define _TXREG_TXREG_LENGTH                                 0x8
11464:         #define _TXREG_TXREG_MASK                                   0xFF
11465:         typedef union {
11466:             struct {
11467:                 unsigned TX1REG                 :8;
11468:             };
11469:             struct {
11470:                 unsigned TXREG                  :8;
11471:             };
11472:         } TX1REGbits_t;
11473:         extern volatile TX1REGbits_t TX1REGbits @ 0xFAD;
11474:         // bitfield macros
11475:         #define _TX1REG_TX1REG_POSN                                 0x0
11476:         #define _TX1REG_TX1REG_POSITION                             0x0
11477:         #define _TX1REG_TX1REG_SIZE                                 0x8
11478:         #define _TX1REG_TX1REG_LENGTH                               0x8
11479:         #define _TX1REG_TX1REG_MASK                                 0xFF
11480:         #define _TX1REG_TXREG_POSN                                  0x0
11481:         #define _TX1REG_TXREG_POSITION                              0x0
11482:         #define _TX1REG_TXREG_SIZE                                  0x8
11483:         #define _TX1REG_TXREG_LENGTH                                0x8
11484:         #define _TX1REG_TXREG_MASK                                  0xFF
11485:         
11486:         // Register: RCREG1
11487:         extern volatile unsigned char           RCREG1              @ 0xFAE;
11488:         #ifndef _LIB_BUILD
11489:         asm("RCREG1 equ 0FAEh");
11490:         #endif
11491:         // aliases
11492:         extern volatile unsigned char           RCREG               @ 0xFAE;
11493:         #ifndef _LIB_BUILD
11494:         asm("RCREG equ 0FAEh");
11495:         #endif
11496:         extern volatile unsigned char           RC1REG              @ 0xFAE;
11497:         #ifndef _LIB_BUILD
11498:         asm("RC1REG equ 0FAEh");
11499:         #endif
11500:         // bitfield definitions
11501:         typedef union {
11502:             struct {
11503:                 unsigned RC1REG                 :8;
11504:             };
11505:             struct {
11506:                 unsigned RCREG                  :8;
11507:             };
11508:         } RCREG1bits_t;
11509:         extern volatile RCREG1bits_t RCREG1bits @ 0xFAE;
11510:         // bitfield macros
11511:         #define _RCREG1_RC1REG_POSN                                 0x0
11512:         #define _RCREG1_RC1REG_POSITION                             0x0
11513:         #define _RCREG1_RC1REG_SIZE                                 0x8
11514:         #define _RCREG1_RC1REG_LENGTH                               0x8
11515:         #define _RCREG1_RC1REG_MASK                                 0xFF
11516:         #define _RCREG1_RCREG_POSN                                  0x0
11517:         #define _RCREG1_RCREG_POSITION                              0x0
11518:         #define _RCREG1_RCREG_SIZE                                  0x8
11519:         #define _RCREG1_RCREG_LENGTH                                0x8
11520:         #define _RCREG1_RCREG_MASK                                  0xFF
11521:         // alias bitfield definitions
11522:         typedef union {
11523:             struct {
11524:                 unsigned RC1REG                 :8;
11525:             };
11526:             struct {
11527:                 unsigned RCREG                  :8;
11528:             };
11529:         } RCREGbits_t;
11530:         extern volatile RCREGbits_t RCREGbits @ 0xFAE;
11531:         // bitfield macros
11532:         #define _RCREG_RC1REG_POSN                                  0x0
11533:         #define _RCREG_RC1REG_POSITION                              0x0
11534:         #define _RCREG_RC1REG_SIZE                                  0x8
11535:         #define _RCREG_RC1REG_LENGTH                                0x8
11536:         #define _RCREG_RC1REG_MASK                                  0xFF
11537:         #define _RCREG_RCREG_POSN                                   0x0
11538:         #define _RCREG_RCREG_POSITION                               0x0
11539:         #define _RCREG_RCREG_SIZE                                   0x8
11540:         #define _RCREG_RCREG_LENGTH                                 0x8
11541:         #define _RCREG_RCREG_MASK                                   0xFF
11542:         typedef union {
11543:             struct {
11544:                 unsigned RC1REG                 :8;
11545:             };
11546:             struct {
11547:                 unsigned RCREG                  :8;
11548:             };
11549:         } RC1REGbits_t;
11550:         extern volatile RC1REGbits_t RC1REGbits @ 0xFAE;
11551:         // bitfield macros
11552:         #define _RC1REG_RC1REG_POSN                                 0x0
11553:         #define _RC1REG_RC1REG_POSITION                             0x0
11554:         #define _RC1REG_RC1REG_SIZE                                 0x8
11555:         #define _RC1REG_RC1REG_LENGTH                               0x8
11556:         #define _RC1REG_RC1REG_MASK                                 0xFF
11557:         #define _RC1REG_RCREG_POSN                                  0x0
11558:         #define _RC1REG_RCREG_POSITION                              0x0
11559:         #define _RC1REG_RCREG_SIZE                                  0x8
11560:         #define _RC1REG_RCREG_LENGTH                                0x8
11561:         #define _RC1REG_RCREG_MASK                                  0xFF
11562:         
11563:         // Register: SPBRG1
11564:         extern volatile unsigned char           SPBRG1              @ 0xFAF;
11565:         #ifndef _LIB_BUILD
11566:         asm("SPBRG1 equ 0FAFh");
11567:         #endif
11568:         // aliases
11569:         extern volatile unsigned char           SPBRG               @ 0xFAF;
11570:         #ifndef _LIB_BUILD
11571:         asm("SPBRG equ 0FAFh");
11572:         #endif
11573:         extern volatile unsigned char           SP1BRG              @ 0xFAF;
11574:         #ifndef _LIB_BUILD
11575:         asm("SP1BRG equ 0FAFh");
11576:         #endif
11577:         // bitfield definitions
11578:         typedef union {
11579:             struct {
11580:                 unsigned SP1BRG                 :8;
11581:             };
11582:             struct {
11583:                 unsigned SPBRG                  :8;
11584:             };
11585:         } SPBRG1bits_t;
11586:         extern volatile SPBRG1bits_t SPBRG1bits @ 0xFAF;
11587:         // bitfield macros
11588:         #define _SPBRG1_SP1BRG_POSN                                 0x0
11589:         #define _SPBRG1_SP1BRG_POSITION                             0x0
11590:         #define _SPBRG1_SP1BRG_SIZE                                 0x8
11591:         #define _SPBRG1_SP1BRG_LENGTH                               0x8
11592:         #define _SPBRG1_SP1BRG_MASK                                 0xFF
11593:         #define _SPBRG1_SPBRG_POSN                                  0x0
11594:         #define _SPBRG1_SPBRG_POSITION                              0x0
11595:         #define _SPBRG1_SPBRG_SIZE                                  0x8
11596:         #define _SPBRG1_SPBRG_LENGTH                                0x8
11597:         #define _SPBRG1_SPBRG_MASK                                  0xFF
11598:         // alias bitfield definitions
11599:         typedef union {
11600:             struct {
11601:                 unsigned SP1BRG                 :8;
11602:             };
11603:             struct {
11604:                 unsigned SPBRG                  :8;
11605:             };
11606:         } SPBRGbits_t;
11607:         extern volatile SPBRGbits_t SPBRGbits @ 0xFAF;
11608:         // bitfield macros
11609:         #define _SPBRG_SP1BRG_POSN                                  0x0
11610:         #define _SPBRG_SP1BRG_POSITION                              0x0
11611:         #define _SPBRG_SP1BRG_SIZE                                  0x8
11612:         #define _SPBRG_SP1BRG_LENGTH                                0x8
11613:         #define _SPBRG_SP1BRG_MASK                                  0xFF
11614:         #define _SPBRG_SPBRG_POSN                                   0x0
11615:         #define _SPBRG_SPBRG_POSITION                               0x0
11616:         #define _SPBRG_SPBRG_SIZE                                   0x8
11617:         #define _SPBRG_SPBRG_LENGTH                                 0x8
11618:         #define _SPBRG_SPBRG_MASK                                   0xFF
11619:         typedef union {
11620:             struct {
11621:                 unsigned SP1BRG                 :8;
11622:             };
11623:             struct {
11624:                 unsigned SPBRG                  :8;
11625:             };
11626:         } SP1BRGbits_t;
11627:         extern volatile SP1BRGbits_t SP1BRGbits @ 0xFAF;
11628:         // bitfield macros
11629:         #define _SP1BRG_SP1BRG_POSN                                 0x0
11630:         #define _SP1BRG_SP1BRG_POSITION                             0x0
11631:         #define _SP1BRG_SP1BRG_SIZE                                 0x8
11632:         #define _SP1BRG_SP1BRG_LENGTH                               0x8
11633:         #define _SP1BRG_SP1BRG_MASK                                 0xFF
11634:         #define _SP1BRG_SPBRG_POSN                                  0x0
11635:         #define _SP1BRG_SPBRG_POSITION                              0x0
11636:         #define _SP1BRG_SPBRG_SIZE                                  0x8
11637:         #define _SP1BRG_SPBRG_LENGTH                                0x8
11638:         #define _SP1BRG_SPBRG_MASK                                  0xFF
11639:         
11640:         // Register: SPBRGH1
11641:         extern volatile unsigned char           SPBRGH1             @ 0xFB0;
11642:         #ifndef _LIB_BUILD
11643:         asm("SPBRGH1 equ 0FB0h");
11644:         #endif
11645:         // aliases
11646:         extern volatile unsigned char           SPBRGH              @ 0xFB0;
11647:         #ifndef _LIB_BUILD
11648:         asm("SPBRGH equ 0FB0h");
11649:         #endif
11650:         extern volatile unsigned char           SP1BRGH             @ 0xFB0;
11651:         #ifndef _LIB_BUILD
11652:         asm("SP1BRGH equ 0FB0h");
11653:         #endif
11654:         // bitfield definitions
11655:         typedef union {
11656:             struct {
11657:                 unsigned SP1BRGH                :8;
11658:             };
11659:             struct {
11660:                 unsigned SPBRGH                 :8;
11661:             };
11662:         } SPBRGH1bits_t;
11663:         extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xFB0;
11664:         // bitfield macros
11665:         #define _SPBRGH1_SP1BRGH_POSN                               0x0
11666:         #define _SPBRGH1_SP1BRGH_POSITION                           0x0
11667:         #define _SPBRGH1_SP1BRGH_SIZE                               0x8
11668:         #define _SPBRGH1_SP1BRGH_LENGTH                             0x8
11669:         #define _SPBRGH1_SP1BRGH_MASK                               0xFF
11670:         #define _SPBRGH1_SPBRGH_POSN                                0x0
11671:         #define _SPBRGH1_SPBRGH_POSITION                            0x0
11672:         #define _SPBRGH1_SPBRGH_SIZE                                0x8
11673:         #define _SPBRGH1_SPBRGH_LENGTH                              0x8
11674:         #define _SPBRGH1_SPBRGH_MASK                                0xFF
11675:         // alias bitfield definitions
11676:         typedef union {
11677:             struct {
11678:                 unsigned SP1BRGH                :8;
11679:             };
11680:             struct {
11681:                 unsigned SPBRGH                 :8;
11682:             };
11683:         } SPBRGHbits_t;
11684:         extern volatile SPBRGHbits_t SPBRGHbits @ 0xFB0;
11685:         // bitfield macros
11686:         #define _SPBRGH_SP1BRGH_POSN                                0x0
11687:         #define _SPBRGH_SP1BRGH_POSITION                            0x0
11688:         #define _SPBRGH_SP1BRGH_SIZE                                0x8
11689:         #define _SPBRGH_SP1BRGH_LENGTH                              0x8
11690:         #define _SPBRGH_SP1BRGH_MASK                                0xFF
11691:         #define _SPBRGH_SPBRGH_POSN                                 0x0
11692:         #define _SPBRGH_SPBRGH_POSITION                             0x0
11693:         #define _SPBRGH_SPBRGH_SIZE                                 0x8
11694:         #define _SPBRGH_SPBRGH_LENGTH                               0x8
11695:         #define _SPBRGH_SPBRGH_MASK                                 0xFF
11696:         typedef union {
11697:             struct {
11698:                 unsigned SP1BRGH                :8;
11699:             };
11700:             struct {
11701:                 unsigned SPBRGH                 :8;
11702:             };
11703:         } SP1BRGHbits_t;
11704:         extern volatile SP1BRGHbits_t SP1BRGHbits @ 0xFB0;
11705:         // bitfield macros
11706:         #define _SP1BRGH_SP1BRGH_POSN                               0x0
11707:         #define _SP1BRGH_SP1BRGH_POSITION                           0x0
11708:         #define _SP1BRGH_SP1BRGH_SIZE                               0x8
11709:         #define _SP1BRGH_SP1BRGH_LENGTH                             0x8
11710:         #define _SP1BRGH_SP1BRGH_MASK                               0xFF
11711:         #define _SP1BRGH_SPBRGH_POSN                                0x0
11712:         #define _SP1BRGH_SPBRGH_POSITION                            0x0
11713:         #define _SP1BRGH_SPBRGH_SIZE                                0x8
11714:         #define _SP1BRGH_SPBRGH_LENGTH                              0x8
11715:         #define _SP1BRGH_SPBRGH_MASK                                0xFF
11716:         
11717:         // Register: T3CON
11718:         extern volatile unsigned char           T3CON               @ 0xFB1;
11719:         #ifndef _LIB_BUILD
11720:         asm("T3CON equ 0FB1h");
11721:         #endif
11722:         // bitfield definitions
11723:         typedef union {
11724:             struct {
11725:                 unsigned                        :2;
11726:                 unsigned NOT_T3SYNC             :1;
11727:             };
11728:             struct {
11729:                 unsigned TMR3ON                 :1;
11730:                 unsigned T3RD16                 :1;
11731:                 unsigned nT3SYNC                :1;
11732:                 unsigned T3SOSCEN               :1;
11733:                 unsigned T3CKPS                 :2;
11734:                 unsigned TMR3CS                 :2;
11735:             };
11736:             struct {
11737:                 unsigned                        :3;
11738:                 unsigned T3OSCEN                :1;
11739:                 unsigned T3CKPS0                :1;
11740:                 unsigned T3CKPS1                :1;
11741:                 unsigned TMR3CS0                :1;
11742:                 unsigned TMR3CS1                :1;
11743:             };
11744:             struct {
11745:                 unsigned                        :7;
11746:                 unsigned RD163                  :1;
11747:             };
11748:             struct {
11749:                 unsigned                        :3;
11750:                 unsigned SOSCEN3                :1;
11751:             };
11752:         } T3CONbits_t;
11753:         extern volatile T3CONbits_t T3CONbits @ 0xFB1;
11754:         // bitfield macros
11755:         #define _T3CON_NOT_T3SYNC_POSN                              0x2
11756:         #define _T3CON_NOT_T3SYNC_POSITION                          0x2
11757:         #define _T3CON_NOT_T3SYNC_SIZE                              0x1
11758:         #define _T3CON_NOT_T3SYNC_LENGTH                            0x1
11759:         #define _T3CON_NOT_T3SYNC_MASK                              0x4
11760:         #define _T3CON_TMR3ON_POSN                                  0x0
11761:         #define _T3CON_TMR3ON_POSITION                              0x0
11762:         #define _T3CON_TMR3ON_SIZE                                  0x1
11763:         #define _T3CON_TMR3ON_LENGTH                                0x1
11764:         #define _T3CON_TMR3ON_MASK                                  0x1
11765:         #define _T3CON_T3RD16_POSN                                  0x1
11766:         #define _T3CON_T3RD16_POSITION                              0x1
11767:         #define _T3CON_T3RD16_SIZE                                  0x1
11768:         #define _T3CON_T3RD16_LENGTH                                0x1
11769:         #define _T3CON_T3RD16_MASK                                  0x2
11770:         #define _T3CON_nT3SYNC_POSN                                 0x2
11771:         #define _T3CON_nT3SYNC_POSITION                             0x2
11772:         #define _T3CON_nT3SYNC_SIZE                                 0x1
11773:         #define _T3CON_nT3SYNC_LENGTH                               0x1
11774:         #define _T3CON_nT3SYNC_MASK                                 0x4
11775:         #define _T3CON_T3SOSCEN_POSN                                0x3
11776:         #define _T3CON_T3SOSCEN_POSITION                            0x3
11777:         #define _T3CON_T3SOSCEN_SIZE                                0x1
11778:         #define _T3CON_T3SOSCEN_LENGTH                              0x1
11779:         #define _T3CON_T3SOSCEN_MASK                                0x8
11780:         #define _T3CON_T3CKPS_POSN                                  0x4
11781:         #define _T3CON_T3CKPS_POSITION                              0x4
11782:         #define _T3CON_T3CKPS_SIZE                                  0x2
11783:         #define _T3CON_T3CKPS_LENGTH                                0x2
11784:         #define _T3CON_T3CKPS_MASK                                  0x30
11785:         #define _T3CON_TMR3CS_POSN                                  0x6
11786:         #define _T3CON_TMR3CS_POSITION                              0x6
11787:         #define _T3CON_TMR3CS_SIZE                                  0x2
11788:         #define _T3CON_TMR3CS_LENGTH                                0x2
11789:         #define _T3CON_TMR3CS_MASK                                  0xC0
11790:         #define _T3CON_T3OSCEN_POSN                                 0x3
11791:         #define _T3CON_T3OSCEN_POSITION                             0x3
11792:         #define _T3CON_T3OSCEN_SIZE                                 0x1
11793:         #define _T3CON_T3OSCEN_LENGTH                               0x1
11794:         #define _T3CON_T3OSCEN_MASK                                 0x8
11795:         #define _T3CON_T3CKPS0_POSN                                 0x4
11796:         #define _T3CON_T3CKPS0_POSITION                             0x4
11797:         #define _T3CON_T3CKPS0_SIZE                                 0x1
11798:         #define _T3CON_T3CKPS0_LENGTH                               0x1
11799:         #define _T3CON_T3CKPS0_MASK                                 0x10
11800:         #define _T3CON_T3CKPS1_POSN                                 0x5
11801:         #define _T3CON_T3CKPS1_POSITION                             0x5
11802:         #define _T3CON_T3CKPS1_SIZE                                 0x1
11803:         #define _T3CON_T3CKPS1_LENGTH                               0x1
11804:         #define _T3CON_T3CKPS1_MASK                                 0x20
11805:         #define _T3CON_TMR3CS0_POSN                                 0x6
11806:         #define _T3CON_TMR3CS0_POSITION                             0x6
11807:         #define _T3CON_TMR3CS0_SIZE                                 0x1
11808:         #define _T3CON_TMR3CS0_LENGTH                               0x1
11809:         #define _T3CON_TMR3CS0_MASK                                 0x40
11810:         #define _T3CON_TMR3CS1_POSN                                 0x7
11811:         #define _T3CON_TMR3CS1_POSITION                             0x7
11812:         #define _T3CON_TMR3CS1_SIZE                                 0x1
11813:         #define _T3CON_TMR3CS1_LENGTH                               0x1
11814:         #define _T3CON_TMR3CS1_MASK                                 0x80
11815:         #define _T3CON_RD163_POSN                                   0x7
11816:         #define _T3CON_RD163_POSITION                               0x7
11817:         #define _T3CON_RD163_SIZE                                   0x1
11818:         #define _T3CON_RD163_LENGTH                                 0x1
11819:         #define _T3CON_RD163_MASK                                   0x80
11820:         #define _T3CON_SOSCEN3_POSN                                 0x3
11821:         #define _T3CON_SOSCEN3_POSITION                             0x3
11822:         #define _T3CON_SOSCEN3_SIZE                                 0x1
11823:         #define _T3CON_SOSCEN3_LENGTH                               0x1
11824:         #define _T3CON_SOSCEN3_MASK                                 0x8
11825:         
11826:         // Register: TMR3
11827:         extern volatile unsigned short          TMR3                @ 0xFB2;
11828:         #ifndef _LIB_BUILD
11829:         asm("TMR3 equ 0FB2h");
11830:         #endif
11831:         
11832:         // Register: TMR3L
11833:         extern volatile unsigned char           TMR3L               @ 0xFB2;
11834:         #ifndef _LIB_BUILD
11835:         asm("TMR3L equ 0FB2h");
11836:         #endif
11837:         // bitfield definitions
11838:         typedef union {
11839:             struct {
11840:                 unsigned TMR3L                  :8;
11841:             };
11842:         } TMR3Lbits_t;
11843:         extern volatile TMR3Lbits_t TMR3Lbits @ 0xFB2;
11844:         // bitfield macros
11845:         #define _TMR3L_TMR3L_POSN                                   0x0
11846:         #define _TMR3L_TMR3L_POSITION                               0x0
11847:         #define _TMR3L_TMR3L_SIZE                                   0x8
11848:         #define _TMR3L_TMR3L_LENGTH                                 0x8
11849:         #define _TMR3L_TMR3L_MASK                                   0xFF
11850:         
11851:         // Register: TMR3H
11852:         extern volatile unsigned char           TMR3H               @ 0xFB3;
11853:         #ifndef _LIB_BUILD
11854:         asm("TMR3H equ 0FB3h");
11855:         #endif
11856:         // bitfield definitions
11857:         typedef union {
11858:             struct {
11859:                 unsigned TMR3H                  :8;
11860:             };
11861:         } TMR3Hbits_t;
11862:         extern volatile TMR3Hbits_t TMR3Hbits @ 0xFB3;
11863:         // bitfield macros
11864:         #define _TMR3H_TMR3H_POSN                                   0x0
11865:         #define _TMR3H_TMR3H_POSITION                               0x0
11866:         #define _TMR3H_TMR3H_SIZE                                   0x8
11867:         #define _TMR3H_TMR3H_LENGTH                                 0x8
11868:         #define _TMR3H_TMR3H_MASK                                   0xFF
11869:         
11870:         // Register: T3GCON
11871:         extern volatile unsigned char           T3GCON              @ 0xFB4;
11872:         #ifndef _LIB_BUILD
11873:         asm("T3GCON equ 0FB4h");
11874:         #endif
11875:         // bitfield definitions
11876:         typedef union {
11877:             struct {
11878:                 unsigned                        :3;
11879:                 unsigned T3GGO_NOT_DONE         :1;
11880:             };
11881:             struct {
11882:                 unsigned T3GSS                  :2;
11883:                 unsigned T3GVAL                 :1;
11884:                 unsigned T3GGO_nDONE            :1;
11885:                 unsigned T3GSPM                 :1;
11886:                 unsigned T3GTM                  :1;
11887:                 unsigned T3GPOL                 :1;
11888:                 unsigned TMR3GE                 :1;
11889:             };
11890:             struct {
11891:                 unsigned T3GSS0                 :1;
11892:                 unsigned T3GSS1                 :1;
11893:                 unsigned                        :1;
11894:                 unsigned T3G_DONE               :1;
11895:             };
11896:             struct {
11897:                 unsigned                        :3;
11898:                 unsigned T3GGO                  :1;
11899:             };
11900:         } T3GCONbits_t;
11901:         extern volatile T3GCONbits_t T3GCONbits @ 0xFB4;
11902:         // bitfield macros
11903:         #define _T3GCON_T3GGO_NOT_DONE_POSN                         0x3
11904:         #define _T3GCON_T3GGO_NOT_DONE_POSITION                     0x3
11905:         #define _T3GCON_T3GGO_NOT_DONE_SIZE                         0x1
11906:         #define _T3GCON_T3GGO_NOT_DONE_LENGTH                       0x1
11907:         #define _T3GCON_T3GGO_NOT_DONE_MASK                         0x8
11908:         #define _T3GCON_T3GSS_POSN                                  0x0
11909:         #define _T3GCON_T3GSS_POSITION                              0x0
11910:         #define _T3GCON_T3GSS_SIZE                                  0x2
11911:         #define _T3GCON_T3GSS_LENGTH                                0x2
11912:         #define _T3GCON_T3GSS_MASK                                  0x3
11913:         #define _T3GCON_T3GVAL_POSN                                 0x2
11914:         #define _T3GCON_T3GVAL_POSITION                             0x2
11915:         #define _T3GCON_T3GVAL_SIZE                                 0x1
11916:         #define _T3GCON_T3GVAL_LENGTH                               0x1
11917:         #define _T3GCON_T3GVAL_MASK                                 0x4
11918:         #define _T3GCON_T3GGO_nDONE_POSN                            0x3
11919:         #define _T3GCON_T3GGO_nDONE_POSITION                        0x3
11920:         #define _T3GCON_T3GGO_nDONE_SIZE                            0x1
11921:         #define _T3GCON_T3GGO_nDONE_LENGTH                          0x1
11922:         #define _T3GCON_T3GGO_nDONE_MASK                            0x8
11923:         #define _T3GCON_T3GSPM_POSN                                 0x4
11924:         #define _T3GCON_T3GSPM_POSITION                             0x4
11925:         #define _T3GCON_T3GSPM_SIZE                                 0x1
11926:         #define _T3GCON_T3GSPM_LENGTH                               0x1
11927:         #define _T3GCON_T3GSPM_MASK                                 0x10
11928:         #define _T3GCON_T3GTM_POSN                                  0x5
11929:         #define _T3GCON_T3GTM_POSITION                              0x5
11930:         #define _T3GCON_T3GTM_SIZE                                  0x1
11931:         #define _T3GCON_T3GTM_LENGTH                                0x1
11932:         #define _T3GCON_T3GTM_MASK                                  0x20
11933:         #define _T3GCON_T3GPOL_POSN                                 0x6
11934:         #define _T3GCON_T3GPOL_POSITION                             0x6
11935:         #define _T3GCON_T3GPOL_SIZE                                 0x1
11936:         #define _T3GCON_T3GPOL_LENGTH                               0x1
11937:         #define _T3GCON_T3GPOL_MASK                                 0x40
11938:         #define _T3GCON_TMR3GE_POSN                                 0x7
11939:         #define _T3GCON_TMR3GE_POSITION                             0x7
11940:         #define _T3GCON_TMR3GE_SIZE                                 0x1
11941:         #define _T3GCON_TMR3GE_LENGTH                               0x1
11942:         #define _T3GCON_TMR3GE_MASK                                 0x80
11943:         #define _T3GCON_T3GSS0_POSN                                 0x0
11944:         #define _T3GCON_T3GSS0_POSITION                             0x0
11945:         #define _T3GCON_T3GSS0_SIZE                                 0x1
11946:         #define _T3GCON_T3GSS0_LENGTH                               0x1
11947:         #define _T3GCON_T3GSS0_MASK                                 0x1
11948:         #define _T3GCON_T3GSS1_POSN                                 0x1
11949:         #define _T3GCON_T3GSS1_POSITION                             0x1
11950:         #define _T3GCON_T3GSS1_SIZE                                 0x1
11951:         #define _T3GCON_T3GSS1_LENGTH                               0x1
11952:         #define _T3GCON_T3GSS1_MASK                                 0x2
11953:         #define _T3GCON_T3G_DONE_POSN                               0x3
11954:         #define _T3GCON_T3G_DONE_POSITION                           0x3
11955:         #define _T3GCON_T3G_DONE_SIZE                               0x1
11956:         #define _T3GCON_T3G_DONE_LENGTH                             0x1
11957:         #define _T3GCON_T3G_DONE_MASK                               0x8
11958:         #define _T3GCON_T3GGO_POSN                                  0x3
11959:         #define _T3GCON_T3GGO_POSITION                              0x3
11960:         #define _T3GCON_T3GGO_SIZE                                  0x1
11961:         #define _T3GCON_T3GGO_LENGTH                                0x1
11962:         #define _T3GCON_T3GGO_MASK                                  0x8
11963:         
11964:         // Register: ECCP1AS
11965:         extern volatile unsigned char           ECCP1AS             @ 0xFB6;
11966:         #ifndef _LIB_BUILD
11967:         asm("ECCP1AS equ 0FB6h");
11968:         #endif
11969:         // aliases
11970:         extern volatile unsigned char           ECCPAS              @ 0xFB6;
11971:         #ifndef _LIB_BUILD
11972:         asm("ECCPAS equ 0FB6h");
11973:         #endif
11974:         // bitfield definitions
11975:         typedef union {
11976:             struct {
11977:                 unsigned P1SSBD                 :2;
11978:                 unsigned P1SSAC                 :2;
11979:                 unsigned CCP1AS                 :3;
11980:                 unsigned CCP1ASE                :1;
11981:             };
11982:             struct {
11983:                 unsigned P1SSBD0                :1;
11984:                 unsigned P1SSBD1                :1;
11985:                 unsigned P1SSAC0                :1;
11986:                 unsigned P1SSAC1                :1;
11987:                 unsigned CCP1AS0                :1;
11988:                 unsigned CCP1AS1                :1;
11989:                 unsigned CCP1AS2                :1;
11990:             };
11991:             struct {
11992:                 unsigned PSS1BD                 :2;
11993:                 unsigned PSS1AC                 :2;
11994:             };
11995:             struct {
11996:                 unsigned PSS1BD0                :1;
11997:                 unsigned PSS1BD1                :1;
11998:                 unsigned PSS1AC0                :1;
11999:                 unsigned PSS1AC1                :1;
12000:             };
12001:             struct {
12002:                 unsigned PSSBD                  :2;
12003:                 unsigned PSSAC                  :2;
12004:                 unsigned ECCPAS                 :3;
12005:                 unsigned ECCPASE                :1;
12006:             };
12007:             struct {
12008:                 unsigned PSSBD0                 :1;
12009:                 unsigned PSSBD1                 :1;
12010:                 unsigned PSSAC0                 :1;
12011:                 unsigned PSSAC1                 :1;
12012:                 unsigned ECCPAS0                :1;
12013:                 unsigned ECCPAS1                :1;
12014:                 unsigned ECCPAS2                :1;
12015:             };
12016:         } ECCP1ASbits_t;
12017:         extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
12018:         // bitfield macros
12019:         #define _ECCP1AS_P1SSBD_POSN                                0x0
12020:         #define _ECCP1AS_P1SSBD_POSITION                            0x0
12021:         #define _ECCP1AS_P1SSBD_SIZE                                0x2
12022:         #define _ECCP1AS_P1SSBD_LENGTH                              0x2
12023:         #define _ECCP1AS_P1SSBD_MASK                                0x3
12024:         #define _ECCP1AS_P1SSAC_POSN                                0x2
12025:         #define _ECCP1AS_P1SSAC_POSITION                            0x2
12026:         #define _ECCP1AS_P1SSAC_SIZE                                0x2
12027:         #define _ECCP1AS_P1SSAC_LENGTH                              0x2
12028:         #define _ECCP1AS_P1SSAC_MASK                                0xC
12029:         #define _ECCP1AS_CCP1AS_POSN                                0x4
12030:         #define _ECCP1AS_CCP1AS_POSITION                            0x4
12031:         #define _ECCP1AS_CCP1AS_SIZE                                0x3
12032:         #define _ECCP1AS_CCP1AS_LENGTH                              0x3
12033:         #define _ECCP1AS_CCP1AS_MASK                                0x70
12034:         #define _ECCP1AS_CCP1ASE_POSN                               0x7
12035:         #define _ECCP1AS_CCP1ASE_POSITION                           0x7
12036:         #define _ECCP1AS_CCP1ASE_SIZE                               0x1
12037:         #define _ECCP1AS_CCP1ASE_LENGTH                             0x1
12038:         #define _ECCP1AS_CCP1ASE_MASK                               0x80
12039:         #define _ECCP1AS_P1SSBD0_POSN                               0x0
12040:         #define _ECCP1AS_P1SSBD0_POSITION                           0x0
12041:         #define _ECCP1AS_P1SSBD0_SIZE                               0x1
12042:         #define _ECCP1AS_P1SSBD0_LENGTH                             0x1
12043:         #define _ECCP1AS_P1SSBD0_MASK                               0x1
12044:         #define _ECCP1AS_P1SSBD1_POSN                               0x1
12045:         #define _ECCP1AS_P1SSBD1_POSITION                           0x1
12046:         #define _ECCP1AS_P1SSBD1_SIZE                               0x1
12047:         #define _ECCP1AS_P1SSBD1_LENGTH                             0x1
12048:         #define _ECCP1AS_P1SSBD1_MASK                               0x2
12049:         #define _ECCP1AS_P1SSAC0_POSN                               0x2
12050:         #define _ECCP1AS_P1SSAC0_POSITION                           0x2
12051:         #define _ECCP1AS_P1SSAC0_SIZE                               0x1
12052:         #define _ECCP1AS_P1SSAC0_LENGTH                             0x1
12053:         #define _ECCP1AS_P1SSAC0_MASK                               0x4
12054:         #define _ECCP1AS_P1SSAC1_POSN                               0x3
12055:         #define _ECCP1AS_P1SSAC1_POSITION                           0x3
12056:         #define _ECCP1AS_P1SSAC1_SIZE                               0x1
12057:         #define _ECCP1AS_P1SSAC1_LENGTH                             0x1
12058:         #define _ECCP1AS_P1SSAC1_MASK                               0x8
12059:         #define _ECCP1AS_CCP1AS0_POSN                               0x4
12060:         #define _ECCP1AS_CCP1AS0_POSITION                           0x4
12061:         #define _ECCP1AS_CCP1AS0_SIZE                               0x1
12062:         #define _ECCP1AS_CCP1AS0_LENGTH                             0x1
12063:         #define _ECCP1AS_CCP1AS0_MASK                               0x10
12064:         #define _ECCP1AS_CCP1AS1_POSN                               0x5
12065:         #define _ECCP1AS_CCP1AS1_POSITION                           0x5
12066:         #define _ECCP1AS_CCP1AS1_SIZE                               0x1
12067:         #define _ECCP1AS_CCP1AS1_LENGTH                             0x1
12068:         #define _ECCP1AS_CCP1AS1_MASK                               0x20
12069:         #define _ECCP1AS_CCP1AS2_POSN                               0x6
12070:         #define _ECCP1AS_CCP1AS2_POSITION                           0x6
12071:         #define _ECCP1AS_CCP1AS2_SIZE                               0x1
12072:         #define _ECCP1AS_CCP1AS2_LENGTH                             0x1
12073:         #define _ECCP1AS_CCP1AS2_MASK                               0x40
12074:         #define _ECCP1AS_PSS1BD_POSN                                0x0
12075:         #define _ECCP1AS_PSS1BD_POSITION                            0x0
12076:         #define _ECCP1AS_PSS1BD_SIZE                                0x2
12077:         #define _ECCP1AS_PSS1BD_LENGTH                              0x2
12078:         #define _ECCP1AS_PSS1BD_MASK                                0x3
12079:         #define _ECCP1AS_PSS1AC_POSN                                0x2
12080:         #define _ECCP1AS_PSS1AC_POSITION                            0x2
12081:         #define _ECCP1AS_PSS1AC_SIZE                                0x2
12082:         #define _ECCP1AS_PSS1AC_LENGTH                              0x2
12083:         #define _ECCP1AS_PSS1AC_MASK                                0xC
12084:         #define _ECCP1AS_PSS1BD0_POSN                               0x0
12085:         #define _ECCP1AS_PSS1BD0_POSITION                           0x0
12086:         #define _ECCP1AS_PSS1BD0_SIZE                               0x1
12087:         #define _ECCP1AS_PSS1BD0_LENGTH                             0x1
12088:         #define _ECCP1AS_PSS1BD0_MASK                               0x1
12089:         #define _ECCP1AS_PSS1BD1_POSN                               0x1
12090:         #define _ECCP1AS_PSS1BD1_POSITION                           0x1
12091:         #define _ECCP1AS_PSS1BD1_SIZE                               0x1
12092:         #define _ECCP1AS_PSS1BD1_LENGTH                             0x1
12093:         #define _ECCP1AS_PSS1BD1_MASK                               0x2
12094:         #define _ECCP1AS_PSS1AC0_POSN                               0x2
12095:         #define _ECCP1AS_PSS1AC0_POSITION                           0x2
12096:         #define _ECCP1AS_PSS1AC0_SIZE                               0x1
12097:         #define _ECCP1AS_PSS1AC0_LENGTH                             0x1
12098:         #define _ECCP1AS_PSS1AC0_MASK                               0x4
12099:         #define _ECCP1AS_PSS1AC1_POSN                               0x3
12100:         #define _ECCP1AS_PSS1AC1_POSITION                           0x3
12101:         #define _ECCP1AS_PSS1AC1_SIZE                               0x1
12102:         #define _ECCP1AS_PSS1AC1_LENGTH                             0x1
12103:         #define _ECCP1AS_PSS1AC1_MASK                               0x8
12104:         #define _ECCP1AS_PSSBD_POSN                                 0x0
12105:         #define _ECCP1AS_PSSBD_POSITION                             0x0
12106:         #define _ECCP1AS_PSSBD_SIZE                                 0x2
12107:         #define _ECCP1AS_PSSBD_LENGTH                               0x2
12108:         #define _ECCP1AS_PSSBD_MASK                                 0x3
12109:         #define _ECCP1AS_PSSAC_POSN                                 0x2
12110:         #define _ECCP1AS_PSSAC_POSITION                             0x2
12111:         #define _ECCP1AS_PSSAC_SIZE                                 0x2
12112:         #define _ECCP1AS_PSSAC_LENGTH                               0x2
12113:         #define _ECCP1AS_PSSAC_MASK                                 0xC
12114:         #define _ECCP1AS_ECCPAS_POSN                                0x4
12115:         #define _ECCP1AS_ECCPAS_POSITION                            0x4
12116:         #define _ECCP1AS_ECCPAS_SIZE                                0x3
12117:         #define _ECCP1AS_ECCPAS_LENGTH                              0x3
12118:         #define _ECCP1AS_ECCPAS_MASK                                0x70
12119:         #define _ECCP1AS_ECCPASE_POSN                               0x7
12120:         #define _ECCP1AS_ECCPASE_POSITION                           0x7
12121:         #define _ECCP1AS_ECCPASE_SIZE                               0x1
12122:         #define _ECCP1AS_ECCPASE_LENGTH                             0x1
12123:         #define _ECCP1AS_ECCPASE_MASK                               0x80
12124:         #define _ECCP1AS_PSSBD0_POSN                                0x0
12125:         #define _ECCP1AS_PSSBD0_POSITION                            0x0
12126:         #define _ECCP1AS_PSSBD0_SIZE                                0x1
12127:         #define _ECCP1AS_PSSBD0_LENGTH                              0x1
12128:         #define _ECCP1AS_PSSBD0_MASK                                0x1
12129:         #define _ECCP1AS_PSSBD1_POSN                                0x1
12130:         #define _ECCP1AS_PSSBD1_POSITION                            0x1
12131:         #define _ECCP1AS_PSSBD1_SIZE                                0x1
12132:         #define _ECCP1AS_PSSBD1_LENGTH                              0x1
12133:         #define _ECCP1AS_PSSBD1_MASK                                0x2
12134:         #define _ECCP1AS_PSSAC0_POSN                                0x2
12135:         #define _ECCP1AS_PSSAC0_POSITION                            0x2
12136:         #define _ECCP1AS_PSSAC0_SIZE                                0x1
12137:         #define _ECCP1AS_PSSAC0_LENGTH                              0x1
12138:         #define _ECCP1AS_PSSAC0_MASK                                0x4
12139:         #define _ECCP1AS_PSSAC1_POSN                                0x3
12140:         #define _ECCP1AS_PSSAC1_POSITION                            0x3
12141:         #define _ECCP1AS_PSSAC1_SIZE                                0x1
12142:         #define _ECCP1AS_PSSAC1_LENGTH                              0x1
12143:         #define _ECCP1AS_PSSAC1_MASK                                0x8
12144:         #define _ECCP1AS_ECCPAS0_POSN                               0x4
12145:         #define _ECCP1AS_ECCPAS0_POSITION                           0x4
12146:         #define _ECCP1AS_ECCPAS0_SIZE                               0x1
12147:         #define _ECCP1AS_ECCPAS0_LENGTH                             0x1
12148:         #define _ECCP1AS_ECCPAS0_MASK                               0x10
12149:         #define _ECCP1AS_ECCPAS1_POSN                               0x5
12150:         #define _ECCP1AS_ECCPAS1_POSITION                           0x5
12151:         #define _ECCP1AS_ECCPAS1_SIZE                               0x1
12152:         #define _ECCP1AS_ECCPAS1_LENGTH                             0x1
12153:         #define _ECCP1AS_ECCPAS1_MASK                               0x20
12154:         #define _ECCP1AS_ECCPAS2_POSN                               0x6
12155:         #define _ECCP1AS_ECCPAS2_POSITION                           0x6
12156:         #define _ECCP1AS_ECCPAS2_SIZE                               0x1
12157:         #define _ECCP1AS_ECCPAS2_LENGTH                             0x1
12158:         #define _ECCP1AS_ECCPAS2_MASK                               0x40
12159:         // alias bitfield definitions
12160:         typedef union {
12161:             struct {
12162:                 unsigned P1SSBD                 :2;
12163:                 unsigned P1SSAC                 :2;
12164:                 unsigned CCP1AS                 :3;
12165:                 unsigned CCP1ASE                :1;
12166:             };
12167:             struct {
12168:                 unsigned P1SSBD0                :1;
12169:                 unsigned P1SSBD1                :1;
12170:                 unsigned P1SSAC0                :1;
12171:                 unsigned P1SSAC1                :1;
12172:                 unsigned CCP1AS0                :1;
12173:                 unsigned CCP1AS1                :1;
12174:                 unsigned CCP1AS2                :1;
12175:             };
12176:             struct {
12177:                 unsigned PSS1BD                 :2;
12178:                 unsigned PSS1AC                 :2;
12179:             };
12180:             struct {
12181:                 unsigned PSS1BD0                :1;
12182:                 unsigned PSS1BD1                :1;
12183:                 unsigned PSS1AC0                :1;
12184:                 unsigned PSS1AC1                :1;
12185:             };
12186:             struct {
12187:                 unsigned PSSBD                  :2;
12188:                 unsigned PSSAC                  :2;
12189:                 unsigned ECCPAS                 :3;
12190:                 unsigned ECCPASE                :1;
12191:             };
12192:             struct {
12193:                 unsigned PSSBD0                 :1;
12194:                 unsigned PSSBD1                 :1;
12195:                 unsigned PSSAC0                 :1;
12196:                 unsigned PSSAC1                 :1;
12197:                 unsigned ECCPAS0                :1;
12198:                 unsigned ECCPAS1                :1;
12199:                 unsigned ECCPAS2                :1;
12200:             };
12201:         } ECCPASbits_t;
12202:         extern volatile ECCPASbits_t ECCPASbits @ 0xFB6;
12203:         // bitfield macros
12204:         #define _ECCPAS_P1SSBD_POSN                                 0x0
12205:         #define _ECCPAS_P1SSBD_POSITION                             0x0
12206:         #define _ECCPAS_P1SSBD_SIZE                                 0x2
12207:         #define _ECCPAS_P1SSBD_LENGTH                               0x2
12208:         #define _ECCPAS_P1SSBD_MASK                                 0x3
12209:         #define _ECCPAS_P1SSAC_POSN                                 0x2
12210:         #define _ECCPAS_P1SSAC_POSITION                             0x2
12211:         #define _ECCPAS_P1SSAC_SIZE                                 0x2
12212:         #define _ECCPAS_P1SSAC_LENGTH                               0x2
12213:         #define _ECCPAS_P1SSAC_MASK                                 0xC
12214:         #define _ECCPAS_CCP1AS_POSN                                 0x4
12215:         #define _ECCPAS_CCP1AS_POSITION                             0x4
12216:         #define _ECCPAS_CCP1AS_SIZE                                 0x3
12217:         #define _ECCPAS_CCP1AS_LENGTH                               0x3
12218:         #define _ECCPAS_CCP1AS_MASK                                 0x70
12219:         #define _ECCPAS_CCP1ASE_POSN                                0x7
12220:         #define _ECCPAS_CCP1ASE_POSITION                            0x7
12221:         #define _ECCPAS_CCP1ASE_SIZE                                0x1
12222:         #define _ECCPAS_CCP1ASE_LENGTH                              0x1
12223:         #define _ECCPAS_CCP1ASE_MASK                                0x80
12224:         #define _ECCPAS_P1SSBD0_POSN                                0x0
12225:         #define _ECCPAS_P1SSBD0_POSITION                            0x0
12226:         #define _ECCPAS_P1SSBD0_SIZE                                0x1
12227:         #define _ECCPAS_P1SSBD0_LENGTH                              0x1
12228:         #define _ECCPAS_P1SSBD0_MASK                                0x1
12229:         #define _ECCPAS_P1SSBD1_POSN                                0x1
12230:         #define _ECCPAS_P1SSBD1_POSITION                            0x1
12231:         #define _ECCPAS_P1SSBD1_SIZE                                0x1
12232:         #define _ECCPAS_P1SSBD1_LENGTH                              0x1
12233:         #define _ECCPAS_P1SSBD1_MASK                                0x2
12234:         #define _ECCPAS_P1SSAC0_POSN                                0x2
12235:         #define _ECCPAS_P1SSAC0_POSITION                            0x2
12236:         #define _ECCPAS_P1SSAC0_SIZE                                0x1
12237:         #define _ECCPAS_P1SSAC0_LENGTH                              0x1
12238:         #define _ECCPAS_P1SSAC0_MASK                                0x4
12239:         #define _ECCPAS_P1SSAC1_POSN                                0x3
12240:         #define _ECCPAS_P1SSAC1_POSITION                            0x3
12241:         #define _ECCPAS_P1SSAC1_SIZE                                0x1
12242:         #define _ECCPAS_P1SSAC1_LENGTH                              0x1
12243:         #define _ECCPAS_P1SSAC1_MASK                                0x8
12244:         #define _ECCPAS_CCP1AS0_POSN                                0x4
12245:         #define _ECCPAS_CCP1AS0_POSITION                            0x4
12246:         #define _ECCPAS_CCP1AS0_SIZE                                0x1
12247:         #define _ECCPAS_CCP1AS0_LENGTH                              0x1
12248:         #define _ECCPAS_CCP1AS0_MASK                                0x10
12249:         #define _ECCPAS_CCP1AS1_POSN                                0x5
12250:         #define _ECCPAS_CCP1AS1_POSITION                            0x5
12251:         #define _ECCPAS_CCP1AS1_SIZE                                0x1
12252:         #define _ECCPAS_CCP1AS1_LENGTH                              0x1
12253:         #define _ECCPAS_CCP1AS1_MASK                                0x20
12254:         #define _ECCPAS_CCP1AS2_POSN                                0x6
12255:         #define _ECCPAS_CCP1AS2_POSITION                            0x6
12256:         #define _ECCPAS_CCP1AS2_SIZE                                0x1
12257:         #define _ECCPAS_CCP1AS2_LENGTH                              0x1
12258:         #define _ECCPAS_CCP1AS2_MASK                                0x40
12259:         #define _ECCPAS_PSS1BD_POSN                                 0x0
12260:         #define _ECCPAS_PSS1BD_POSITION                             0x0
12261:         #define _ECCPAS_PSS1BD_SIZE                                 0x2
12262:         #define _ECCPAS_PSS1BD_LENGTH                               0x2
12263:         #define _ECCPAS_PSS1BD_MASK                                 0x3
12264:         #define _ECCPAS_PSS1AC_POSN                                 0x2
12265:         #define _ECCPAS_PSS1AC_POSITION                             0x2
12266:         #define _ECCPAS_PSS1AC_SIZE                                 0x2
12267:         #define _ECCPAS_PSS1AC_LENGTH                               0x2
12268:         #define _ECCPAS_PSS1AC_MASK                                 0xC
12269:         #define _ECCPAS_PSS1BD0_POSN                                0x0
12270:         #define _ECCPAS_PSS1BD0_POSITION                            0x0
12271:         #define _ECCPAS_PSS1BD0_SIZE                                0x1
12272:         #define _ECCPAS_PSS1BD0_LENGTH                              0x1
12273:         #define _ECCPAS_PSS1BD0_MASK                                0x1
12274:         #define _ECCPAS_PSS1BD1_POSN                                0x1
12275:         #define _ECCPAS_PSS1BD1_POSITION                            0x1
12276:         #define _ECCPAS_PSS1BD1_SIZE                                0x1
12277:         #define _ECCPAS_PSS1BD1_LENGTH                              0x1
12278:         #define _ECCPAS_PSS1BD1_MASK                                0x2
12279:         #define _ECCPAS_PSS1AC0_POSN                                0x2
12280:         #define _ECCPAS_PSS1AC0_POSITION                            0x2
12281:         #define _ECCPAS_PSS1AC0_SIZE                                0x1
12282:         #define _ECCPAS_PSS1AC0_LENGTH                              0x1
12283:         #define _ECCPAS_PSS1AC0_MASK                                0x4
12284:         #define _ECCPAS_PSS1AC1_POSN                                0x3
12285:         #define _ECCPAS_PSS1AC1_POSITION                            0x3
12286:         #define _ECCPAS_PSS1AC1_SIZE                                0x1
12287:         #define _ECCPAS_PSS1AC1_LENGTH                              0x1
12288:         #define _ECCPAS_PSS1AC1_MASK                                0x8
12289:         #define _ECCPAS_PSSBD_POSN                                  0x0
12290:         #define _ECCPAS_PSSBD_POSITION                              0x0
12291:         #define _ECCPAS_PSSBD_SIZE                                  0x2
12292:         #define _ECCPAS_PSSBD_LENGTH                                0x2
12293:         #define _ECCPAS_PSSBD_MASK                                  0x3
12294:         #define _ECCPAS_PSSAC_POSN                                  0x2
12295:         #define _ECCPAS_PSSAC_POSITION                              0x2
12296:         #define _ECCPAS_PSSAC_SIZE                                  0x2
12297:         #define _ECCPAS_PSSAC_LENGTH                                0x2
12298:         #define _ECCPAS_PSSAC_MASK                                  0xC
12299:         #define _ECCPAS_ECCPAS_POSN                                 0x4
12300:         #define _ECCPAS_ECCPAS_POSITION                             0x4
12301:         #define _ECCPAS_ECCPAS_SIZE                                 0x3
12302:         #define _ECCPAS_ECCPAS_LENGTH                               0x3
12303:         #define _ECCPAS_ECCPAS_MASK                                 0x70
12304:         #define _ECCPAS_ECCPASE_POSN                                0x7
12305:         #define _ECCPAS_ECCPASE_POSITION                            0x7
12306:         #define _ECCPAS_ECCPASE_SIZE                                0x1
12307:         #define _ECCPAS_ECCPASE_LENGTH                              0x1
12308:         #define _ECCPAS_ECCPASE_MASK                                0x80
12309:         #define _ECCPAS_PSSBD0_POSN                                 0x0
12310:         #define _ECCPAS_PSSBD0_POSITION                             0x0
12311:         #define _ECCPAS_PSSBD0_SIZE                                 0x1
12312:         #define _ECCPAS_PSSBD0_LENGTH                               0x1
12313:         #define _ECCPAS_PSSBD0_MASK                                 0x1
12314:         #define _ECCPAS_PSSBD1_POSN                                 0x1
12315:         #define _ECCPAS_PSSBD1_POSITION                             0x1
12316:         #define _ECCPAS_PSSBD1_SIZE                                 0x1
12317:         #define _ECCPAS_PSSBD1_LENGTH                               0x1
12318:         #define _ECCPAS_PSSBD1_MASK                                 0x2
12319:         #define _ECCPAS_PSSAC0_POSN                                 0x2
12320:         #define _ECCPAS_PSSAC0_POSITION                             0x2
12321:         #define _ECCPAS_PSSAC0_SIZE                                 0x1
12322:         #define _ECCPAS_PSSAC0_LENGTH                               0x1
12323:         #define _ECCPAS_PSSAC0_MASK                                 0x4
12324:         #define _ECCPAS_PSSAC1_POSN                                 0x3
12325:         #define _ECCPAS_PSSAC1_POSITION                             0x3
12326:         #define _ECCPAS_PSSAC1_SIZE                                 0x1
12327:         #define _ECCPAS_PSSAC1_LENGTH                               0x1
12328:         #define _ECCPAS_PSSAC1_MASK                                 0x8
12329:         #define _ECCPAS_ECCPAS0_POSN                                0x4
12330:         #define _ECCPAS_ECCPAS0_POSITION                            0x4
12331:         #define _ECCPAS_ECCPAS0_SIZE                                0x1
12332:         #define _ECCPAS_ECCPAS0_LENGTH                              0x1
12333:         #define _ECCPAS_ECCPAS0_MASK                                0x10
12334:         #define _ECCPAS_ECCPAS1_POSN                                0x5
12335:         #define _ECCPAS_ECCPAS1_POSITION                            0x5
12336:         #define _ECCPAS_ECCPAS1_SIZE                                0x1
12337:         #define _ECCPAS_ECCPAS1_LENGTH                              0x1
12338:         #define _ECCPAS_ECCPAS1_MASK                                0x20
12339:         #define _ECCPAS_ECCPAS2_POSN                                0x6
12340:         #define _ECCPAS_ECCPAS2_POSITION                            0x6
12341:         #define _ECCPAS_ECCPAS2_SIZE                                0x1
12342:         #define _ECCPAS_ECCPAS2_LENGTH                              0x1
12343:         #define _ECCPAS_ECCPAS2_MASK                                0x40
12344:         
12345:         // Register: PWM1CON
12346:         extern volatile unsigned char           PWM1CON             @ 0xFB7;
12347:         #ifndef _LIB_BUILD
12348:         asm("PWM1CON equ 0FB7h");
12349:         #endif
12350:         // aliases
12351:         extern volatile unsigned char           PWMCON              @ 0xFB7;
12352:         #ifndef _LIB_BUILD
12353:         asm("PWMCON equ 0FB7h");
12354:         #endif
12355:         // bitfield definitions
12356:         typedef union {
12357:             struct {
12358:                 unsigned P1DC                   :7;
12359:                 unsigned P1RSEN                 :1;
12360:             };
12361:             struct {
12362:                 unsigned P1DC0                  :1;
12363:                 unsigned P1DC1                  :1;
12364:                 unsigned P1DC2                  :1;
12365:                 unsigned P1DC3                  :1;
12366:                 unsigned P1DC4                  :1;
12367:                 unsigned P1DC5                  :1;
12368:                 unsigned P1DC6                  :1;
12369:             };
12370:             struct {
12371:                 unsigned PDC                    :7;
12372:                 unsigned PRSEN                  :1;
12373:             };
12374:             struct {
12375:                 unsigned PDC0                   :1;
12376:                 unsigned PDC1                   :1;
12377:                 unsigned PDC2                   :1;
12378:                 unsigned PDC3                   :1;
12379:                 unsigned PDC4                   :1;
12380:                 unsigned PDC5                   :1;
12381:                 unsigned PDC6                   :1;
12382:             };
12383:         } PWM1CONbits_t;
12384:         extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
12385:         // bitfield macros
12386:         #define _PWM1CON_P1DC_POSN                                  0x0
12387:         #define _PWM1CON_P1DC_POSITION                              0x0
12388:         #define _PWM1CON_P1DC_SIZE                                  0x7
12389:         #define _PWM1CON_P1DC_LENGTH                                0x7
12390:         #define _PWM1CON_P1DC_MASK                                  0x7F
12391:         #define _PWM1CON_P1RSEN_POSN                                0x7
12392:         #define _PWM1CON_P1RSEN_POSITION                            0x7
12393:         #define _PWM1CON_P1RSEN_SIZE                                0x1
12394:         #define _PWM1CON_P1RSEN_LENGTH                              0x1
12395:         #define _PWM1CON_P1RSEN_MASK                                0x80
12396:         #define _PWM1CON_P1DC0_POSN                                 0x0
12397:         #define _PWM1CON_P1DC0_POSITION                             0x0
12398:         #define _PWM1CON_P1DC0_SIZE                                 0x1
12399:         #define _PWM1CON_P1DC0_LENGTH                               0x1
12400:         #define _PWM1CON_P1DC0_MASK                                 0x1
12401:         #define _PWM1CON_P1DC1_POSN                                 0x1
12402:         #define _PWM1CON_P1DC1_POSITION                             0x1
12403:         #define _PWM1CON_P1DC1_SIZE                                 0x1
12404:         #define _PWM1CON_P1DC1_LENGTH                               0x1
12405:         #define _PWM1CON_P1DC1_MASK                                 0x2
12406:         #define _PWM1CON_P1DC2_POSN                                 0x2
12407:         #define _PWM1CON_P1DC2_POSITION                             0x2
12408:         #define _PWM1CON_P1DC2_SIZE                                 0x1
12409:         #define _PWM1CON_P1DC2_LENGTH                               0x1
12410:         #define _PWM1CON_P1DC2_MASK                                 0x4
12411:         #define _PWM1CON_P1DC3_POSN                                 0x3
12412:         #define _PWM1CON_P1DC3_POSITION                             0x3
12413:         #define _PWM1CON_P1DC3_SIZE                                 0x1
12414:         #define _PWM1CON_P1DC3_LENGTH                               0x1
12415:         #define _PWM1CON_P1DC3_MASK                                 0x8
12416:         #define _PWM1CON_P1DC4_POSN                                 0x4
12417:         #define _PWM1CON_P1DC4_POSITION                             0x4
12418:         #define _PWM1CON_P1DC4_SIZE                                 0x1
12419:         #define _PWM1CON_P1DC4_LENGTH                               0x1
12420:         #define _PWM1CON_P1DC4_MASK                                 0x10
12421:         #define _PWM1CON_P1DC5_POSN                                 0x5
12422:         #define _PWM1CON_P1DC5_POSITION                             0x5
12423:         #define _PWM1CON_P1DC5_SIZE                                 0x1
12424:         #define _PWM1CON_P1DC5_LENGTH                               0x1
12425:         #define _PWM1CON_P1DC5_MASK                                 0x20
12426:         #define _PWM1CON_P1DC6_POSN                                 0x6
12427:         #define _PWM1CON_P1DC6_POSITION                             0x6
12428:         #define _PWM1CON_P1DC6_SIZE                                 0x1
12429:         #define _PWM1CON_P1DC6_LENGTH                               0x1
12430:         #define _PWM1CON_P1DC6_MASK                                 0x40
12431:         #define _PWM1CON_PDC_POSN                                   0x0
12432:         #define _PWM1CON_PDC_POSITION                               0x0
12433:         #define _PWM1CON_PDC_SIZE                                   0x7
12434:         #define _PWM1CON_PDC_LENGTH                                 0x7
12435:         #define _PWM1CON_PDC_MASK                                   0x7F
12436:         #define _PWM1CON_PRSEN_POSN                                 0x7
12437:         #define _PWM1CON_PRSEN_POSITION                             0x7
12438:         #define _PWM1CON_PRSEN_SIZE                                 0x1
12439:         #define _PWM1CON_PRSEN_LENGTH                               0x1
12440:         #define _PWM1CON_PRSEN_MASK                                 0x80
12441:         #define _PWM1CON_PDC0_POSN                                  0x0
12442:         #define _PWM1CON_PDC0_POSITION                              0x0
12443:         #define _PWM1CON_PDC0_SIZE                                  0x1
12444:         #define _PWM1CON_PDC0_LENGTH                                0x1
12445:         #define _PWM1CON_PDC0_MASK                                  0x1
12446:         #define _PWM1CON_PDC1_POSN                                  0x1
12447:         #define _PWM1CON_PDC1_POSITION                              0x1
12448:         #define _PWM1CON_PDC1_SIZE                                  0x1
12449:         #define _PWM1CON_PDC1_LENGTH                                0x1
12450:         #define _PWM1CON_PDC1_MASK                                  0x2
12451:         #define _PWM1CON_PDC2_POSN                                  0x2
12452:         #define _PWM1CON_PDC2_POSITION                              0x2
12453:         #define _PWM1CON_PDC2_SIZE                                  0x1
12454:         #define _PWM1CON_PDC2_LENGTH                                0x1
12455:         #define _PWM1CON_PDC2_MASK                                  0x4
12456:         #define _PWM1CON_PDC3_POSN                                  0x3
12457:         #define _PWM1CON_PDC3_POSITION                              0x3
12458:         #define _PWM1CON_PDC3_SIZE                                  0x1
12459:         #define _PWM1CON_PDC3_LENGTH                                0x1
12460:         #define _PWM1CON_PDC3_MASK                                  0x8
12461:         #define _PWM1CON_PDC4_POSN                                  0x4
12462:         #define _PWM1CON_PDC4_POSITION                              0x4
12463:         #define _PWM1CON_PDC4_SIZE                                  0x1
12464:         #define _PWM1CON_PDC4_LENGTH                                0x1
12465:         #define _PWM1CON_PDC4_MASK                                  0x10
12466:         #define _PWM1CON_PDC5_POSN                                  0x5
12467:         #define _PWM1CON_PDC5_POSITION                              0x5
12468:         #define _PWM1CON_PDC5_SIZE                                  0x1
12469:         #define _PWM1CON_PDC5_LENGTH                                0x1
12470:         #define _PWM1CON_PDC5_MASK                                  0x20
12471:         #define _PWM1CON_PDC6_POSN                                  0x6
12472:         #define _PWM1CON_PDC6_POSITION                              0x6
12473:         #define _PWM1CON_PDC6_SIZE                                  0x1
12474:         #define _PWM1CON_PDC6_LENGTH                                0x1
12475:         #define _PWM1CON_PDC6_MASK                                  0x40
12476:         // alias bitfield definitions
12477:         typedef union {
12478:             struct {
12479:                 unsigned P1DC                   :7;
12480:                 unsigned P1RSEN                 :1;
12481:             };
12482:             struct {
12483:                 unsigned P1DC0                  :1;
12484:                 unsigned P1DC1                  :1;
12485:                 unsigned P1DC2                  :1;
12486:                 unsigned P1DC3                  :1;
12487:                 unsigned P1DC4                  :1;
12488:                 unsigned P1DC5                  :1;
12489:                 unsigned P1DC6                  :1;
12490:             };
12491:             struct {
12492:                 unsigned PDC                    :7;
12493:                 unsigned PRSEN                  :1;
12494:             };
12495:             struct {
12496:                 unsigned PDC0                   :1;
12497:                 unsigned PDC1                   :1;
12498:                 unsigned PDC2                   :1;
12499:                 unsigned PDC3                   :1;
12500:                 unsigned PDC4                   :1;
12501:                 unsigned PDC5                   :1;
12502:                 unsigned PDC6                   :1;
12503:             };
12504:         } PWMCONbits_t;
12505:         extern volatile PWMCONbits_t PWMCONbits @ 0xFB7;
12506:         // bitfield macros
12507:         #define _PWMCON_P1DC_POSN                                   0x0
12508:         #define _PWMCON_P1DC_POSITION                               0x0
12509:         #define _PWMCON_P1DC_SIZE                                   0x7
12510:         #define _PWMCON_P1DC_LENGTH                                 0x7
12511:         #define _PWMCON_P1DC_MASK                                   0x7F
12512:         #define _PWMCON_P1RSEN_POSN                                 0x7
12513:         #define _PWMCON_P1RSEN_POSITION                             0x7
12514:         #define _PWMCON_P1RSEN_SIZE                                 0x1
12515:         #define _PWMCON_P1RSEN_LENGTH                               0x1
12516:         #define _PWMCON_P1RSEN_MASK                                 0x80
12517:         #define _PWMCON_P1DC0_POSN                                  0x0
12518:         #define _PWMCON_P1DC0_POSITION                              0x0
12519:         #define _PWMCON_P1DC0_SIZE                                  0x1
12520:         #define _PWMCON_P1DC0_LENGTH                                0x1
12521:         #define _PWMCON_P1DC0_MASK                                  0x1
12522:         #define _PWMCON_P1DC1_POSN                                  0x1
12523:         #define _PWMCON_P1DC1_POSITION                              0x1
12524:         #define _PWMCON_P1DC1_SIZE                                  0x1
12525:         #define _PWMCON_P1DC1_LENGTH                                0x1
12526:         #define _PWMCON_P1DC1_MASK                                  0x2
12527:         #define _PWMCON_P1DC2_POSN                                  0x2
12528:         #define _PWMCON_P1DC2_POSITION                              0x2
12529:         #define _PWMCON_P1DC2_SIZE                                  0x1
12530:         #define _PWMCON_P1DC2_LENGTH                                0x1
12531:         #define _PWMCON_P1DC2_MASK                                  0x4
12532:         #define _PWMCON_P1DC3_POSN                                  0x3
12533:         #define _PWMCON_P1DC3_POSITION                              0x3
12534:         #define _PWMCON_P1DC3_SIZE                                  0x1
12535:         #define _PWMCON_P1DC3_LENGTH                                0x1
12536:         #define _PWMCON_P1DC3_MASK                                  0x8
12537:         #define _PWMCON_P1DC4_POSN                                  0x4
12538:         #define _PWMCON_P1DC4_POSITION                              0x4
12539:         #define _PWMCON_P1DC4_SIZE                                  0x1
12540:         #define _PWMCON_P1DC4_LENGTH                                0x1
12541:         #define _PWMCON_P1DC4_MASK                                  0x10
12542:         #define _PWMCON_P1DC5_POSN                                  0x5
12543:         #define _PWMCON_P1DC5_POSITION                              0x5
12544:         #define _PWMCON_P1DC5_SIZE                                  0x1
12545:         #define _PWMCON_P1DC5_LENGTH                                0x1
12546:         #define _PWMCON_P1DC5_MASK                                  0x20
12547:         #define _PWMCON_P1DC6_POSN                                  0x6
12548:         #define _PWMCON_P1DC6_POSITION                              0x6
12549:         #define _PWMCON_P1DC6_SIZE                                  0x1
12550:         #define _PWMCON_P1DC6_LENGTH                                0x1
12551:         #define _PWMCON_P1DC6_MASK                                  0x40
12552:         #define _PWMCON_PDC_POSN                                    0x0
12553:         #define _PWMCON_PDC_POSITION                                0x0
12554:         #define _PWMCON_PDC_SIZE                                    0x7
12555:         #define _PWMCON_PDC_LENGTH                                  0x7
12556:         #define _PWMCON_PDC_MASK                                    0x7F
12557:         #define _PWMCON_PRSEN_POSN                                  0x7
12558:         #define _PWMCON_PRSEN_POSITION                              0x7
12559:         #define _PWMCON_PRSEN_SIZE                                  0x1
12560:         #define _PWMCON_PRSEN_LENGTH                                0x1
12561:         #define _PWMCON_PRSEN_MASK                                  0x80
12562:         #define _PWMCON_PDC0_POSN                                   0x0
12563:         #define _PWMCON_PDC0_POSITION                               0x0
12564:         #define _PWMCON_PDC0_SIZE                                   0x1
12565:         #define _PWMCON_PDC0_LENGTH                                 0x1
12566:         #define _PWMCON_PDC0_MASK                                   0x1
12567:         #define _PWMCON_PDC1_POSN                                   0x1
12568:         #define _PWMCON_PDC1_POSITION                               0x1
12569:         #define _PWMCON_PDC1_SIZE                                   0x1
12570:         #define _PWMCON_PDC1_LENGTH                                 0x1
12571:         #define _PWMCON_PDC1_MASK                                   0x2
12572:         #define _PWMCON_PDC2_POSN                                   0x2
12573:         #define _PWMCON_PDC2_POSITION                               0x2
12574:         #define _PWMCON_PDC2_SIZE                                   0x1
12575:         #define _PWMCON_PDC2_LENGTH                                 0x1
12576:         #define _PWMCON_PDC2_MASK                                   0x4
12577:         #define _PWMCON_PDC3_POSN                                   0x3
12578:         #define _PWMCON_PDC3_POSITION                               0x3
12579:         #define _PWMCON_PDC3_SIZE                                   0x1
12580:         #define _PWMCON_PDC3_LENGTH                                 0x1
12581:         #define _PWMCON_PDC3_MASK                                   0x8
12582:         #define _PWMCON_PDC4_POSN                                   0x4
12583:         #define _PWMCON_PDC4_POSITION                               0x4
12584:         #define _PWMCON_PDC4_SIZE                                   0x1
12585:         #define _PWMCON_PDC4_LENGTH                                 0x1
12586:         #define _PWMCON_PDC4_MASK                                   0x10
12587:         #define _PWMCON_PDC5_POSN                                   0x5
12588:         #define _PWMCON_PDC5_POSITION                               0x5
12589:         #define _PWMCON_PDC5_SIZE                                   0x1
12590:         #define _PWMCON_PDC5_LENGTH                                 0x1
12591:         #define _PWMCON_PDC5_MASK                                   0x20
12592:         #define _PWMCON_PDC6_POSN                                   0x6
12593:         #define _PWMCON_PDC6_POSITION                               0x6
12594:         #define _PWMCON_PDC6_SIZE                                   0x1
12595:         #define _PWMCON_PDC6_LENGTH                                 0x1
12596:         #define _PWMCON_PDC6_MASK                                   0x40
12597:         
12598:         // Register: BAUDCON1
12599:         extern volatile unsigned char           BAUDCON1            @ 0xFB8;
12600:         #ifndef _LIB_BUILD
12601:         asm("BAUDCON1 equ 0FB8h");
12602:         #endif
12603:         // aliases
12604:         extern volatile unsigned char           BAUDCON             @ 0xFB8;
12605:         #ifndef _LIB_BUILD
12606:         asm("BAUDCON equ 0FB8h");
12607:         #endif
12608:         extern volatile unsigned char           BAUDCTL             @ 0xFB8;
12609:         #ifndef _LIB_BUILD
12610:         asm("BAUDCTL equ 0FB8h");
12611:         #endif
12612:         extern volatile unsigned char           BAUD1CON            @ 0xFB8;
12613:         #ifndef _LIB_BUILD
12614:         asm("BAUD1CON equ 0FB8h");
12615:         #endif
12616:         // bitfield definitions
12617:         typedef union {
12618:             struct {
12619:                 unsigned ABDEN                  :1;
12620:                 unsigned WUE                    :1;
12621:                 unsigned                        :1;
12622:                 unsigned BRG16                  :1;
12623:                 unsigned CKTXP                  :1;
12624:                 unsigned DTRXP                  :1;
12625:                 unsigned RCIDL                  :1;
12626:                 unsigned ABDOVF                 :1;
12627:             };
12628:             struct {
12629:                 unsigned                        :4;
12630:                 unsigned SCKP                   :1;
12631:             };
12632:             struct {
12633:                 unsigned ABDEN1                 :1;
12634:             };
12635:             struct {
12636:                 unsigned                        :7;
12637:                 unsigned ABDOVF1                :1;
12638:             };
12639:             struct {
12640:                 unsigned                        :3;
12641:                 unsigned BRG161                 :1;
12642:             };
12643:             struct {
12644:                 unsigned                        :5;
12645:                 unsigned DTRXP1                 :1;
12646:             };
12647:             struct {
12648:                 unsigned                        :6;
12649:                 unsigned RCIDL1                 :1;
12650:             };
12651:             struct {
12652:                 unsigned                        :6;
12653:                 unsigned RCMT                   :1;
12654:             };
12655:             struct {
12656:                 unsigned                        :6;
12657:                 unsigned RCMT1                  :1;
12658:             };
12659:             struct {
12660:                 unsigned                        :5;
12661:                 unsigned RXDTP                  :1;
12662:             };
12663:             struct {
12664:                 unsigned                        :5;
12665:                 unsigned RXDTP1                 :1;
12666:             };
12667:             struct {
12668:                 unsigned                        :4;
12669:                 unsigned SCKP1                  :1;
12670:             };
12671:             struct {
12672:                 unsigned                        :4;
12673:                 unsigned TXCKP                  :1;
12674:             };
12675:             struct {
12676:                 unsigned                        :4;
12677:                 unsigned TXCKP1                 :1;
12678:             };
12679:             struct {
12680:                 unsigned                        :1;
12681:                 unsigned WUE1                   :1;
12682:             };
12683:             struct {
12684:                 unsigned                        :5;
12685:                 unsigned RXCKP                  :1;
12686:             };
12687:             struct {
12688:                 unsigned                        :1;
12689:                 unsigned W4E                    :1;
12690:             };
12691:         } BAUDCON1bits_t;
12692:         extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xFB8;
12693:         // bitfield macros
12694:         #define _BAUDCON1_ABDEN_POSN                                0x0
12695:         #define _BAUDCON1_ABDEN_POSITION                            0x0
12696:         #define _BAUDCON1_ABDEN_SIZE                                0x1
12697:         #define _BAUDCON1_ABDEN_LENGTH                              0x1
12698:         #define _BAUDCON1_ABDEN_MASK                                0x1
12699:         #define _BAUDCON1_WUE_POSN                                  0x1
12700:         #define _BAUDCON1_WUE_POSITION                              0x1
12701:         #define _BAUDCON1_WUE_SIZE                                  0x1
12702:         #define _BAUDCON1_WUE_LENGTH                                0x1
12703:         #define _BAUDCON1_WUE_MASK                                  0x2
12704:         #define _BAUDCON1_BRG16_POSN                                0x3
12705:         #define _BAUDCON1_BRG16_POSITION                            0x3
12706:         #define _BAUDCON1_BRG16_SIZE                                0x1
12707:         #define _BAUDCON1_BRG16_LENGTH                              0x1
12708:         #define _BAUDCON1_BRG16_MASK                                0x8
12709:         #define _BAUDCON1_CKTXP_POSN                                0x4
12710:         #define _BAUDCON1_CKTXP_POSITION                            0x4
12711:         #define _BAUDCON1_CKTXP_SIZE                                0x1
12712:         #define _BAUDCON1_CKTXP_LENGTH                              0x1
12713:         #define _BAUDCON1_CKTXP_MASK                                0x10
12714:         #define _BAUDCON1_DTRXP_POSN                                0x5
12715:         #define _BAUDCON1_DTRXP_POSITION                            0x5
12716:         #define _BAUDCON1_DTRXP_SIZE                                0x1
12717:         #define _BAUDCON1_DTRXP_LENGTH                              0x1
12718:         #define _BAUDCON1_DTRXP_MASK                                0x20
12719:         #define _BAUDCON1_RCIDL_POSN                                0x6
12720:         #define _BAUDCON1_RCIDL_POSITION                            0x6
12721:         #define _BAUDCON1_RCIDL_SIZE                                0x1
12722:         #define _BAUDCON1_RCIDL_LENGTH                              0x1
12723:         #define _BAUDCON1_RCIDL_MASK                                0x40
12724:         #define _BAUDCON1_ABDOVF_POSN                               0x7
12725:         #define _BAUDCON1_ABDOVF_POSITION                           0x7
12726:         #define _BAUDCON1_ABDOVF_SIZE                               0x1
12727:         #define _BAUDCON1_ABDOVF_LENGTH                             0x1
12728:         #define _BAUDCON1_ABDOVF_MASK                               0x80
12729:         #define _BAUDCON1_SCKP_POSN                                 0x4
12730:         #define _BAUDCON1_SCKP_POSITION                             0x4
12731:         #define _BAUDCON1_SCKP_SIZE                                 0x1
12732:         #define _BAUDCON1_SCKP_LENGTH                               0x1
12733:         #define _BAUDCON1_SCKP_MASK                                 0x10
12734:         #define _BAUDCON1_ABDEN1_POSN                               0x0
12735:         #define _BAUDCON1_ABDEN1_POSITION                           0x0
12736:         #define _BAUDCON1_ABDEN1_SIZE                               0x1
12737:         #define _BAUDCON1_ABDEN1_LENGTH                             0x1
12738:         #define _BAUDCON1_ABDEN1_MASK                               0x1
12739:         #define _BAUDCON1_ABDOVF1_POSN                              0x7
12740:         #define _BAUDCON1_ABDOVF1_POSITION                          0x7
12741:         #define _BAUDCON1_ABDOVF1_SIZE                              0x1
12742:         #define _BAUDCON1_ABDOVF1_LENGTH                            0x1
12743:         #define _BAUDCON1_ABDOVF1_MASK                              0x80
12744:         #define _BAUDCON1_BRG161_POSN                               0x3
12745:         #define _BAUDCON1_BRG161_POSITION                           0x3
12746:         #define _BAUDCON1_BRG161_SIZE                               0x1
12747:         #define _BAUDCON1_BRG161_LENGTH                             0x1
12748:         #define _BAUDCON1_BRG161_MASK                               0x8
12749:         #define _BAUDCON1_DTRXP1_POSN                               0x5
12750:         #define _BAUDCON1_DTRXP1_POSITION                           0x5
12751:         #define _BAUDCON1_DTRXP1_SIZE                               0x1
12752:         #define _BAUDCON1_DTRXP1_LENGTH                             0x1
12753:         #define _BAUDCON1_DTRXP1_MASK                               0x20
12754:         #define _BAUDCON1_RCIDL1_POSN                               0x6
12755:         #define _BAUDCON1_RCIDL1_POSITION                           0x6
12756:         #define _BAUDCON1_RCIDL1_SIZE                               0x1
12757:         #define _BAUDCON1_RCIDL1_LENGTH                             0x1
12758:         #define _BAUDCON1_RCIDL1_MASK                               0x40
12759:         #define _BAUDCON1_RCMT_POSN                                 0x6
12760:         #define _BAUDCON1_RCMT_POSITION                             0x6
12761:         #define _BAUDCON1_RCMT_SIZE                                 0x1
12762:         #define _BAUDCON1_RCMT_LENGTH                               0x1
12763:         #define _BAUDCON1_RCMT_MASK                                 0x40
12764:         #define _BAUDCON1_RCMT1_POSN                                0x6
12765:         #define _BAUDCON1_RCMT1_POSITION                            0x6
12766:         #define _BAUDCON1_RCMT1_SIZE                                0x1
12767:         #define _BAUDCON1_RCMT1_LENGTH                              0x1
12768:         #define _BAUDCON1_RCMT1_MASK                                0x40
12769:         #define _BAUDCON1_RXDTP_POSN                                0x5
12770:         #define _BAUDCON1_RXDTP_POSITION                            0x5
12771:         #define _BAUDCON1_RXDTP_SIZE                                0x1
12772:         #define _BAUDCON1_RXDTP_LENGTH                              0x1
12773:         #define _BAUDCON1_RXDTP_MASK                                0x20
12774:         #define _BAUDCON1_RXDTP1_POSN                               0x5
12775:         #define _BAUDCON1_RXDTP1_POSITION                           0x5
12776:         #define _BAUDCON1_RXDTP1_SIZE                               0x1
12777:         #define _BAUDCON1_RXDTP1_LENGTH                             0x1
12778:         #define _BAUDCON1_RXDTP1_MASK                               0x20
12779:         #define _BAUDCON1_SCKP1_POSN                                0x4
12780:         #define _BAUDCON1_SCKP1_POSITION                            0x4
12781:         #define _BAUDCON1_SCKP1_SIZE                                0x1
12782:         #define _BAUDCON1_SCKP1_LENGTH                              0x1
12783:         #define _BAUDCON1_SCKP1_MASK                                0x10
12784:         #define _BAUDCON1_TXCKP_POSN                                0x4
12785:         #define _BAUDCON1_TXCKP_POSITION                            0x4
12786:         #define _BAUDCON1_TXCKP_SIZE                                0x1
12787:         #define _BAUDCON1_TXCKP_LENGTH                              0x1
12788:         #define _BAUDCON1_TXCKP_MASK                                0x10
12789:         #define _BAUDCON1_TXCKP1_POSN                               0x4
12790:         #define _BAUDCON1_TXCKP1_POSITION                           0x4
12791:         #define _BAUDCON1_TXCKP1_SIZE                               0x1
12792:         #define _BAUDCON1_TXCKP1_LENGTH                             0x1
12793:         #define _BAUDCON1_TXCKP1_MASK                               0x10
12794:         #define _BAUDCON1_WUE1_POSN                                 0x1
12795:         #define _BAUDCON1_WUE1_POSITION                             0x1
12796:         #define _BAUDCON1_WUE1_SIZE                                 0x1
12797:         #define _BAUDCON1_WUE1_LENGTH                               0x1
12798:         #define _BAUDCON1_WUE1_MASK                                 0x2
12799:         #define _BAUDCON1_RXCKP_POSN                                0x5
12800:         #define _BAUDCON1_RXCKP_POSITION                            0x5
12801:         #define _BAUDCON1_RXCKP_SIZE                                0x1
12802:         #define _BAUDCON1_RXCKP_LENGTH                              0x1
12803:         #define _BAUDCON1_RXCKP_MASK                                0x20
12804:         #define _BAUDCON1_W4E_POSN                                  0x1
12805:         #define _BAUDCON1_W4E_POSITION                              0x1
12806:         #define _BAUDCON1_W4E_SIZE                                  0x1
12807:         #define _BAUDCON1_W4E_LENGTH                                0x1
12808:         #define _BAUDCON1_W4E_MASK                                  0x2
12809:         // alias bitfield definitions
12810:         typedef union {
12811:             struct {
12812:                 unsigned ABDEN                  :1;
12813:                 unsigned WUE                    :1;
12814:                 unsigned                        :1;
12815:                 unsigned BRG16                  :1;
12816:                 unsigned CKTXP                  :1;
12817:                 unsigned DTRXP                  :1;
12818:                 unsigned RCIDL                  :1;
12819:                 unsigned ABDOVF                 :1;
12820:             };
12821:             struct {
12822:                 unsigned                        :4;
12823:                 unsigned SCKP                   :1;
12824:             };
12825:             struct {
12826:                 unsigned ABDEN1                 :1;
12827:             };
12828:             struct {
12829:                 unsigned                        :7;
12830:                 unsigned ABDOVF1                :1;
12831:             };
12832:             struct {
12833:                 unsigned                        :3;
12834:                 unsigned BRG161                 :1;
12835:             };
12836:             struct {
12837:                 unsigned                        :5;
12838:                 unsigned DTRXP1                 :1;
12839:             };
12840:             struct {
12841:                 unsigned                        :6;
12842:                 unsigned RCIDL1                 :1;
12843:             };
12844:             struct {
12845:                 unsigned                        :6;
12846:                 unsigned RCMT                   :1;
12847:             };
12848:             struct {
12849:                 unsigned                        :6;
12850:                 unsigned RCMT1                  :1;
12851:             };
12852:             struct {
12853:                 unsigned                        :5;
12854:                 unsigned RXDTP                  :1;
12855:             };
12856:             struct {
12857:                 unsigned                        :5;
12858:                 unsigned RXDTP1                 :1;
12859:             };
12860:             struct {
12861:                 unsigned                        :4;
12862:                 unsigned SCKP1                  :1;
12863:             };
12864:             struct {
12865:                 unsigned                        :4;
12866:                 unsigned TXCKP                  :1;
12867:             };
12868:             struct {
12869:                 unsigned                        :4;
12870:                 unsigned TXCKP1                 :1;
12871:             };
12872:             struct {
12873:                 unsigned                        :1;
12874:                 unsigned WUE1                   :1;
12875:             };
12876:             struct {
12877:                 unsigned                        :5;
12878:                 unsigned RXCKP                  :1;
12879:             };
12880:             struct {
12881:                 unsigned                        :1;
12882:                 unsigned W4E                    :1;
12883:             };
12884:         } BAUDCONbits_t;
12885:         extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
12886:         // bitfield macros
12887:         #define _BAUDCON_ABDEN_POSN                                 0x0
12888:         #define _BAUDCON_ABDEN_POSITION                             0x0
12889:         #define _BAUDCON_ABDEN_SIZE                                 0x1
12890:         #define _BAUDCON_ABDEN_LENGTH                               0x1
12891:         #define _BAUDCON_ABDEN_MASK                                 0x1
12892:         #define _BAUDCON_WUE_POSN                                   0x1
12893:         #define _BAUDCON_WUE_POSITION                               0x1
12894:         #define _BAUDCON_WUE_SIZE                                   0x1
12895:         #define _BAUDCON_WUE_LENGTH                                 0x1
12896:         #define _BAUDCON_WUE_MASK                                   0x2
12897:         #define _BAUDCON_BRG16_POSN                                 0x3
12898:         #define _BAUDCON_BRG16_POSITION                             0x3
12899:         #define _BAUDCON_BRG16_SIZE                                 0x1
12900:         #define _BAUDCON_BRG16_LENGTH                               0x1
12901:         #define _BAUDCON_BRG16_MASK                                 0x8
12902:         #define _BAUDCON_CKTXP_POSN                                 0x4
12903:         #define _BAUDCON_CKTXP_POSITION                             0x4
12904:         #define _BAUDCON_CKTXP_SIZE                                 0x1
12905:         #define _BAUDCON_CKTXP_LENGTH                               0x1
12906:         #define _BAUDCON_CKTXP_MASK                                 0x10
12907:         #define _BAUDCON_DTRXP_POSN                                 0x5
12908:         #define _BAUDCON_DTRXP_POSITION                             0x5
12909:         #define _BAUDCON_DTRXP_SIZE                                 0x1
12910:         #define _BAUDCON_DTRXP_LENGTH                               0x1
12911:         #define _BAUDCON_DTRXP_MASK                                 0x20
12912:         #define _BAUDCON_RCIDL_POSN                                 0x6
12913:         #define _BAUDCON_RCIDL_POSITION                             0x6
12914:         #define _BAUDCON_RCIDL_SIZE                                 0x1
12915:         #define _BAUDCON_RCIDL_LENGTH                               0x1
12916:         #define _BAUDCON_RCIDL_MASK                                 0x40
12917:         #define _BAUDCON_ABDOVF_POSN                                0x7
12918:         #define _BAUDCON_ABDOVF_POSITION                            0x7
12919:         #define _BAUDCON_ABDOVF_SIZE                                0x1
12920:         #define _BAUDCON_ABDOVF_LENGTH                              0x1
12921:         #define _BAUDCON_ABDOVF_MASK                                0x80
12922:         #define _BAUDCON_SCKP_POSN                                  0x4
12923:         #define _BAUDCON_SCKP_POSITION                              0x4
12924:         #define _BAUDCON_SCKP_SIZE                                  0x1
12925:         #define _BAUDCON_SCKP_LENGTH                                0x1
12926:         #define _BAUDCON_SCKP_MASK                                  0x10
12927:         #define _BAUDCON_ABDEN1_POSN                                0x0
12928:         #define _BAUDCON_ABDEN1_POSITION                            0x0
12929:         #define _BAUDCON_ABDEN1_SIZE                                0x1
12930:         #define _BAUDCON_ABDEN1_LENGTH                              0x1
12931:         #define _BAUDCON_ABDEN1_MASK                                0x1
12932:         #define _BAUDCON_ABDOVF1_POSN                               0x7
12933:         #define _BAUDCON_ABDOVF1_POSITION                           0x7
12934:         #define _BAUDCON_ABDOVF1_SIZE                               0x1
12935:         #define _BAUDCON_ABDOVF1_LENGTH                             0x1
12936:         #define _BAUDCON_ABDOVF1_MASK                               0x80
12937:         #define _BAUDCON_BRG161_POSN                                0x3
12938:         #define _BAUDCON_BRG161_POSITION                            0x3
12939:         #define _BAUDCON_BRG161_SIZE                                0x1
12940:         #define _BAUDCON_BRG161_LENGTH                              0x1
12941:         #define _BAUDCON_BRG161_MASK                                0x8
12942:         #define _BAUDCON_DTRXP1_POSN                                0x5
12943:         #define _BAUDCON_DTRXP1_POSITION                            0x5
12944:         #define _BAUDCON_DTRXP1_SIZE                                0x1
12945:         #define _BAUDCON_DTRXP1_LENGTH                              0x1
12946:         #define _BAUDCON_DTRXP1_MASK                                0x20
12947:         #define _BAUDCON_RCIDL1_POSN                                0x6
12948:         #define _BAUDCON_RCIDL1_POSITION                            0x6
12949:         #define _BAUDCON_RCIDL1_SIZE                                0x1
12950:         #define _BAUDCON_RCIDL1_LENGTH                              0x1
12951:         #define _BAUDCON_RCIDL1_MASK                                0x40
12952:         #define _BAUDCON_RCMT_POSN                                  0x6
12953:         #define _BAUDCON_RCMT_POSITION                              0x6
12954:         #define _BAUDCON_RCMT_SIZE                                  0x1
12955:         #define _BAUDCON_RCMT_LENGTH                                0x1
12956:         #define _BAUDCON_RCMT_MASK                                  0x40
12957:         #define _BAUDCON_RCMT1_POSN                                 0x6
12958:         #define _BAUDCON_RCMT1_POSITION                             0x6
12959:         #define _BAUDCON_RCMT1_SIZE                                 0x1
12960:         #define _BAUDCON_RCMT1_LENGTH                               0x1
12961:         #define _BAUDCON_RCMT1_MASK                                 0x40
12962:         #define _BAUDCON_RXDTP_POSN                                 0x5
12963:         #define _BAUDCON_RXDTP_POSITION                             0x5
12964:         #define _BAUDCON_RXDTP_SIZE                                 0x1
12965:         #define _BAUDCON_RXDTP_LENGTH                               0x1
12966:         #define _BAUDCON_RXDTP_MASK                                 0x20
12967:         #define _BAUDCON_RXDTP1_POSN                                0x5
12968:         #define _BAUDCON_RXDTP1_POSITION                            0x5
12969:         #define _BAUDCON_RXDTP1_SIZE                                0x1
12970:         #define _BAUDCON_RXDTP1_LENGTH                              0x1
12971:         #define _BAUDCON_RXDTP1_MASK                                0x20
12972:         #define _BAUDCON_SCKP1_POSN                                 0x4
12973:         #define _BAUDCON_SCKP1_POSITION                             0x4
12974:         #define _BAUDCON_SCKP1_SIZE                                 0x1
12975:         #define _BAUDCON_SCKP1_LENGTH                               0x1
12976:         #define _BAUDCON_SCKP1_MASK                                 0x10
12977:         #define _BAUDCON_TXCKP_POSN                                 0x4
12978:         #define _BAUDCON_TXCKP_POSITION                             0x4
12979:         #define _BAUDCON_TXCKP_SIZE                                 0x1
12980:         #define _BAUDCON_TXCKP_LENGTH                               0x1
12981:         #define _BAUDCON_TXCKP_MASK                                 0x10
12982:         #define _BAUDCON_TXCKP1_POSN                                0x4
12983:         #define _BAUDCON_TXCKP1_POSITION                            0x4
12984:         #define _BAUDCON_TXCKP1_SIZE                                0x1
12985:         #define _BAUDCON_TXCKP1_LENGTH                              0x1
12986:         #define _BAUDCON_TXCKP1_MASK                                0x10
12987:         #define _BAUDCON_WUE1_POSN                                  0x1
12988:         #define _BAUDCON_WUE1_POSITION                              0x1
12989:         #define _BAUDCON_WUE1_SIZE                                  0x1
12990:         #define _BAUDCON_WUE1_LENGTH                                0x1
12991:         #define _BAUDCON_WUE1_MASK                                  0x2
12992:         #define _BAUDCON_RXCKP_POSN                                 0x5
12993:         #define _BAUDCON_RXCKP_POSITION                             0x5
12994:         #define _BAUDCON_RXCKP_SIZE                                 0x1
12995:         #define _BAUDCON_RXCKP_LENGTH                               0x1
12996:         #define _BAUDCON_RXCKP_MASK                                 0x20
12997:         #define _BAUDCON_W4E_POSN                                   0x1
12998:         #define _BAUDCON_W4E_POSITION                               0x1
12999:         #define _BAUDCON_W4E_SIZE                                   0x1
13000:         #define _BAUDCON_W4E_LENGTH                                 0x1
13001:         #define _BAUDCON_W4E_MASK                                   0x2
13002:         typedef union {
13003:             struct {
13004:                 unsigned ABDEN                  :1;
13005:                 unsigned WUE                    :1;
13006:                 unsigned                        :1;
13007:                 unsigned BRG16                  :1;
13008:                 unsigned CKTXP                  :1;
13009:                 unsigned DTRXP                  :1;
13010:                 unsigned RCIDL                  :1;
13011:                 unsigned ABDOVF                 :1;
13012:             };
13013:             struct {
13014:                 unsigned                        :4;
13015:                 unsigned SCKP                   :1;
13016:             };
13017:             struct {
13018:                 unsigned ABDEN1                 :1;
13019:             };
13020:             struct {
13021:                 unsigned                        :7;
13022:                 unsigned ABDOVF1                :1;
13023:             };
13024:             struct {
13025:                 unsigned                        :3;
13026:                 unsigned BRG161                 :1;
13027:             };
13028:             struct {
13029:                 unsigned                        :5;
13030:                 unsigned DTRXP1                 :1;
13031:             };
13032:             struct {
13033:                 unsigned                        :6;
13034:                 unsigned RCIDL1                 :1;
13035:             };
13036:             struct {
13037:                 unsigned                        :6;
13038:                 unsigned RCMT                   :1;
13039:             };
13040:             struct {
13041:                 unsigned                        :6;
13042:                 unsigned RCMT1                  :1;
13043:             };
13044:             struct {
13045:                 unsigned                        :5;
13046:                 unsigned RXDTP                  :1;
13047:             };
13048:             struct {
13049:                 unsigned                        :5;
13050:                 unsigned RXDTP1                 :1;
13051:             };
13052:             struct {
13053:                 unsigned                        :4;
13054:                 unsigned SCKP1                  :1;
13055:             };
13056:             struct {
13057:                 unsigned                        :4;
13058:                 unsigned TXCKP                  :1;
13059:             };
13060:             struct {
13061:                 unsigned                        :4;
13062:                 unsigned TXCKP1                 :1;
13063:             };
13064:             struct {
13065:                 unsigned                        :1;
13066:                 unsigned WUE1                   :1;
13067:             };
13068:             struct {
13069:                 unsigned                        :5;
13070:                 unsigned RXCKP                  :1;
13071:             };
13072:             struct {
13073:                 unsigned                        :1;
13074:                 unsigned W4E                    :1;
13075:             };
13076:         } BAUDCTLbits_t;
13077:         extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
13078:         // bitfield macros
13079:         #define _BAUDCTL_ABDEN_POSN                                 0x0
13080:         #define _BAUDCTL_ABDEN_POSITION                             0x0
13081:         #define _BAUDCTL_ABDEN_SIZE                                 0x1
13082:         #define _BAUDCTL_ABDEN_LENGTH                               0x1
13083:         #define _BAUDCTL_ABDEN_MASK                                 0x1
13084:         #define _BAUDCTL_WUE_POSN                                   0x1
13085:         #define _BAUDCTL_WUE_POSITION                               0x1
13086:         #define _BAUDCTL_WUE_SIZE                                   0x1
13087:         #define _BAUDCTL_WUE_LENGTH                                 0x1
13088:         #define _BAUDCTL_WUE_MASK                                   0x2
13089:         #define _BAUDCTL_BRG16_POSN                                 0x3
13090:         #define _BAUDCTL_BRG16_POSITION                             0x3
13091:         #define _BAUDCTL_BRG16_SIZE                                 0x1
13092:         #define _BAUDCTL_BRG16_LENGTH                               0x1
13093:         #define _BAUDCTL_BRG16_MASK                                 0x8
13094:         #define _BAUDCTL_CKTXP_POSN                                 0x4
13095:         #define _BAUDCTL_CKTXP_POSITION                             0x4
13096:         #define _BAUDCTL_CKTXP_SIZE                                 0x1
13097:         #define _BAUDCTL_CKTXP_LENGTH                               0x1
13098:         #define _BAUDCTL_CKTXP_MASK                                 0x10
13099:         #define _BAUDCTL_DTRXP_POSN                                 0x5
13100:         #define _BAUDCTL_DTRXP_POSITION                             0x5
13101:         #define _BAUDCTL_DTRXP_SIZE                                 0x1
13102:         #define _BAUDCTL_DTRXP_LENGTH                               0x1
13103:         #define _BAUDCTL_DTRXP_MASK                                 0x20
13104:         #define _BAUDCTL_RCIDL_POSN                                 0x6
13105:         #define _BAUDCTL_RCIDL_POSITION                             0x6
13106:         #define _BAUDCTL_RCIDL_SIZE                                 0x1
13107:         #define _BAUDCTL_RCIDL_LENGTH                               0x1
13108:         #define _BAUDCTL_RCIDL_MASK                                 0x40
13109:         #define _BAUDCTL_ABDOVF_POSN                                0x7
13110:         #define _BAUDCTL_ABDOVF_POSITION                            0x7
13111:         #define _BAUDCTL_ABDOVF_SIZE                                0x1
13112:         #define _BAUDCTL_ABDOVF_LENGTH                              0x1
13113:         #define _BAUDCTL_ABDOVF_MASK                                0x80
13114:         #define _BAUDCTL_SCKP_POSN                                  0x4
13115:         #define _BAUDCTL_SCKP_POSITION                              0x4
13116:         #define _BAUDCTL_SCKP_SIZE                                  0x1
13117:         #define _BAUDCTL_SCKP_LENGTH                                0x1
13118:         #define _BAUDCTL_SCKP_MASK                                  0x10
13119:         #define _BAUDCTL_ABDEN1_POSN                                0x0
13120:         #define _BAUDCTL_ABDEN1_POSITION                            0x0
13121:         #define _BAUDCTL_ABDEN1_SIZE                                0x1
13122:         #define _BAUDCTL_ABDEN1_LENGTH                              0x1
13123:         #define _BAUDCTL_ABDEN1_MASK                                0x1
13124:         #define _BAUDCTL_ABDOVF1_POSN                               0x7
13125:         #define _BAUDCTL_ABDOVF1_POSITION                           0x7
13126:         #define _BAUDCTL_ABDOVF1_SIZE                               0x1
13127:         #define _BAUDCTL_ABDOVF1_LENGTH                             0x1
13128:         #define _BAUDCTL_ABDOVF1_MASK                               0x80
13129:         #define _BAUDCTL_BRG161_POSN                                0x3
13130:         #define _BAUDCTL_BRG161_POSITION                            0x3
13131:         #define _BAUDCTL_BRG161_SIZE                                0x1
13132:         #define _BAUDCTL_BRG161_LENGTH                              0x1
13133:         #define _BAUDCTL_BRG161_MASK                                0x8
13134:         #define _BAUDCTL_DTRXP1_POSN                                0x5
13135:         #define _BAUDCTL_DTRXP1_POSITION                            0x5
13136:         #define _BAUDCTL_DTRXP1_SIZE                                0x1
13137:         #define _BAUDCTL_DTRXP1_LENGTH                              0x1
13138:         #define _BAUDCTL_DTRXP1_MASK                                0x20
13139:         #define _BAUDCTL_RCIDL1_POSN                                0x6
13140:         #define _BAUDCTL_RCIDL1_POSITION                            0x6
13141:         #define _BAUDCTL_RCIDL1_SIZE                                0x1
13142:         #define _BAUDCTL_RCIDL1_LENGTH                              0x1
13143:         #define _BAUDCTL_RCIDL1_MASK                                0x40
13144:         #define _BAUDCTL_RCMT_POSN                                  0x6
13145:         #define _BAUDCTL_RCMT_POSITION                              0x6
13146:         #define _BAUDCTL_RCMT_SIZE                                  0x1
13147:         #define _BAUDCTL_RCMT_LENGTH                                0x1
13148:         #define _BAUDCTL_RCMT_MASK                                  0x40
13149:         #define _BAUDCTL_RCMT1_POSN                                 0x6
13150:         #define _BAUDCTL_RCMT1_POSITION                             0x6
13151:         #define _BAUDCTL_RCMT1_SIZE                                 0x1
13152:         #define _BAUDCTL_RCMT1_LENGTH                               0x1
13153:         #define _BAUDCTL_RCMT1_MASK                                 0x40
13154:         #define _BAUDCTL_RXDTP_POSN                                 0x5
13155:         #define _BAUDCTL_RXDTP_POSITION                             0x5
13156:         #define _BAUDCTL_RXDTP_SIZE                                 0x1
13157:         #define _BAUDCTL_RXDTP_LENGTH                               0x1
13158:         #define _BAUDCTL_RXDTP_MASK                                 0x20
13159:         #define _BAUDCTL_RXDTP1_POSN                                0x5
13160:         #define _BAUDCTL_RXDTP1_POSITION                            0x5
13161:         #define _BAUDCTL_RXDTP1_SIZE                                0x1
13162:         #define _BAUDCTL_RXDTP1_LENGTH                              0x1
13163:         #define _BAUDCTL_RXDTP1_MASK                                0x20
13164:         #define _BAUDCTL_SCKP1_POSN                                 0x4
13165:         #define _BAUDCTL_SCKP1_POSITION                             0x4
13166:         #define _BAUDCTL_SCKP1_SIZE                                 0x1
13167:         #define _BAUDCTL_SCKP1_LENGTH                               0x1
13168:         #define _BAUDCTL_SCKP1_MASK                                 0x10
13169:         #define _BAUDCTL_TXCKP_POSN                                 0x4
13170:         #define _BAUDCTL_TXCKP_POSITION                             0x4
13171:         #define _BAUDCTL_TXCKP_SIZE                                 0x1
13172:         #define _BAUDCTL_TXCKP_LENGTH                               0x1
13173:         #define _BAUDCTL_TXCKP_MASK                                 0x10
13174:         #define _BAUDCTL_TXCKP1_POSN                                0x4
13175:         #define _BAUDCTL_TXCKP1_POSITION                            0x4
13176:         #define _BAUDCTL_TXCKP1_SIZE                                0x1
13177:         #define _BAUDCTL_TXCKP1_LENGTH                              0x1
13178:         #define _BAUDCTL_TXCKP1_MASK                                0x10
13179:         #define _BAUDCTL_WUE1_POSN                                  0x1
13180:         #define _BAUDCTL_WUE1_POSITION                              0x1
13181:         #define _BAUDCTL_WUE1_SIZE                                  0x1
13182:         #define _BAUDCTL_WUE1_LENGTH                                0x1
13183:         #define _BAUDCTL_WUE1_MASK                                  0x2
13184:         #define _BAUDCTL_RXCKP_POSN                                 0x5
13185:         #define _BAUDCTL_RXCKP_POSITION                             0x5
13186:         #define _BAUDCTL_RXCKP_SIZE                                 0x1
13187:         #define _BAUDCTL_RXCKP_LENGTH                               0x1
13188:         #define _BAUDCTL_RXCKP_MASK                                 0x20
13189:         #define _BAUDCTL_W4E_POSN                                   0x1
13190:         #define _BAUDCTL_W4E_POSITION                               0x1
13191:         #define _BAUDCTL_W4E_SIZE                                   0x1
13192:         #define _BAUDCTL_W4E_LENGTH                                 0x1
13193:         #define _BAUDCTL_W4E_MASK                                   0x2
13194:         typedef union {
13195:             struct {
13196:                 unsigned ABDEN                  :1;
13197:                 unsigned WUE                    :1;
13198:                 unsigned                        :1;
13199:                 unsigned BRG16                  :1;
13200:                 unsigned CKTXP                  :1;
13201:                 unsigned DTRXP                  :1;
13202:                 unsigned RCIDL                  :1;
13203:                 unsigned ABDOVF                 :1;
13204:             };
13205:             struct {
13206:                 unsigned                        :4;
13207:                 unsigned SCKP                   :1;
13208:             };
13209:             struct {
13210:                 unsigned ABDEN1                 :1;
13211:             };
13212:             struct {
13213:                 unsigned                        :7;
13214:                 unsigned ABDOVF1                :1;
13215:             };
13216:             struct {
13217:                 unsigned                        :3;
13218:                 unsigned BRG161                 :1;
13219:             };
13220:             struct {
13221:                 unsigned                        :5;
13222:                 unsigned DTRXP1                 :1;
13223:             };
13224:             struct {
13225:                 unsigned                        :6;
13226:                 unsigned RCIDL1                 :1;
13227:             };
13228:             struct {
13229:                 unsigned                        :6;
13230:                 unsigned RCMT                   :1;
13231:             };
13232:             struct {
13233:                 unsigned                        :6;
13234:                 unsigned RCMT1                  :1;
13235:             };
13236:             struct {
13237:                 unsigned                        :5;
13238:                 unsigned RXDTP                  :1;
13239:             };
13240:             struct {
13241:                 unsigned                        :5;
13242:                 unsigned RXDTP1                 :1;
13243:             };
13244:             struct {
13245:                 unsigned                        :4;
13246:                 unsigned SCKP1                  :1;
13247:             };
13248:             struct {
13249:                 unsigned                        :4;
13250:                 unsigned TXCKP                  :1;
13251:             };
13252:             struct {
13253:                 unsigned                        :4;
13254:                 unsigned TXCKP1                 :1;
13255:             };
13256:             struct {
13257:                 unsigned                        :1;
13258:                 unsigned WUE1                   :1;
13259:             };
13260:             struct {
13261:                 unsigned                        :5;
13262:                 unsigned RXCKP                  :1;
13263:             };
13264:             struct {
13265:                 unsigned                        :1;
13266:                 unsigned W4E                    :1;
13267:             };
13268:         } BAUD1CONbits_t;
13269:         extern volatile BAUD1CONbits_t BAUD1CONbits @ 0xFB8;
13270:         // bitfield macros
13271:         #define _BAUD1CON_ABDEN_POSN                                0x0
13272:         #define _BAUD1CON_ABDEN_POSITION                            0x0
13273:         #define _BAUD1CON_ABDEN_SIZE                                0x1
13274:         #define _BAUD1CON_ABDEN_LENGTH                              0x1
13275:         #define _BAUD1CON_ABDEN_MASK                                0x1
13276:         #define _BAUD1CON_WUE_POSN                                  0x1
13277:         #define _BAUD1CON_WUE_POSITION                              0x1
13278:         #define _BAUD1CON_WUE_SIZE                                  0x1
13279:         #define _BAUD1CON_WUE_LENGTH                                0x1
13280:         #define _BAUD1CON_WUE_MASK                                  0x2
13281:         #define _BAUD1CON_BRG16_POSN                                0x3
13282:         #define _BAUD1CON_BRG16_POSITION                            0x3
13283:         #define _BAUD1CON_BRG16_SIZE                                0x1
13284:         #define _BAUD1CON_BRG16_LENGTH                              0x1
13285:         #define _BAUD1CON_BRG16_MASK                                0x8
13286:         #define _BAUD1CON_CKTXP_POSN                                0x4
13287:         #define _BAUD1CON_CKTXP_POSITION                            0x4
13288:         #define _BAUD1CON_CKTXP_SIZE                                0x1
13289:         #define _BAUD1CON_CKTXP_LENGTH                              0x1
13290:         #define _BAUD1CON_CKTXP_MASK                                0x10
13291:         #define _BAUD1CON_DTRXP_POSN                                0x5
13292:         #define _BAUD1CON_DTRXP_POSITION                            0x5
13293:         #define _BAUD1CON_DTRXP_SIZE                                0x1
13294:         #define _BAUD1CON_DTRXP_LENGTH                              0x1
13295:         #define _BAUD1CON_DTRXP_MASK                                0x20
13296:         #define _BAUD1CON_RCIDL_POSN                                0x6
13297:         #define _BAUD1CON_RCIDL_POSITION                            0x6
13298:         #define _BAUD1CON_RCIDL_SIZE                                0x1
13299:         #define _BAUD1CON_RCIDL_LENGTH                              0x1
13300:         #define _BAUD1CON_RCIDL_MASK                                0x40
13301:         #define _BAUD1CON_ABDOVF_POSN                               0x7
13302:         #define _BAUD1CON_ABDOVF_POSITION                           0x7
13303:         #define _BAUD1CON_ABDOVF_SIZE                               0x1
13304:         #define _BAUD1CON_ABDOVF_LENGTH                             0x1
13305:         #define _BAUD1CON_ABDOVF_MASK                               0x80
13306:         #define _BAUD1CON_SCKP_POSN                                 0x4
13307:         #define _BAUD1CON_SCKP_POSITION                             0x4
13308:         #define _BAUD1CON_SCKP_SIZE                                 0x1
13309:         #define _BAUD1CON_SCKP_LENGTH                               0x1
13310:         #define _BAUD1CON_SCKP_MASK                                 0x10
13311:         #define _BAUD1CON_ABDEN1_POSN                               0x0
13312:         #define _BAUD1CON_ABDEN1_POSITION                           0x0
13313:         #define _BAUD1CON_ABDEN1_SIZE                               0x1
13314:         #define _BAUD1CON_ABDEN1_LENGTH                             0x1
13315:         #define _BAUD1CON_ABDEN1_MASK                               0x1
13316:         #define _BAUD1CON_ABDOVF1_POSN                              0x7
13317:         #define _BAUD1CON_ABDOVF1_POSITION                          0x7
13318:         #define _BAUD1CON_ABDOVF1_SIZE                              0x1
13319:         #define _BAUD1CON_ABDOVF1_LENGTH                            0x1
13320:         #define _BAUD1CON_ABDOVF1_MASK                              0x80
13321:         #define _BAUD1CON_BRG161_POSN                               0x3
13322:         #define _BAUD1CON_BRG161_POSITION                           0x3
13323:         #define _BAUD1CON_BRG161_SIZE                               0x1
13324:         #define _BAUD1CON_BRG161_LENGTH                             0x1
13325:         #define _BAUD1CON_BRG161_MASK                               0x8
13326:         #define _BAUD1CON_DTRXP1_POSN                               0x5
13327:         #define _BAUD1CON_DTRXP1_POSITION                           0x5
13328:         #define _BAUD1CON_DTRXP1_SIZE                               0x1
13329:         #define _BAUD1CON_DTRXP1_LENGTH                             0x1
13330:         #define _BAUD1CON_DTRXP1_MASK                               0x20
13331:         #define _BAUD1CON_RCIDL1_POSN                               0x6
13332:         #define _BAUD1CON_RCIDL1_POSITION                           0x6
13333:         #define _BAUD1CON_RCIDL1_SIZE                               0x1
13334:         #define _BAUD1CON_RCIDL1_LENGTH                             0x1
13335:         #define _BAUD1CON_RCIDL1_MASK                               0x40
13336:         #define _BAUD1CON_RCMT_POSN                                 0x6
13337:         #define _BAUD1CON_RCMT_POSITION                             0x6
13338:         #define _BAUD1CON_RCMT_SIZE                                 0x1
13339:         #define _BAUD1CON_RCMT_LENGTH                               0x1
13340:         #define _BAUD1CON_RCMT_MASK                                 0x40
13341:         #define _BAUD1CON_RCMT1_POSN                                0x6
13342:         #define _BAUD1CON_RCMT1_POSITION                            0x6
13343:         #define _BAUD1CON_RCMT1_SIZE                                0x1
13344:         #define _BAUD1CON_RCMT1_LENGTH                              0x1
13345:         #define _BAUD1CON_RCMT1_MASK                                0x40
13346:         #define _BAUD1CON_RXDTP_POSN                                0x5
13347:         #define _BAUD1CON_RXDTP_POSITION                            0x5
13348:         #define _BAUD1CON_RXDTP_SIZE                                0x1
13349:         #define _BAUD1CON_RXDTP_LENGTH                              0x1
13350:         #define _BAUD1CON_RXDTP_MASK                                0x20
13351:         #define _BAUD1CON_RXDTP1_POSN                               0x5
13352:         #define _BAUD1CON_RXDTP1_POSITION                           0x5
13353:         #define _BAUD1CON_RXDTP1_SIZE                               0x1
13354:         #define _BAUD1CON_RXDTP1_LENGTH                             0x1
13355:         #define _BAUD1CON_RXDTP1_MASK                               0x20
13356:         #define _BAUD1CON_SCKP1_POSN                                0x4
13357:         #define _BAUD1CON_SCKP1_POSITION                            0x4
13358:         #define _BAUD1CON_SCKP1_SIZE                                0x1
13359:         #define _BAUD1CON_SCKP1_LENGTH                              0x1
13360:         #define _BAUD1CON_SCKP1_MASK                                0x10
13361:         #define _BAUD1CON_TXCKP_POSN                                0x4
13362:         #define _BAUD1CON_TXCKP_POSITION                            0x4
13363:         #define _BAUD1CON_TXCKP_SIZE                                0x1
13364:         #define _BAUD1CON_TXCKP_LENGTH                              0x1
13365:         #define _BAUD1CON_TXCKP_MASK                                0x10
13366:         #define _BAUD1CON_TXCKP1_POSN                               0x4
13367:         #define _BAUD1CON_TXCKP1_POSITION                           0x4
13368:         #define _BAUD1CON_TXCKP1_SIZE                               0x1
13369:         #define _BAUD1CON_TXCKP1_LENGTH                             0x1
13370:         #define _BAUD1CON_TXCKP1_MASK                               0x10
13371:         #define _BAUD1CON_WUE1_POSN                                 0x1
13372:         #define _BAUD1CON_WUE1_POSITION                             0x1
13373:         #define _BAUD1CON_WUE1_SIZE                                 0x1
13374:         #define _BAUD1CON_WUE1_LENGTH                               0x1
13375:         #define _BAUD1CON_WUE1_MASK                                 0x2
13376:         #define _BAUD1CON_RXCKP_POSN                                0x5
13377:         #define _BAUD1CON_RXCKP_POSITION                            0x5
13378:         #define _BAUD1CON_RXCKP_SIZE                                0x1
13379:         #define _BAUD1CON_RXCKP_LENGTH                              0x1
13380:         #define _BAUD1CON_RXCKP_MASK                                0x20
13381:         #define _BAUD1CON_W4E_POSN                                  0x1
13382:         #define _BAUD1CON_W4E_POSITION                              0x1
13383:         #define _BAUD1CON_W4E_SIZE                                  0x1
13384:         #define _BAUD1CON_W4E_LENGTH                                0x1
13385:         #define _BAUD1CON_W4E_MASK                                  0x2
13386:         
13387:         // Register: PSTR1CON
13388:         extern volatile unsigned char           PSTR1CON            @ 0xFB9;
13389:         #ifndef _LIB_BUILD
13390:         asm("PSTR1CON equ 0FB9h");
13391:         #endif
13392:         // aliases
13393:         extern volatile unsigned char           PSTRCON             @ 0xFB9;
13394:         #ifndef _LIB_BUILD
13395:         asm("PSTRCON equ 0FB9h");
13396:         #endif
13397:         // bitfield definitions
13398:         typedef union {
13399:             struct {
13400:                 unsigned STR1A                  :1;
13401:                 unsigned STR1B                  :1;
13402:                 unsigned STR1C                  :1;
13403:                 unsigned STR1D                  :1;
13404:                 unsigned STR1SYNC               :1;
13405:             };
13406:             struct {
13407:                 unsigned STRA                   :1;
13408:             };
13409:             struct {
13410:                 unsigned                        :1;
13411:                 unsigned STRB                   :1;
13412:             };
13413:             struct {
13414:                 unsigned                        :2;
13415:                 unsigned STRC                   :1;
13416:             };
13417:             struct {
13418:                 unsigned                        :3;
13419:                 unsigned STRD                   :1;
13420:             };
13421:             struct {
13422:                 unsigned                        :4;
13423:                 unsigned STRSYNC                :1;
13424:             };
13425:         } PSTR1CONbits_t;
13426:         extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFB9;
13427:         // bitfield macros
13428:         #define _PSTR1CON_STR1A_POSN                                0x0
13429:         #define _PSTR1CON_STR1A_POSITION                            0x0
13430:         #define _PSTR1CON_STR1A_SIZE                                0x1
13431:         #define _PSTR1CON_STR1A_LENGTH                              0x1
13432:         #define _PSTR1CON_STR1A_MASK                                0x1
13433:         #define _PSTR1CON_STR1B_POSN                                0x1
13434:         #define _PSTR1CON_STR1B_POSITION                            0x1
13435:         #define _PSTR1CON_STR1B_SIZE                                0x1
13436:         #define _PSTR1CON_STR1B_LENGTH                              0x1
13437:         #define _PSTR1CON_STR1B_MASK                                0x2
13438:         #define _PSTR1CON_STR1C_POSN                                0x2
13439:         #define _PSTR1CON_STR1C_POSITION                            0x2
13440:         #define _PSTR1CON_STR1C_SIZE                                0x1
13441:         #define _PSTR1CON_STR1C_LENGTH                              0x1
13442:         #define _PSTR1CON_STR1C_MASK                                0x4
13443:         #define _PSTR1CON_STR1D_POSN                                0x3
13444:         #define _PSTR1CON_STR1D_POSITION                            0x3
13445:         #define _PSTR1CON_STR1D_SIZE                                0x1
13446:         #define _PSTR1CON_STR1D_LENGTH                              0x1
13447:         #define _PSTR1CON_STR1D_MASK                                0x8
13448:         #define _PSTR1CON_STR1SYNC_POSN                             0x4
13449:         #define _PSTR1CON_STR1SYNC_POSITION                         0x4
13450:         #define _PSTR1CON_STR1SYNC_SIZE                             0x1
13451:         #define _PSTR1CON_STR1SYNC_LENGTH                           0x1
13452:         #define _PSTR1CON_STR1SYNC_MASK                             0x10
13453:         #define _PSTR1CON_STRA_POSN                                 0x0
13454:         #define _PSTR1CON_STRA_POSITION                             0x0
13455:         #define _PSTR1CON_STRA_SIZE                                 0x1
13456:         #define _PSTR1CON_STRA_LENGTH                               0x1
13457:         #define _PSTR1CON_STRA_MASK                                 0x1
13458:         #define _PSTR1CON_STRB_POSN                                 0x1
13459:         #define _PSTR1CON_STRB_POSITION                             0x1
13460:         #define _PSTR1CON_STRB_SIZE                                 0x1
13461:         #define _PSTR1CON_STRB_LENGTH                               0x1
13462:         #define _PSTR1CON_STRB_MASK                                 0x2
13463:         #define _PSTR1CON_STRC_POSN                                 0x2
13464:         #define _PSTR1CON_STRC_POSITION                             0x2
13465:         #define _PSTR1CON_STRC_SIZE                                 0x1
13466:         #define _PSTR1CON_STRC_LENGTH                               0x1
13467:         #define _PSTR1CON_STRC_MASK                                 0x4
13468:         #define _PSTR1CON_STRD_POSN                                 0x3
13469:         #define _PSTR1CON_STRD_POSITION                             0x3
13470:         #define _PSTR1CON_STRD_SIZE                                 0x1
13471:         #define _PSTR1CON_STRD_LENGTH                               0x1
13472:         #define _PSTR1CON_STRD_MASK                                 0x8
13473:         #define _PSTR1CON_STRSYNC_POSN                              0x4
13474:         #define _PSTR1CON_STRSYNC_POSITION                          0x4
13475:         #define _PSTR1CON_STRSYNC_SIZE                              0x1
13476:         #define _PSTR1CON_STRSYNC_LENGTH                            0x1
13477:         #define _PSTR1CON_STRSYNC_MASK                              0x10
13478:         // alias bitfield definitions
13479:         typedef union {
13480:             struct {
13481:                 unsigned STR1A                  :1;
13482:                 unsigned STR1B                  :1;
13483:                 unsigned STR1C                  :1;
13484:                 unsigned STR1D                  :1;
13485:                 unsigned STR1SYNC               :1;
13486:             };
13487:             struct {
13488:                 unsigned STRA                   :1;
13489:             };
13490:             struct {
13491:                 unsigned                        :1;
13492:                 unsigned STRB                   :1;
13493:             };
13494:             struct {
13495:                 unsigned                        :2;
13496:                 unsigned STRC                   :1;
13497:             };
13498:             struct {
13499:                 unsigned                        :3;
13500:                 unsigned STRD                   :1;
13501:             };
13502:             struct {
13503:                 unsigned                        :4;
13504:                 unsigned STRSYNC                :1;
13505:             };
13506:         } PSTRCONbits_t;
13507:         extern volatile PSTRCONbits_t PSTRCONbits @ 0xFB9;
13508:         // bitfield macros
13509:         #define _PSTRCON_STR1A_POSN                                 0x0
13510:         #define _PSTRCON_STR1A_POSITION                             0x0
13511:         #define _PSTRCON_STR1A_SIZE                                 0x1
13512:         #define _PSTRCON_STR1A_LENGTH                               0x1
13513:         #define _PSTRCON_STR1A_MASK                                 0x1
13514:         #define _PSTRCON_STR1B_POSN                                 0x1
13515:         #define _PSTRCON_STR1B_POSITION                             0x1
13516:         #define _PSTRCON_STR1B_SIZE                                 0x1
13517:         #define _PSTRCON_STR1B_LENGTH                               0x1
13518:         #define _PSTRCON_STR1B_MASK                                 0x2
13519:         #define _PSTRCON_STR1C_POSN                                 0x2
13520:         #define _PSTRCON_STR1C_POSITION                             0x2
13521:         #define _PSTRCON_STR1C_SIZE                                 0x1
13522:         #define _PSTRCON_STR1C_LENGTH                               0x1
13523:         #define _PSTRCON_STR1C_MASK                                 0x4
13524:         #define _PSTRCON_STR1D_POSN                                 0x3
13525:         #define _PSTRCON_STR1D_POSITION                             0x3
13526:         #define _PSTRCON_STR1D_SIZE                                 0x1
13527:         #define _PSTRCON_STR1D_LENGTH                               0x1
13528:         #define _PSTRCON_STR1D_MASK                                 0x8
13529:         #define _PSTRCON_STR1SYNC_POSN                              0x4
13530:         #define _PSTRCON_STR1SYNC_POSITION                          0x4
13531:         #define _PSTRCON_STR1SYNC_SIZE                              0x1
13532:         #define _PSTRCON_STR1SYNC_LENGTH                            0x1
13533:         #define _PSTRCON_STR1SYNC_MASK                              0x10
13534:         #define _PSTRCON_STRA_POSN                                  0x0
13535:         #define _PSTRCON_STRA_POSITION                              0x0
13536:         #define _PSTRCON_STRA_SIZE                                  0x1
13537:         #define _PSTRCON_STRA_LENGTH                                0x1
13538:         #define _PSTRCON_STRA_MASK                                  0x1
13539:         #define _PSTRCON_STRB_POSN                                  0x1
13540:         #define _PSTRCON_STRB_POSITION                              0x1
13541:         #define _PSTRCON_STRB_SIZE                                  0x1
13542:         #define _PSTRCON_STRB_LENGTH                                0x1
13543:         #define _PSTRCON_STRB_MASK                                  0x2
13544:         #define _PSTRCON_STRC_POSN                                  0x2
13545:         #define _PSTRCON_STRC_POSITION                              0x2
13546:         #define _PSTRCON_STRC_SIZE                                  0x1
13547:         #define _PSTRCON_STRC_LENGTH                                0x1
13548:         #define _PSTRCON_STRC_MASK                                  0x4
13549:         #define _PSTRCON_STRD_POSN                                  0x3
13550:         #define _PSTRCON_STRD_POSITION                              0x3
13551:         #define _PSTRCON_STRD_SIZE                                  0x1
13552:         #define _PSTRCON_STRD_LENGTH                                0x1
13553:         #define _PSTRCON_STRD_MASK                                  0x8
13554:         #define _PSTRCON_STRSYNC_POSN                               0x4
13555:         #define _PSTRCON_STRSYNC_POSITION                           0x4
13556:         #define _PSTRCON_STRSYNC_SIZE                               0x1
13557:         #define _PSTRCON_STRSYNC_LENGTH                             0x1
13558:         #define _PSTRCON_STRSYNC_MASK                               0x10
13559:         
13560:         // Register: T2CON
13561:         extern volatile unsigned char           T2CON               @ 0xFBA;
13562:         #ifndef _LIB_BUILD
13563:         asm("T2CON equ 0FBAh");
13564:         #endif
13565:         // bitfield definitions
13566:         typedef union {
13567:             struct {
13568:                 unsigned T2CKPS                 :2;
13569:                 unsigned TMR2ON                 :1;
13570:                 unsigned T2OUTPS                :4;
13571:             };
13572:             struct {
13573:                 unsigned T2CKPS0                :1;
13574:                 unsigned T2CKPS1                :1;
13575:                 unsigned                        :1;
13576:                 unsigned T2OUTPS0               :1;
13577:                 unsigned T2OUTPS1               :1;
13578:                 unsigned T2OUTPS2               :1;
13579:                 unsigned T2OUTPS3               :1;
13580:             };
13581:         } T2CONbits_t;
13582:         extern volatile T2CONbits_t T2CONbits @ 0xFBA;
13583:         // bitfield macros
13584:         #define _T2CON_T2CKPS_POSN                                  0x0
13585:         #define _T2CON_T2CKPS_POSITION                              0x0
13586:         #define _T2CON_T2CKPS_SIZE                                  0x2
13587:         #define _T2CON_T2CKPS_LENGTH                                0x2
13588:         #define _T2CON_T2CKPS_MASK                                  0x3
13589:         #define _T2CON_TMR2ON_POSN                                  0x2
13590:         #define _T2CON_TMR2ON_POSITION                              0x2
13591:         #define _T2CON_TMR2ON_SIZE                                  0x1
13592:         #define _T2CON_TMR2ON_LENGTH                                0x1
13593:         #define _T2CON_TMR2ON_MASK                                  0x4
13594:         #define _T2CON_T2OUTPS_POSN                                 0x3
13595:         #define _T2CON_T2OUTPS_POSITION                             0x3
13596:         #define _T2CON_T2OUTPS_SIZE                                 0x4
13597:         #define _T2CON_T2OUTPS_LENGTH                               0x4
13598:         #define _T2CON_T2OUTPS_MASK                                 0x78
13599:         #define _T2CON_T2CKPS0_POSN                                 0x0
13600:         #define _T2CON_T2CKPS0_POSITION                             0x0
13601:         #define _T2CON_T2CKPS0_SIZE                                 0x1
13602:         #define _T2CON_T2CKPS0_LENGTH                               0x1
13603:         #define _T2CON_T2CKPS0_MASK                                 0x1
13604:         #define _T2CON_T2CKPS1_POSN                                 0x1
13605:         #define _T2CON_T2CKPS1_POSITION                             0x1
13606:         #define _T2CON_T2CKPS1_SIZE                                 0x1
13607:         #define _T2CON_T2CKPS1_LENGTH                               0x1
13608:         #define _T2CON_T2CKPS1_MASK                                 0x2
13609:         #define _T2CON_T2OUTPS0_POSN                                0x3
13610:         #define _T2CON_T2OUTPS0_POSITION                            0x3
13611:         #define _T2CON_T2OUTPS0_SIZE                                0x1
13612:         #define _T2CON_T2OUTPS0_LENGTH                              0x1
13613:         #define _T2CON_T2OUTPS0_MASK                                0x8
13614:         #define _T2CON_T2OUTPS1_POSN                                0x4
13615:         #define _T2CON_T2OUTPS1_POSITION                            0x4
13616:         #define _T2CON_T2OUTPS1_SIZE                                0x1
13617:         #define _T2CON_T2OUTPS1_LENGTH                              0x1
13618:         #define _T2CON_T2OUTPS1_MASK                                0x10
13619:         #define _T2CON_T2OUTPS2_POSN                                0x5
13620:         #define _T2CON_T2OUTPS2_POSITION                            0x5
13621:         #define _T2CON_T2OUTPS2_SIZE                                0x1
13622:         #define _T2CON_T2OUTPS2_LENGTH                              0x1
13623:         #define _T2CON_T2OUTPS2_MASK                                0x20
13624:         #define _T2CON_T2OUTPS3_POSN                                0x6
13625:         #define _T2CON_T2OUTPS3_POSITION                            0x6
13626:         #define _T2CON_T2OUTPS3_SIZE                                0x1
13627:         #define _T2CON_T2OUTPS3_LENGTH                              0x1
13628:         #define _T2CON_T2OUTPS3_MASK                                0x40
13629:         
13630:         // Register: PR2
13631:         extern volatile unsigned char           PR2                 @ 0xFBB;
13632:         #ifndef _LIB_BUILD
13633:         asm("PR2 equ 0FBBh");
13634:         #endif
13635:         // bitfield definitions
13636:         typedef union {
13637:             struct {
13638:                 unsigned PR2                    :8;
13639:             };
13640:         } PR2bits_t;
13641:         extern volatile PR2bits_t PR2bits @ 0xFBB;
13642:         // bitfield macros
13643:         #define _PR2_PR2_POSN                                       0x0
13644:         #define _PR2_PR2_POSITION                                   0x0
13645:         #define _PR2_PR2_SIZE                                       0x8
13646:         #define _PR2_PR2_LENGTH                                     0x8
13647:         #define _PR2_PR2_MASK                                       0xFF
13648:         
13649:         // Register: TMR2
13650:         extern volatile unsigned char           TMR2                @ 0xFBC;
13651:         #ifndef _LIB_BUILD
13652:         asm("TMR2 equ 0FBCh");
13653:         #endif
13654:         // bitfield definitions
13655:         typedef union {
13656:             struct {
13657:                 unsigned TMR2                   :8;
13658:             };
13659:         } TMR2bits_t;
13660:         extern volatile TMR2bits_t TMR2bits @ 0xFBC;
13661:         // bitfield macros
13662:         #define _TMR2_TMR2_POSN                                     0x0
13663:         #define _TMR2_TMR2_POSITION                                 0x0
13664:         #define _TMR2_TMR2_SIZE                                     0x8
13665:         #define _TMR2_TMR2_LENGTH                                   0x8
13666:         #define _TMR2_TMR2_MASK                                     0xFF
13667:         
13668:         // Register: CCP1CON
13669:         extern volatile unsigned char           CCP1CON             @ 0xFBD;
13670:         #ifndef _LIB_BUILD
13671:         asm("CCP1CON equ 0FBDh");
13672:         #endif
13673:         // bitfield definitions
13674:         typedef union {
13675:             struct {
13676:                 unsigned CCP1M                  :4;
13677:                 unsigned DC1B                   :2;
13678:                 unsigned P1M                    :2;
13679:             };
13680:             struct {
13681:                 unsigned CCP1M0                 :1;
13682:                 unsigned CCP1M1                 :1;
13683:                 unsigned CCP1M2                 :1;
13684:                 unsigned CCP1M3                 :1;
13685:                 unsigned DC1B0                  :1;
13686:                 unsigned DC1B1                  :1;
13687:                 unsigned P1M0                   :1;
13688:                 unsigned P1M1                   :1;
13689:             };
13690:         } CCP1CONbits_t;
13691:         extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
13692:         // bitfield macros
13693:         #define _CCP1CON_CCP1M_POSN                                 0x0
13694:         #define _CCP1CON_CCP1M_POSITION                             0x0
13695:         #define _CCP1CON_CCP1M_SIZE                                 0x4
13696:         #define _CCP1CON_CCP1M_LENGTH                               0x4
13697:         #define _CCP1CON_CCP1M_MASK                                 0xF
13698:         #define _CCP1CON_DC1B_POSN                                  0x4
13699:         #define _CCP1CON_DC1B_POSITION                              0x4
13700:         #define _CCP1CON_DC1B_SIZE                                  0x2
13701:         #define _CCP1CON_DC1B_LENGTH                                0x2
13702:         #define _CCP1CON_DC1B_MASK                                  0x30
13703:         #define _CCP1CON_P1M_POSN                                   0x6
13704:         #define _CCP1CON_P1M_POSITION                               0x6
13705:         #define _CCP1CON_P1M_SIZE                                   0x2
13706:         #define _CCP1CON_P1M_LENGTH                                 0x2
13707:         #define _CCP1CON_P1M_MASK                                   0xC0
13708:         #define _CCP1CON_CCP1M0_POSN                                0x0
13709:         #define _CCP1CON_CCP1M0_POSITION                            0x0
13710:         #define _CCP1CON_CCP1M0_SIZE                                0x1
13711:         #define _CCP1CON_CCP1M0_LENGTH                              0x1
13712:         #define _CCP1CON_CCP1M0_MASK                                0x1
13713:         #define _CCP1CON_CCP1M1_POSN                                0x1
13714:         #define _CCP1CON_CCP1M1_POSITION                            0x1
13715:         #define _CCP1CON_CCP1M1_SIZE                                0x1
13716:         #define _CCP1CON_CCP1M1_LENGTH                              0x1
13717:         #define _CCP1CON_CCP1M1_MASK                                0x2
13718:         #define _CCP1CON_CCP1M2_POSN                                0x2
13719:         #define _CCP1CON_CCP1M2_POSITION                            0x2
13720:         #define _CCP1CON_CCP1M2_SIZE                                0x1
13721:         #define _CCP1CON_CCP1M2_LENGTH                              0x1
13722:         #define _CCP1CON_CCP1M2_MASK                                0x4
13723:         #define _CCP1CON_CCP1M3_POSN                                0x3
13724:         #define _CCP1CON_CCP1M3_POSITION                            0x3
13725:         #define _CCP1CON_CCP1M3_SIZE                                0x1
13726:         #define _CCP1CON_CCP1M3_LENGTH                              0x1
13727:         #define _CCP1CON_CCP1M3_MASK                                0x8
13728:         #define _CCP1CON_DC1B0_POSN                                 0x4
13729:         #define _CCP1CON_DC1B0_POSITION                             0x4
13730:         #define _CCP1CON_DC1B0_SIZE                                 0x1
13731:         #define _CCP1CON_DC1B0_LENGTH                               0x1
13732:         #define _CCP1CON_DC1B0_MASK                                 0x10
13733:         #define _CCP1CON_DC1B1_POSN                                 0x5
13734:         #define _CCP1CON_DC1B1_POSITION                             0x5
13735:         #define _CCP1CON_DC1B1_SIZE                                 0x1
13736:         #define _CCP1CON_DC1B1_LENGTH                               0x1
13737:         #define _CCP1CON_DC1B1_MASK                                 0x20
13738:         #define _CCP1CON_P1M0_POSN                                  0x6
13739:         #define _CCP1CON_P1M0_POSITION                              0x6
13740:         #define _CCP1CON_P1M0_SIZE                                  0x1
13741:         #define _CCP1CON_P1M0_LENGTH                                0x1
13742:         #define _CCP1CON_P1M0_MASK                                  0x40
13743:         #define _CCP1CON_P1M1_POSN                                  0x7
13744:         #define _CCP1CON_P1M1_POSITION                              0x7
13745:         #define _CCP1CON_P1M1_SIZE                                  0x1
13746:         #define _CCP1CON_P1M1_LENGTH                                0x1
13747:         #define _CCP1CON_P1M1_MASK                                  0x80
13748:         
13749:         // Register: CCPR1
13750:         extern volatile unsigned short          CCPR1               @ 0xFBE;
13751:         #ifndef _LIB_BUILD
13752:         asm("CCPR1 equ 0FBEh");
13753:         #endif
13754:         
13755:         // Register: CCPR1L
13756:         extern volatile unsigned char           CCPR1L              @ 0xFBE;
13757:         #ifndef _LIB_BUILD
13758:         asm("CCPR1L equ 0FBEh");
13759:         #endif
13760:         // bitfield definitions
13761:         typedef union {
13762:             struct {
13763:                 unsigned CCPR1L                 :8;
13764:             };
13765:         } CCPR1Lbits_t;
13766:         extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBE;
13767:         // bitfield macros
13768:         #define _CCPR1L_CCPR1L_POSN                                 0x0
13769:         #define _CCPR1L_CCPR1L_POSITION                             0x0
13770:         #define _CCPR1L_CCPR1L_SIZE                                 0x8
13771:         #define _CCPR1L_CCPR1L_LENGTH                               0x8
13772:         #define _CCPR1L_CCPR1L_MASK                                 0xFF
13773:         
13774:         // Register: CCPR1H
13775:         extern volatile unsigned char           CCPR1H              @ 0xFBF;
13776:         #ifndef _LIB_BUILD
13777:         asm("CCPR1H equ 0FBFh");
13778:         #endif
13779:         // bitfield definitions
13780:         typedef union {
13781:             struct {
13782:                 unsigned CCPR1H                 :8;
13783:             };
13784:         } CCPR1Hbits_t;
13785:         extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBF;
13786:         // bitfield macros
13787:         #define _CCPR1H_CCPR1H_POSN                                 0x0
13788:         #define _CCPR1H_CCPR1H_POSITION                             0x0
13789:         #define _CCPR1H_CCPR1H_SIZE                                 0x8
13790:         #define _CCPR1H_CCPR1H_LENGTH                               0x8
13791:         #define _CCPR1H_CCPR1H_MASK                                 0xFF
13792:         
13793:         // Register: ADCON2
13794:         extern volatile unsigned char           ADCON2              @ 0xFC0;
13795:         #ifndef _LIB_BUILD
13796:         asm("ADCON2 equ 0FC0h");
13797:         #endif
13798:         // bitfield definitions
13799:         typedef union {
13800:             struct {
13801:                 unsigned ADCS                   :3;
13802:                 unsigned ACQT                   :3;
13803:                 unsigned                        :1;
13804:                 unsigned ADFM                   :1;
13805:             };
13806:             struct {
13807:                 unsigned ADCS0                  :1;
13808:                 unsigned ADCS1                  :1;
13809:                 unsigned ADCS2                  :1;
13810:                 unsigned ACQT0                  :1;
13811:                 unsigned ACQT1                  :1;
13812:                 unsigned ACQT2                  :1;
13813:             };
13814:         } ADCON2bits_t;
13815:         extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
13816:         // bitfield macros
13817:         #define _ADCON2_ADCS_POSN                                   0x0
13818:         #define _ADCON2_ADCS_POSITION                               0x0
13819:         #define _ADCON2_ADCS_SIZE                                   0x3
13820:         #define _ADCON2_ADCS_LENGTH                                 0x3
13821:         #define _ADCON2_ADCS_MASK                                   0x7
13822:         #define _ADCON2_ACQT_POSN                                   0x3
13823:         #define _ADCON2_ACQT_POSITION                               0x3
13824:         #define _ADCON2_ACQT_SIZE                                   0x3
13825:         #define _ADCON2_ACQT_LENGTH                                 0x3
13826:         #define _ADCON2_ACQT_MASK                                   0x38
13827:         #define _ADCON2_ADFM_POSN                                   0x7
13828:         #define _ADCON2_ADFM_POSITION                               0x7
13829:         #define _ADCON2_ADFM_SIZE                                   0x1
13830:         #define _ADCON2_ADFM_LENGTH                                 0x1
13831:         #define _ADCON2_ADFM_MASK                                   0x80
13832:         #define _ADCON2_ADCS0_POSN                                  0x0
13833:         #define _ADCON2_ADCS0_POSITION                              0x0
13834:         #define _ADCON2_ADCS0_SIZE                                  0x1
13835:         #define _ADCON2_ADCS0_LENGTH                                0x1
13836:         #define _ADCON2_ADCS0_MASK                                  0x1
13837:         #define _ADCON2_ADCS1_POSN                                  0x1
13838:         #define _ADCON2_ADCS1_POSITION                              0x1
13839:         #define _ADCON2_ADCS1_SIZE                                  0x1
13840:         #define _ADCON2_ADCS1_LENGTH                                0x1
13841:         #define _ADCON2_ADCS1_MASK                                  0x2
13842:         #define _ADCON2_ADCS2_POSN                                  0x2
13843:         #define _ADCON2_ADCS2_POSITION                              0x2
13844:         #define _ADCON2_ADCS2_SIZE                                  0x1
13845:         #define _ADCON2_ADCS2_LENGTH                                0x1
13846:         #define _ADCON2_ADCS2_MASK                                  0x4
13847:         #define _ADCON2_ACQT0_POSN                                  0x3
13848:         #define _ADCON2_ACQT0_POSITION                              0x3
13849:         #define _ADCON2_ACQT0_SIZE                                  0x1
13850:         #define _ADCON2_ACQT0_LENGTH                                0x1
13851:         #define _ADCON2_ACQT0_MASK                                  0x8
13852:         #define _ADCON2_ACQT1_POSN                                  0x4
13853:         #define _ADCON2_ACQT1_POSITION                              0x4
13854:         #define _ADCON2_ACQT1_SIZE                                  0x1
13855:         #define _ADCON2_ACQT1_LENGTH                                0x1
13856:         #define _ADCON2_ACQT1_MASK                                  0x10
13857:         #define _ADCON2_ACQT2_POSN                                  0x5
13858:         #define _ADCON2_ACQT2_POSITION                              0x5
13859:         #define _ADCON2_ACQT2_SIZE                                  0x1
13860:         #define _ADCON2_ACQT2_LENGTH                                0x1
13861:         #define _ADCON2_ACQT2_MASK                                  0x20
13862:         
13863:         // Register: ADCON1
13864:         extern volatile unsigned char           ADCON1              @ 0xFC1;
13865:         #ifndef _LIB_BUILD
13866:         asm("ADCON1 equ 0FC1h");
13867:         #endif
13868:         // bitfield definitions
13869:         typedef union {
13870:             struct {
13871:                 unsigned NVCFG                  :2;
13872:                 unsigned PVCFG                  :2;
13873:                 unsigned                        :3;
13874:                 unsigned TRIGSEL                :1;
13875:             };
13876:             struct {
13877:                 unsigned NVCFG0                 :1;
13878:                 unsigned NVCFG1                 :1;
13879:                 unsigned PVCFG0                 :1;
13880:                 unsigned PVCFG1                 :1;
13881:             };
13882:             struct {
13883:                 unsigned                        :3;
13884:                 unsigned CHSN3                  :1;
13885:             };
13886:         } ADCON1bits_t;
13887:         extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
13888:         // bitfield macros
13889:         #define _ADCON1_NVCFG_POSN                                  0x0
13890:         #define _ADCON1_NVCFG_POSITION                              0x0
13891:         #define _ADCON1_NVCFG_SIZE                                  0x2
13892:         #define _ADCON1_NVCFG_LENGTH                                0x2
13893:         #define _ADCON1_NVCFG_MASK                                  0x3
13894:         #define _ADCON1_PVCFG_POSN                                  0x2
13895:         #define _ADCON1_PVCFG_POSITION                              0x2
13896:         #define _ADCON1_PVCFG_SIZE                                  0x2
13897:         #define _ADCON1_PVCFG_LENGTH                                0x2
13898:         #define _ADCON1_PVCFG_MASK                                  0xC
13899:         #define _ADCON1_TRIGSEL_POSN                                0x7
13900:         #define _ADCON1_TRIGSEL_POSITION                            0x7
13901:         #define _ADCON1_TRIGSEL_SIZE                                0x1
13902:         #define _ADCON1_TRIGSEL_LENGTH                              0x1
13903:         #define _ADCON1_TRIGSEL_MASK                                0x80
13904:         #define _ADCON1_NVCFG0_POSN                                 0x0
13905:         #define _ADCON1_NVCFG0_POSITION                             0x0
13906:         #define _ADCON1_NVCFG0_SIZE                                 0x1
13907:         #define _ADCON1_NVCFG0_LENGTH                               0x1
13908:         #define _ADCON1_NVCFG0_MASK                                 0x1
13909:         #define _ADCON1_NVCFG1_POSN                                 0x1
13910:         #define _ADCON1_NVCFG1_POSITION                             0x1
13911:         #define _ADCON1_NVCFG1_SIZE                                 0x1
13912:         #define _ADCON1_NVCFG1_LENGTH                               0x1
13913:         #define _ADCON1_NVCFG1_MASK                                 0x2
13914:         #define _ADCON1_PVCFG0_POSN                                 0x2
13915:         #define _ADCON1_PVCFG0_POSITION                             0x2
13916:         #define _ADCON1_PVCFG0_SIZE                                 0x1
13917:         #define _ADCON1_PVCFG0_LENGTH                               0x1
13918:         #define _ADCON1_PVCFG0_MASK                                 0x4
13919:         #define _ADCON1_PVCFG1_POSN                                 0x3
13920:         #define _ADCON1_PVCFG1_POSITION                             0x3
13921:         #define _ADCON1_PVCFG1_SIZE                                 0x1
13922:         #define _ADCON1_PVCFG1_LENGTH                               0x1
13923:         #define _ADCON1_PVCFG1_MASK                                 0x8
13924:         #define _ADCON1_CHSN3_POSN                                  0x3
13925:         #define _ADCON1_CHSN3_POSITION                              0x3
13926:         #define _ADCON1_CHSN3_SIZE                                  0x1
13927:         #define _ADCON1_CHSN3_LENGTH                                0x1
13928:         #define _ADCON1_CHSN3_MASK                                  0x8
13929:         
13930:         // Register: ADCON0
13931:         extern volatile unsigned char           ADCON0              @ 0xFC2;
13932:         #ifndef _LIB_BUILD
13933:         asm("ADCON0 equ 0FC2h");
13934:         #endif
13935:         // bitfield definitions
13936:         typedef union {
13937:             struct {
13938:                 unsigned                        :1;
13939:                 unsigned GO_NOT_DONE            :1;
13940:             };
13941:             struct {
13942:                 unsigned ADON                   :1;
13943:                 unsigned GO_nDONE               :1;
13944:                 unsigned CHS                    :5;
13945:             };
13946:             struct {
13947:                 unsigned                        :1;
13948:                 unsigned GO                     :1;
13949:                 unsigned CHS0                   :1;
13950:                 unsigned CHS1                   :1;
13951:                 unsigned CHS2                   :1;
13952:                 unsigned CHS3                   :1;
13953:                 unsigned CHS4                   :1;
13954:             };
13955:             struct {
13956:                 unsigned                        :1;
13957:                 unsigned DONE                   :1;
13958:             };
13959:             struct {
13960:                 unsigned                        :1;
13961:                 unsigned NOT_DONE               :1;
13962:             };
13963:             struct {
13964:                 unsigned                        :1;
13965:                 unsigned nDONE                  :1;
13966:             };
13967:             struct {
13968:                 unsigned                        :1;
13969:                 unsigned GO_DONE                :1;
13970:             };
13971:             struct {
13972:                 unsigned                        :1;
13973:                 unsigned GODONE                 :1;
13974:             };
13975:         } ADCON0bits_t;
13976:         extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
13977:         // bitfield macros
13978:         #define _ADCON0_GO_NOT_DONE_POSN                            0x1
13979:         #define _ADCON0_GO_NOT_DONE_POSITION                        0x1
13980:         #define _ADCON0_GO_NOT_DONE_SIZE                            0x1
13981:         #define _ADCON0_GO_NOT_DONE_LENGTH                          0x1
13982:         #define _ADCON0_GO_NOT_DONE_MASK                            0x2
13983:         #define _ADCON0_ADON_POSN                                   0x0
13984:         #define _ADCON0_ADON_POSITION                               0x0
13985:         #define _ADCON0_ADON_SIZE                                   0x1
13986:         #define _ADCON0_ADON_LENGTH                                 0x1
13987:         #define _ADCON0_ADON_MASK                                   0x1
13988:         #define _ADCON0_GO_nDONE_POSN                               0x1
13989:         #define _ADCON0_GO_nDONE_POSITION                           0x1
13990:         #define _ADCON0_GO_nDONE_SIZE                               0x1
13991:         #define _ADCON0_GO_nDONE_LENGTH                             0x1
13992:         #define _ADCON0_GO_nDONE_MASK                               0x2
13993:         #define _ADCON0_CHS_POSN                                    0x2
13994:         #define _ADCON0_CHS_POSITION                                0x2
13995:         #define _ADCON0_CHS_SIZE                                    0x5
13996:         #define _ADCON0_CHS_LENGTH                                  0x5
13997:         #define _ADCON0_CHS_MASK                                    0x7C
13998:         #define _ADCON0_GO_POSN                                     0x1
13999:         #define _ADCON0_GO_POSITION                                 0x1
14000:         #define _ADCON0_GO_SIZE                                     0x1
14001:         #define _ADCON0_GO_LENGTH                                   0x1
14002:         #define _ADCON0_GO_MASK                                     0x2
14003:         #define _ADCON0_CHS0_POSN                                   0x2
14004:         #define _ADCON0_CHS0_POSITION                               0x2
14005:         #define _ADCON0_CHS0_SIZE                                   0x1
14006:         #define _ADCON0_CHS0_LENGTH                                 0x1
14007:         #define _ADCON0_CHS0_MASK                                   0x4
14008:         #define _ADCON0_CHS1_POSN                                   0x3
14009:         #define _ADCON0_CHS1_POSITION                               0x3
14010:         #define _ADCON0_CHS1_SIZE                                   0x1
14011:         #define _ADCON0_CHS1_LENGTH                                 0x1
14012:         #define _ADCON0_CHS1_MASK                                   0x8
14013:         #define _ADCON0_CHS2_POSN                                   0x4
14014:         #define _ADCON0_CHS2_POSITION                               0x4
14015:         #define _ADCON0_CHS2_SIZE                                   0x1
14016:         #define _ADCON0_CHS2_LENGTH                                 0x1
14017:         #define _ADCON0_CHS2_MASK                                   0x10
14018:         #define _ADCON0_CHS3_POSN                                   0x5
14019:         #define _ADCON0_CHS3_POSITION                               0x5
14020:         #define _ADCON0_CHS3_SIZE                                   0x1
14021:         #define _ADCON0_CHS3_LENGTH                                 0x1
14022:         #define _ADCON0_CHS3_MASK                                   0x20
14023:         #define _ADCON0_CHS4_POSN                                   0x6
14024:         #define _ADCON0_CHS4_POSITION                               0x6
14025:         #define _ADCON0_CHS4_SIZE                                   0x1
14026:         #define _ADCON0_CHS4_LENGTH                                 0x1
14027:         #define _ADCON0_CHS4_MASK                                   0x40
14028:         #define _ADCON0_DONE_POSN                                   0x1
14029:         #define _ADCON0_DONE_POSITION                               0x1
14030:         #define _ADCON0_DONE_SIZE                                   0x1
14031:         #define _ADCON0_DONE_LENGTH                                 0x1
14032:         #define _ADCON0_DONE_MASK                                   0x2
14033:         #define _ADCON0_NOT_DONE_POSN                               0x1
14034:         #define _ADCON0_NOT_DONE_POSITION                           0x1
14035:         #define _ADCON0_NOT_DONE_SIZE                               0x1
14036:         #define _ADCON0_NOT_DONE_LENGTH                             0x1
14037:         #define _ADCON0_NOT_DONE_MASK                               0x2
14038:         #define _ADCON0_nDONE_POSN                                  0x1
14039:         #define _ADCON0_nDONE_POSITION                              0x1
14040:         #define _ADCON0_nDONE_SIZE                                  0x1
14041:         #define _ADCON0_nDONE_LENGTH                                0x1
14042:         #define _ADCON0_nDONE_MASK                                  0x2
14043:         #define _ADCON0_GO_DONE_POSN                                0x1
14044:         #define _ADCON0_GO_DONE_POSITION                            0x1
14045:         #define _ADCON0_GO_DONE_SIZE                                0x1
14046:         #define _ADCON0_GO_DONE_LENGTH                              0x1
14047:         #define _ADCON0_GO_DONE_MASK                                0x2
14048:         #define _ADCON0_GODONE_POSN                                 0x1
14049:         #define _ADCON0_GODONE_POSITION                             0x1
14050:         #define _ADCON0_GODONE_SIZE                                 0x1
14051:         #define _ADCON0_GODONE_LENGTH                               0x1
14052:         #define _ADCON0_GODONE_MASK                                 0x2
14053:         
14054:         // Register: ADRES
14055:         extern volatile unsigned short          ADRES               @ 0xFC3;
14056:         #ifndef _LIB_BUILD
14057:         asm("ADRES equ 0FC3h");
14058:         #endif
14059:         
14060:         // Register: ADRESL
14061:         extern volatile unsigned char           ADRESL              @ 0xFC3;
14062:         #ifndef _LIB_BUILD
14063:         asm("ADRESL equ 0FC3h");
14064:         #endif
14065:         // bitfield definitions
14066:         typedef union {
14067:             struct {
14068:                 unsigned ADRESL                 :8;
14069:             };
14070:         } ADRESLbits_t;
14071:         extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
14072:         // bitfield macros
14073:         #define _ADRESL_ADRESL_POSN                                 0x0
14074:         #define _ADRESL_ADRESL_POSITION                             0x0
14075:         #define _ADRESL_ADRESL_SIZE                                 0x8
14076:         #define _ADRESL_ADRESL_LENGTH                               0x8
14077:         #define _ADRESL_ADRESL_MASK                                 0xFF
14078:         
14079:         // Register: ADRESH
14080:         extern volatile unsigned char           ADRESH              @ 0xFC4;
14081:         #ifndef _LIB_BUILD
14082:         asm("ADRESH equ 0FC4h");
14083:         #endif
14084:         // bitfield definitions
14085:         typedef union {
14086:             struct {
14087:                 unsigned ADRESH                 :8;
14088:             };
14089:         } ADRESHbits_t;
14090:         extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
14091:         // bitfield macros
14092:         #define _ADRESH_ADRESH_POSN                                 0x0
14093:         #define _ADRESH_ADRESH_POSITION                             0x0
14094:         #define _ADRESH_ADRESH_SIZE                                 0x8
14095:         #define _ADRESH_ADRESH_LENGTH                               0x8
14096:         #define _ADRESH_ADRESH_MASK                                 0xFF
14097:         
14098:         // Register: SSP1CON2
14099:         extern volatile unsigned char           SSP1CON2            @ 0xFC5;
14100:         #ifndef _LIB_BUILD
14101:         asm("SSP1CON2 equ 0FC5h");
14102:         #endif
14103:         // aliases
14104:         extern volatile unsigned char           SSPCON2             @ 0xFC5;
14105:         #ifndef _LIB_BUILD
14106:         asm("SSPCON2 equ 0FC5h");
14107:         #endif
14108:         // bitfield definitions
14109:         typedef union {
14110:             struct {
14111:                 unsigned SEN                    :1;
14112:                 unsigned RSEN                   :1;
14113:                 unsigned PEN                    :1;
14114:                 unsigned RCEN                   :1;
14115:                 unsigned ACKEN                  :1;
14116:                 unsigned ACKDT                  :1;
14117:                 unsigned ACKSTAT                :1;
14118:                 unsigned GCEN                   :1;
14119:             };
14120:             struct {
14121:                 unsigned                        :5;
14122:                 unsigned ACKDT1                 :1;
14123:             };
14124:             struct {
14125:                 unsigned                        :4;
14126:                 unsigned ACKEN1                 :1;
14127:             };
14128:             struct {
14129:                 unsigned                        :6;
14130:                 unsigned ACKSTAT1               :1;
14131:             };
14132:             struct {
14133:                 unsigned                        :1;
14134:                 unsigned ADMSK1                 :1;
14135:             };
14136:             struct {
14137:                 unsigned                        :1;
14138:                 unsigned ADMSK11                :1;
14139:             };
14140:             struct {
14141:                 unsigned                        :2;
14142:                 unsigned ADMSK2                 :1;
14143:             };
14144:             struct {
14145:                 unsigned                        :2;
14146:                 unsigned ADMSK21                :1;
14147:             };
14148:             struct {
14149:                 unsigned                        :3;
14150:                 unsigned ADMSK3                 :1;
14151:             };
14152:             struct {
14153:                 unsigned                        :3;
14154:                 unsigned ADMSK31                :1;
14155:             };
14156:             struct {
14157:                 unsigned                        :4;
14158:                 unsigned ADMSK4                 :1;
14159:             };
14160:             struct {
14161:                 unsigned                        :4;
14162:                 unsigned ADMSK41                :1;
14163:             };
14164:             struct {
14165:                 unsigned                        :5;
14166:                 unsigned ADMSK5                 :1;
14167:             };
14168:             struct {
14169:                 unsigned                        :5;
14170:                 unsigned ADMSK51                :1;
14171:             };
14172:             struct {
14173:                 unsigned                        :7;
14174:                 unsigned GCEN1                  :1;
14175:             };
14176:             struct {
14177:                 unsigned                        :2;
14178:                 unsigned PEN1                   :1;
14179:             };
14180:             struct {
14181:                 unsigned                        :3;
14182:                 unsigned RCEN1                  :1;
14183:             };
14184:             struct {
14185:                 unsigned                        :1;
14186:                 unsigned RSEN1                  :1;
14187:             };
14188:             struct {
14189:                 unsigned SEN1                   :1;
14190:             };
14191:         } SSP1CON2bits_t;
14192:         extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
14193:         // bitfield macros
14194:         #define _SSP1CON2_SEN_POSN                                  0x0
14195:         #define _SSP1CON2_SEN_POSITION                              0x0
14196:         #define _SSP1CON2_SEN_SIZE                                  0x1
14197:         #define _SSP1CON2_SEN_LENGTH                                0x1
14198:         #define _SSP1CON2_SEN_MASK                                  0x1
14199:         #define _SSP1CON2_RSEN_POSN                                 0x1
14200:         #define _SSP1CON2_RSEN_POSITION                             0x1
14201:         #define _SSP1CON2_RSEN_SIZE                                 0x1
14202:         #define _SSP1CON2_RSEN_LENGTH                               0x1
14203:         #define _SSP1CON2_RSEN_MASK                                 0x2
14204:         #define _SSP1CON2_PEN_POSN                                  0x2
14205:         #define _SSP1CON2_PEN_POSITION                              0x2
14206:         #define _SSP1CON2_PEN_SIZE                                  0x1
14207:         #define _SSP1CON2_PEN_LENGTH                                0x1
14208:         #define _SSP1CON2_PEN_MASK                                  0x4
14209:         #define _SSP1CON2_RCEN_POSN                                 0x3
14210:         #define _SSP1CON2_RCEN_POSITION                             0x3
14211:         #define _SSP1CON2_RCEN_SIZE                                 0x1
14212:         #define _SSP1CON2_RCEN_LENGTH                               0x1
14213:         #define _SSP1CON2_RCEN_MASK                                 0x8
14214:         #define _SSP1CON2_ACKEN_POSN                                0x4
14215:         #define _SSP1CON2_ACKEN_POSITION                            0x4
14216:         #define _SSP1CON2_ACKEN_SIZE                                0x1
14217:         #define _SSP1CON2_ACKEN_LENGTH                              0x1
14218:         #define _SSP1CON2_ACKEN_MASK                                0x10
14219:         #define _SSP1CON2_ACKDT_POSN                                0x5
14220:         #define _SSP1CON2_ACKDT_POSITION                            0x5
14221:         #define _SSP1CON2_ACKDT_SIZE                                0x1
14222:         #define _SSP1CON2_ACKDT_LENGTH                              0x1
14223:         #define _SSP1CON2_ACKDT_MASK                                0x20
14224:         #define _SSP1CON2_ACKSTAT_POSN                              0x6
14225:         #define _SSP1CON2_ACKSTAT_POSITION                          0x6
14226:         #define _SSP1CON2_ACKSTAT_SIZE                              0x1
14227:         #define _SSP1CON2_ACKSTAT_LENGTH                            0x1
14228:         #define _SSP1CON2_ACKSTAT_MASK                              0x40
14229:         #define _SSP1CON2_GCEN_POSN                                 0x7
14230:         #define _SSP1CON2_GCEN_POSITION                             0x7
14231:         #define _SSP1CON2_GCEN_SIZE                                 0x1
14232:         #define _SSP1CON2_GCEN_LENGTH                               0x1
14233:         #define _SSP1CON2_GCEN_MASK                                 0x80
14234:         #define _SSP1CON2_ACKDT1_POSN                               0x5
14235:         #define _SSP1CON2_ACKDT1_POSITION                           0x5
14236:         #define _SSP1CON2_ACKDT1_SIZE                               0x1
14237:         #define _SSP1CON2_ACKDT1_LENGTH                             0x1
14238:         #define _SSP1CON2_ACKDT1_MASK                               0x20
14239:         #define _SSP1CON2_ACKEN1_POSN                               0x4
14240:         #define _SSP1CON2_ACKEN1_POSITION                           0x4
14241:         #define _SSP1CON2_ACKEN1_SIZE                               0x1
14242:         #define _SSP1CON2_ACKEN1_LENGTH                             0x1
14243:         #define _SSP1CON2_ACKEN1_MASK                               0x10
14244:         #define _SSP1CON2_ACKSTAT1_POSN                             0x6
14245:         #define _SSP1CON2_ACKSTAT1_POSITION                         0x6
14246:         #define _SSP1CON2_ACKSTAT1_SIZE                             0x1
14247:         #define _SSP1CON2_ACKSTAT1_LENGTH                           0x1
14248:         #define _SSP1CON2_ACKSTAT1_MASK                             0x40
14249:         #define _SSP1CON2_ADMSK1_POSN                               0x1
14250:         #define _SSP1CON2_ADMSK1_POSITION                           0x1
14251:         #define _SSP1CON2_ADMSK1_SIZE                               0x1
14252:         #define _SSP1CON2_ADMSK1_LENGTH                             0x1
14253:         #define _SSP1CON2_ADMSK1_MASK                               0x2
14254:         #define _SSP1CON2_ADMSK11_POSN                              0x1
14255:         #define _SSP1CON2_ADMSK11_POSITION                          0x1
14256:         #define _SSP1CON2_ADMSK11_SIZE                              0x1
14257:         #define _SSP1CON2_ADMSK11_LENGTH                            0x1
14258:         #define _SSP1CON2_ADMSK11_MASK                              0x2
14259:         #define _SSP1CON2_ADMSK2_POSN                               0x2
14260:         #define _SSP1CON2_ADMSK2_POSITION                           0x2
14261:         #define _SSP1CON2_ADMSK2_SIZE                               0x1
14262:         #define _SSP1CON2_ADMSK2_LENGTH                             0x1
14263:         #define _SSP1CON2_ADMSK2_MASK                               0x4
14264:         #define _SSP1CON2_ADMSK21_POSN                              0x2
14265:         #define _SSP1CON2_ADMSK21_POSITION                          0x2
14266:         #define _SSP1CON2_ADMSK21_SIZE                              0x1
14267:         #define _SSP1CON2_ADMSK21_LENGTH                            0x1
14268:         #define _SSP1CON2_ADMSK21_MASK                              0x4
14269:         #define _SSP1CON2_ADMSK3_POSN                               0x3
14270:         #define _SSP1CON2_ADMSK3_POSITION                           0x3
14271:         #define _SSP1CON2_ADMSK3_SIZE                               0x1
14272:         #define _SSP1CON2_ADMSK3_LENGTH                             0x1
14273:         #define _SSP1CON2_ADMSK3_MASK                               0x8
14274:         #define _SSP1CON2_ADMSK31_POSN                              0x3
14275:         #define _SSP1CON2_ADMSK31_POSITION                          0x3
14276:         #define _SSP1CON2_ADMSK31_SIZE                              0x1
14277:         #define _SSP1CON2_ADMSK31_LENGTH                            0x1
14278:         #define _SSP1CON2_ADMSK31_MASK                              0x8
14279:         #define _SSP1CON2_ADMSK4_POSN                               0x4
14280:         #define _SSP1CON2_ADMSK4_POSITION                           0x4
14281:         #define _SSP1CON2_ADMSK4_SIZE                               0x1
14282:         #define _SSP1CON2_ADMSK4_LENGTH                             0x1
14283:         #define _SSP1CON2_ADMSK4_MASK                               0x10
14284:         #define _SSP1CON2_ADMSK41_POSN                              0x4
14285:         #define _SSP1CON2_ADMSK41_POSITION                          0x4
14286:         #define _SSP1CON2_ADMSK41_SIZE                              0x1
14287:         #define _SSP1CON2_ADMSK41_LENGTH                            0x1
14288:         #define _SSP1CON2_ADMSK41_MASK                              0x10
14289:         #define _SSP1CON2_ADMSK5_POSN                               0x5
14290:         #define _SSP1CON2_ADMSK5_POSITION                           0x5
14291:         #define _SSP1CON2_ADMSK5_SIZE                               0x1
14292:         #define _SSP1CON2_ADMSK5_LENGTH                             0x1
14293:         #define _SSP1CON2_ADMSK5_MASK                               0x20
14294:         #define _SSP1CON2_ADMSK51_POSN                              0x5
14295:         #define _SSP1CON2_ADMSK51_POSITION                          0x5
14296:         #define _SSP1CON2_ADMSK51_SIZE                              0x1
14297:         #define _SSP1CON2_ADMSK51_LENGTH                            0x1
14298:         #define _SSP1CON2_ADMSK51_MASK                              0x20
14299:         #define _SSP1CON2_GCEN1_POSN                                0x7
14300:         #define _SSP1CON2_GCEN1_POSITION                            0x7
14301:         #define _SSP1CON2_GCEN1_SIZE                                0x1
14302:         #define _SSP1CON2_GCEN1_LENGTH                              0x1
14303:         #define _SSP1CON2_GCEN1_MASK                                0x80
14304:         #define _SSP1CON2_PEN1_POSN                                 0x2
14305:         #define _SSP1CON2_PEN1_POSITION                             0x2
14306:         #define _SSP1CON2_PEN1_SIZE                                 0x1
14307:         #define _SSP1CON2_PEN1_LENGTH                               0x1
14308:         #define _SSP1CON2_PEN1_MASK                                 0x4
14309:         #define _SSP1CON2_RCEN1_POSN                                0x3
14310:         #define _SSP1CON2_RCEN1_POSITION                            0x3
14311:         #define _SSP1CON2_RCEN1_SIZE                                0x1
14312:         #define _SSP1CON2_RCEN1_LENGTH                              0x1
14313:         #define _SSP1CON2_RCEN1_MASK                                0x8
14314:         #define _SSP1CON2_RSEN1_POSN                                0x1
14315:         #define _SSP1CON2_RSEN1_POSITION                            0x1
14316:         #define _SSP1CON2_RSEN1_SIZE                                0x1
14317:         #define _SSP1CON2_RSEN1_LENGTH                              0x1
14318:         #define _SSP1CON2_RSEN1_MASK                                0x2
14319:         #define _SSP1CON2_SEN1_POSN                                 0x0
14320:         #define _SSP1CON2_SEN1_POSITION                             0x0
14321:         #define _SSP1CON2_SEN1_SIZE                                 0x1
14322:         #define _SSP1CON2_SEN1_LENGTH                               0x1
14323:         #define _SSP1CON2_SEN1_MASK                                 0x1
14324:         // alias bitfield definitions
14325:         typedef union {
14326:             struct {
14327:                 unsigned SEN                    :1;
14328:                 unsigned RSEN                   :1;
14329:                 unsigned PEN                    :1;
14330:                 unsigned RCEN                   :1;
14331:                 unsigned ACKEN                  :1;
14332:                 unsigned ACKDT                  :1;
14333:                 unsigned ACKSTAT                :1;
14334:                 unsigned GCEN                   :1;
14335:             };
14336:             struct {
14337:                 unsigned                        :5;
14338:                 unsigned ACKDT1                 :1;
14339:             };
14340:             struct {
14341:                 unsigned                        :4;
14342:                 unsigned ACKEN1                 :1;
14343:             };
14344:             struct {
14345:                 unsigned                        :6;
14346:                 unsigned ACKSTAT1               :1;
14347:             };
14348:             struct {
14349:                 unsigned                        :1;
14350:                 unsigned ADMSK1                 :1;
14351:             };
14352:             struct {
14353:                 unsigned                        :1;
14354:                 unsigned ADMSK11                :1;
14355:             };
14356:             struct {
14357:                 unsigned                        :2;
14358:                 unsigned ADMSK2                 :1;
14359:             };
14360:             struct {
14361:                 unsigned                        :2;
14362:                 unsigned ADMSK21                :1;
14363:             };
14364:             struct {
14365:                 unsigned                        :3;
14366:                 unsigned ADMSK3                 :1;
14367:             };
14368:             struct {
14369:                 unsigned                        :3;
14370:                 unsigned ADMSK31                :1;
14371:             };
14372:             struct {
14373:                 unsigned                        :4;
14374:                 unsigned ADMSK4                 :1;
14375:             };
14376:             struct {
14377:                 unsigned                        :4;
14378:                 unsigned ADMSK41                :1;
14379:             };
14380:             struct {
14381:                 unsigned                        :5;
14382:                 unsigned ADMSK5                 :1;
14383:             };
14384:             struct {
14385:                 unsigned                        :5;
14386:                 unsigned ADMSK51                :1;
14387:             };
14388:             struct {
14389:                 unsigned                        :7;
14390:                 unsigned GCEN1                  :1;
14391:             };
14392:             struct {
14393:                 unsigned                        :2;
14394:                 unsigned PEN1                   :1;
14395:             };
14396:             struct {
14397:                 unsigned                        :3;
14398:                 unsigned RCEN1                  :1;
14399:             };
14400:             struct {
14401:                 unsigned                        :1;
14402:                 unsigned RSEN1                  :1;
14403:             };
14404:             struct {
14405:                 unsigned SEN1                   :1;
14406:             };
14407:         } SSPCON2bits_t;
14408:         extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
14409:         // bitfield macros
14410:         #define _SSPCON2_SEN_POSN                                   0x0
14411:         #define _SSPCON2_SEN_POSITION                               0x0
14412:         #define _SSPCON2_SEN_SIZE                                   0x1
14413:         #define _SSPCON2_SEN_LENGTH                                 0x1
14414:         #define _SSPCON2_SEN_MASK                                   0x1
14415:         #define _SSPCON2_RSEN_POSN                                  0x1
14416:         #define _SSPCON2_RSEN_POSITION                              0x1
14417:         #define _SSPCON2_RSEN_SIZE                                  0x1
14418:         #define _SSPCON2_RSEN_LENGTH                                0x1
14419:         #define _SSPCON2_RSEN_MASK                                  0x2
14420:         #define _SSPCON2_PEN_POSN                                   0x2
14421:         #define _SSPCON2_PEN_POSITION                               0x2
14422:         #define _SSPCON2_PEN_SIZE                                   0x1
14423:         #define _SSPCON2_PEN_LENGTH                                 0x1
14424:         #define _SSPCON2_PEN_MASK                                   0x4
14425:         #define _SSPCON2_RCEN_POSN                                  0x3
14426:         #define _SSPCON2_RCEN_POSITION                              0x3
14427:         #define _SSPCON2_RCEN_SIZE                                  0x1
14428:         #define _SSPCON2_RCEN_LENGTH                                0x1
14429:         #define _SSPCON2_RCEN_MASK                                  0x8
14430:         #define _SSPCON2_ACKEN_POSN                                 0x4
14431:         #define _SSPCON2_ACKEN_POSITION                             0x4
14432:         #define _SSPCON2_ACKEN_SIZE                                 0x1
14433:         #define _SSPCON2_ACKEN_LENGTH                               0x1
14434:         #define _SSPCON2_ACKEN_MASK                                 0x10
14435:         #define _SSPCON2_ACKDT_POSN                                 0x5
14436:         #define _SSPCON2_ACKDT_POSITION                             0x5
14437:         #define _SSPCON2_ACKDT_SIZE                                 0x1
14438:         #define _SSPCON2_ACKDT_LENGTH                               0x1
14439:         #define _SSPCON2_ACKDT_MASK                                 0x20
14440:         #define _SSPCON2_ACKSTAT_POSN                               0x6
14441:         #define _SSPCON2_ACKSTAT_POSITION                           0x6
14442:         #define _SSPCON2_ACKSTAT_SIZE                               0x1
14443:         #define _SSPCON2_ACKSTAT_LENGTH                             0x1
14444:         #define _SSPCON2_ACKSTAT_MASK                               0x40
14445:         #define _SSPCON2_GCEN_POSN                                  0x7
14446:         #define _SSPCON2_GCEN_POSITION                              0x7
14447:         #define _SSPCON2_GCEN_SIZE                                  0x1
14448:         #define _SSPCON2_GCEN_LENGTH                                0x1
14449:         #define _SSPCON2_GCEN_MASK                                  0x80
14450:         #define _SSPCON2_ACKDT1_POSN                                0x5
14451:         #define _SSPCON2_ACKDT1_POSITION                            0x5
14452:         #define _SSPCON2_ACKDT1_SIZE                                0x1
14453:         #define _SSPCON2_ACKDT1_LENGTH                              0x1
14454:         #define _SSPCON2_ACKDT1_MASK                                0x20
14455:         #define _SSPCON2_ACKEN1_POSN                                0x4
14456:         #define _SSPCON2_ACKEN1_POSITION                            0x4
14457:         #define _SSPCON2_ACKEN1_SIZE                                0x1
14458:         #define _SSPCON2_ACKEN1_LENGTH                              0x1
14459:         #define _SSPCON2_ACKEN1_MASK                                0x10
14460:         #define _SSPCON2_ACKSTAT1_POSN                              0x6
14461:         #define _SSPCON2_ACKSTAT1_POSITION                          0x6
14462:         #define _SSPCON2_ACKSTAT1_SIZE                              0x1
14463:         #define _SSPCON2_ACKSTAT1_LENGTH                            0x1
14464:         #define _SSPCON2_ACKSTAT1_MASK                              0x40
14465:         #define _SSPCON2_ADMSK1_POSN                                0x1
14466:         #define _SSPCON2_ADMSK1_POSITION                            0x1
14467:         #define _SSPCON2_ADMSK1_SIZE                                0x1
14468:         #define _SSPCON2_ADMSK1_LENGTH                              0x1
14469:         #define _SSPCON2_ADMSK1_MASK                                0x2
14470:         #define _SSPCON2_ADMSK11_POSN                               0x1
14471:         #define _SSPCON2_ADMSK11_POSITION                           0x1
14472:         #define _SSPCON2_ADMSK11_SIZE                               0x1
14473:         #define _SSPCON2_ADMSK11_LENGTH                             0x1
14474:         #define _SSPCON2_ADMSK11_MASK                               0x2
14475:         #define _SSPCON2_ADMSK2_POSN                                0x2
14476:         #define _SSPCON2_ADMSK2_POSITION                            0x2
14477:         #define _SSPCON2_ADMSK2_SIZE                                0x1
14478:         #define _SSPCON2_ADMSK2_LENGTH                              0x1
14479:         #define _SSPCON2_ADMSK2_MASK                                0x4
14480:         #define _SSPCON2_ADMSK21_POSN                               0x2
14481:         #define _SSPCON2_ADMSK21_POSITION                           0x2
14482:         #define _SSPCON2_ADMSK21_SIZE                               0x1
14483:         #define _SSPCON2_ADMSK21_LENGTH                             0x1
14484:         #define _SSPCON2_ADMSK21_MASK                               0x4
14485:         #define _SSPCON2_ADMSK3_POSN                                0x3
14486:         #define _SSPCON2_ADMSK3_POSITION                            0x3
14487:         #define _SSPCON2_ADMSK3_SIZE                                0x1
14488:         #define _SSPCON2_ADMSK3_LENGTH                              0x1
14489:         #define _SSPCON2_ADMSK3_MASK                                0x8
14490:         #define _SSPCON2_ADMSK31_POSN                               0x3
14491:         #define _SSPCON2_ADMSK31_POSITION                           0x3
14492:         #define _SSPCON2_ADMSK31_SIZE                               0x1
14493:         #define _SSPCON2_ADMSK31_LENGTH                             0x1
14494:         #define _SSPCON2_ADMSK31_MASK                               0x8
14495:         #define _SSPCON2_ADMSK4_POSN                                0x4
14496:         #define _SSPCON2_ADMSK4_POSITION                            0x4
14497:         #define _SSPCON2_ADMSK4_SIZE                                0x1
14498:         #define _SSPCON2_ADMSK4_LENGTH                              0x1
14499:         #define _SSPCON2_ADMSK4_MASK                                0x10
14500:         #define _SSPCON2_ADMSK41_POSN                               0x4
14501:         #define _SSPCON2_ADMSK41_POSITION                           0x4
14502:         #define _SSPCON2_ADMSK41_SIZE                               0x1
14503:         #define _SSPCON2_ADMSK41_LENGTH                             0x1
14504:         #define _SSPCON2_ADMSK41_MASK                               0x10
14505:         #define _SSPCON2_ADMSK5_POSN                                0x5
14506:         #define _SSPCON2_ADMSK5_POSITION                            0x5
14507:         #define _SSPCON2_ADMSK5_SIZE                                0x1
14508:         #define _SSPCON2_ADMSK5_LENGTH                              0x1
14509:         #define _SSPCON2_ADMSK5_MASK                                0x20
14510:         #define _SSPCON2_ADMSK51_POSN                               0x5
14511:         #define _SSPCON2_ADMSK51_POSITION                           0x5
14512:         #define _SSPCON2_ADMSK51_SIZE                               0x1
14513:         #define _SSPCON2_ADMSK51_LENGTH                             0x1
14514:         #define _SSPCON2_ADMSK51_MASK                               0x20
14515:         #define _SSPCON2_GCEN1_POSN                                 0x7
14516:         #define _SSPCON2_GCEN1_POSITION                             0x7
14517:         #define _SSPCON2_GCEN1_SIZE                                 0x1
14518:         #define _SSPCON2_GCEN1_LENGTH                               0x1
14519:         #define _SSPCON2_GCEN1_MASK                                 0x80
14520:         #define _SSPCON2_PEN1_POSN                                  0x2
14521:         #define _SSPCON2_PEN1_POSITION                              0x2
14522:         #define _SSPCON2_PEN1_SIZE                                  0x1
14523:         #define _SSPCON2_PEN1_LENGTH                                0x1
14524:         #define _SSPCON2_PEN1_MASK                                  0x4
14525:         #define _SSPCON2_RCEN1_POSN                                 0x3
14526:         #define _SSPCON2_RCEN1_POSITION                             0x3
14527:         #define _SSPCON2_RCEN1_SIZE                                 0x1
14528:         #define _SSPCON2_RCEN1_LENGTH                               0x1
14529:         #define _SSPCON2_RCEN1_MASK                                 0x8
14530:         #define _SSPCON2_RSEN1_POSN                                 0x1
14531:         #define _SSPCON2_RSEN1_POSITION                             0x1
14532:         #define _SSPCON2_RSEN1_SIZE                                 0x1
14533:         #define _SSPCON2_RSEN1_LENGTH                               0x1
14534:         #define _SSPCON2_RSEN1_MASK                                 0x2
14535:         #define _SSPCON2_SEN1_POSN                                  0x0
14536:         #define _SSPCON2_SEN1_POSITION                              0x0
14537:         #define _SSPCON2_SEN1_SIZE                                  0x1
14538:         #define _SSPCON2_SEN1_LENGTH                                0x1
14539:         #define _SSPCON2_SEN1_MASK                                  0x1
14540:         
14541:         // Register: SSP1CON1
14542:         extern volatile unsigned char           SSP1CON1            @ 0xFC6;
14543:         #ifndef _LIB_BUILD
14544:         asm("SSP1CON1 equ 0FC6h");
14545:         #endif
14546:         // aliases
14547:         extern volatile unsigned char           SSPCON1             @ 0xFC6;
14548:         #ifndef _LIB_BUILD
14549:         asm("SSPCON1 equ 0FC6h");
14550:         #endif
14551:         // bitfield definitions
14552:         typedef union {
14553:             struct {
14554:                 unsigned SSPM                   :4;
14555:                 unsigned CKP                    :1;
14556:                 unsigned SSPEN                  :1;
14557:                 unsigned SSPOV                  :1;
14558:                 unsigned WCOL                   :1;
14559:             };
14560:             struct {
14561:                 unsigned SSPM0                  :1;
14562:                 unsigned SSPM1                  :1;
14563:                 unsigned SSPM2                  :1;
14564:                 unsigned SSPM3                  :1;
14565:             };
14566:             struct {
14567:                 unsigned                        :4;
14568:                 unsigned CKP1                   :1;
14569:             };
14570:             struct {
14571:                 unsigned                        :5;
14572:                 unsigned SSPEN1                 :1;
14573:             };
14574:             struct {
14575:                 unsigned SSPM01                 :1;
14576:             };
14577:             struct {
14578:                 unsigned                        :1;
14579:                 unsigned SSPM11                 :1;
14580:             };
14581:             struct {
14582:                 unsigned                        :2;
14583:                 unsigned SSPM21                 :1;
14584:             };
14585:             struct {
14586:                 unsigned                        :3;
14587:                 unsigned SSPM31                 :1;
14588:             };
14589:             struct {
14590:                 unsigned                        :6;
14591:                 unsigned SSPOV1                 :1;
14592:             };
14593:             struct {
14594:                 unsigned                        :7;
14595:                 unsigned WCOL1                  :1;
14596:             };
14597:         } SSP1CON1bits_t;
14598:         extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
14599:         // bitfield macros
14600:         #define _SSP1CON1_SSPM_POSN                                 0x0
14601:         #define _SSP1CON1_SSPM_POSITION                             0x0
14602:         #define _SSP1CON1_SSPM_SIZE                                 0x4
14603:         #define _SSP1CON1_SSPM_LENGTH                               0x4
14604:         #define _SSP1CON1_SSPM_MASK                                 0xF
14605:         #define _SSP1CON1_CKP_POSN                                  0x4
14606:         #define _SSP1CON1_CKP_POSITION                              0x4
14607:         #define _SSP1CON1_CKP_SIZE                                  0x1
14608:         #define _SSP1CON1_CKP_LENGTH                                0x1
14609:         #define _SSP1CON1_CKP_MASK                                  0x10
14610:         #define _SSP1CON1_SSPEN_POSN                                0x5
14611:         #define _SSP1CON1_SSPEN_POSITION                            0x5
14612:         #define _SSP1CON1_SSPEN_SIZE                                0x1
14613:         #define _SSP1CON1_SSPEN_LENGTH                              0x1
14614:         #define _SSP1CON1_SSPEN_MASK                                0x20
14615:         #define _SSP1CON1_SSPOV_POSN                                0x6
14616:         #define _SSP1CON1_SSPOV_POSITION                            0x6
14617:         #define _SSP1CON1_SSPOV_SIZE                                0x1
14618:         #define _SSP1CON1_SSPOV_LENGTH                              0x1
14619:         #define _SSP1CON1_SSPOV_MASK                                0x40
14620:         #define _SSP1CON1_WCOL_POSN                                 0x7
14621:         #define _SSP1CON1_WCOL_POSITION                             0x7
14622:         #define _SSP1CON1_WCOL_SIZE                                 0x1
14623:         #define _SSP1CON1_WCOL_LENGTH                               0x1
14624:         #define _SSP1CON1_WCOL_MASK                                 0x80
14625:         #define _SSP1CON1_SSPM0_POSN                                0x0
14626:         #define _SSP1CON1_SSPM0_POSITION                            0x0
14627:         #define _SSP1CON1_SSPM0_SIZE                                0x1
14628:         #define _SSP1CON1_SSPM0_LENGTH                              0x1
14629:         #define _SSP1CON1_SSPM0_MASK                                0x1
14630:         #define _SSP1CON1_SSPM1_POSN                                0x1
14631:         #define _SSP1CON1_SSPM1_POSITION                            0x1
14632:         #define _SSP1CON1_SSPM1_SIZE                                0x1
14633:         #define _SSP1CON1_SSPM1_LENGTH                              0x1
14634:         #define _SSP1CON1_SSPM1_MASK                                0x2
14635:         #define _SSP1CON1_SSPM2_POSN                                0x2
14636:         #define _SSP1CON1_SSPM2_POSITION                            0x2
14637:         #define _SSP1CON1_SSPM2_SIZE                                0x1
14638:         #define _SSP1CON1_SSPM2_LENGTH                              0x1
14639:         #define _SSP1CON1_SSPM2_MASK                                0x4
14640:         #define _SSP1CON1_SSPM3_POSN                                0x3
14641:         #define _SSP1CON1_SSPM3_POSITION                            0x3
14642:         #define _SSP1CON1_SSPM3_SIZE                                0x1
14643:         #define _SSP1CON1_SSPM3_LENGTH                              0x1
14644:         #define _SSP1CON1_SSPM3_MASK                                0x8
14645:         #define _SSP1CON1_CKP1_POSN                                 0x4
14646:         #define _SSP1CON1_CKP1_POSITION                             0x4
14647:         #define _SSP1CON1_CKP1_SIZE                                 0x1
14648:         #define _SSP1CON1_CKP1_LENGTH                               0x1
14649:         #define _SSP1CON1_CKP1_MASK                                 0x10
14650:         #define _SSP1CON1_SSPEN1_POSN                               0x5
14651:         #define _SSP1CON1_SSPEN1_POSITION                           0x5
14652:         #define _SSP1CON1_SSPEN1_SIZE                               0x1
14653:         #define _SSP1CON1_SSPEN1_LENGTH                             0x1
14654:         #define _SSP1CON1_SSPEN1_MASK                               0x20
14655:         #define _SSP1CON1_SSPM01_POSN                               0x0
14656:         #define _SSP1CON1_SSPM01_POSITION                           0x0
14657:         #define _SSP1CON1_SSPM01_SIZE                               0x1
14658:         #define _SSP1CON1_SSPM01_LENGTH                             0x1
14659:         #define _SSP1CON1_SSPM01_MASK                               0x1
14660:         #define _SSP1CON1_SSPM11_POSN                               0x1
14661:         #define _SSP1CON1_SSPM11_POSITION                           0x1
14662:         #define _SSP1CON1_SSPM11_SIZE                               0x1
14663:         #define _SSP1CON1_SSPM11_LENGTH                             0x1
14664:         #define _SSP1CON1_SSPM11_MASK                               0x2
14665:         #define _SSP1CON1_SSPM21_POSN                               0x2
14666:         #define _SSP1CON1_SSPM21_POSITION                           0x2
14667:         #define _SSP1CON1_SSPM21_SIZE                               0x1
14668:         #define _SSP1CON1_SSPM21_LENGTH                             0x1
14669:         #define _SSP1CON1_SSPM21_MASK                               0x4
14670:         #define _SSP1CON1_SSPM31_POSN                               0x3
14671:         #define _SSP1CON1_SSPM31_POSITION                           0x3
14672:         #define _SSP1CON1_SSPM31_SIZE                               0x1
14673:         #define _SSP1CON1_SSPM31_LENGTH                             0x1
14674:         #define _SSP1CON1_SSPM31_MASK                               0x8
14675:         #define _SSP1CON1_SSPOV1_POSN                               0x6
14676:         #define _SSP1CON1_SSPOV1_POSITION                           0x6
14677:         #define _SSP1CON1_SSPOV1_SIZE                               0x1
14678:         #define _SSP1CON1_SSPOV1_LENGTH                             0x1
14679:         #define _SSP1CON1_SSPOV1_MASK                               0x40
14680:         #define _SSP1CON1_WCOL1_POSN                                0x7
14681:         #define _SSP1CON1_WCOL1_POSITION                            0x7
14682:         #define _SSP1CON1_WCOL1_SIZE                                0x1
14683:         #define _SSP1CON1_WCOL1_LENGTH                              0x1
14684:         #define _SSP1CON1_WCOL1_MASK                                0x80
14685:         // alias bitfield definitions
14686:         typedef union {
14687:             struct {
14688:                 unsigned SSPM                   :4;
14689:                 unsigned CKP                    :1;
14690:                 unsigned SSPEN                  :1;
14691:                 unsigned SSPOV                  :1;
14692:                 unsigned WCOL                   :1;
14693:             };
14694:             struct {
14695:                 unsigned SSPM0                  :1;
14696:                 unsigned SSPM1                  :1;
14697:                 unsigned SSPM2                  :1;
14698:                 unsigned SSPM3                  :1;
14699:             };
14700:             struct {
14701:                 unsigned                        :4;
14702:                 unsigned CKP1                   :1;
14703:             };
14704:             struct {
14705:                 unsigned                        :5;
14706:                 unsigned SSPEN1                 :1;
14707:             };
14708:             struct {
14709:                 unsigned SSPM01                 :1;
14710:             };
14711:             struct {
14712:                 unsigned                        :1;
14713:                 unsigned SSPM11                 :1;
14714:             };
14715:             struct {
14716:                 unsigned                        :2;
14717:                 unsigned SSPM21                 :1;
14718:             };
14719:             struct {
14720:                 unsigned                        :3;
14721:                 unsigned SSPM31                 :1;
14722:             };
14723:             struct {
14724:                 unsigned                        :6;
14725:                 unsigned SSPOV1                 :1;
14726:             };
14727:             struct {
14728:                 unsigned                        :7;
14729:                 unsigned WCOL1                  :1;
14730:             };
14731:         } SSPCON1bits_t;
14732:         extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
14733:         // bitfield macros
14734:         #define _SSPCON1_SSPM_POSN                                  0x0
14735:         #define _SSPCON1_SSPM_POSITION                              0x0
14736:         #define _SSPCON1_SSPM_SIZE                                  0x4
14737:         #define _SSPCON1_SSPM_LENGTH                                0x4
14738:         #define _SSPCON1_SSPM_MASK                                  0xF
14739:         #define _SSPCON1_CKP_POSN                                   0x4
14740:         #define _SSPCON1_CKP_POSITION                               0x4
14741:         #define _SSPCON1_CKP_SIZE                                   0x1
14742:         #define _SSPCON1_CKP_LENGTH                                 0x1
14743:         #define _SSPCON1_CKP_MASK                                   0x10
14744:         #define _SSPCON1_SSPEN_POSN                                 0x5
14745:         #define _SSPCON1_SSPEN_POSITION                             0x5
14746:         #define _SSPCON1_SSPEN_SIZE                                 0x1
14747:         #define _SSPCON1_SSPEN_LENGTH                               0x1
14748:         #define _SSPCON1_SSPEN_MASK                                 0x20
14749:         #define _SSPCON1_SSPOV_POSN                                 0x6
14750:         #define _SSPCON1_SSPOV_POSITION                             0x6
14751:         #define _SSPCON1_SSPOV_SIZE                                 0x1
14752:         #define _SSPCON1_SSPOV_LENGTH                               0x1
14753:         #define _SSPCON1_SSPOV_MASK                                 0x40
14754:         #define _SSPCON1_WCOL_POSN                                  0x7
14755:         #define _SSPCON1_WCOL_POSITION                              0x7
14756:         #define _SSPCON1_WCOL_SIZE                                  0x1
14757:         #define _SSPCON1_WCOL_LENGTH                                0x1
14758:         #define _SSPCON1_WCOL_MASK                                  0x80
14759:         #define _SSPCON1_SSPM0_POSN                                 0x0
14760:         #define _SSPCON1_SSPM0_POSITION                             0x0
14761:         #define _SSPCON1_SSPM0_SIZE                                 0x1
14762:         #define _SSPCON1_SSPM0_LENGTH                               0x1
14763:         #define _SSPCON1_SSPM0_MASK                                 0x1
14764:         #define _SSPCON1_SSPM1_POSN                                 0x1
14765:         #define _SSPCON1_SSPM1_POSITION                             0x1
14766:         #define _SSPCON1_SSPM1_SIZE                                 0x1
14767:         #define _SSPCON1_SSPM1_LENGTH                               0x1
14768:         #define _SSPCON1_SSPM1_MASK                                 0x2
14769:         #define _SSPCON1_SSPM2_POSN                                 0x2
14770:         #define _SSPCON1_SSPM2_POSITION                             0x2
14771:         #define _SSPCON1_SSPM2_SIZE                                 0x1
14772:         #define _SSPCON1_SSPM2_LENGTH                               0x1
14773:         #define _SSPCON1_SSPM2_MASK                                 0x4
14774:         #define _SSPCON1_SSPM3_POSN                                 0x3
14775:         #define _SSPCON1_SSPM3_POSITION                             0x3
14776:         #define _SSPCON1_SSPM3_SIZE                                 0x1
14777:         #define _SSPCON1_SSPM3_LENGTH                               0x1
14778:         #define _SSPCON1_SSPM3_MASK                                 0x8
14779:         #define _SSPCON1_CKP1_POSN                                  0x4
14780:         #define _SSPCON1_CKP1_POSITION                              0x4
14781:         #define _SSPCON1_CKP1_SIZE                                  0x1
14782:         #define _SSPCON1_CKP1_LENGTH                                0x1
14783:         #define _SSPCON1_CKP1_MASK                                  0x10
14784:         #define _SSPCON1_SSPEN1_POSN                                0x5
14785:         #define _SSPCON1_SSPEN1_POSITION                            0x5
14786:         #define _SSPCON1_SSPEN1_SIZE                                0x1
14787:         #define _SSPCON1_SSPEN1_LENGTH                              0x1
14788:         #define _SSPCON1_SSPEN1_MASK                                0x20
14789:         #define _SSPCON1_SSPM01_POSN                                0x0
14790:         #define _SSPCON1_SSPM01_POSITION                            0x0
14791:         #define _SSPCON1_SSPM01_SIZE                                0x1
14792:         #define _SSPCON1_SSPM01_LENGTH                              0x1
14793:         #define _SSPCON1_SSPM01_MASK                                0x1
14794:         #define _SSPCON1_SSPM11_POSN                                0x1
14795:         #define _SSPCON1_SSPM11_POSITION                            0x1
14796:         #define _SSPCON1_SSPM11_SIZE                                0x1
14797:         #define _SSPCON1_SSPM11_LENGTH                              0x1
14798:         #define _SSPCON1_SSPM11_MASK                                0x2
14799:         #define _SSPCON1_SSPM21_POSN                                0x2
14800:         #define _SSPCON1_SSPM21_POSITION                            0x2
14801:         #define _SSPCON1_SSPM21_SIZE                                0x1
14802:         #define _SSPCON1_SSPM21_LENGTH                              0x1
14803:         #define _SSPCON1_SSPM21_MASK                                0x4
14804:         #define _SSPCON1_SSPM31_POSN                                0x3
14805:         #define _SSPCON1_SSPM31_POSITION                            0x3
14806:         #define _SSPCON1_SSPM31_SIZE                                0x1
14807:         #define _SSPCON1_SSPM31_LENGTH                              0x1
14808:         #define _SSPCON1_SSPM31_MASK                                0x8
14809:         #define _SSPCON1_SSPOV1_POSN                                0x6
14810:         #define _SSPCON1_SSPOV1_POSITION                            0x6
14811:         #define _SSPCON1_SSPOV1_SIZE                                0x1
14812:         #define _SSPCON1_SSPOV1_LENGTH                              0x1
14813:         #define _SSPCON1_SSPOV1_MASK                                0x40
14814:         #define _SSPCON1_WCOL1_POSN                                 0x7
14815:         #define _SSPCON1_WCOL1_POSITION                             0x7
14816:         #define _SSPCON1_WCOL1_SIZE                                 0x1
14817:         #define _SSPCON1_WCOL1_LENGTH                               0x1
14818:         #define _SSPCON1_WCOL1_MASK                                 0x80
14819:         
14820:         // Register: SSP1STAT
14821:         extern volatile unsigned char           SSP1STAT            @ 0xFC7;
14822:         #ifndef _LIB_BUILD
14823:         asm("SSP1STAT equ 0FC7h");
14824:         #endif
14825:         // aliases
14826:         extern volatile unsigned char           SSPSTAT             @ 0xFC7;
14827:         #ifndef _LIB_BUILD
14828:         asm("SSPSTAT equ 0FC7h");
14829:         #endif
14830:         // bitfield definitions
14831:         typedef union {
14832:             struct {
14833:                 unsigned                        :2;
14834:                 unsigned R_NOT_W                :1;
14835:             };
14836:             struct {
14837:                 unsigned                        :5;
14838:                 unsigned D_NOT_A                :1;
14839:             };
14840:             struct {
14841:                 unsigned BF                     :1;
14842:                 unsigned UA                     :1;
14843:                 unsigned R_nW                   :1;
14844:                 unsigned S                      :1;
14845:                 unsigned P                      :1;
14846:                 unsigned D_nA                   :1;
14847:                 unsigned CKE                    :1;
14848:                 unsigned SMP                    :1;
14849:             };
14850:             struct {
14851:                 unsigned                        :2;
14852:                 unsigned R                      :1;
14853:                 unsigned                        :2;
14854:                 unsigned D                      :1;
14855:             };
14856:             struct {
14857:                 unsigned                        :2;
14858:                 unsigned W                      :1;
14859:                 unsigned                        :2;
14860:                 unsigned A                      :1;
14861:             };
14862:             struct {
14863:                 unsigned                        :2;
14864:                 unsigned nW                     :1;
14865:                 unsigned                        :2;
14866:                 unsigned nA                     :1;
14867:             };
14868:             struct {
14869:                 unsigned                        :2;
14870:                 unsigned R_W                    :1;
14871:                 unsigned                        :2;
14872:                 unsigned D_A                    :1;
14873:             };
14874:             struct {
14875:                 unsigned                        :2;
14876:                 unsigned NOT_WRITE              :1;
14877:             };
14878:             struct {
14879:                 unsigned                        :5;
14880:                 unsigned NOT_ADDRESS            :1;
14881:             };
14882:             struct {
14883:                 unsigned                        :2;
14884:                 unsigned nWRITE                 :1;
14885:                 unsigned                        :2;
14886:                 unsigned nADDRESS               :1;
14887:             };
14888:             struct {
14889:                 unsigned BF1                    :1;
14890:             };
14891:             struct {
14892:                 unsigned                        :6;
14893:                 unsigned CKE1                   :1;
14894:             };
14895:             struct {
14896:                 unsigned                        :5;
14897:                 unsigned DA                     :1;
14898:             };
14899:             struct {
14900:                 unsigned                        :5;
14901:                 unsigned DA1                    :1;
14902:             };
14903:             struct {
14904:                 unsigned                        :5;
14905:                 unsigned DATA_ADDRESS           :1;
14906:             };
14907:             struct {
14908:                 unsigned                        :5;
14909:                 unsigned I2C_DAT                :1;
14910:             };
14911:             struct {
14912:                 unsigned                        :2;
14913:                 unsigned I2C_READ               :1;
14914:             };
14915:             struct {
14916:                 unsigned                        :3;
14917:                 unsigned I2C_START              :1;
14918:             };
14919:             struct {
14920:                 unsigned                        :4;
14921:                 unsigned I2C_STOP               :1;
14922:             };
14923:             struct {
14924:                 unsigned                        :2;
14925:                 unsigned READ_WRITE             :1;
14926:             };
14927:             struct {
14928:                 unsigned                        :2;
14929:                 unsigned RW                     :1;
14930:             };
14931:             struct {
14932:                 unsigned                        :2;
14933:                 unsigned RW1                    :1;
14934:             };
14935:             struct {
14936:                 unsigned                        :7;
14937:                 unsigned SMP1                   :1;
14938:             };
14939:             struct {
14940:                 unsigned                        :3;
14941:                 unsigned START                  :1;
14942:             };
14943:             struct {
14944:                 unsigned                        :3;
14945:                 unsigned START1                 :1;
14946:             };
14947:             struct {
14948:                 unsigned                        :4;
14949:                 unsigned STOP                   :1;
14950:             };
14951:             struct {
14952:                 unsigned                        :4;
14953:                 unsigned STOP1                  :1;
14954:             };
14955:             struct {
14956:                 unsigned                        :1;
14957:                 unsigned UA1                    :1;
14958:             };
14959:             struct {
14960:                 unsigned                        :2;
14961:                 unsigned NOT_W                  :1;
14962:             };
14963:             struct {
14964:                 unsigned                        :5;
14965:                 unsigned NOT_A                  :1;
14966:             };
14967:         } SSP1STATbits_t;
14968:         extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
14969:         // bitfield macros
14970:         #define _SSP1STAT_R_NOT_W_POSN                              0x2
14971:         #define _SSP1STAT_R_NOT_W_POSITION                          0x2
14972:         #define _SSP1STAT_R_NOT_W_SIZE                              0x1
14973:         #define _SSP1STAT_R_NOT_W_LENGTH                            0x1
14974:         #define _SSP1STAT_R_NOT_W_MASK                              0x4
14975:         #define _SSP1STAT_D_NOT_A_POSN                              0x5
14976:         #define _SSP1STAT_D_NOT_A_POSITION                          0x5
14977:         #define _SSP1STAT_D_NOT_A_SIZE                              0x1
14978:         #define _SSP1STAT_D_NOT_A_LENGTH                            0x1
14979:         #define _SSP1STAT_D_NOT_A_MASK                              0x20
14980:         #define _SSP1STAT_BF_POSN                                   0x0
14981:         #define _SSP1STAT_BF_POSITION                               0x0
14982:         #define _SSP1STAT_BF_SIZE                                   0x1
14983:         #define _SSP1STAT_BF_LENGTH                                 0x1
14984:         #define _SSP1STAT_BF_MASK                                   0x1
14985:         #define _SSP1STAT_UA_POSN                                   0x1
14986:         #define _SSP1STAT_UA_POSITION                               0x1
14987:         #define _SSP1STAT_UA_SIZE                                   0x1
14988:         #define _SSP1STAT_UA_LENGTH                                 0x1
14989:         #define _SSP1STAT_UA_MASK                                   0x2
14990:         #define _SSP1STAT_R_nW_POSN                                 0x2
14991:         #define _SSP1STAT_R_nW_POSITION                             0x2
14992:         #define _SSP1STAT_R_nW_SIZE                                 0x1
14993:         #define _SSP1STAT_R_nW_LENGTH                               0x1
14994:         #define _SSP1STAT_R_nW_MASK                                 0x4
14995:         #define _SSP1STAT_S_POSN                                    0x3
14996:         #define _SSP1STAT_S_POSITION                                0x3
14997:         #define _SSP1STAT_S_SIZE                                    0x1
14998:         #define _SSP1STAT_S_LENGTH                                  0x1
14999:         #define _SSP1STAT_S_MASK                                    0x8
15000:         #define _SSP1STAT_P_POSN                                    0x4
15001:         #define _SSP1STAT_P_POSITION                                0x4
15002:         #define _SSP1STAT_P_SIZE                                    0x1
15003:         #define _SSP1STAT_P_LENGTH                                  0x1
15004:         #define _SSP1STAT_P_MASK                                    0x10
15005:         #define _SSP1STAT_D_nA_POSN                                 0x5
15006:         #define _SSP1STAT_D_nA_POSITION                             0x5
15007:         #define _SSP1STAT_D_nA_SIZE                                 0x1
15008:         #define _SSP1STAT_D_nA_LENGTH                               0x1
15009:         #define _SSP1STAT_D_nA_MASK                                 0x20
15010:         #define _SSP1STAT_CKE_POSN                                  0x6
15011:         #define _SSP1STAT_CKE_POSITION                              0x6
15012:         #define _SSP1STAT_CKE_SIZE                                  0x1
15013:         #define _SSP1STAT_CKE_LENGTH                                0x1
15014:         #define _SSP1STAT_CKE_MASK                                  0x40
15015:         #define _SSP1STAT_SMP_POSN                                  0x7
15016:         #define _SSP1STAT_SMP_POSITION                              0x7
15017:         #define _SSP1STAT_SMP_SIZE                                  0x1
15018:         #define _SSP1STAT_SMP_LENGTH                                0x1
15019:         #define _SSP1STAT_SMP_MASK                                  0x80
15020:         #define _SSP1STAT_R_POSN                                    0x2
15021:         #define _SSP1STAT_R_POSITION                                0x2
15022:         #define _SSP1STAT_R_SIZE                                    0x1
15023:         #define _SSP1STAT_R_LENGTH                                  0x1
15024:         #define _SSP1STAT_R_MASK                                    0x4
15025:         #define _SSP1STAT_D_POSN                                    0x5
15026:         #define _SSP1STAT_D_POSITION                                0x5
15027:         #define _SSP1STAT_D_SIZE                                    0x1
15028:         #define _SSP1STAT_D_LENGTH                                  0x1
15029:         #define _SSP1STAT_D_MASK                                    0x20
15030:         #define _SSP1STAT_W_POSN                                    0x2
15031:         #define _SSP1STAT_W_POSITION                                0x2
15032:         #define _SSP1STAT_W_SIZE                                    0x1
15033:         #define _SSP1STAT_W_LENGTH                                  0x1
15034:         #define _SSP1STAT_W_MASK                                    0x4
15035:         #define _SSP1STAT_A_POSN                                    0x5
15036:         #define _SSP1STAT_A_POSITION                                0x5
15037:         #define _SSP1STAT_A_SIZE                                    0x1
15038:         #define _SSP1STAT_A_LENGTH                                  0x1
15039:         #define _SSP1STAT_A_MASK                                    0x20
15040:         #define _SSP1STAT_nW_POSN                                   0x2
15041:         #define _SSP1STAT_nW_POSITION                               0x2
15042:         #define _SSP1STAT_nW_SIZE                                   0x1
15043:         #define _SSP1STAT_nW_LENGTH                                 0x1
15044:         #define _SSP1STAT_nW_MASK                                   0x4
15045:         #define _SSP1STAT_nA_POSN                                   0x5
15046:         #define _SSP1STAT_nA_POSITION                               0x5
15047:         #define _SSP1STAT_nA_SIZE                                   0x1
15048:         #define _SSP1STAT_nA_LENGTH                                 0x1
15049:         #define _SSP1STAT_nA_MASK                                   0x20
15050:         #define _SSP1STAT_R_W_POSN                                  0x2
15051:         #define _SSP1STAT_R_W_POSITION                              0x2
15052:         #define _SSP1STAT_R_W_SIZE                                  0x1
15053:         #define _SSP1STAT_R_W_LENGTH                                0x1
15054:         #define _SSP1STAT_R_W_MASK                                  0x4
15055:         #define _SSP1STAT_D_A_POSN                                  0x5
15056:         #define _SSP1STAT_D_A_POSITION                              0x5
15057:         #define _SSP1STAT_D_A_SIZE                                  0x1
15058:         #define _SSP1STAT_D_A_LENGTH                                0x1
15059:         #define _SSP1STAT_D_A_MASK                                  0x20
15060:         #define _SSP1STAT_NOT_WRITE_POSN                            0x2
15061:         #define _SSP1STAT_NOT_WRITE_POSITION                        0x2
15062:         #define _SSP1STAT_NOT_WRITE_SIZE                            0x1
15063:         #define _SSP1STAT_NOT_WRITE_LENGTH                          0x1
15064:         #define _SSP1STAT_NOT_WRITE_MASK                            0x4
15065:         #define _SSP1STAT_NOT_ADDRESS_POSN                          0x5
15066:         #define _SSP1STAT_NOT_ADDRESS_POSITION                      0x5
15067:         #define _SSP1STAT_NOT_ADDRESS_SIZE                          0x1
15068:         #define _SSP1STAT_NOT_ADDRESS_LENGTH                        0x1
15069:         #define _SSP1STAT_NOT_ADDRESS_MASK                          0x20
15070:         #define _SSP1STAT_nWRITE_POSN                               0x2
15071:         #define _SSP1STAT_nWRITE_POSITION                           0x2
15072:         #define _SSP1STAT_nWRITE_SIZE                               0x1
15073:         #define _SSP1STAT_nWRITE_LENGTH                             0x1
15074:         #define _SSP1STAT_nWRITE_MASK                               0x4
15075:         #define _SSP1STAT_nADDRESS_POSN                             0x5
15076:         #define _SSP1STAT_nADDRESS_POSITION                         0x5
15077:         #define _SSP1STAT_nADDRESS_SIZE                             0x1
15078:         #define _SSP1STAT_nADDRESS_LENGTH                           0x1
15079:         #define _SSP1STAT_nADDRESS_MASK                             0x20
15080:         #define _SSP1STAT_BF1_POSN                                  0x0
15081:         #define _SSP1STAT_BF1_POSITION                              0x0
15082:         #define _SSP1STAT_BF1_SIZE                                  0x1
15083:         #define _SSP1STAT_BF1_LENGTH                                0x1
15084:         #define _SSP1STAT_BF1_MASK                                  0x1
15085:         #define _SSP1STAT_CKE1_POSN                                 0x6
15086:         #define _SSP1STAT_CKE1_POSITION                             0x6
15087:         #define _SSP1STAT_CKE1_SIZE                                 0x1
15088:         #define _SSP1STAT_CKE1_LENGTH                               0x1
15089:         #define _SSP1STAT_CKE1_MASK                                 0x40
15090:         #define _SSP1STAT_DA_POSN                                   0x5
15091:         #define _SSP1STAT_DA_POSITION                               0x5
15092:         #define _SSP1STAT_DA_SIZE                                   0x1
15093:         #define _SSP1STAT_DA_LENGTH                                 0x1
15094:         #define _SSP1STAT_DA_MASK                                   0x20
15095:         #define _SSP1STAT_DA1_POSN                                  0x5
15096:         #define _SSP1STAT_DA1_POSITION                              0x5
15097:         #define _SSP1STAT_DA1_SIZE                                  0x1
15098:         #define _SSP1STAT_DA1_LENGTH                                0x1
15099:         #define _SSP1STAT_DA1_MASK                                  0x20
15100:         #define _SSP1STAT_DATA_ADDRESS_POSN                         0x5
15101:         #define _SSP1STAT_DATA_ADDRESS_POSITION                     0x5
15102:         #define _SSP1STAT_DATA_ADDRESS_SIZE                         0x1
15103:         #define _SSP1STAT_DATA_ADDRESS_LENGTH                       0x1
15104:         #define _SSP1STAT_DATA_ADDRESS_MASK                         0x20
15105:         #define _SSP1STAT_I2C_DAT_POSN                              0x5
15106:         #define _SSP1STAT_I2C_DAT_POSITION                          0x5
15107:         #define _SSP1STAT_I2C_DAT_SIZE                              0x1
15108:         #define _SSP1STAT_I2C_DAT_LENGTH                            0x1
15109:         #define _SSP1STAT_I2C_DAT_MASK                              0x20
15110:         #define _SSP1STAT_I2C_READ_POSN                             0x2
15111:         #define _SSP1STAT_I2C_READ_POSITION                         0x2
15112:         #define _SSP1STAT_I2C_READ_SIZE                             0x1
15113:         #define _SSP1STAT_I2C_READ_LENGTH                           0x1
15114:         #define _SSP1STAT_I2C_READ_MASK                             0x4
15115:         #define _SSP1STAT_I2C_START_POSN                            0x3
15116:         #define _SSP1STAT_I2C_START_POSITION                        0x3
15117:         #define _SSP1STAT_I2C_START_SIZE                            0x1
15118:         #define _SSP1STAT_I2C_START_LENGTH                          0x1
15119:         #define _SSP1STAT_I2C_START_MASK                            0x8
15120:         #define _SSP1STAT_I2C_STOP_POSN                             0x4
15121:         #define _SSP1STAT_I2C_STOP_POSITION                         0x4
15122:         #define _SSP1STAT_I2C_STOP_SIZE                             0x1
15123:         #define _SSP1STAT_I2C_STOP_LENGTH                           0x1
15124:         #define _SSP1STAT_I2C_STOP_MASK                             0x10
15125:         #define _SSP1STAT_READ_WRITE_POSN                           0x2
15126:         #define _SSP1STAT_READ_WRITE_POSITION                       0x2
15127:         #define _SSP1STAT_READ_WRITE_SIZE                           0x1
15128:         #define _SSP1STAT_READ_WRITE_LENGTH                         0x1
15129:         #define _SSP1STAT_READ_WRITE_MASK                           0x4
15130:         #define _SSP1STAT_RW_POSN                                   0x2
15131:         #define _SSP1STAT_RW_POSITION                               0x2
15132:         #define _SSP1STAT_RW_SIZE                                   0x1
15133:         #define _SSP1STAT_RW_LENGTH                                 0x1
15134:         #define _SSP1STAT_RW_MASK                                   0x4
15135:         #define _SSP1STAT_RW1_POSN                                  0x2
15136:         #define _SSP1STAT_RW1_POSITION                              0x2
15137:         #define _SSP1STAT_RW1_SIZE                                  0x1
15138:         #define _SSP1STAT_RW1_LENGTH                                0x1
15139:         #define _SSP1STAT_RW1_MASK                                  0x4
15140:         #define _SSP1STAT_SMP1_POSN                                 0x7
15141:         #define _SSP1STAT_SMP1_POSITION                             0x7
15142:         #define _SSP1STAT_SMP1_SIZE                                 0x1
15143:         #define _SSP1STAT_SMP1_LENGTH                               0x1
15144:         #define _SSP1STAT_SMP1_MASK                                 0x80
15145:         #define _SSP1STAT_START_POSN                                0x3
15146:         #define _SSP1STAT_START_POSITION                            0x3
15147:         #define _SSP1STAT_START_SIZE                                0x1
15148:         #define _SSP1STAT_START_LENGTH                              0x1
15149:         #define _SSP1STAT_START_MASK                                0x8
15150:         #define _SSP1STAT_START1_POSN                               0x3
15151:         #define _SSP1STAT_START1_POSITION                           0x3
15152:         #define _SSP1STAT_START1_SIZE                               0x1
15153:         #define _SSP1STAT_START1_LENGTH                             0x1
15154:         #define _SSP1STAT_START1_MASK                               0x8
15155:         #define _SSP1STAT_STOP_POSN                                 0x4
15156:         #define _SSP1STAT_STOP_POSITION                             0x4
15157:         #define _SSP1STAT_STOP_SIZE                                 0x1
15158:         #define _SSP1STAT_STOP_LENGTH                               0x1
15159:         #define _SSP1STAT_STOP_MASK                                 0x10
15160:         #define _SSP1STAT_STOP1_POSN                                0x4
15161:         #define _SSP1STAT_STOP1_POSITION                            0x4
15162:         #define _SSP1STAT_STOP1_SIZE                                0x1
15163:         #define _SSP1STAT_STOP1_LENGTH                              0x1
15164:         #define _SSP1STAT_STOP1_MASK                                0x10
15165:         #define _SSP1STAT_UA1_POSN                                  0x1
15166:         #define _SSP1STAT_UA1_POSITION                              0x1
15167:         #define _SSP1STAT_UA1_SIZE                                  0x1
15168:         #define _SSP1STAT_UA1_LENGTH                                0x1
15169:         #define _SSP1STAT_UA1_MASK                                  0x2
15170:         #define _SSP1STAT_NOT_W_POSN                                0x2
15171:         #define _SSP1STAT_NOT_W_POSITION                            0x2
15172:         #define _SSP1STAT_NOT_W_SIZE                                0x1
15173:         #define _SSP1STAT_NOT_W_LENGTH                              0x1
15174:         #define _SSP1STAT_NOT_W_MASK                                0x4
15175:         #define _SSP1STAT_NOT_A_POSN                                0x5
15176:         #define _SSP1STAT_NOT_A_POSITION                            0x5
15177:         #define _SSP1STAT_NOT_A_SIZE                                0x1
15178:         #define _SSP1STAT_NOT_A_LENGTH                              0x1
15179:         #define _SSP1STAT_NOT_A_MASK                                0x20
15180:         // alias bitfield definitions
15181:         typedef union {
15182:             struct {
15183:                 unsigned                        :2;
15184:                 unsigned R_NOT_W                :1;
15185:             };
15186:             struct {
15187:                 unsigned                        :5;
15188:                 unsigned D_NOT_A                :1;
15189:             };
15190:             struct {
15191:                 unsigned BF                     :1;
15192:                 unsigned UA                     :1;
15193:                 unsigned R_nW                   :1;
15194:                 unsigned S                      :1;
15195:                 unsigned P                      :1;
15196:                 unsigned D_nA                   :1;
15197:                 unsigned CKE                    :1;
15198:                 unsigned SMP                    :1;
15199:             };
15200:             struct {
15201:                 unsigned                        :2;
15202:                 unsigned R                      :1;
15203:                 unsigned                        :2;
15204:                 unsigned D                      :1;
15205:             };
15206:             struct {
15207:                 unsigned                        :2;
15208:                 unsigned W                      :1;
15209:                 unsigned                        :2;
15210:                 unsigned A                      :1;
15211:             };
15212:             struct {
15213:                 unsigned                        :2;
15214:                 unsigned nW                     :1;
15215:                 unsigned                        :2;
15216:                 unsigned nA                     :1;
15217:             };
15218:             struct {
15219:                 unsigned                        :2;
15220:                 unsigned R_W                    :1;
15221:                 unsigned                        :2;
15222:                 unsigned D_A                    :1;
15223:             };
15224:             struct {
15225:                 unsigned                        :2;
15226:                 unsigned NOT_WRITE              :1;
15227:             };
15228:             struct {
15229:                 unsigned                        :5;
15230:                 unsigned NOT_ADDRESS            :1;
15231:             };
15232:             struct {
15233:                 unsigned                        :2;
15234:                 unsigned nWRITE                 :1;
15235:                 unsigned                        :2;
15236:                 unsigned nADDRESS               :1;
15237:             };
15238:             struct {
15239:                 unsigned BF1                    :1;
15240:             };
15241:             struct {
15242:                 unsigned                        :6;
15243:                 unsigned CKE1                   :1;
15244:             };
15245:             struct {
15246:                 unsigned                        :5;
15247:                 unsigned DA                     :1;
15248:             };
15249:             struct {
15250:                 unsigned                        :5;
15251:                 unsigned DA1                    :1;
15252:             };
15253:             struct {
15254:                 unsigned                        :5;
15255:                 unsigned DATA_ADDRESS           :1;
15256:             };
15257:             struct {
15258:                 unsigned                        :5;
15259:                 unsigned I2C_DAT                :1;
15260:             };
15261:             struct {
15262:                 unsigned                        :2;
15263:                 unsigned I2C_READ               :1;
15264:             };
15265:             struct {
15266:                 unsigned                        :3;
15267:                 unsigned I2C_START              :1;
15268:             };
15269:             struct {
15270:                 unsigned                        :4;
15271:                 unsigned I2C_STOP               :1;
15272:             };
15273:             struct {
15274:                 unsigned                        :2;
15275:                 unsigned READ_WRITE             :1;
15276:             };
15277:             struct {
15278:                 unsigned                        :2;
15279:                 unsigned RW                     :1;
15280:             };
15281:             struct {
15282:                 unsigned                        :2;
15283:                 unsigned RW1                    :1;
15284:             };
15285:             struct {
15286:                 unsigned                        :7;
15287:                 unsigned SMP1                   :1;
15288:             };
15289:             struct {
15290:                 unsigned                        :3;
15291:                 unsigned START                  :1;
15292:             };
15293:             struct {
15294:                 unsigned                        :3;
15295:                 unsigned START1                 :1;
15296:             };
15297:             struct {
15298:                 unsigned                        :4;
15299:                 unsigned STOP                   :1;
15300:             };
15301:             struct {
15302:                 unsigned                        :4;
15303:                 unsigned STOP1                  :1;
15304:             };
15305:             struct {
15306:                 unsigned                        :1;
15307:                 unsigned UA1                    :1;
15308:             };
15309:             struct {
15310:                 unsigned                        :2;
15311:                 unsigned NOT_W                  :1;
15312:             };
15313:             struct {
15314:                 unsigned                        :5;
15315:                 unsigned NOT_A                  :1;
15316:             };
15317:         } SSPSTATbits_t;
15318:         extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
15319:         // bitfield macros
15320:         #define _SSPSTAT_R_NOT_W_POSN                               0x2
15321:         #define _SSPSTAT_R_NOT_W_POSITION                           0x2
15322:         #define _SSPSTAT_R_NOT_W_SIZE                               0x1
15323:         #define _SSPSTAT_R_NOT_W_LENGTH                             0x1
15324:         #define _SSPSTAT_R_NOT_W_MASK                               0x4
15325:         #define _SSPSTAT_D_NOT_A_POSN                               0x5
15326:         #define _SSPSTAT_D_NOT_A_POSITION                           0x5
15327:         #define _SSPSTAT_D_NOT_A_SIZE                               0x1
15328:         #define _SSPSTAT_D_NOT_A_LENGTH                             0x1
15329:         #define _SSPSTAT_D_NOT_A_MASK                               0x20
15330:         #define _SSPSTAT_BF_POSN                                    0x0
15331:         #define _SSPSTAT_BF_POSITION                                0x0
15332:         #define _SSPSTAT_BF_SIZE                                    0x1
15333:         #define _SSPSTAT_BF_LENGTH                                  0x1
15334:         #define _SSPSTAT_BF_MASK                                    0x1
15335:         #define _SSPSTAT_UA_POSN                                    0x1
15336:         #define _SSPSTAT_UA_POSITION                                0x1
15337:         #define _SSPSTAT_UA_SIZE                                    0x1
15338:         #define _SSPSTAT_UA_LENGTH                                  0x1
15339:         #define _SSPSTAT_UA_MASK                                    0x2
15340:         #define _SSPSTAT_R_nW_POSN                                  0x2
15341:         #define _SSPSTAT_R_nW_POSITION                              0x2
15342:         #define _SSPSTAT_R_nW_SIZE                                  0x1
15343:         #define _SSPSTAT_R_nW_LENGTH                                0x1
15344:         #define _SSPSTAT_R_nW_MASK                                  0x4
15345:         #define _SSPSTAT_S_POSN                                     0x3
15346:         #define _SSPSTAT_S_POSITION                                 0x3
15347:         #define _SSPSTAT_S_SIZE                                     0x1
15348:         #define _SSPSTAT_S_LENGTH                                   0x1
15349:         #define _SSPSTAT_S_MASK                                     0x8
15350:         #define _SSPSTAT_P_POSN                                     0x4
15351:         #define _SSPSTAT_P_POSITION                                 0x4
15352:         #define _SSPSTAT_P_SIZE                                     0x1
15353:         #define _SSPSTAT_P_LENGTH                                   0x1
15354:         #define _SSPSTAT_P_MASK                                     0x10
15355:         #define _SSPSTAT_D_nA_POSN                                  0x5
15356:         #define _SSPSTAT_D_nA_POSITION                              0x5
15357:         #define _SSPSTAT_D_nA_SIZE                                  0x1
15358:         #define _SSPSTAT_D_nA_LENGTH                                0x1
15359:         #define _SSPSTAT_D_nA_MASK                                  0x20
15360:         #define _SSPSTAT_CKE_POSN                                   0x6
15361:         #define _SSPSTAT_CKE_POSITION                               0x6
15362:         #define _SSPSTAT_CKE_SIZE                                   0x1
15363:         #define _SSPSTAT_CKE_LENGTH                                 0x1
15364:         #define _SSPSTAT_CKE_MASK                                   0x40
15365:         #define _SSPSTAT_SMP_POSN                                   0x7
15366:         #define _SSPSTAT_SMP_POSITION                               0x7
15367:         #define _SSPSTAT_SMP_SIZE                                   0x1
15368:         #define _SSPSTAT_SMP_LENGTH                                 0x1
15369:         #define _SSPSTAT_SMP_MASK                                   0x80
15370:         #define _SSPSTAT_R_POSN                                     0x2
15371:         #define _SSPSTAT_R_POSITION                                 0x2
15372:         #define _SSPSTAT_R_SIZE                                     0x1
15373:         #define _SSPSTAT_R_LENGTH                                   0x1
15374:         #define _SSPSTAT_R_MASK                                     0x4
15375:         #define _SSPSTAT_D_POSN                                     0x5
15376:         #define _SSPSTAT_D_POSITION                                 0x5
15377:         #define _SSPSTAT_D_SIZE                                     0x1
15378:         #define _SSPSTAT_D_LENGTH                                   0x1
15379:         #define _SSPSTAT_D_MASK                                     0x20
15380:         #define _SSPSTAT_W_POSN                                     0x2
15381:         #define _SSPSTAT_W_POSITION                                 0x2
15382:         #define _SSPSTAT_W_SIZE                                     0x1
15383:         #define _SSPSTAT_W_LENGTH                                   0x1
15384:         #define _SSPSTAT_W_MASK                                     0x4
15385:         #define _SSPSTAT_A_POSN                                     0x5
15386:         #define _SSPSTAT_A_POSITION                                 0x5
15387:         #define _SSPSTAT_A_SIZE                                     0x1
15388:         #define _SSPSTAT_A_LENGTH                                   0x1
15389:         #define _SSPSTAT_A_MASK                                     0x20
15390:         #define _SSPSTAT_nW_POSN                                    0x2
15391:         #define _SSPSTAT_nW_POSITION                                0x2
15392:         #define _SSPSTAT_nW_SIZE                                    0x1
15393:         #define _SSPSTAT_nW_LENGTH                                  0x1
15394:         #define _SSPSTAT_nW_MASK                                    0x4
15395:         #define _SSPSTAT_nA_POSN                                    0x5
15396:         #define _SSPSTAT_nA_POSITION                                0x5
15397:         #define _SSPSTAT_nA_SIZE                                    0x1
15398:         #define _SSPSTAT_nA_LENGTH                                  0x1
15399:         #define _SSPSTAT_nA_MASK                                    0x20
15400:         #define _SSPSTAT_R_W_POSN                                   0x2
15401:         #define _SSPSTAT_R_W_POSITION                               0x2
15402:         #define _SSPSTAT_R_W_SIZE                                   0x1
15403:         #define _SSPSTAT_R_W_LENGTH                                 0x1
15404:         #define _SSPSTAT_R_W_MASK                                   0x4
15405:         #define _SSPSTAT_D_A_POSN                                   0x5
15406:         #define _SSPSTAT_D_A_POSITION                               0x5
15407:         #define _SSPSTAT_D_A_SIZE                                   0x1
15408:         #define _SSPSTAT_D_A_LENGTH                                 0x1
15409:         #define _SSPSTAT_D_A_MASK                                   0x20
15410:         #define _SSPSTAT_NOT_WRITE_POSN                             0x2
15411:         #define _SSPSTAT_NOT_WRITE_POSITION                         0x2
15412:         #define _SSPSTAT_NOT_WRITE_SIZE                             0x1
15413:         #define _SSPSTAT_NOT_WRITE_LENGTH                           0x1
15414:         #define _SSPSTAT_NOT_WRITE_MASK                             0x4
15415:         #define _SSPSTAT_NOT_ADDRESS_POSN                           0x5
15416:         #define _SSPSTAT_NOT_ADDRESS_POSITION                       0x5
15417:         #define _SSPSTAT_NOT_ADDRESS_SIZE                           0x1
15418:         #define _SSPSTAT_NOT_ADDRESS_LENGTH                         0x1
15419:         #define _SSPSTAT_NOT_ADDRESS_MASK                           0x20
15420:         #define _SSPSTAT_nWRITE_POSN                                0x2
15421:         #define _SSPSTAT_nWRITE_POSITION                            0x2
15422:         #define _SSPSTAT_nWRITE_SIZE                                0x1
15423:         #define _SSPSTAT_nWRITE_LENGTH                              0x1
15424:         #define _SSPSTAT_nWRITE_MASK                                0x4
15425:         #define _SSPSTAT_nADDRESS_POSN                              0x5
15426:         #define _SSPSTAT_nADDRESS_POSITION                          0x5
15427:         #define _SSPSTAT_nADDRESS_SIZE                              0x1
15428:         #define _SSPSTAT_nADDRESS_LENGTH                            0x1
15429:         #define _SSPSTAT_nADDRESS_MASK                              0x20
15430:         #define _SSPSTAT_BF1_POSN                                   0x0
15431:         #define _SSPSTAT_BF1_POSITION                               0x0
15432:         #define _SSPSTAT_BF1_SIZE                                   0x1
15433:         #define _SSPSTAT_BF1_LENGTH                                 0x1
15434:         #define _SSPSTAT_BF1_MASK                                   0x1
15435:         #define _SSPSTAT_CKE1_POSN                                  0x6
15436:         #define _SSPSTAT_CKE1_POSITION                              0x6
15437:         #define _SSPSTAT_CKE1_SIZE                                  0x1
15438:         #define _SSPSTAT_CKE1_LENGTH                                0x1
15439:         #define _SSPSTAT_CKE1_MASK                                  0x40
15440:         #define _SSPSTAT_DA_POSN                                    0x5
15441:         #define _SSPSTAT_DA_POSITION                                0x5
15442:         #define _SSPSTAT_DA_SIZE                                    0x1
15443:         #define _SSPSTAT_DA_LENGTH                                  0x1
15444:         #define _SSPSTAT_DA_MASK                                    0x20
15445:         #define _SSPSTAT_DA1_POSN                                   0x5
15446:         #define _SSPSTAT_DA1_POSITION                               0x5
15447:         #define _SSPSTAT_DA1_SIZE                                   0x1
15448:         #define _SSPSTAT_DA1_LENGTH                                 0x1
15449:         #define _SSPSTAT_DA1_MASK                                   0x20
15450:         #define _SSPSTAT_DATA_ADDRESS_POSN                          0x5
15451:         #define _SSPSTAT_DATA_ADDRESS_POSITION                      0x5
15452:         #define _SSPSTAT_DATA_ADDRESS_SIZE                          0x1
15453:         #define _SSPSTAT_DATA_ADDRESS_LENGTH                        0x1
15454:         #define _SSPSTAT_DATA_ADDRESS_MASK                          0x20
15455:         #define _SSPSTAT_I2C_DAT_POSN                               0x5
15456:         #define _SSPSTAT_I2C_DAT_POSITION                           0x5
15457:         #define _SSPSTAT_I2C_DAT_SIZE                               0x1
15458:         #define _SSPSTAT_I2C_DAT_LENGTH                             0x1
15459:         #define _SSPSTAT_I2C_DAT_MASK                               0x20
15460:         #define _SSPSTAT_I2C_READ_POSN                              0x2
15461:         #define _SSPSTAT_I2C_READ_POSITION                          0x2
15462:         #define _SSPSTAT_I2C_READ_SIZE                              0x1
15463:         #define _SSPSTAT_I2C_READ_LENGTH                            0x1
15464:         #define _SSPSTAT_I2C_READ_MASK                              0x4
15465:         #define _SSPSTAT_I2C_START_POSN                             0x3
15466:         #define _SSPSTAT_I2C_START_POSITION                         0x3
15467:         #define _SSPSTAT_I2C_START_SIZE                             0x1
15468:         #define _SSPSTAT_I2C_START_LENGTH                           0x1
15469:         #define _SSPSTAT_I2C_START_MASK                             0x8
15470:         #define _SSPSTAT_I2C_STOP_POSN                              0x4
15471:         #define _SSPSTAT_I2C_STOP_POSITION                          0x4
15472:         #define _SSPSTAT_I2C_STOP_SIZE                              0x1
15473:         #define _SSPSTAT_I2C_STOP_LENGTH                            0x1
15474:         #define _SSPSTAT_I2C_STOP_MASK                              0x10
15475:         #define _SSPSTAT_READ_WRITE_POSN                            0x2
15476:         #define _SSPSTAT_READ_WRITE_POSITION                        0x2
15477:         #define _SSPSTAT_READ_WRITE_SIZE                            0x1
15478:         #define _SSPSTAT_READ_WRITE_LENGTH                          0x1
15479:         #define _SSPSTAT_READ_WRITE_MASK                            0x4
15480:         #define _SSPSTAT_RW_POSN                                    0x2
15481:         #define _SSPSTAT_RW_POSITION                                0x2
15482:         #define _SSPSTAT_RW_SIZE                                    0x1
15483:         #define _SSPSTAT_RW_LENGTH                                  0x1
15484:         #define _SSPSTAT_RW_MASK                                    0x4
15485:         #define _SSPSTAT_RW1_POSN                                   0x2
15486:         #define _SSPSTAT_RW1_POSITION                               0x2
15487:         #define _SSPSTAT_RW1_SIZE                                   0x1
15488:         #define _SSPSTAT_RW1_LENGTH                                 0x1
15489:         #define _SSPSTAT_RW1_MASK                                   0x4
15490:         #define _SSPSTAT_SMP1_POSN                                  0x7
15491:         #define _SSPSTAT_SMP1_POSITION                              0x7
15492:         #define _SSPSTAT_SMP1_SIZE                                  0x1
15493:         #define _SSPSTAT_SMP1_LENGTH                                0x1
15494:         #define _SSPSTAT_SMP1_MASK                                  0x80
15495:         #define _SSPSTAT_START_POSN                                 0x3
15496:         #define _SSPSTAT_START_POSITION                             0x3
15497:         #define _SSPSTAT_START_SIZE                                 0x1
15498:         #define _SSPSTAT_START_LENGTH                               0x1
15499:         #define _SSPSTAT_START_MASK                                 0x8
15500:         #define _SSPSTAT_START1_POSN                                0x3
15501:         #define _SSPSTAT_START1_POSITION                            0x3
15502:         #define _SSPSTAT_START1_SIZE                                0x1
15503:         #define _SSPSTAT_START1_LENGTH                              0x1
15504:         #define _SSPSTAT_START1_MASK                                0x8
15505:         #define _SSPSTAT_STOP_POSN                                  0x4
15506:         #define _SSPSTAT_STOP_POSITION                              0x4
15507:         #define _SSPSTAT_STOP_SIZE                                  0x1
15508:         #define _SSPSTAT_STOP_LENGTH                                0x1
15509:         #define _SSPSTAT_STOP_MASK                                  0x10
15510:         #define _SSPSTAT_STOP1_POSN                                 0x4
15511:         #define _SSPSTAT_STOP1_POSITION                             0x4
15512:         #define _SSPSTAT_STOP1_SIZE                                 0x1
15513:         #define _SSPSTAT_STOP1_LENGTH                               0x1
15514:         #define _SSPSTAT_STOP1_MASK                                 0x10
15515:         #define _SSPSTAT_UA1_POSN                                   0x1
15516:         #define _SSPSTAT_UA1_POSITION                               0x1
15517:         #define _SSPSTAT_UA1_SIZE                                   0x1
15518:         #define _SSPSTAT_UA1_LENGTH                                 0x1
15519:         #define _SSPSTAT_UA1_MASK                                   0x2
15520:         #define _SSPSTAT_NOT_W_POSN                                 0x2
15521:         #define _SSPSTAT_NOT_W_POSITION                             0x2
15522:         #define _SSPSTAT_NOT_W_SIZE                                 0x1
15523:         #define _SSPSTAT_NOT_W_LENGTH                               0x1
15524:         #define _SSPSTAT_NOT_W_MASK                                 0x4
15525:         #define _SSPSTAT_NOT_A_POSN                                 0x5
15526:         #define _SSPSTAT_NOT_A_POSITION                             0x5
15527:         #define _SSPSTAT_NOT_A_SIZE                                 0x1
15528:         #define _SSPSTAT_NOT_A_LENGTH                               0x1
15529:         #define _SSPSTAT_NOT_A_MASK                                 0x20
15530:         
15531:         // Register: SSP1ADD
15532:         extern volatile unsigned char           SSP1ADD             @ 0xFC8;
15533:         #ifndef _LIB_BUILD
15534:         asm("SSP1ADD equ 0FC8h");
15535:         #endif
15536:         // aliases
15537:         extern volatile unsigned char           SSPADD              @ 0xFC8;
15538:         #ifndef _LIB_BUILD
15539:         asm("SSPADD equ 0FC8h");
15540:         #endif
15541:         // bitfield definitions
15542:         typedef union {
15543:             struct {
15544:                 unsigned SSPADD                 :8;
15545:             };
15546:             struct {
15547:                 unsigned SSP1ADD                :8;
15548:             };
15549:             struct {
15550:                 unsigned MSK0                   :1;
15551:             };
15552:             struct {
15553:                 unsigned MSK01                  :1;
15554:             };
15555:             struct {
15556:                 unsigned                        :1;
15557:                 unsigned MSK1                   :1;
15558:             };
15559:             struct {
15560:                 unsigned                        :1;
15561:                 unsigned MSK11                  :1;
15562:             };
15563:             struct {
15564:                 unsigned                        :2;
15565:                 unsigned MSK2                   :1;
15566:             };
15567:             struct {
15568:                 unsigned                        :2;
15569:                 unsigned MSK21                  :1;
15570:             };
15571:             struct {
15572:                 unsigned                        :3;
15573:                 unsigned MSK3                   :1;
15574:             };
15575:             struct {
15576:                 unsigned                        :3;
15577:                 unsigned MSK31                  :1;
15578:             };
15579:             struct {
15580:                 unsigned                        :4;
15581:                 unsigned MSK4                   :1;
15582:             };
15583:             struct {
15584:                 unsigned                        :4;
15585:                 unsigned MSK41                  :1;
15586:             };
15587:             struct {
15588:                 unsigned                        :5;
15589:                 unsigned MSK5                   :1;
15590:             };
15591:             struct {
15592:                 unsigned                        :5;
15593:                 unsigned MSK51                  :1;
15594:             };
15595:             struct {
15596:                 unsigned                        :6;
15597:                 unsigned MSK6                   :1;
15598:             };
15599:             struct {
15600:                 unsigned                        :6;
15601:                 unsigned MSK61                  :1;
15602:             };
15603:             struct {
15604:                 unsigned                        :7;
15605:                 unsigned MSK7                   :1;
15606:             };
15607:             struct {
15608:                 unsigned                        :7;
15609:                 unsigned MSK71                  :1;
15610:             };
15611:         } SSP1ADDbits_t;
15612:         extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
15613:         // bitfield macros
15614:         #define _SSP1ADD_SSPADD_POSN                                0x0
15615:         #define _SSP1ADD_SSPADD_POSITION                            0x0
15616:         #define _SSP1ADD_SSPADD_SIZE                                0x8
15617:         #define _SSP1ADD_SSPADD_LENGTH                              0x8
15618:         #define _SSP1ADD_SSPADD_MASK                                0xFF
15619:         #define _SSP1ADD_SSP1ADD_POSN                               0x0
15620:         #define _SSP1ADD_SSP1ADD_POSITION                           0x0
15621:         #define _SSP1ADD_SSP1ADD_SIZE                               0x8
15622:         #define _SSP1ADD_SSP1ADD_LENGTH                             0x8
15623:         #define _SSP1ADD_SSP1ADD_MASK                               0xFF
15624:         #define _SSP1ADD_MSK0_POSN                                  0x0
15625:         #define _SSP1ADD_MSK0_POSITION                              0x0
15626:         #define _SSP1ADD_MSK0_SIZE                                  0x1
15627:         #define _SSP1ADD_MSK0_LENGTH                                0x1
15628:         #define _SSP1ADD_MSK0_MASK                                  0x1
15629:         #define _SSP1ADD_MSK01_POSN                                 0x0
15630:         #define _SSP1ADD_MSK01_POSITION                             0x0
15631:         #define _SSP1ADD_MSK01_SIZE                                 0x1
15632:         #define _SSP1ADD_MSK01_LENGTH                               0x1
15633:         #define _SSP1ADD_MSK01_MASK                                 0x1
15634:         #define _SSP1ADD_MSK1_POSN                                  0x1
15635:         #define _SSP1ADD_MSK1_POSITION                              0x1
15636:         #define _SSP1ADD_MSK1_SIZE                                  0x1
15637:         #define _SSP1ADD_MSK1_LENGTH                                0x1
15638:         #define _SSP1ADD_MSK1_MASK                                  0x2
15639:         #define _SSP1ADD_MSK11_POSN                                 0x1
15640:         #define _SSP1ADD_MSK11_POSITION                             0x1
15641:         #define _SSP1ADD_MSK11_SIZE                                 0x1
15642:         #define _SSP1ADD_MSK11_LENGTH                               0x1
15643:         #define _SSP1ADD_MSK11_MASK                                 0x2
15644:         #define _SSP1ADD_MSK2_POSN                                  0x2
15645:         #define _SSP1ADD_MSK2_POSITION                              0x2
15646:         #define _SSP1ADD_MSK2_SIZE                                  0x1
15647:         #define _SSP1ADD_MSK2_LENGTH                                0x1
15648:         #define _SSP1ADD_MSK2_MASK                                  0x4
15649:         #define _SSP1ADD_MSK21_POSN                                 0x2
15650:         #define _SSP1ADD_MSK21_POSITION                             0x2
15651:         #define _SSP1ADD_MSK21_SIZE                                 0x1
15652:         #define _SSP1ADD_MSK21_LENGTH                               0x1
15653:         #define _SSP1ADD_MSK21_MASK                                 0x4
15654:         #define _SSP1ADD_MSK3_POSN                                  0x3
15655:         #define _SSP1ADD_MSK3_POSITION                              0x3
15656:         #define _SSP1ADD_MSK3_SIZE                                  0x1
15657:         #define _SSP1ADD_MSK3_LENGTH                                0x1
15658:         #define _SSP1ADD_MSK3_MASK                                  0x8
15659:         #define _SSP1ADD_MSK31_POSN                                 0x3
15660:         #define _SSP1ADD_MSK31_POSITION                             0x3
15661:         #define _SSP1ADD_MSK31_SIZE                                 0x1
15662:         #define _SSP1ADD_MSK31_LENGTH                               0x1
15663:         #define _SSP1ADD_MSK31_MASK                                 0x8
15664:         #define _SSP1ADD_MSK4_POSN                                  0x4
15665:         #define _SSP1ADD_MSK4_POSITION                              0x4
15666:         #define _SSP1ADD_MSK4_SIZE                                  0x1
15667:         #define _SSP1ADD_MSK4_LENGTH                                0x1
15668:         #define _SSP1ADD_MSK4_MASK                                  0x10
15669:         #define _SSP1ADD_MSK41_POSN                                 0x4
15670:         #define _SSP1ADD_MSK41_POSITION                             0x4
15671:         #define _SSP1ADD_MSK41_SIZE                                 0x1
15672:         #define _SSP1ADD_MSK41_LENGTH                               0x1
15673:         #define _SSP1ADD_MSK41_MASK                                 0x10
15674:         #define _SSP1ADD_MSK5_POSN                                  0x5
15675:         #define _SSP1ADD_MSK5_POSITION                              0x5
15676:         #define _SSP1ADD_MSK5_SIZE                                  0x1
15677:         #define _SSP1ADD_MSK5_LENGTH                                0x1
15678:         #define _SSP1ADD_MSK5_MASK                                  0x20
15679:         #define _SSP1ADD_MSK51_POSN                                 0x5
15680:         #define _SSP1ADD_MSK51_POSITION                             0x5
15681:         #define _SSP1ADD_MSK51_SIZE                                 0x1
15682:         #define _SSP1ADD_MSK51_LENGTH                               0x1
15683:         #define _SSP1ADD_MSK51_MASK                                 0x20
15684:         #define _SSP1ADD_MSK6_POSN                                  0x6
15685:         #define _SSP1ADD_MSK6_POSITION                              0x6
15686:         #define _SSP1ADD_MSK6_SIZE                                  0x1
15687:         #define _SSP1ADD_MSK6_LENGTH                                0x1
15688:         #define _SSP1ADD_MSK6_MASK                                  0x40
15689:         #define _SSP1ADD_MSK61_POSN                                 0x6
15690:         #define _SSP1ADD_MSK61_POSITION                             0x6
15691:         #define _SSP1ADD_MSK61_SIZE                                 0x1
15692:         #define _SSP1ADD_MSK61_LENGTH                               0x1
15693:         #define _SSP1ADD_MSK61_MASK                                 0x40
15694:         #define _SSP1ADD_MSK7_POSN                                  0x7
15695:         #define _SSP1ADD_MSK7_POSITION                              0x7
15696:         #define _SSP1ADD_MSK7_SIZE                                  0x1
15697:         #define _SSP1ADD_MSK7_LENGTH                                0x1
15698:         #define _SSP1ADD_MSK7_MASK                                  0x80
15699:         #define _SSP1ADD_MSK71_POSN                                 0x7
15700:         #define _SSP1ADD_MSK71_POSITION                             0x7
15701:         #define _SSP1ADD_MSK71_SIZE                                 0x1
15702:         #define _SSP1ADD_MSK71_LENGTH                               0x1
15703:         #define _SSP1ADD_MSK71_MASK                                 0x80
15704:         // alias bitfield definitions
15705:         typedef union {
15706:             struct {
15707:                 unsigned SSPADD                 :8;
15708:             };
15709:             struct {
15710:                 unsigned SSP1ADD                :8;
15711:             };
15712:             struct {
15713:                 unsigned MSK0                   :1;
15714:             };
15715:             struct {
15716:                 unsigned MSK01                  :1;
15717:             };
15718:             struct {
15719:                 unsigned                        :1;
15720:                 unsigned MSK1                   :1;
15721:             };
15722:             struct {
15723:                 unsigned                        :1;
15724:                 unsigned MSK11                  :1;
15725:             };
15726:             struct {
15727:                 unsigned                        :2;
15728:                 unsigned MSK2                   :1;
15729:             };
15730:             struct {
15731:                 unsigned                        :2;
15732:                 unsigned MSK21                  :1;
15733:             };
15734:             struct {
15735:                 unsigned                        :3;
15736:                 unsigned MSK3                   :1;
15737:             };
15738:             struct {
15739:                 unsigned                        :3;
15740:                 unsigned MSK31                  :1;
15741:             };
15742:             struct {
15743:                 unsigned                        :4;
15744:                 unsigned MSK4                   :1;
15745:             };
15746:             struct {
15747:                 unsigned                        :4;
15748:                 unsigned MSK41                  :1;
15749:             };
15750:             struct {
15751:                 unsigned                        :5;
15752:                 unsigned MSK5                   :1;
15753:             };
15754:             struct {
15755:                 unsigned                        :5;
15756:                 unsigned MSK51                  :1;
15757:             };
15758:             struct {
15759:                 unsigned                        :6;
15760:                 unsigned MSK6                   :1;
15761:             };
15762:             struct {
15763:                 unsigned                        :6;
15764:                 unsigned MSK61                  :1;
15765:             };
15766:             struct {
15767:                 unsigned                        :7;
15768:                 unsigned MSK7                   :1;
15769:             };
15770:             struct {
15771:                 unsigned                        :7;
15772:                 unsigned MSK71                  :1;
15773:             };
15774:         } SSPADDbits_t;
15775:         extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
15776:         // bitfield macros
15777:         #define _SSPADD_SSPADD_POSN                                 0x0
15778:         #define _SSPADD_SSPADD_POSITION                             0x0
15779:         #define _SSPADD_SSPADD_SIZE                                 0x8
15780:         #define _SSPADD_SSPADD_LENGTH                               0x8
15781:         #define _SSPADD_SSPADD_MASK                                 0xFF
15782:         #define _SSPADD_SSP1ADD_POSN                                0x0
15783:         #define _SSPADD_SSP1ADD_POSITION                            0x0
15784:         #define _SSPADD_SSP1ADD_SIZE                                0x8
15785:         #define _SSPADD_SSP1ADD_LENGTH                              0x8
15786:         #define _SSPADD_SSP1ADD_MASK                                0xFF
15787:         #define _SSPADD_MSK0_POSN                                   0x0
15788:         #define _SSPADD_MSK0_POSITION                               0x0
15789:         #define _SSPADD_MSK0_SIZE                                   0x1
15790:         #define _SSPADD_MSK0_LENGTH                                 0x1
15791:         #define _SSPADD_MSK0_MASK                                   0x1
15792:         #define _SSPADD_MSK01_POSN                                  0x0
15793:         #define _SSPADD_MSK01_POSITION                              0x0
15794:         #define _SSPADD_MSK01_SIZE                                  0x1
15795:         #define _SSPADD_MSK01_LENGTH                                0x1
15796:         #define _SSPADD_MSK01_MASK                                  0x1
15797:         #define _SSPADD_MSK1_POSN                                   0x1
15798:         #define _SSPADD_MSK1_POSITION                               0x1
15799:         #define _SSPADD_MSK1_SIZE                                   0x1
15800:         #define _SSPADD_MSK1_LENGTH                                 0x1
15801:         #define _SSPADD_MSK1_MASK                                   0x2
15802:         #define _SSPADD_MSK11_POSN                                  0x1
15803:         #define _SSPADD_MSK11_POSITION                              0x1
15804:         #define _SSPADD_MSK11_SIZE                                  0x1
15805:         #define _SSPADD_MSK11_LENGTH                                0x1
15806:         #define _SSPADD_MSK11_MASK                                  0x2
15807:         #define _SSPADD_MSK2_POSN                                   0x2
15808:         #define _SSPADD_MSK2_POSITION                               0x2
15809:         #define _SSPADD_MSK2_SIZE                                   0x1
15810:         #define _SSPADD_MSK2_LENGTH                                 0x1
15811:         #define _SSPADD_MSK2_MASK                                   0x4
15812:         #define _SSPADD_MSK21_POSN                                  0x2
15813:         #define _SSPADD_MSK21_POSITION                              0x2
15814:         #define _SSPADD_MSK21_SIZE                                  0x1
15815:         #define _SSPADD_MSK21_LENGTH                                0x1
15816:         #define _SSPADD_MSK21_MASK                                  0x4
15817:         #define _SSPADD_MSK3_POSN                                   0x3
15818:         #define _SSPADD_MSK3_POSITION                               0x3
15819:         #define _SSPADD_MSK3_SIZE                                   0x1
15820:         #define _SSPADD_MSK3_LENGTH                                 0x1
15821:         #define _SSPADD_MSK3_MASK                                   0x8
15822:         #define _SSPADD_MSK31_POSN                                  0x3
15823:         #define _SSPADD_MSK31_POSITION                              0x3
15824:         #define _SSPADD_MSK31_SIZE                                  0x1
15825:         #define _SSPADD_MSK31_LENGTH                                0x1
15826:         #define _SSPADD_MSK31_MASK                                  0x8
15827:         #define _SSPADD_MSK4_POSN                                   0x4
15828:         #define _SSPADD_MSK4_POSITION                               0x4
15829:         #define _SSPADD_MSK4_SIZE                                   0x1
15830:         #define _SSPADD_MSK4_LENGTH                                 0x1
15831:         #define _SSPADD_MSK4_MASK                                   0x10
15832:         #define _SSPADD_MSK41_POSN                                  0x4
15833:         #define _SSPADD_MSK41_POSITION                              0x4
15834:         #define _SSPADD_MSK41_SIZE                                  0x1
15835:         #define _SSPADD_MSK41_LENGTH                                0x1
15836:         #define _SSPADD_MSK41_MASK                                  0x10
15837:         #define _SSPADD_MSK5_POSN                                   0x5
15838:         #define _SSPADD_MSK5_POSITION                               0x5
15839:         #define _SSPADD_MSK5_SIZE                                   0x1
15840:         #define _SSPADD_MSK5_LENGTH                                 0x1
15841:         #define _SSPADD_MSK5_MASK                                   0x20
15842:         #define _SSPADD_MSK51_POSN                                  0x5
15843:         #define _SSPADD_MSK51_POSITION                              0x5
15844:         #define _SSPADD_MSK51_SIZE                                  0x1
15845:         #define _SSPADD_MSK51_LENGTH                                0x1
15846:         #define _SSPADD_MSK51_MASK                                  0x20
15847:         #define _SSPADD_MSK6_POSN                                   0x6
15848:         #define _SSPADD_MSK6_POSITION                               0x6
15849:         #define _SSPADD_MSK6_SIZE                                   0x1
15850:         #define _SSPADD_MSK6_LENGTH                                 0x1
15851:         #define _SSPADD_MSK6_MASK                                   0x40
15852:         #define _SSPADD_MSK61_POSN                                  0x6
15853:         #define _SSPADD_MSK61_POSITION                              0x6
15854:         #define _SSPADD_MSK61_SIZE                                  0x1
15855:         #define _SSPADD_MSK61_LENGTH                                0x1
15856:         #define _SSPADD_MSK61_MASK                                  0x40
15857:         #define _SSPADD_MSK7_POSN                                   0x7
15858:         #define _SSPADD_MSK7_POSITION                               0x7
15859:         #define _SSPADD_MSK7_SIZE                                   0x1
15860:         #define _SSPADD_MSK7_LENGTH                                 0x1
15861:         #define _SSPADD_MSK7_MASK                                   0x80
15862:         #define _SSPADD_MSK71_POSN                                  0x7
15863:         #define _SSPADD_MSK71_POSITION                              0x7
15864:         #define _SSPADD_MSK71_SIZE                                  0x1
15865:         #define _SSPADD_MSK71_LENGTH                                0x1
15866:         #define _SSPADD_MSK71_MASK                                  0x80
15867:         
15868:         // Register: SSP1BUF
15869:         extern volatile unsigned char           SSP1BUF             @ 0xFC9;
15870:         #ifndef _LIB_BUILD
15871:         asm("SSP1BUF equ 0FC9h");
15872:         #endif
15873:         // aliases
15874:         extern volatile unsigned char           SSPBUF              @ 0xFC9;
15875:         #ifndef _LIB_BUILD
15876:         asm("SSPBUF equ 0FC9h");
15877:         #endif
15878:         // bitfield definitions
15879:         typedef union {
15880:             struct {
15881:                 unsigned SSPBUF                 :8;
15882:             };
15883:             struct {
15884:                 unsigned SSP1BUF                :8;
15885:             };
15886:         } SSP1BUFbits_t;
15887:         extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
15888:         // bitfield macros
15889:         #define _SSP1BUF_SSPBUF_POSN                                0x0
15890:         #define _SSP1BUF_SSPBUF_POSITION                            0x0
15891:         #define _SSP1BUF_SSPBUF_SIZE                                0x8
15892:         #define _SSP1BUF_SSPBUF_LENGTH                              0x8
15893:         #define _SSP1BUF_SSPBUF_MASK                                0xFF
15894:         #define _SSP1BUF_SSP1BUF_POSN                               0x0
15895:         #define _SSP1BUF_SSP1BUF_POSITION                           0x0
15896:         #define _SSP1BUF_SSP1BUF_SIZE                               0x8
15897:         #define _SSP1BUF_SSP1BUF_LENGTH                             0x8
15898:         #define _SSP1BUF_SSP1BUF_MASK                               0xFF
15899:         // alias bitfield definitions
15900:         typedef union {
15901:             struct {
15902:                 unsigned SSPBUF                 :8;
15903:             };
15904:             struct {
15905:                 unsigned SSP1BUF                :8;
15906:             };
15907:         } SSPBUFbits_t;
15908:         extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
15909:         // bitfield macros
15910:         #define _SSPBUF_SSPBUF_POSN                                 0x0
15911:         #define _SSPBUF_SSPBUF_POSITION                             0x0
15912:         #define _SSPBUF_SSPBUF_SIZE                                 0x8
15913:         #define _SSPBUF_SSPBUF_LENGTH                               0x8
15914:         #define _SSPBUF_SSPBUF_MASK                                 0xFF
15915:         #define _SSPBUF_SSP1BUF_POSN                                0x0
15916:         #define _SSPBUF_SSP1BUF_POSITION                            0x0
15917:         #define _SSPBUF_SSP1BUF_SIZE                                0x8
15918:         #define _SSPBUF_SSP1BUF_LENGTH                              0x8
15919:         #define _SSPBUF_SSP1BUF_MASK                                0xFF
15920:         
15921:         // Register: SSP1MSK
15922:         extern volatile unsigned char           SSP1MSK             @ 0xFCA;
15923:         #ifndef _LIB_BUILD
15924:         asm("SSP1MSK equ 0FCAh");
15925:         #endif
15926:         // aliases
15927:         extern volatile unsigned char           SSPMSK              @ 0xFCA;
15928:         #ifndef _LIB_BUILD
15929:         asm("SSPMSK equ 0FCAh");
15930:         #endif
15931:         // bitfield definitions
15932:         typedef union {
15933:             struct {
15934:                 unsigned MSK0                   :1;
15935:                 unsigned MSK1                   :1;
15936:                 unsigned MSK2                   :1;
15937:                 unsigned MSK3                   :1;
15938:                 unsigned MSK4                   :1;
15939:                 unsigned MSK5                   :1;
15940:                 unsigned MSK6                   :1;
15941:                 unsigned MSK7                   :1;
15942:             };
15943:         } SSP1MSKbits_t;
15944:         extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFCA;
15945:         // bitfield macros
15946:         #define _SSP1MSK_MSK0_POSN                                  0x0
15947:         #define _SSP1MSK_MSK0_POSITION                              0x0
15948:         #define _SSP1MSK_MSK0_SIZE                                  0x1
15949:         #define _SSP1MSK_MSK0_LENGTH                                0x1
15950:         #define _SSP1MSK_MSK0_MASK                                  0x1
15951:         #define _SSP1MSK_MSK1_POSN                                  0x1
15952:         #define _SSP1MSK_MSK1_POSITION                              0x1
15953:         #define _SSP1MSK_MSK1_SIZE                                  0x1
15954:         #define _SSP1MSK_MSK1_LENGTH                                0x1
15955:         #define _SSP1MSK_MSK1_MASK                                  0x2
15956:         #define _SSP1MSK_MSK2_POSN                                  0x2
15957:         #define _SSP1MSK_MSK2_POSITION                              0x2
15958:         #define _SSP1MSK_MSK2_SIZE                                  0x1
15959:         #define _SSP1MSK_MSK2_LENGTH                                0x1
15960:         #define _SSP1MSK_MSK2_MASK                                  0x4
15961:         #define _SSP1MSK_MSK3_POSN                                  0x3
15962:         #define _SSP1MSK_MSK3_POSITION                              0x3
15963:         #define _SSP1MSK_MSK3_SIZE                                  0x1
15964:         #define _SSP1MSK_MSK3_LENGTH                                0x1
15965:         #define _SSP1MSK_MSK3_MASK                                  0x8
15966:         #define _SSP1MSK_MSK4_POSN                                  0x4
15967:         #define _SSP1MSK_MSK4_POSITION                              0x4
15968:         #define _SSP1MSK_MSK4_SIZE                                  0x1
15969:         #define _SSP1MSK_MSK4_LENGTH                                0x1
15970:         #define _SSP1MSK_MSK4_MASK                                  0x10
15971:         #define _SSP1MSK_MSK5_POSN                                  0x5
15972:         #define _SSP1MSK_MSK5_POSITION                              0x5
15973:         #define _SSP1MSK_MSK5_SIZE                                  0x1
15974:         #define _SSP1MSK_MSK5_LENGTH                                0x1
15975:         #define _SSP1MSK_MSK5_MASK                                  0x20
15976:         #define _SSP1MSK_MSK6_POSN                                  0x6
15977:         #define _SSP1MSK_MSK6_POSITION                              0x6
15978:         #define _SSP1MSK_MSK6_SIZE                                  0x1
15979:         #define _SSP1MSK_MSK6_LENGTH                                0x1
15980:         #define _SSP1MSK_MSK6_MASK                                  0x40
15981:         #define _SSP1MSK_MSK7_POSN                                  0x7
15982:         #define _SSP1MSK_MSK7_POSITION                              0x7
15983:         #define _SSP1MSK_MSK7_SIZE                                  0x1
15984:         #define _SSP1MSK_MSK7_LENGTH                                0x1
15985:         #define _SSP1MSK_MSK7_MASK                                  0x80
15986:         // alias bitfield definitions
15987:         typedef union {
15988:             struct {
15989:                 unsigned MSK0                   :1;
15990:                 unsigned MSK1                   :1;
15991:                 unsigned MSK2                   :1;
15992:                 unsigned MSK3                   :1;
15993:                 unsigned MSK4                   :1;
15994:                 unsigned MSK5                   :1;
15995:                 unsigned MSK6                   :1;
15996:                 unsigned MSK7                   :1;
15997:             };
15998:         } SSPMSKbits_t;
15999:         extern volatile SSPMSKbits_t SSPMSKbits @ 0xFCA;
16000:         // bitfield macros
16001:         #define _SSPMSK_MSK0_POSN                                   0x0
16002:         #define _SSPMSK_MSK0_POSITION                               0x0
16003:         #define _SSPMSK_MSK0_SIZE                                   0x1
16004:         #define _SSPMSK_MSK0_LENGTH                                 0x1
16005:         #define _SSPMSK_MSK0_MASK                                   0x1
16006:         #define _SSPMSK_MSK1_POSN                                   0x1
16007:         #define _SSPMSK_MSK1_POSITION                               0x1
16008:         #define _SSPMSK_MSK1_SIZE                                   0x1
16009:         #define _SSPMSK_MSK1_LENGTH                                 0x1
16010:         #define _SSPMSK_MSK1_MASK                                   0x2
16011:         #define _SSPMSK_MSK2_POSN                                   0x2
16012:         #define _SSPMSK_MSK2_POSITION                               0x2
16013:         #define _SSPMSK_MSK2_SIZE                                   0x1
16014:         #define _SSPMSK_MSK2_LENGTH                                 0x1
16015:         #define _SSPMSK_MSK2_MASK                                   0x4
16016:         #define _SSPMSK_MSK3_POSN                                   0x3
16017:         #define _SSPMSK_MSK3_POSITION                               0x3
16018:         #define _SSPMSK_MSK3_SIZE                                   0x1
16019:         #define _SSPMSK_MSK3_LENGTH                                 0x1
16020:         #define _SSPMSK_MSK3_MASK                                   0x8
16021:         #define _SSPMSK_MSK4_POSN                                   0x4
16022:         #define _SSPMSK_MSK4_POSITION                               0x4
16023:         #define _SSPMSK_MSK4_SIZE                                   0x1
16024:         #define _SSPMSK_MSK4_LENGTH                                 0x1
16025:         #define _SSPMSK_MSK4_MASK                                   0x10
16026:         #define _SSPMSK_MSK5_POSN                                   0x5
16027:         #define _SSPMSK_MSK5_POSITION                               0x5
16028:         #define _SSPMSK_MSK5_SIZE                                   0x1
16029:         #define _SSPMSK_MSK5_LENGTH                                 0x1
16030:         #define _SSPMSK_MSK5_MASK                                   0x20
16031:         #define _SSPMSK_MSK6_POSN                                   0x6
16032:         #define _SSPMSK_MSK6_POSITION                               0x6
16033:         #define _SSPMSK_MSK6_SIZE                                   0x1
16034:         #define _SSPMSK_MSK6_LENGTH                                 0x1
16035:         #define _SSPMSK_MSK6_MASK                                   0x40
16036:         #define _SSPMSK_MSK7_POSN                                   0x7
16037:         #define _SSPMSK_MSK7_POSITION                               0x7
16038:         #define _SSPMSK_MSK7_SIZE                                   0x1
16039:         #define _SSPMSK_MSK7_LENGTH                                 0x1
16040:         #define _SSPMSK_MSK7_MASK                                   0x80
16041:         
16042:         // Register: SSP1CON3
16043:         extern volatile unsigned char           SSP1CON3            @ 0xFCB;
16044:         #ifndef _LIB_BUILD
16045:         asm("SSP1CON3 equ 0FCBh");
16046:         #endif
16047:         // aliases
16048:         extern volatile unsigned char           SSPCON3             @ 0xFCB;
16049:         #ifndef _LIB_BUILD
16050:         asm("SSPCON3 equ 0FCBh");
16051:         #endif
16052:         // bitfield definitions
16053:         typedef union {
16054:             struct {
16055:                 unsigned DHEN                   :1;
16056:                 unsigned AHEN                   :1;
16057:                 unsigned SBCDE                  :1;
16058:                 unsigned SDAHT                  :1;
16059:                 unsigned BOEN                   :1;
16060:                 unsigned SCIE                   :1;
16061:                 unsigned PCIE                   :1;
16062:                 unsigned ACKTIM                 :1;
16063:             };
16064:         } SSP1CON3bits_t;
16065:         extern volatile SSP1CON3bits_t SSP1CON3bits @ 0xFCB;
16066:         // bitfield macros
16067:         #define _SSP1CON3_DHEN_POSN                                 0x0
16068:         #define _SSP1CON3_DHEN_POSITION                             0x0
16069:         #define _SSP1CON3_DHEN_SIZE                                 0x1
16070:         #define _SSP1CON3_DHEN_LENGTH                               0x1
16071:         #define _SSP1CON3_DHEN_MASK                                 0x1
16072:         #define _SSP1CON3_AHEN_POSN                                 0x1
16073:         #define _SSP1CON3_AHEN_POSITION                             0x1
16074:         #define _SSP1CON3_AHEN_SIZE                                 0x1
16075:         #define _SSP1CON3_AHEN_LENGTH                               0x1
16076:         #define _SSP1CON3_AHEN_MASK                                 0x2
16077:         #define _SSP1CON3_SBCDE_POSN                                0x2
16078:         #define _SSP1CON3_SBCDE_POSITION                            0x2
16079:         #define _SSP1CON3_SBCDE_SIZE                                0x1
16080:         #define _SSP1CON3_SBCDE_LENGTH                              0x1
16081:         #define _SSP1CON3_SBCDE_MASK                                0x4
16082:         #define _SSP1CON3_SDAHT_POSN                                0x3
16083:         #define _SSP1CON3_SDAHT_POSITION                            0x3
16084:         #define _SSP1CON3_SDAHT_SIZE                                0x1
16085:         #define _SSP1CON3_SDAHT_LENGTH                              0x1
16086:         #define _SSP1CON3_SDAHT_MASK                                0x8
16087:         #define _SSP1CON3_BOEN_POSN                                 0x4
16088:         #define _SSP1CON3_BOEN_POSITION                             0x4
16089:         #define _SSP1CON3_BOEN_SIZE                                 0x1
16090:         #define _SSP1CON3_BOEN_LENGTH                               0x1
16091:         #define _SSP1CON3_BOEN_MASK                                 0x10
16092:         #define _SSP1CON3_SCIE_POSN                                 0x5
16093:         #define _SSP1CON3_SCIE_POSITION                             0x5
16094:         #define _SSP1CON3_SCIE_SIZE                                 0x1
16095:         #define _SSP1CON3_SCIE_LENGTH                               0x1
16096:         #define _SSP1CON3_SCIE_MASK                                 0x20
16097:         #define _SSP1CON3_PCIE_POSN                                 0x6
16098:         #define _SSP1CON3_PCIE_POSITION                             0x6
16099:         #define _SSP1CON3_PCIE_SIZE                                 0x1
16100:         #define _SSP1CON3_PCIE_LENGTH                               0x1
16101:         #define _SSP1CON3_PCIE_MASK                                 0x40
16102:         #define _SSP1CON3_ACKTIM_POSN                               0x7
16103:         #define _SSP1CON3_ACKTIM_POSITION                           0x7
16104:         #define _SSP1CON3_ACKTIM_SIZE                               0x1
16105:         #define _SSP1CON3_ACKTIM_LENGTH                             0x1
16106:         #define _SSP1CON3_ACKTIM_MASK                               0x80
16107:         // alias bitfield definitions
16108:         typedef union {
16109:             struct {
16110:                 unsigned DHEN                   :1;
16111:                 unsigned AHEN                   :1;
16112:                 unsigned SBCDE                  :1;
16113:                 unsigned SDAHT                  :1;
16114:                 unsigned BOEN                   :1;
16115:                 unsigned SCIE                   :1;
16116:                 unsigned PCIE                   :1;
16117:                 unsigned ACKTIM                 :1;
16118:             };
16119:         } SSPCON3bits_t;
16120:         extern volatile SSPCON3bits_t SSPCON3bits @ 0xFCB;
16121:         // bitfield macros
16122:         #define _SSPCON3_DHEN_POSN                                  0x0
16123:         #define _SSPCON3_DHEN_POSITION                              0x0
16124:         #define _SSPCON3_DHEN_SIZE                                  0x1
16125:         #define _SSPCON3_DHEN_LENGTH                                0x1
16126:         #define _SSPCON3_DHEN_MASK                                  0x1
16127:         #define _SSPCON3_AHEN_POSN                                  0x1
16128:         #define _SSPCON3_AHEN_POSITION                              0x1
16129:         #define _SSPCON3_AHEN_SIZE                                  0x1
16130:         #define _SSPCON3_AHEN_LENGTH                                0x1
16131:         #define _SSPCON3_AHEN_MASK                                  0x2
16132:         #define _SSPCON3_SBCDE_POSN                                 0x2
16133:         #define _SSPCON3_SBCDE_POSITION                             0x2
16134:         #define _SSPCON3_SBCDE_SIZE                                 0x1
16135:         #define _SSPCON3_SBCDE_LENGTH                               0x1
16136:         #define _SSPCON3_SBCDE_MASK                                 0x4
16137:         #define _SSPCON3_SDAHT_POSN                                 0x3
16138:         #define _SSPCON3_SDAHT_POSITION                             0x3
16139:         #define _SSPCON3_SDAHT_SIZE                                 0x1
16140:         #define _SSPCON3_SDAHT_LENGTH                               0x1
16141:         #define _SSPCON3_SDAHT_MASK                                 0x8
16142:         #define _SSPCON3_BOEN_POSN                                  0x4
16143:         #define _SSPCON3_BOEN_POSITION                              0x4
16144:         #define _SSPCON3_BOEN_SIZE                                  0x1
16145:         #define _SSPCON3_BOEN_LENGTH                                0x1
16146:         #define _SSPCON3_BOEN_MASK                                  0x10
16147:         #define _SSPCON3_SCIE_POSN                                  0x5
16148:         #define _SSPCON3_SCIE_POSITION                              0x5
16149:         #define _SSPCON3_SCIE_SIZE                                  0x1
16150:         #define _SSPCON3_SCIE_LENGTH                                0x1
16151:         #define _SSPCON3_SCIE_MASK                                  0x20
16152:         #define _SSPCON3_PCIE_POSN                                  0x6
16153:         #define _SSPCON3_PCIE_POSITION                              0x6
16154:         #define _SSPCON3_PCIE_SIZE                                  0x1
16155:         #define _SSPCON3_PCIE_LENGTH                                0x1
16156:         #define _SSPCON3_PCIE_MASK                                  0x40
16157:         #define _SSPCON3_ACKTIM_POSN                                0x7
16158:         #define _SSPCON3_ACKTIM_POSITION                            0x7
16159:         #define _SSPCON3_ACKTIM_SIZE                                0x1
16160:         #define _SSPCON3_ACKTIM_LENGTH                              0x1
16161:         #define _SSPCON3_ACKTIM_MASK                                0x80
16162:         
16163:         // Register: T1GCON
16164:         extern volatile unsigned char           T1GCON              @ 0xFCC;
16165:         #ifndef _LIB_BUILD
16166:         asm("T1GCON equ 0FCCh");
16167:         #endif
16168:         // bitfield definitions
16169:         typedef union {
16170:             struct {
16171:                 unsigned                        :3;
16172:                 unsigned T1GGO_NOT_DONE         :1;
16173:             };
16174:             struct {
16175:                 unsigned T1GSS                  :2;
16176:                 unsigned T1GVAL                 :1;
16177:                 unsigned T1GGO_nDONE            :1;
16178:                 unsigned T1GSPM                 :1;
16179:                 unsigned T1GTM                  :1;
16180:                 unsigned T1GPOL                 :1;
16181:                 unsigned TMR1GE                 :1;
16182:             };
16183:             struct {
16184:                 unsigned T1GSS0                 :1;
16185:                 unsigned T1GSS1                 :1;
16186:                 unsigned                        :1;
16187:                 unsigned T1G_DONE               :1;
16188:             };
16189:             struct {
16190:                 unsigned                        :3;
16191:                 unsigned T1GGO                  :1;
16192:             };
16193:         } T1GCONbits_t;
16194:         extern volatile T1GCONbits_t T1GCONbits @ 0xFCC;
16195:         // bitfield macros
16196:         #define _T1GCON_T1GGO_NOT_DONE_POSN                         0x3
16197:         #define _T1GCON_T1GGO_NOT_DONE_POSITION                     0x3
16198:         #define _T1GCON_T1GGO_NOT_DONE_SIZE                         0x1
16199:         #define _T1GCON_T1GGO_NOT_DONE_LENGTH                       0x1
16200:         #define _T1GCON_T1GGO_NOT_DONE_MASK                         0x8
16201:         #define _T1GCON_T1GSS_POSN                                  0x0
16202:         #define _T1GCON_T1GSS_POSITION                              0x0
16203:         #define _T1GCON_T1GSS_SIZE                                  0x2
16204:         #define _T1GCON_T1GSS_LENGTH                                0x2
16205:         #define _T1GCON_T1GSS_MASK                                  0x3
16206:         #define _T1GCON_T1GVAL_POSN                                 0x2
16207:         #define _T1GCON_T1GVAL_POSITION                             0x2
16208:         #define _T1GCON_T1GVAL_SIZE                                 0x1
16209:         #define _T1GCON_T1GVAL_LENGTH                               0x1
16210:         #define _T1GCON_T1GVAL_MASK                                 0x4
16211:         #define _T1GCON_T1GGO_nDONE_POSN                            0x3
16212:         #define _T1GCON_T1GGO_nDONE_POSITION                        0x3
16213:         #define _T1GCON_T1GGO_nDONE_SIZE                            0x1
16214:         #define _T1GCON_T1GGO_nDONE_LENGTH                          0x1
16215:         #define _T1GCON_T1GGO_nDONE_MASK                            0x8
16216:         #define _T1GCON_T1GSPM_POSN                                 0x4
16217:         #define _T1GCON_T1GSPM_POSITION                             0x4
16218:         #define _T1GCON_T1GSPM_SIZE                                 0x1
16219:         #define _T1GCON_T1GSPM_LENGTH                               0x1
16220:         #define _T1GCON_T1GSPM_MASK                                 0x10
16221:         #define _T1GCON_T1GTM_POSN                                  0x5
16222:         #define _T1GCON_T1GTM_POSITION                              0x5
16223:         #define _T1GCON_T1GTM_SIZE                                  0x1
16224:         #define _T1GCON_T1GTM_LENGTH                                0x1
16225:         #define _T1GCON_T1GTM_MASK                                  0x20
16226:         #define _T1GCON_T1GPOL_POSN                                 0x6
16227:         #define _T1GCON_T1GPOL_POSITION                             0x6
16228:         #define _T1GCON_T1GPOL_SIZE                                 0x1
16229:         #define _T1GCON_T1GPOL_LENGTH                               0x1
16230:         #define _T1GCON_T1GPOL_MASK                                 0x40
16231:         #define _T1GCON_TMR1GE_POSN                                 0x7
16232:         #define _T1GCON_TMR1GE_POSITION                             0x7
16233:         #define _T1GCON_TMR1GE_SIZE                                 0x1
16234:         #define _T1GCON_TMR1GE_LENGTH                               0x1
16235:         #define _T1GCON_TMR1GE_MASK                                 0x80
16236:         #define _T1GCON_T1GSS0_POSN                                 0x0
16237:         #define _T1GCON_T1GSS0_POSITION                             0x0
16238:         #define _T1GCON_T1GSS0_SIZE                                 0x1
16239:         #define _T1GCON_T1GSS0_LENGTH                               0x1
16240:         #define _T1GCON_T1GSS0_MASK                                 0x1
16241:         #define _T1GCON_T1GSS1_POSN                                 0x1
16242:         #define _T1GCON_T1GSS1_POSITION                             0x1
16243:         #define _T1GCON_T1GSS1_SIZE                                 0x1
16244:         #define _T1GCON_T1GSS1_LENGTH                               0x1
16245:         #define _T1GCON_T1GSS1_MASK                                 0x2
16246:         #define _T1GCON_T1G_DONE_POSN                               0x3
16247:         #define _T1GCON_T1G_DONE_POSITION                           0x3
16248:         #define _T1GCON_T1G_DONE_SIZE                               0x1
16249:         #define _T1GCON_T1G_DONE_LENGTH                             0x1
16250:         #define _T1GCON_T1G_DONE_MASK                               0x8
16251:         #define _T1GCON_T1GGO_POSN                                  0x3
16252:         #define _T1GCON_T1GGO_POSITION                              0x3
16253:         #define _T1GCON_T1GGO_SIZE                                  0x1
16254:         #define _T1GCON_T1GGO_LENGTH                                0x1
16255:         #define _T1GCON_T1GGO_MASK                                  0x8
16256:         
16257:         // Register: T1CON
16258:         extern volatile unsigned char           T1CON               @ 0xFCD;
16259:         #ifndef _LIB_BUILD
16260:         asm("T1CON equ 0FCDh");
16261:         #endif
16262:         // bitfield definitions
16263:         typedef union {
16264:             struct {
16265:                 unsigned                        :2;
16266:                 unsigned NOT_T1SYNC             :1;
16267:             };
16268:             struct {
16269:                 unsigned TMR1ON                 :1;
16270:                 unsigned T1RD16                 :1;
16271:                 unsigned nT1SYNC                :1;
16272:                 unsigned T1SOSCEN               :1;
16273:                 unsigned T1CKPS                 :2;
16274:                 unsigned TMR1CS                 :2;
16275:             };
16276:             struct {
16277:                 unsigned                        :1;
16278:                 unsigned RD16                   :1;
16279:                 unsigned T1SYNC                 :1;
16280:                 unsigned T1OSCEN                :1;
16281:                 unsigned T1CKPS0                :1;
16282:                 unsigned T1CKPS1                :1;
16283:                 unsigned TMR1CS0                :1;
16284:                 unsigned TMR1CS1                :1;
16285:             };
16286:             struct {
16287:                 unsigned                        :3;
16288:                 unsigned SOSCEN                 :1;
16289:             };
16290:         } T1CONbits_t;
16291:         extern volatile T1CONbits_t T1CONbits @ 0xFCD;
16292:         // bitfield macros
16293:         #define _T1CON_NOT_T1SYNC_POSN                              0x2
16294:         #define _T1CON_NOT_T1SYNC_POSITION                          0x2
16295:         #define _T1CON_NOT_T1SYNC_SIZE                              0x1
16296:         #define _T1CON_NOT_T1SYNC_LENGTH                            0x1
16297:         #define _T1CON_NOT_T1SYNC_MASK                              0x4
16298:         #define _T1CON_TMR1ON_POSN                                  0x0
16299:         #define _T1CON_TMR1ON_POSITION                              0x0
16300:         #define _T1CON_TMR1ON_SIZE                                  0x1
16301:         #define _T1CON_TMR1ON_LENGTH                                0x1
16302:         #define _T1CON_TMR1ON_MASK                                  0x1
16303:         #define _T1CON_T1RD16_POSN                                  0x1
16304:         #define _T1CON_T1RD16_POSITION                              0x1
16305:         #define _T1CON_T1RD16_SIZE                                  0x1
16306:         #define _T1CON_T1RD16_LENGTH                                0x1
16307:         #define _T1CON_T1RD16_MASK                                  0x2
16308:         #define _T1CON_nT1SYNC_POSN                                 0x2
16309:         #define _T1CON_nT1SYNC_POSITION                             0x2
16310:         #define _T1CON_nT1SYNC_SIZE                                 0x1
16311:         #define _T1CON_nT1SYNC_LENGTH                               0x1
16312:         #define _T1CON_nT1SYNC_MASK                                 0x4
16313:         #define _T1CON_T1SOSCEN_POSN                                0x3
16314:         #define _T1CON_T1SOSCEN_POSITION                            0x3
16315:         #define _T1CON_T1SOSCEN_SIZE                                0x1
16316:         #define _T1CON_T1SOSCEN_LENGTH                              0x1
16317:         #define _T1CON_T1SOSCEN_MASK                                0x8
16318:         #define _T1CON_T1CKPS_POSN                                  0x4
16319:         #define _T1CON_T1CKPS_POSITION                              0x4
16320:         #define _T1CON_T1CKPS_SIZE                                  0x2
16321:         #define _T1CON_T1CKPS_LENGTH                                0x2
16322:         #define _T1CON_T1CKPS_MASK                                  0x30
16323:         #define _T1CON_TMR1CS_POSN                                  0x6
16324:         #define _T1CON_TMR1CS_POSITION                              0x6
16325:         #define _T1CON_TMR1CS_SIZE                                  0x2
16326:         #define _T1CON_TMR1CS_LENGTH                                0x2
16327:         #define _T1CON_TMR1CS_MASK                                  0xC0
16328:         #define _T1CON_RD16_POSN                                    0x1
16329:         #define _T1CON_RD16_POSITION                                0x1
16330:         #define _T1CON_RD16_SIZE                                    0x1
16331:         #define _T1CON_RD16_LENGTH                                  0x1
16332:         #define _T1CON_RD16_MASK                                    0x2
16333:         #define _T1CON_T1SYNC_POSN                                  0x2
16334:         #define _T1CON_T1SYNC_POSITION                              0x2
16335:         #define _T1CON_T1SYNC_SIZE                                  0x1
16336:         #define _T1CON_T1SYNC_LENGTH                                0x1
16337:         #define _T1CON_T1SYNC_MASK                                  0x4
16338:         #define _T1CON_T1OSCEN_POSN                                 0x3
16339:         #define _T1CON_T1OSCEN_POSITION                             0x3
16340:         #define _T1CON_T1OSCEN_SIZE                                 0x1
16341:         #define _T1CON_T1OSCEN_LENGTH                               0x1
16342:         #define _T1CON_T1OSCEN_MASK                                 0x8
16343:         #define _T1CON_T1CKPS0_POSN                                 0x4
16344:         #define _T1CON_T1CKPS0_POSITION                             0x4
16345:         #define _T1CON_T1CKPS0_SIZE                                 0x1
16346:         #define _T1CON_T1CKPS0_LENGTH                               0x1
16347:         #define _T1CON_T1CKPS0_MASK                                 0x10
16348:         #define _T1CON_T1CKPS1_POSN                                 0x5
16349:         #define _T1CON_T1CKPS1_POSITION                             0x5
16350:         #define _T1CON_T1CKPS1_SIZE                                 0x1
16351:         #define _T1CON_T1CKPS1_LENGTH                               0x1
16352:         #define _T1CON_T1CKPS1_MASK                                 0x20
16353:         #define _T1CON_TMR1CS0_POSN                                 0x6
16354:         #define _T1CON_TMR1CS0_POSITION                             0x6
16355:         #define _T1CON_TMR1CS0_SIZE                                 0x1
16356:         #define _T1CON_TMR1CS0_LENGTH                               0x1
16357:         #define _T1CON_TMR1CS0_MASK                                 0x40
16358:         #define _T1CON_TMR1CS1_POSN                                 0x7
16359:         #define _T1CON_TMR1CS1_POSITION                             0x7
16360:         #define _T1CON_TMR1CS1_SIZE                                 0x1
16361:         #define _T1CON_TMR1CS1_LENGTH                               0x1
16362:         #define _T1CON_TMR1CS1_MASK                                 0x80
16363:         #define _T1CON_SOSCEN_POSN                                  0x3
16364:         #define _T1CON_SOSCEN_POSITION                              0x3
16365:         #define _T1CON_SOSCEN_SIZE                                  0x1
16366:         #define _T1CON_SOSCEN_LENGTH                                0x1
16367:         #define _T1CON_SOSCEN_MASK                                  0x8
16368:         
16369:         // Register: TMR1
16370:         extern volatile unsigned short          TMR1                @ 0xFCE;
16371:         #ifndef _LIB_BUILD
16372:         asm("TMR1 equ 0FCEh");
16373:         #endif
16374:         
16375:         // Register: TMR1L
16376:         extern volatile unsigned char           TMR1L               @ 0xFCE;
16377:         #ifndef _LIB_BUILD
16378:         asm("TMR1L equ 0FCEh");
16379:         #endif
16380:         // bitfield definitions
16381:         typedef union {
16382:             struct {
16383:                 unsigned TMR1L                  :8;
16384:             };
16385:         } TMR1Lbits_t;
16386:         extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
16387:         // bitfield macros
16388:         #define _TMR1L_TMR1L_POSN                                   0x0
16389:         #define _TMR1L_TMR1L_POSITION                               0x0
16390:         #define _TMR1L_TMR1L_SIZE                                   0x8
16391:         #define _TMR1L_TMR1L_LENGTH                                 0x8
16392:         #define _TMR1L_TMR1L_MASK                                   0xFF
16393:         
16394:         // Register: TMR1H
16395:         extern volatile unsigned char           TMR1H               @ 0xFCF;
16396:         #ifndef _LIB_BUILD
16397:         asm("TMR1H equ 0FCFh");
16398:         #endif
16399:         // bitfield definitions
16400:         typedef union {
16401:             struct {
16402:                 unsigned TMR1H                  :8;
16403:             };
16404:         } TMR1Hbits_t;
16405:         extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
16406:         // bitfield macros
16407:         #define _TMR1H_TMR1H_POSN                                   0x0
16408:         #define _TMR1H_TMR1H_POSITION                               0x0
16409:         #define _TMR1H_TMR1H_SIZE                                   0x8
16410:         #define _TMR1H_TMR1H_LENGTH                                 0x8
16411:         #define _TMR1H_TMR1H_MASK                                   0xFF
16412:         
16413:         // Register: RCON
16414:         extern volatile unsigned char           RCON                @ 0xFD0;
16415:         #ifndef _LIB_BUILD
16416:         asm("RCON equ 0FD0h");
16417:         #endif
16418:         // bitfield definitions
16419:         typedef union {
16420:             struct {
16421:                 unsigned NOT_BOR                :1;
16422:             };
16423:             struct {
16424:                 unsigned                        :1;
16425:                 unsigned NOT_POR                :1;
16426:             };
16427:             struct {
16428:                 unsigned                        :2;
16429:                 unsigned NOT_PD                 :1;
16430:             };
16431:             struct {
16432:                 unsigned                        :3;
16433:                 unsigned NOT_TO                 :1;
16434:             };
16435:             struct {
16436:                 unsigned                        :4;
16437:                 unsigned NOT_RI                 :1;
16438:             };
16439:             struct {
16440:                 unsigned nBOR                   :1;
16441:                 unsigned nPOR                   :1;
16442:                 unsigned nPD                    :1;
16443:                 unsigned nTO                    :1;
16444:                 unsigned nRI                    :1;
16445:                 unsigned                        :1;
16446:                 unsigned SBOREN                 :1;
16447:                 unsigned IPEN                   :1;
16448:             };
16449:             struct {
16450:                 unsigned BOR                    :1;
16451:                 unsigned POR                    :1;
16452:                 unsigned PD                     :1;
16453:                 unsigned TO                     :1;
16454:                 unsigned RI                     :1;
16455:             };
16456:         } RCONbits_t;
16457:         extern volatile RCONbits_t RCONbits @ 0xFD0;
16458:         // bitfield macros
16459:         #define _RCON_NOT_BOR_POSN                                  0x0
16460:         #define _RCON_NOT_BOR_POSITION                              0x0
16461:         #define _RCON_NOT_BOR_SIZE                                  0x1
16462:         #define _RCON_NOT_BOR_LENGTH                                0x1
16463:         #define _RCON_NOT_BOR_MASK                                  0x1
16464:         #define _RCON_NOT_POR_POSN                                  0x1
16465:         #define _RCON_NOT_POR_POSITION                              0x1
16466:         #define _RCON_NOT_POR_SIZE                                  0x1
16467:         #define _RCON_NOT_POR_LENGTH                                0x1
16468:         #define _RCON_NOT_POR_MASK                                  0x2
16469:         #define _RCON_NOT_PD_POSN                                   0x2
16470:         #define _RCON_NOT_PD_POSITION                               0x2
16471:         #define _RCON_NOT_PD_SIZE                                   0x1
16472:         #define _RCON_NOT_PD_LENGTH                                 0x1
16473:         #define _RCON_NOT_PD_MASK                                   0x4
16474:         #define _RCON_NOT_TO_POSN                                   0x3
16475:         #define _RCON_NOT_TO_POSITION                               0x3
16476:         #define _RCON_NOT_TO_SIZE                                   0x1
16477:         #define _RCON_NOT_TO_LENGTH                                 0x1
16478:         #define _RCON_NOT_TO_MASK                                   0x8
16479:         #define _RCON_NOT_RI_POSN                                   0x4
16480:         #define _RCON_NOT_RI_POSITION                               0x4
16481:         #define _RCON_NOT_RI_SIZE                                   0x1
16482:         #define _RCON_NOT_RI_LENGTH                                 0x1
16483:         #define _RCON_NOT_RI_MASK                                   0x10
16484:         #define _RCON_nBOR_POSN                                     0x0
16485:         #define _RCON_nBOR_POSITION                                 0x0
16486:         #define _RCON_nBOR_SIZE                                     0x1
16487:         #define _RCON_nBOR_LENGTH                                   0x1
16488:         #define _RCON_nBOR_MASK                                     0x1
16489:         #define _RCON_nPOR_POSN                                     0x1
16490:         #define _RCON_nPOR_POSITION                                 0x1
16491:         #define _RCON_nPOR_SIZE                                     0x1
16492:         #define _RCON_nPOR_LENGTH                                   0x1
16493:         #define _RCON_nPOR_MASK                                     0x2
16494:         #define _RCON_nPD_POSN                                      0x2
16495:         #define _RCON_nPD_POSITION                                  0x2
16496:         #define _RCON_nPD_SIZE                                      0x1
16497:         #define _RCON_nPD_LENGTH                                    0x1
16498:         #define _RCON_nPD_MASK                                      0x4
16499:         #define _RCON_nTO_POSN                                      0x3
16500:         #define _RCON_nTO_POSITION                                  0x3
16501:         #define _RCON_nTO_SIZE                                      0x1
16502:         #define _RCON_nTO_LENGTH                                    0x1
16503:         #define _RCON_nTO_MASK                                      0x8
16504:         #define _RCON_nRI_POSN                                      0x4
16505:         #define _RCON_nRI_POSITION                                  0x4
16506:         #define _RCON_nRI_SIZE                                      0x1
16507:         #define _RCON_nRI_LENGTH                                    0x1
16508:         #define _RCON_nRI_MASK                                      0x10
16509:         #define _RCON_SBOREN_POSN                                   0x6
16510:         #define _RCON_SBOREN_POSITION                               0x6
16511:         #define _RCON_SBOREN_SIZE                                   0x1
16512:         #define _RCON_SBOREN_LENGTH                                 0x1
16513:         #define _RCON_SBOREN_MASK                                   0x40
16514:         #define _RCON_IPEN_POSN                                     0x7
16515:         #define _RCON_IPEN_POSITION                                 0x7
16516:         #define _RCON_IPEN_SIZE                                     0x1
16517:         #define _RCON_IPEN_LENGTH                                   0x1
16518:         #define _RCON_IPEN_MASK                                     0x80
16519:         #define _RCON_BOR_POSN                                      0x0
16520:         #define _RCON_BOR_POSITION                                  0x0
16521:         #define _RCON_BOR_SIZE                                      0x1
16522:         #define _RCON_BOR_LENGTH                                    0x1
16523:         #define _RCON_BOR_MASK                                      0x1
16524:         #define _RCON_POR_POSN                                      0x1
16525:         #define _RCON_POR_POSITION                                  0x1
16526:         #define _RCON_POR_SIZE                                      0x1
16527:         #define _RCON_POR_LENGTH                                    0x1
16528:         #define _RCON_POR_MASK                                      0x2
16529:         #define _RCON_PD_POSN                                       0x2
16530:         #define _RCON_PD_POSITION                                   0x2
16531:         #define _RCON_PD_SIZE                                       0x1
16532:         #define _RCON_PD_LENGTH                                     0x1
16533:         #define _RCON_PD_MASK                                       0x4
16534:         #define _RCON_TO_POSN                                       0x3
16535:         #define _RCON_TO_POSITION                                   0x3
16536:         #define _RCON_TO_SIZE                                       0x1
16537:         #define _RCON_TO_LENGTH                                     0x1
16538:         #define _RCON_TO_MASK                                       0x8
16539:         #define _RCON_RI_POSN                                       0x4
16540:         #define _RCON_RI_POSITION                                   0x4
16541:         #define _RCON_RI_SIZE                                       0x1
16542:         #define _RCON_RI_LENGTH                                     0x1
16543:         #define _RCON_RI_MASK                                       0x10
16544:         
16545:         // Register: WDTCON
16546:         extern volatile unsigned char           WDTCON              @ 0xFD1;
16547:         #ifndef _LIB_BUILD
16548:         asm("WDTCON equ 0FD1h");
16549:         #endif
16550:         // bitfield definitions
16551:         typedef union {
16552:             struct {
16553:                 unsigned SWDTEN                 :1;
16554:             };
16555:             struct {
16556:                 unsigned SWDTE                  :1;
16557:             };
16558:         } WDTCONbits_t;
16559:         extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
16560:         // bitfield macros
16561:         #define _WDTCON_SWDTEN_POSN                                 0x0
16562:         #define _WDTCON_SWDTEN_POSITION                             0x0
16563:         #define _WDTCON_SWDTEN_SIZE                                 0x1
16564:         #define _WDTCON_SWDTEN_LENGTH                               0x1
16565:         #define _WDTCON_SWDTEN_MASK                                 0x1
16566:         #define _WDTCON_SWDTE_POSN                                  0x0
16567:         #define _WDTCON_SWDTE_POSITION                              0x0
16568:         #define _WDTCON_SWDTE_SIZE                                  0x1
16569:         #define _WDTCON_SWDTE_LENGTH                                0x1
16570:         #define _WDTCON_SWDTE_MASK                                  0x1
16571:         
16572:         // Register: OSCCON2
16573:         extern volatile unsigned char           OSCCON2             @ 0xFD2;
16574:         #ifndef _LIB_BUILD
16575:         asm("OSCCON2 equ 0FD2h");
16576:         #endif
16577:         // bitfield definitions
16578:         typedef union {
16579:             struct {
16580:                 unsigned LFIOFS                 :1;
16581:                 unsigned MFIOFS                 :1;
16582:                 unsigned PRISD                  :1;
16583:                 unsigned SOSCGO                 :1;
16584:                 unsigned MFIOSEL                :1;
16585:                 unsigned                        :1;
16586:                 unsigned SOSCRUN                :1;
16587:                 unsigned PLLRDY                 :1;
16588:             };
16589:         } OSCCON2bits_t;
16590:         extern volatile OSCCON2bits_t OSCCON2bits @ 0xFD2;
16591:         // bitfield macros
16592:         #define _OSCCON2_LFIOFS_POSN                                0x0
16593:         #define _OSCCON2_LFIOFS_POSITION                            0x0
16594:         #define _OSCCON2_LFIOFS_SIZE                                0x1
16595:         #define _OSCCON2_LFIOFS_LENGTH                              0x1
16596:         #define _OSCCON2_LFIOFS_MASK                                0x1
16597:         #define _OSCCON2_MFIOFS_POSN                                0x1
16598:         #define _OSCCON2_MFIOFS_POSITION                            0x1
16599:         #define _OSCCON2_MFIOFS_SIZE                                0x1
16600:         #define _OSCCON2_MFIOFS_LENGTH                              0x1
16601:         #define _OSCCON2_MFIOFS_MASK                                0x2
16602:         #define _OSCCON2_PRISD_POSN                                 0x2
16603:         #define _OSCCON2_PRISD_POSITION                             0x2
16604:         #define _OSCCON2_PRISD_SIZE                                 0x1
16605:         #define _OSCCON2_PRISD_LENGTH                               0x1
16606:         #define _OSCCON2_PRISD_MASK                                 0x4
16607:         #define _OSCCON2_SOSCGO_POSN                                0x3
16608:         #define _OSCCON2_SOSCGO_POSITION                            0x3
16609:         #define _OSCCON2_SOSCGO_SIZE                                0x1
16610:         #define _OSCCON2_SOSCGO_LENGTH                              0x1
16611:         #define _OSCCON2_SOSCGO_MASK                                0x8
16612:         #define _OSCCON2_MFIOSEL_POSN                               0x4
16613:         #define _OSCCON2_MFIOSEL_POSITION                           0x4
16614:         #define _OSCCON2_MFIOSEL_SIZE                               0x1
16615:         #define _OSCCON2_MFIOSEL_LENGTH                             0x1
16616:         #define _OSCCON2_MFIOSEL_MASK                               0x10
16617:         #define _OSCCON2_SOSCRUN_POSN                               0x6
16618:         #define _OSCCON2_SOSCRUN_POSITION                           0x6
16619:         #define _OSCCON2_SOSCRUN_SIZE                               0x1
16620:         #define _OSCCON2_SOSCRUN_LENGTH                             0x1
16621:         #define _OSCCON2_SOSCRUN_MASK                               0x40
16622:         #define _OSCCON2_PLLRDY_POSN                                0x7
16623:         #define _OSCCON2_PLLRDY_POSITION                            0x7
16624:         #define _OSCCON2_PLLRDY_SIZE                                0x1
16625:         #define _OSCCON2_PLLRDY_LENGTH                              0x1
16626:         #define _OSCCON2_PLLRDY_MASK                                0x80
16627:         
16628:         // Register: OSCCON
16629:         extern volatile unsigned char           OSCCON              @ 0xFD3;
16630:         #ifndef _LIB_BUILD
16631:         asm("OSCCON equ 0FD3h");
16632:         #endif
16633:         // bitfield definitions
16634:         typedef union {
16635:             struct {
16636:                 unsigned SCS                    :2;
16637:                 unsigned HFIOFS                 :1;
16638:                 unsigned OSTS                   :1;
16639:                 unsigned IRCF                   :3;
16640:                 unsigned IDLEN                  :1;
16641:             };
16642:             struct {
16643:                 unsigned SCS0                   :1;
16644:                 unsigned SCS1                   :1;
16645:                 unsigned IOFS                   :1;
16646:                 unsigned                        :1;
16647:                 unsigned IRCF0                  :1;
16648:                 unsigned IRCF1                  :1;
16649:                 unsigned IRCF2                  :1;
16650:             };
16651:         } OSCCONbits_t;
16652:         extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
16653:         // bitfield macros
16654:         #define _OSCCON_SCS_POSN                                    0x0
16655:         #define _OSCCON_SCS_POSITION                                0x0
16656:         #define _OSCCON_SCS_SIZE                                    0x2
16657:         #define _OSCCON_SCS_LENGTH                                  0x2
16658:         #define _OSCCON_SCS_MASK                                    0x3
16659:         #define _OSCCON_HFIOFS_POSN                                 0x2
16660:         #define _OSCCON_HFIOFS_POSITION                             0x2
16661:         #define _OSCCON_HFIOFS_SIZE                                 0x1
16662:         #define _OSCCON_HFIOFS_LENGTH                               0x1
16663:         #define _OSCCON_HFIOFS_MASK                                 0x4
16664:         #define _OSCCON_OSTS_POSN                                   0x3
16665:         #define _OSCCON_OSTS_POSITION                               0x3
16666:         #define _OSCCON_OSTS_SIZE                                   0x1
16667:         #define _OSCCON_OSTS_LENGTH                                 0x1
16668:         #define _OSCCON_OSTS_MASK                                   0x8
16669:         #define _OSCCON_IRCF_POSN                                   0x4
16670:         #define _OSCCON_IRCF_POSITION                               0x4
16671:         #define _OSCCON_IRCF_SIZE                                   0x3
16672:         #define _OSCCON_IRCF_LENGTH                                 0x3
16673:         #define _OSCCON_IRCF_MASK                                   0x70
16674:         #define _OSCCON_IDLEN_POSN                                  0x7
16675:         #define _OSCCON_IDLEN_POSITION                              0x7
16676:         #define _OSCCON_IDLEN_SIZE                                  0x1
16677:         #define _OSCCON_IDLEN_LENGTH                                0x1
16678:         #define _OSCCON_IDLEN_MASK                                  0x80
16679:         #define _OSCCON_SCS0_POSN                                   0x0
16680:         #define _OSCCON_SCS0_POSITION                               0x0
16681:         #define _OSCCON_SCS0_SIZE                                   0x1
16682:         #define _OSCCON_SCS0_LENGTH                                 0x1
16683:         #define _OSCCON_SCS0_MASK                                   0x1
16684:         #define _OSCCON_SCS1_POSN                                   0x1
16685:         #define _OSCCON_SCS1_POSITION                               0x1
16686:         #define _OSCCON_SCS1_SIZE                                   0x1
16687:         #define _OSCCON_SCS1_LENGTH                                 0x1
16688:         #define _OSCCON_SCS1_MASK                                   0x2
16689:         #define _OSCCON_IOFS_POSN                                   0x2
16690:         #define _OSCCON_IOFS_POSITION                               0x2
16691:         #define _OSCCON_IOFS_SIZE                                   0x1
16692:         #define _OSCCON_IOFS_LENGTH                                 0x1
16693:         #define _OSCCON_IOFS_MASK                                   0x4
16694:         #define _OSCCON_IRCF0_POSN                                  0x4
16695:         #define _OSCCON_IRCF0_POSITION                              0x4
16696:         #define _OSCCON_IRCF0_SIZE                                  0x1
16697:         #define _OSCCON_IRCF0_LENGTH                                0x1
16698:         #define _OSCCON_IRCF0_MASK                                  0x10
16699:         #define _OSCCON_IRCF1_POSN                                  0x5
16700:         #define _OSCCON_IRCF1_POSITION                              0x5
16701:         #define _OSCCON_IRCF1_SIZE                                  0x1
16702:         #define _OSCCON_IRCF1_LENGTH                                0x1
16703:         #define _OSCCON_IRCF1_MASK                                  0x20
16704:         #define _OSCCON_IRCF2_POSN                                  0x6
16705:         #define _OSCCON_IRCF2_POSITION                              0x6
16706:         #define _OSCCON_IRCF2_SIZE                                  0x1
16707:         #define _OSCCON_IRCF2_LENGTH                                0x1
16708:         #define _OSCCON_IRCF2_MASK                                  0x40
16709:         
16710:         // Register: T0CON
16711:         extern volatile unsigned char           T0CON               @ 0xFD5;
16712:         #ifndef _LIB_BUILD
16713:         asm("T0CON equ 0FD5h");
16714:         #endif
16715:         // bitfield definitions
16716:         typedef union {
16717:             struct {
16718:                 unsigned T0PS                   :3;
16719:                 unsigned PSA                    :1;
16720:                 unsigned T0SE                   :1;
16721:                 unsigned T0CS                   :1;
16722:                 unsigned T08BIT                 :1;
16723:                 unsigned TMR0ON                 :1;
16724:             };
16725:             struct {
16726:                 unsigned T0PS0                  :1;
16727:                 unsigned T0PS1                  :1;
16728:                 unsigned T0PS2                  :1;
16729:             };
16730:         } T0CONbits_t;
16731:         extern volatile T0CONbits_t T0CONbits @ 0xFD5;
16732:         // bitfield macros
16733:         #define _T0CON_T0PS_POSN                                    0x0
16734:         #define _T0CON_T0PS_POSITION                                0x0
16735:         #define _T0CON_T0PS_SIZE                                    0x3
16736:         #define _T0CON_T0PS_LENGTH                                  0x3
16737:         #define _T0CON_T0PS_MASK                                    0x7
16738:         #define _T0CON_PSA_POSN                                     0x3
16739:         #define _T0CON_PSA_POSITION                                 0x3
16740:         #define _T0CON_PSA_SIZE                                     0x1
16741:         #define _T0CON_PSA_LENGTH                                   0x1
16742:         #define _T0CON_PSA_MASK                                     0x8
16743:         #define _T0CON_T0SE_POSN                                    0x4
16744:         #define _T0CON_T0SE_POSITION                                0x4
16745:         #define _T0CON_T0SE_SIZE                                    0x1
16746:         #define _T0CON_T0SE_LENGTH                                  0x1
16747:         #define _T0CON_T0SE_MASK                                    0x10
16748:         #define _T0CON_T0CS_POSN                                    0x5
16749:         #define _T0CON_T0CS_POSITION                                0x5
16750:         #define _T0CON_T0CS_SIZE                                    0x1
16751:         #define _T0CON_T0CS_LENGTH                                  0x1
16752:         #define _T0CON_T0CS_MASK                                    0x20
16753:         #define _T0CON_T08BIT_POSN                                  0x6
16754:         #define _T0CON_T08BIT_POSITION                              0x6
16755:         #define _T0CON_T08BIT_SIZE                                  0x1
16756:         #define _T0CON_T08BIT_LENGTH                                0x1
16757:         #define _T0CON_T08BIT_MASK                                  0x40
16758:         #define _T0CON_TMR0ON_POSN                                  0x7
16759:         #define _T0CON_TMR0ON_POSITION                              0x7
16760:         #define _T0CON_TMR0ON_SIZE                                  0x1
16761:         #define _T0CON_TMR0ON_LENGTH                                0x1
16762:         #define _T0CON_TMR0ON_MASK                                  0x80
16763:         #define _T0CON_T0PS0_POSN                                   0x0
16764:         #define _T0CON_T0PS0_POSITION                               0x0
16765:         #define _T0CON_T0PS0_SIZE                                   0x1
16766:         #define _T0CON_T0PS0_LENGTH                                 0x1
16767:         #define _T0CON_T0PS0_MASK                                   0x1
16768:         #define _T0CON_T0PS1_POSN                                   0x1
16769:         #define _T0CON_T0PS1_POSITION                               0x1
16770:         #define _T0CON_T0PS1_SIZE                                   0x1
16771:         #define _T0CON_T0PS1_LENGTH                                 0x1
16772:         #define _T0CON_T0PS1_MASK                                   0x2
16773:         #define _T0CON_T0PS2_POSN                                   0x2
16774:         #define _T0CON_T0PS2_POSITION                               0x2
16775:         #define _T0CON_T0PS2_SIZE                                   0x1
16776:         #define _T0CON_T0PS2_LENGTH                                 0x1
16777:         #define _T0CON_T0PS2_MASK                                   0x4
16778:         
16779:         // Register: TMR0
16780:         extern volatile unsigned short          TMR0                @ 0xFD6;
16781:         #ifndef _LIB_BUILD
16782:         asm("TMR0 equ 0FD6h");
16783:         #endif
16784:         
16785:         // Register: TMR0L
16786:         extern volatile unsigned char           TMR0L               @ 0xFD6;
16787:         #ifndef _LIB_BUILD
16788:         asm("TMR0L equ 0FD6h");
16789:         #endif
16790:         // bitfield definitions
16791:         typedef union {
16792:             struct {
16793:                 unsigned TMR0L                  :8;
16794:             };
16795:         } TMR0Lbits_t;
16796:         extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
16797:         // bitfield macros
16798:         #define _TMR0L_TMR0L_POSN                                   0x0
16799:         #define _TMR0L_TMR0L_POSITION                               0x0
16800:         #define _TMR0L_TMR0L_SIZE                                   0x8
16801:         #define _TMR0L_TMR0L_LENGTH                                 0x8
16802:         #define _TMR0L_TMR0L_MASK                                   0xFF
16803:         
16804:         // Register: TMR0H
16805:         extern volatile unsigned char           TMR0H               @ 0xFD7;
16806:         #ifndef _LIB_BUILD
16807:         asm("TMR0H equ 0FD7h");
16808:         #endif
16809:         // bitfield definitions
16810:         typedef union {
16811:             struct {
16812:                 unsigned TMR0H                  :8;
16813:             };
16814:         } TMR0Hbits_t;
16815:         extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
16816:         // bitfield macros
16817:         #define _TMR0H_TMR0H_POSN                                   0x0
16818:         #define _TMR0H_TMR0H_POSITION                               0x0
16819:         #define _TMR0H_TMR0H_SIZE                                   0x8
16820:         #define _TMR0H_TMR0H_LENGTH                                 0x8
16821:         #define _TMR0H_TMR0H_MASK                                   0xFF
16822:         
16823:         // Register: STATUS
16824:         extern volatile unsigned char           STATUS              @ 0xFD8;
16825:         #ifndef _LIB_BUILD
16826:         asm("STATUS equ 0FD8h");
16827:         #endif
16828:         // bitfield definitions
16829:         typedef union {
16830:             struct {
16831:                 unsigned C                      :1;
16832:                 unsigned DC                     :1;
16833:                 unsigned Z                      :1;
16834:                 unsigned OV                     :1;
16835:                 unsigned N                      :1;
16836:             };
16837:             struct {
16838:                 unsigned CARRY                  :1;
16839:             };
16840:             struct {
16841:                 unsigned                        :4;
16842:                 unsigned NEGATIVE               :1;
16843:             };
16844:             struct {
16845:                 unsigned                        :3;
16846:                 unsigned OVERFLOW               :1;
16847:             };
16848:             struct {
16849:                 unsigned                        :2;
16850:                 unsigned ZERO                   :1;
16851:             };
16852:         } STATUSbits_t;
16853:         extern volatile STATUSbits_t STATUSbits @ 0xFD8;
16854:         // bitfield macros
16855:         #define _STATUS_C_POSN                                      0x0
16856:         #define _STATUS_C_POSITION                                  0x0
16857:         #define _STATUS_C_SIZE                                      0x1
16858:         #define _STATUS_C_LENGTH                                    0x1
16859:         #define _STATUS_C_MASK                                      0x1
16860:         #define _STATUS_DC_POSN                                     0x1
16861:         #define _STATUS_DC_POSITION                                 0x1
16862:         #define _STATUS_DC_SIZE                                     0x1
16863:         #define _STATUS_DC_LENGTH                                   0x1
16864:         #define _STATUS_DC_MASK                                     0x2
16865:         #define _STATUS_Z_POSN                                      0x2
16866:         #define _STATUS_Z_POSITION                                  0x2
16867:         #define _STATUS_Z_SIZE                                      0x1
16868:         #define _STATUS_Z_LENGTH                                    0x1
16869:         #define _STATUS_Z_MASK                                      0x4
16870:         #define _STATUS_OV_POSN                                     0x3
16871:         #define _STATUS_OV_POSITION                                 0x3
16872:         #define _STATUS_OV_SIZE                                     0x1
16873:         #define _STATUS_OV_LENGTH                                   0x1
16874:         #define _STATUS_OV_MASK                                     0x8
16875:         #define _STATUS_N_POSN                                      0x4
16876:         #define _STATUS_N_POSITION                                  0x4
16877:         #define _STATUS_N_SIZE                                      0x1
16878:         #define _STATUS_N_LENGTH                                    0x1
16879:         #define _STATUS_N_MASK                                      0x10
16880:         #define _STATUS_CARRY_POSN                                  0x0
16881:         #define _STATUS_CARRY_POSITION                              0x0
16882:         #define _STATUS_CARRY_SIZE                                  0x1
16883:         #define _STATUS_CARRY_LENGTH                                0x1
16884:         #define _STATUS_CARRY_MASK                                  0x1
16885:         #define _STATUS_NEGATIVE_POSN                               0x4
16886:         #define _STATUS_NEGATIVE_POSITION                           0x4
16887:         #define _STATUS_NEGATIVE_SIZE                               0x1
16888:         #define _STATUS_NEGATIVE_LENGTH                             0x1
16889:         #define _STATUS_NEGATIVE_MASK                               0x10
16890:         #define _STATUS_OVERFLOW_POSN                               0x3
16891:         #define _STATUS_OVERFLOW_POSITION                           0x3
16892:         #define _STATUS_OVERFLOW_SIZE                               0x1
16893:         #define _STATUS_OVERFLOW_LENGTH                             0x1
16894:         #define _STATUS_OVERFLOW_MASK                               0x8
16895:         #define _STATUS_ZERO_POSN                                   0x2
16896:         #define _STATUS_ZERO_POSITION                               0x2
16897:         #define _STATUS_ZERO_SIZE                                   0x1
16898:         #define _STATUS_ZERO_LENGTH                                 0x1
16899:         #define _STATUS_ZERO_MASK                                   0x4
16900:         
16901:         // Register: FSR2
16902:         extern volatile unsigned short          FSR2                @ 0xFD9;
16903:         #ifndef _LIB_BUILD
16904:         asm("FSR2 equ 0FD9h");
16905:         #endif
16906:         
16907:         // Register: FSR2L
16908:         extern volatile unsigned char           FSR2L               @ 0xFD9;
16909:         #ifndef _LIB_BUILD
16910:         asm("FSR2L equ 0FD9h");
16911:         #endif
16912:         // bitfield definitions
16913:         typedef union {
16914:             struct {
16915:                 unsigned FSR2L                  :8;
16916:             };
16917:         } FSR2Lbits_t;
16918:         extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
16919:         // bitfield macros
16920:         #define _FSR2L_FSR2L_POSN                                   0x0
16921:         #define _FSR2L_FSR2L_POSITION                               0x0
16922:         #define _FSR2L_FSR2L_SIZE                                   0x8
16923:         #define _FSR2L_FSR2L_LENGTH                                 0x8
16924:         #define _FSR2L_FSR2L_MASK                                   0xFF
16925:         
16926:         // Register: FSR2H
16927:         extern volatile unsigned char           FSR2H               @ 0xFDA;
16928:         #ifndef _LIB_BUILD
16929:         asm("FSR2H equ 0FDAh");
16930:         #endif
16931:         
16932:         // Register: PLUSW2
16933:         extern volatile unsigned char           PLUSW2              @ 0xFDB;
16934:         #ifndef _LIB_BUILD
16935:         asm("PLUSW2 equ 0FDBh");
16936:         #endif
16937:         // bitfield definitions
16938:         typedef union {
16939:             struct {
16940:                 unsigned PLUSW2                 :8;
16941:             };
16942:         } PLUSW2bits_t;
16943:         extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
16944:         // bitfield macros
16945:         #define _PLUSW2_PLUSW2_POSN                                 0x0
16946:         #define _PLUSW2_PLUSW2_POSITION                             0x0
16947:         #define _PLUSW2_PLUSW2_SIZE                                 0x8
16948:         #define _PLUSW2_PLUSW2_LENGTH                               0x8
16949:         #define _PLUSW2_PLUSW2_MASK                                 0xFF
16950:         
16951:         // Register: PREINC2
16952:         extern volatile unsigned char           PREINC2             @ 0xFDC;
16953:         #ifndef _LIB_BUILD
16954:         asm("PREINC2 equ 0FDCh");
16955:         #endif
16956:         // bitfield definitions
16957:         typedef union {
16958:             struct {
16959:                 unsigned PREINC2                :8;
16960:             };
16961:         } PREINC2bits_t;
16962:         extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
16963:         // bitfield macros
16964:         #define _PREINC2_PREINC2_POSN                               0x0
16965:         #define _PREINC2_PREINC2_POSITION                           0x0
16966:         #define _PREINC2_PREINC2_SIZE                               0x8
16967:         #define _PREINC2_PREINC2_LENGTH                             0x8
16968:         #define _PREINC2_PREINC2_MASK                               0xFF
16969:         
16970:         // Register: POSTDEC2
16971:         extern volatile unsigned char           POSTDEC2            @ 0xFDD;
16972:         #ifndef _LIB_BUILD
16973:         asm("POSTDEC2 equ 0FDDh");
16974:         #endif
16975:         // bitfield definitions
16976:         typedef union {
16977:             struct {
16978:                 unsigned POSTDEC2               :8;
16979:             };
16980:         } POSTDEC2bits_t;
16981:         extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
16982:         // bitfield macros
16983:         #define _POSTDEC2_POSTDEC2_POSN                             0x0
16984:         #define _POSTDEC2_POSTDEC2_POSITION                         0x0
16985:         #define _POSTDEC2_POSTDEC2_SIZE                             0x8
16986:         #define _POSTDEC2_POSTDEC2_LENGTH                           0x8
16987:         #define _POSTDEC2_POSTDEC2_MASK                             0xFF
16988:         
16989:         // Register: POSTINC2
16990:         extern volatile unsigned char           POSTINC2            @ 0xFDE;
16991:         #ifndef _LIB_BUILD
16992:         asm("POSTINC2 equ 0FDEh");
16993:         #endif
16994:         // bitfield definitions
16995:         typedef union {
16996:             struct {
16997:                 unsigned POSTINC2               :8;
16998:             };
16999:         } POSTINC2bits_t;
17000:         extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
17001:         // bitfield macros
17002:         #define _POSTINC2_POSTINC2_POSN                             0x0
17003:         #define _POSTINC2_POSTINC2_POSITION                         0x0
17004:         #define _POSTINC2_POSTINC2_SIZE                             0x8
17005:         #define _POSTINC2_POSTINC2_LENGTH                           0x8
17006:         #define _POSTINC2_POSTINC2_MASK                             0xFF
17007:         
17008:         // Register: INDF2
17009:         extern volatile unsigned char           INDF2               @ 0xFDF;
17010:         #ifndef _LIB_BUILD
17011:         asm("INDF2 equ 0FDFh");
17012:         #endif
17013:         // bitfield definitions
17014:         typedef union {
17015:             struct {
17016:                 unsigned INDF2                  :8;
17017:             };
17018:         } INDF2bits_t;
17019:         extern volatile INDF2bits_t INDF2bits @ 0xFDF;
17020:         // bitfield macros
17021:         #define _INDF2_INDF2_POSN                                   0x0
17022:         #define _INDF2_INDF2_POSITION                               0x0
17023:         #define _INDF2_INDF2_SIZE                                   0x8
17024:         #define _INDF2_INDF2_LENGTH                                 0x8
17025:         #define _INDF2_INDF2_MASK                                   0xFF
17026:         
17027:         // Register: BSR
17028:         extern volatile unsigned char           BSR                 @ 0xFE0;
17029:         #ifndef _LIB_BUILD
17030:         asm("BSR equ 0FE0h");
17031:         #endif
17032:         
17033:         // Register: FSR1
17034:         extern volatile unsigned short          FSR1                @ 0xFE1;
17035:         #ifndef _LIB_BUILD
17036:         asm("FSR1 equ 0FE1h");
17037:         #endif
17038:         
17039:         // Register: FSR1L
17040:         extern volatile unsigned char           FSR1L               @ 0xFE1;
17041:         #ifndef _LIB_BUILD
17042:         asm("FSR1L equ 0FE1h");
17043:         #endif
17044:         // bitfield definitions
17045:         typedef union {
17046:             struct {
17047:                 unsigned FSR1L                  :8;
17048:             };
17049:         } FSR1Lbits_t;
17050:         extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
17051:         // bitfield macros
17052:         #define _FSR1L_FSR1L_POSN                                   0x0
17053:         #define _FSR1L_FSR1L_POSITION                               0x0
17054:         #define _FSR1L_FSR1L_SIZE                                   0x8
17055:         #define _FSR1L_FSR1L_LENGTH                                 0x8
17056:         #define _FSR1L_FSR1L_MASK                                   0xFF
17057:         
17058:         // Register: FSR1H
17059:         extern volatile unsigned char           FSR1H               @ 0xFE2;
17060:         #ifndef _LIB_BUILD
17061:         asm("FSR1H equ 0FE2h");
17062:         #endif
17063:         
17064:         // Register: PLUSW1
17065:         extern volatile unsigned char           PLUSW1              @ 0xFE3;
17066:         #ifndef _LIB_BUILD
17067:         asm("PLUSW1 equ 0FE3h");
17068:         #endif
17069:         // bitfield definitions
17070:         typedef union {
17071:             struct {
17072:                 unsigned PLUSW1                 :8;
17073:             };
17074:         } PLUSW1bits_t;
17075:         extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
17076:         // bitfield macros
17077:         #define _PLUSW1_PLUSW1_POSN                                 0x0
17078:         #define _PLUSW1_PLUSW1_POSITION                             0x0
17079:         #define _PLUSW1_PLUSW1_SIZE                                 0x8
17080:         #define _PLUSW1_PLUSW1_LENGTH                               0x8
17081:         #define _PLUSW1_PLUSW1_MASK                                 0xFF
17082:         
17083:         // Register: PREINC1
17084:         extern volatile unsigned char           PREINC1             @ 0xFE4;
17085:         #ifndef _LIB_BUILD
17086:         asm("PREINC1 equ 0FE4h");
17087:         #endif
17088:         // bitfield definitions
17089:         typedef union {
17090:             struct {
17091:                 unsigned PREINC1                :8;
17092:             };
17093:         } PREINC1bits_t;
17094:         extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
17095:         // bitfield macros
17096:         #define _PREINC1_PREINC1_POSN                               0x0
17097:         #define _PREINC1_PREINC1_POSITION                           0x0
17098:         #define _PREINC1_PREINC1_SIZE                               0x8
17099:         #define _PREINC1_PREINC1_LENGTH                             0x8
17100:         #define _PREINC1_PREINC1_MASK                               0xFF
17101:         
17102:         // Register: POSTDEC1
17103:         extern volatile unsigned char           POSTDEC1            @ 0xFE5;
17104:         #ifndef _LIB_BUILD
17105:         asm("POSTDEC1 equ 0FE5h");
17106:         #endif
17107:         // bitfield definitions
17108:         typedef union {
17109:             struct {
17110:                 unsigned POSTDEC1               :8;
17111:             };
17112:         } POSTDEC1bits_t;
17113:         extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
17114:         // bitfield macros
17115:         #define _POSTDEC1_POSTDEC1_POSN                             0x0
17116:         #define _POSTDEC1_POSTDEC1_POSITION                         0x0
17117:         #define _POSTDEC1_POSTDEC1_SIZE                             0x8
17118:         #define _POSTDEC1_POSTDEC1_LENGTH                           0x8
17119:         #define _POSTDEC1_POSTDEC1_MASK                             0xFF
17120:         
17121:         // Register: POSTINC1
17122:         extern volatile unsigned char           POSTINC1            @ 0xFE6;
17123:         #ifndef _LIB_BUILD
17124:         asm("POSTINC1 equ 0FE6h");
17125:         #endif
17126:         // bitfield definitions
17127:         typedef union {
17128:             struct {
17129:                 unsigned POSTINC1               :8;
17130:             };
17131:         } POSTINC1bits_t;
17132:         extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
17133:         // bitfield macros
17134:         #define _POSTINC1_POSTINC1_POSN                             0x0
17135:         #define _POSTINC1_POSTINC1_POSITION                         0x0
17136:         #define _POSTINC1_POSTINC1_SIZE                             0x8
17137:         #define _POSTINC1_POSTINC1_LENGTH                           0x8
17138:         #define _POSTINC1_POSTINC1_MASK                             0xFF
17139:         
17140:         // Register: INDF1
17141:         extern volatile unsigned char           INDF1               @ 0xFE7;
17142:         #ifndef _LIB_BUILD
17143:         asm("INDF1 equ 0FE7h");
17144:         #endif
17145:         // bitfield definitions
17146:         typedef union {
17147:             struct {
17148:                 unsigned INDF1                  :8;
17149:             };
17150:         } INDF1bits_t;
17151:         extern volatile INDF1bits_t INDF1bits @ 0xFE7;
17152:         // bitfield macros
17153:         #define _INDF1_INDF1_POSN                                   0x0
17154:         #define _INDF1_INDF1_POSITION                               0x0
17155:         #define _INDF1_INDF1_SIZE                                   0x8
17156:         #define _INDF1_INDF1_LENGTH                                 0x8
17157:         #define _INDF1_INDF1_MASK                                   0xFF
17158:         
17159:         // Register: WREG
17160:         extern volatile unsigned char           WREG                @ 0xFE8;
17161:         #ifndef _LIB_BUILD
17162:         asm("WREG equ 0FE8h");
17163:         #endif
17164:         // aliases
17165:         // extern volatile unsigned char           W                   @ 0xFE8;
17166:         #ifndef _LIB_BUILD
17167:         // asm("W equ 0FE8h");
17168:         #endif
17169:         // bitfield definitions
17170:         typedef union {
17171:             struct {
17172:                 unsigned WREG                   :8;
17173:             };
17174:         } WREGbits_t;
17175:         extern volatile WREGbits_t WREGbits @ 0xFE8;
17176:         // bitfield macros
17177:         #define _WREG_WREG_POSN                                     0x0
17178:         #define _WREG_WREG_POSITION                                 0x0
17179:         #define _WREG_WREG_SIZE                                     0x8
17180:         #define _WREG_WREG_LENGTH                                   0x8
17181:         #define _WREG_WREG_MASK                                     0xFF
17182:         // alias bitfield definitions
17183:         typedef union {
17184:             struct {
17185:                 unsigned WREG                   :8;
17186:             };
17187:         } Wbits_t;
17188:         extern volatile Wbits_t Wbits @ 0xFE8;
17189:         // bitfield macros
17190:         #define _W_WREG_POSN                                        0x0
17191:         #define _W_WREG_POSITION                                    0x0
17192:         #define _W_WREG_SIZE                                        0x8
17193:         #define _W_WREG_LENGTH                                      0x8
17194:         #define _W_WREG_MASK                                        0xFF
17195:         
17196:         // Register: FSR0
17197:         extern volatile unsigned short          FSR0                @ 0xFE9;
17198:         #ifndef _LIB_BUILD
17199:         asm("FSR0 equ 0FE9h");
17200:         #endif
17201:         
17202:         // Register: FSR0L
17203:         extern volatile unsigned char           FSR0L               @ 0xFE9;
17204:         #ifndef _LIB_BUILD
17205:         asm("FSR0L equ 0FE9h");
17206:         #endif
17207:         // bitfield definitions
17208:         typedef union {
17209:             struct {
17210:                 unsigned FSR0L                  :8;
17211:             };
17212:         } FSR0Lbits_t;
17213:         extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
17214:         // bitfield macros
17215:         #define _FSR0L_FSR0L_POSN                                   0x0
17216:         #define _FSR0L_FSR0L_POSITION                               0x0
17217:         #define _FSR0L_FSR0L_SIZE                                   0x8
17218:         #define _FSR0L_FSR0L_LENGTH                                 0x8
17219:         #define _FSR0L_FSR0L_MASK                                   0xFF
17220:         
17221:         // Register: FSR0H
17222:         extern volatile unsigned char           FSR0H               @ 0xFEA;
17223:         #ifndef _LIB_BUILD
17224:         asm("FSR0H equ 0FEAh");
17225:         #endif
17226:         
17227:         // Register: PLUSW0
17228:         extern volatile unsigned char           PLUSW0              @ 0xFEB;
17229:         #ifndef _LIB_BUILD
17230:         asm("PLUSW0 equ 0FEBh");
17231:         #endif
17232:         // bitfield definitions
17233:         typedef union {
17234:             struct {
17235:                 unsigned PLUSW0                 :8;
17236:             };
17237:         } PLUSW0bits_t;
17238:         extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
17239:         // bitfield macros
17240:         #define _PLUSW0_PLUSW0_POSN                                 0x0
17241:         #define _PLUSW0_PLUSW0_POSITION                             0x0
17242:         #define _PLUSW0_PLUSW0_SIZE                                 0x8
17243:         #define _PLUSW0_PLUSW0_LENGTH                               0x8
17244:         #define _PLUSW0_PLUSW0_MASK                                 0xFF
17245:         
17246:         // Register: PREINC0
17247:         extern volatile unsigned char           PREINC0             @ 0xFEC;
17248:         #ifndef _LIB_BUILD
17249:         asm("PREINC0 equ 0FECh");
17250:         #endif
17251:         // bitfield definitions
17252:         typedef union {
17253:             struct {
17254:                 unsigned PREINC0                :8;
17255:             };
17256:         } PREINC0bits_t;
17257:         extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
17258:         // bitfield macros
17259:         #define _PREINC0_PREINC0_POSN                               0x0
17260:         #define _PREINC0_PREINC0_POSITION                           0x0
17261:         #define _PREINC0_PREINC0_SIZE                               0x8
17262:         #define _PREINC0_PREINC0_LENGTH                             0x8
17263:         #define _PREINC0_PREINC0_MASK                               0xFF
17264:         
17265:         // Register: POSTDEC0
17266:         extern volatile unsigned char           POSTDEC0            @ 0xFED;
17267:         #ifndef _LIB_BUILD
17268:         asm("POSTDEC0 equ 0FEDh");
17269:         #endif
17270:         // bitfield definitions
17271:         typedef union {
17272:             struct {
17273:                 unsigned POSTDEC0               :8;
17274:             };
17275:         } POSTDEC0bits_t;
17276:         extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
17277:         // bitfield macros
17278:         #define _POSTDEC0_POSTDEC0_POSN                             0x0
17279:         #define _POSTDEC0_POSTDEC0_POSITION                         0x0
17280:         #define _POSTDEC0_POSTDEC0_SIZE                             0x8
17281:         #define _POSTDEC0_POSTDEC0_LENGTH                           0x8
17282:         #define _POSTDEC0_POSTDEC0_MASK                             0xFF
17283:         
17284:         // Register: POSTINC0
17285:         extern volatile unsigned char           POSTINC0            @ 0xFEE;
17286:         #ifndef _LIB_BUILD
17287:         asm("POSTINC0 equ 0FEEh");
17288:         #endif
17289:         // bitfield definitions
17290:         typedef union {
17291:             struct {
17292:                 unsigned POSTINC0               :8;
17293:             };
17294:         } POSTINC0bits_t;
17295:         extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
17296:         // bitfield macros
17297:         #define _POSTINC0_POSTINC0_POSN                             0x0
17298:         #define _POSTINC0_POSTINC0_POSITION                         0x0
17299:         #define _POSTINC0_POSTINC0_SIZE                             0x8
17300:         #define _POSTINC0_POSTINC0_LENGTH                           0x8
17301:         #define _POSTINC0_POSTINC0_MASK                             0xFF
17302:         
17303:         // Register: INDF0
17304:         extern volatile unsigned char           INDF0               @ 0xFEF;
17305:         #ifndef _LIB_BUILD
17306:         asm("INDF0 equ 0FEFh");
17307:         #endif
17308:         // bitfield definitions
17309:         typedef union {
17310:             struct {
17311:                 unsigned INDF0                  :8;
17312:             };
17313:         } INDF0bits_t;
17314:         extern volatile INDF0bits_t INDF0bits @ 0xFEF;
17315:         // bitfield macros
17316:         #define _INDF0_INDF0_POSN                                   0x0
17317:         #define _INDF0_INDF0_POSITION                               0x0
17318:         #define _INDF0_INDF0_SIZE                                   0x8
17319:         #define _INDF0_INDF0_LENGTH                                 0x8
17320:         #define _INDF0_INDF0_MASK                                   0xFF
17321:         
17322:         // Register: INTCON3
17323:         extern volatile unsigned char           INTCON3             @ 0xFF0;
17324:         #ifndef _LIB_BUILD
17325:         asm("INTCON3 equ 0FF0h");
17326:         #endif
17327:         // bitfield definitions
17328:         typedef union {
17329:             struct {
17330:                 unsigned INT1IF                 :1;
17331:                 unsigned INT2IF                 :1;
17332:                 unsigned                        :1;
17333:                 unsigned INT1IE                 :1;
17334:                 unsigned INT2IE                 :1;
17335:                 unsigned                        :1;
17336:                 unsigned INT1IP                 :1;
17337:                 unsigned INT2IP                 :1;
17338:             };
17339:             struct {
17340:                 unsigned INT1F                  :1;
17341:                 unsigned INT2F                  :1;
17342:                 unsigned                        :1;
17343:                 unsigned INT1E                  :1;
17344:                 unsigned INT2E                  :1;
17345:                 unsigned                        :1;
17346:                 unsigned INT1P                  :1;
17347:                 unsigned INT2P                  :1;
17348:             };
17349:         } INTCON3bits_t;
17350:         extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
17351:         // bitfield macros
17352:         #define _INTCON3_INT1IF_POSN                                0x0
17353:         #define _INTCON3_INT1IF_POSITION                            0x0
17354:         #define _INTCON3_INT1IF_SIZE                                0x1
17355:         #define _INTCON3_INT1IF_LENGTH                              0x1
17356:         #define _INTCON3_INT1IF_MASK                                0x1
17357:         #define _INTCON3_INT2IF_POSN                                0x1
17358:         #define _INTCON3_INT2IF_POSITION                            0x1
17359:         #define _INTCON3_INT2IF_SIZE                                0x1
17360:         #define _INTCON3_INT2IF_LENGTH                              0x1
17361:         #define _INTCON3_INT2IF_MASK                                0x2
17362:         #define _INTCON3_INT1IE_POSN                                0x3
17363:         #define _INTCON3_INT1IE_POSITION                            0x3
17364:         #define _INTCON3_INT1IE_SIZE                                0x1
17365:         #define _INTCON3_INT1IE_LENGTH                              0x1
17366:         #define _INTCON3_INT1IE_MASK                                0x8
17367:         #define _INTCON3_INT2IE_POSN                                0x4
17368:         #define _INTCON3_INT2IE_POSITION                            0x4
17369:         #define _INTCON3_INT2IE_SIZE                                0x1
17370:         #define _INTCON3_INT2IE_LENGTH                              0x1
17371:         #define _INTCON3_INT2IE_MASK                                0x10
17372:         #define _INTCON3_INT1IP_POSN                                0x6
17373:         #define _INTCON3_INT1IP_POSITION                            0x6
17374:         #define _INTCON3_INT1IP_SIZE                                0x1
17375:         #define _INTCON3_INT1IP_LENGTH                              0x1
17376:         #define _INTCON3_INT1IP_MASK                                0x40
17377:         #define _INTCON3_INT2IP_POSN                                0x7
17378:         #define _INTCON3_INT2IP_POSITION                            0x7
17379:         #define _INTCON3_INT2IP_SIZE                                0x1
17380:         #define _INTCON3_INT2IP_LENGTH                              0x1
17381:         #define _INTCON3_INT2IP_MASK                                0x80
17382:         #define _INTCON3_INT1F_POSN                                 0x0
17383:         #define _INTCON3_INT1F_POSITION                             0x0
17384:         #define _INTCON3_INT1F_SIZE                                 0x1
17385:         #define _INTCON3_INT1F_LENGTH                               0x1
17386:         #define _INTCON3_INT1F_MASK                                 0x1
17387:         #define _INTCON3_INT2F_POSN                                 0x1
17388:         #define _INTCON3_INT2F_POSITION                             0x1
17389:         #define _INTCON3_INT2F_SIZE                                 0x1
17390:         #define _INTCON3_INT2F_LENGTH                               0x1
17391:         #define _INTCON3_INT2F_MASK                                 0x2
17392:         #define _INTCON3_INT1E_POSN                                 0x3
17393:         #define _INTCON3_INT1E_POSITION                             0x3
17394:         #define _INTCON3_INT1E_SIZE                                 0x1
17395:         #define _INTCON3_INT1E_LENGTH                               0x1
17396:         #define _INTCON3_INT1E_MASK                                 0x8
17397:         #define _INTCON3_INT2E_POSN                                 0x4
17398:         #define _INTCON3_INT2E_POSITION                             0x4
17399:         #define _INTCON3_INT2E_SIZE                                 0x1
17400:         #define _INTCON3_INT2E_LENGTH                               0x1
17401:         #define _INTCON3_INT2E_MASK                                 0x10
17402:         #define _INTCON3_INT1P_POSN                                 0x6
17403:         #define _INTCON3_INT1P_POSITION                             0x6
17404:         #define _INTCON3_INT1P_SIZE                                 0x1
17405:         #define _INTCON3_INT1P_LENGTH                               0x1
17406:         #define _INTCON3_INT1P_MASK                                 0x40
17407:         #define _INTCON3_INT2P_POSN                                 0x7
17408:         #define _INTCON3_INT2P_POSITION                             0x7
17409:         #define _INTCON3_INT2P_SIZE                                 0x1
17410:         #define _INTCON3_INT2P_LENGTH                               0x1
17411:         #define _INTCON3_INT2P_MASK                                 0x80
17412:         
17413:         // Register: INTCON2
17414:         extern volatile unsigned char           INTCON2             @ 0xFF1;
17415:         #ifndef _LIB_BUILD
17416:         asm("INTCON2 equ 0FF1h");
17417:         #endif
17418:         // bitfield definitions
17419:         typedef union {
17420:             struct {
17421:                 unsigned                        :7;
17422:                 unsigned NOT_RBPU               :1;
17423:             };
17424:             struct {
17425:                 unsigned RBIP                   :1;
17426:                 unsigned                        :1;
17427:                 unsigned TMR0IP                 :1;
17428:                 unsigned                        :1;
17429:                 unsigned INTEDG2                :1;
17430:                 unsigned INTEDG1                :1;
17431:                 unsigned INTEDG0                :1;
17432:                 unsigned nRBPU                  :1;
17433:             };
17434:             struct {
17435:                 unsigned                        :7;
17436:                 unsigned RBPU                   :1;
17437:             };
17438:         } INTCON2bits_t;
17439:         extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
17440:         // bitfield macros
17441:         #define _INTCON2_NOT_RBPU_POSN                              0x7
17442:         #define _INTCON2_NOT_RBPU_POSITION                          0x7
17443:         #define _INTCON2_NOT_RBPU_SIZE                              0x1
17444:         #define _INTCON2_NOT_RBPU_LENGTH                            0x1
17445:         #define _INTCON2_NOT_RBPU_MASK                              0x80
17446:         #define _INTCON2_RBIP_POSN                                  0x0
17447:         #define _INTCON2_RBIP_POSITION                              0x0
17448:         #define _INTCON2_RBIP_SIZE                                  0x1
17449:         #define _INTCON2_RBIP_LENGTH                                0x1
17450:         #define _INTCON2_RBIP_MASK                                  0x1
17451:         #define _INTCON2_TMR0IP_POSN                                0x2
17452:         #define _INTCON2_TMR0IP_POSITION                            0x2
17453:         #define _INTCON2_TMR0IP_SIZE                                0x1
17454:         #define _INTCON2_TMR0IP_LENGTH                              0x1
17455:         #define _INTCON2_TMR0IP_MASK                                0x4
17456:         #define _INTCON2_INTEDG2_POSN                               0x4
17457:         #define _INTCON2_INTEDG2_POSITION                           0x4
17458:         #define _INTCON2_INTEDG2_SIZE                               0x1
17459:         #define _INTCON2_INTEDG2_LENGTH                             0x1
17460:         #define _INTCON2_INTEDG2_MASK                               0x10
17461:         #define _INTCON2_INTEDG1_POSN                               0x5
17462:         #define _INTCON2_INTEDG1_POSITION                           0x5
17463:         #define _INTCON2_INTEDG1_SIZE                               0x1
17464:         #define _INTCON2_INTEDG1_LENGTH                             0x1
17465:         #define _INTCON2_INTEDG1_MASK                               0x20
17466:         #define _INTCON2_INTEDG0_POSN                               0x6
17467:         #define _INTCON2_INTEDG0_POSITION                           0x6
17468:         #define _INTCON2_INTEDG0_SIZE                               0x1
17469:         #define _INTCON2_INTEDG0_LENGTH                             0x1
17470:         #define _INTCON2_INTEDG0_MASK                               0x40
17471:         #define _INTCON2_nRBPU_POSN                                 0x7
17472:         #define _INTCON2_nRBPU_POSITION                             0x7
17473:         #define _INTCON2_nRBPU_SIZE                                 0x1
17474:         #define _INTCON2_nRBPU_LENGTH                               0x1
17475:         #define _INTCON2_nRBPU_MASK                                 0x80
17476:         #define _INTCON2_RBPU_POSN                                  0x7
17477:         #define _INTCON2_RBPU_POSITION                              0x7
17478:         #define _INTCON2_RBPU_SIZE                                  0x1
17479:         #define _INTCON2_RBPU_LENGTH                                0x1
17480:         #define _INTCON2_RBPU_MASK                                  0x80
17481:         
17482:         // Register: INTCON
17483:         extern volatile unsigned char           INTCON              @ 0xFF2;
17484:         #ifndef _LIB_BUILD
17485:         asm("INTCON equ 0FF2h");
17486:         #endif
17487:         // bitfield definitions
17488:         typedef union {
17489:             struct {
17490:                 unsigned RBIF                   :1;
17491:                 unsigned INT0IF                 :1;
17492:                 unsigned TMR0IF                 :1;
17493:                 unsigned RBIE                   :1;
17494:                 unsigned INT0IE                 :1;
17495:                 unsigned TMR0IE                 :1;
17496:                 unsigned PEIE_GIEL              :1;
17497:                 unsigned GIE_GIEH               :1;
17498:             };
17499:             struct {
17500:                 unsigned                        :1;
17501:                 unsigned INT0F                  :1;
17502:                 unsigned T0IF                   :1;
17503:                 unsigned                        :1;
17504:                 unsigned INT0E                  :1;
17505:                 unsigned T0IE                   :1;
17506:                 unsigned PEIE                   :1;
17507:                 unsigned GIE                    :1;
17508:             };
17509:             struct {
17510:                 unsigned                        :6;
17511:                 unsigned GIEL                   :1;
17512:                 unsigned GIEH                   :1;
17513:             };
17514:         } INTCONbits_t;
17515:         extern volatile INTCONbits_t INTCONbits @ 0xFF2;
17516:         // bitfield macros
17517:         #define _INTCON_RBIF_POSN                                   0x0
17518:         #define _INTCON_RBIF_POSITION                               0x0
17519:         #define _INTCON_RBIF_SIZE                                   0x1
17520:         #define _INTCON_RBIF_LENGTH                                 0x1
17521:         #define _INTCON_RBIF_MASK                                   0x1
17522:         #define _INTCON_INT0IF_POSN                                 0x1
17523:         #define _INTCON_INT0IF_POSITION                             0x1
17524:         #define _INTCON_INT0IF_SIZE                                 0x1
17525:         #define _INTCON_INT0IF_LENGTH                               0x1
17526:         #define _INTCON_INT0IF_MASK                                 0x2
17527:         #define _INTCON_TMR0IF_POSN                                 0x2
17528:         #define _INTCON_TMR0IF_POSITION                             0x2
17529:         #define _INTCON_TMR0IF_SIZE                                 0x1
17530:         #define _INTCON_TMR0IF_LENGTH                               0x1
17531:         #define _INTCON_TMR0IF_MASK                                 0x4
17532:         #define _INTCON_RBIE_POSN                                   0x3
17533:         #define _INTCON_RBIE_POSITION                               0x3
17534:         #define _INTCON_RBIE_SIZE                                   0x1
17535:         #define _INTCON_RBIE_LENGTH                                 0x1
17536:         #define _INTCON_RBIE_MASK                                   0x8
17537:         #define _INTCON_INT0IE_POSN                                 0x4
17538:         #define _INTCON_INT0IE_POSITION                             0x4
17539:         #define _INTCON_INT0IE_SIZE                                 0x1
17540:         #define _INTCON_INT0IE_LENGTH                               0x1
17541:         #define _INTCON_INT0IE_MASK                                 0x10
17542:         #define _INTCON_TMR0IE_POSN                                 0x5
17543:         #define _INTCON_TMR0IE_POSITION                             0x5
17544:         #define _INTCON_TMR0IE_SIZE                                 0x1
17545:         #define _INTCON_TMR0IE_LENGTH                               0x1
17546:         #define _INTCON_TMR0IE_MASK                                 0x20
17547:         #define _INTCON_PEIE_GIEL_POSN                              0x6
17548:         #define _INTCON_PEIE_GIEL_POSITION                          0x6
17549:         #define _INTCON_PEIE_GIEL_SIZE                              0x1
17550:         #define _INTCON_PEIE_GIEL_LENGTH                            0x1
17551:         #define _INTCON_PEIE_GIEL_MASK                              0x40
17552:         #define _INTCON_GIE_GIEH_POSN                               0x7
17553:         #define _INTCON_GIE_GIEH_POSITION                           0x7
17554:         #define _INTCON_GIE_GIEH_SIZE                               0x1
17555:         #define _INTCON_GIE_GIEH_LENGTH                             0x1
17556:         #define _INTCON_GIE_GIEH_MASK                               0x80
17557:         #define _INTCON_INT0F_POSN                                  0x1
17558:         #define _INTCON_INT0F_POSITION                              0x1
17559:         #define _INTCON_INT0F_SIZE                                  0x1
17560:         #define _INTCON_INT0F_LENGTH                                0x1
17561:         #define _INTCON_INT0F_MASK                                  0x2
17562:         #define _INTCON_T0IF_POSN                                   0x2
17563:         #define _INTCON_T0IF_POSITION                               0x2
17564:         #define _INTCON_T0IF_SIZE                                   0x1
17565:         #define _INTCON_T0IF_LENGTH                                 0x1
17566:         #define _INTCON_T0IF_MASK                                   0x4
17567:         #define _INTCON_INT0E_POSN                                  0x4
17568:         #define _INTCON_INT0E_POSITION                              0x4
17569:         #define _INTCON_INT0E_SIZE                                  0x1
17570:         #define _INTCON_INT0E_LENGTH                                0x1
17571:         #define _INTCON_INT0E_MASK                                  0x10
17572:         #define _INTCON_T0IE_POSN                                   0x5
17573:         #define _INTCON_T0IE_POSITION                               0x5
17574:         #define _INTCON_T0IE_SIZE                                   0x1
17575:         #define _INTCON_T0IE_LENGTH                                 0x1
17576:         #define _INTCON_T0IE_MASK                                   0x20
17577:         #define _INTCON_PEIE_POSN                                   0x6
17578:         #define _INTCON_PEIE_POSITION                               0x6
17579:         #define _INTCON_PEIE_SIZE                                   0x1
17580:         #define _INTCON_PEIE_LENGTH                                 0x1
17581:         #define _INTCON_PEIE_MASK                                   0x40
17582:         #define _INTCON_GIE_POSN                                    0x7
17583:         #define _INTCON_GIE_POSITION                                0x7
17584:         #define _INTCON_GIE_SIZE                                    0x1
17585:         #define _INTCON_GIE_LENGTH                                  0x1
17586:         #define _INTCON_GIE_MASK                                    0x80
17587:         #define _INTCON_GIEL_POSN                                   0x6
17588:         #define _INTCON_GIEL_POSITION                               0x6
17589:         #define _INTCON_GIEL_SIZE                                   0x1
17590:         #define _INTCON_GIEL_LENGTH                                 0x1
17591:         #define _INTCON_GIEL_MASK                                   0x40
17592:         #define _INTCON_GIEH_POSN                                   0x7
17593:         #define _INTCON_GIEH_POSITION                               0x7
17594:         #define _INTCON_GIEH_SIZE                                   0x1
17595:         #define _INTCON_GIEH_LENGTH                                 0x1
17596:         #define _INTCON_GIEH_MASK                                   0x80
17597:         
17598:         // Register: PROD
17599:         extern volatile unsigned short          PROD                @ 0xFF3;
17600:         #ifndef _LIB_BUILD
17601:         asm("PROD equ 0FF3h");
17602:         #endif
17603:         
17604:         // Register: PRODL
17605:         extern volatile unsigned char           PRODL               @ 0xFF3;
17606:         #ifndef _LIB_BUILD
17607:         asm("PRODL equ 0FF3h");
17608:         #endif
17609:         // bitfield definitions
17610:         typedef union {
17611:             struct {
17612:                 unsigned PRODL                  :8;
17613:             };
17614:         } PRODLbits_t;
17615:         extern volatile PRODLbits_t PRODLbits @ 0xFF3;
17616:         // bitfield macros
17617:         #define _PRODL_PRODL_POSN                                   0x0
17618:         #define _PRODL_PRODL_POSITION                               0x0
17619:         #define _PRODL_PRODL_SIZE                                   0x8
17620:         #define _PRODL_PRODL_LENGTH                                 0x8
17621:         #define _PRODL_PRODL_MASK                                   0xFF
17622:         
17623:         // Register: PRODH
17624:         extern volatile unsigned char           PRODH               @ 0xFF4;
17625:         #ifndef _LIB_BUILD
17626:         asm("PRODH equ 0FF4h");
17627:         #endif
17628:         // bitfield definitions
17629:         typedef union {
17630:             struct {
17631:                 unsigned PRODH                  :8;
17632:             };
17633:         } PRODHbits_t;
17634:         extern volatile PRODHbits_t PRODHbits @ 0xFF4;
17635:         // bitfield macros
17636:         #define _PRODH_PRODH_POSN                                   0x0
17637:         #define _PRODH_PRODH_POSITION                               0x0
17638:         #define _PRODH_PRODH_SIZE                                   0x8
17639:         #define _PRODH_PRODH_LENGTH                                 0x8
17640:         #define _PRODH_PRODH_MASK                                   0xFF
17641:         
17642:         // Register: TABLAT
17643:         extern volatile unsigned char           TABLAT              @ 0xFF5;
17644:         #ifndef _LIB_BUILD
17645:         asm("TABLAT equ 0FF5h");
17646:         #endif
17647:         // bitfield definitions
17648:         typedef union {
17649:             struct {
17650:                 unsigned TABLAT                 :8;
17651:             };
17652:         } TABLATbits_t;
17653:         extern volatile TABLATbits_t TABLATbits @ 0xFF5;
17654:         // bitfield macros
17655:         #define _TABLAT_TABLAT_POSN                                 0x0
17656:         #define _TABLAT_TABLAT_POSITION                             0x0
17657:         #define _TABLAT_TABLAT_SIZE                                 0x8
17658:         #define _TABLAT_TABLAT_LENGTH                               0x8
17659:         #define _TABLAT_TABLAT_MASK                                 0xFF
17660:         
17661:         // Register: TBLPTR
17662:         #ifndef __CCI__
17663:         extern volatile unsigned short long     TBLPTR              @ 0xFF6;
17664:         #endif
17665:         #ifndef _LIB_BUILD
17666:         asm("TBLPTR equ 0FF6h");
17667:         #endif
17668:         
17669:         // Register: TBLPTRL
17670:         extern volatile unsigned char           TBLPTRL             @ 0xFF6;
17671:         #ifndef _LIB_BUILD
17672:         asm("TBLPTRL equ 0FF6h");
17673:         #endif
17674:         // bitfield definitions
17675:         typedef union {
17676:             struct {
17677:                 unsigned TBLPTRL                :8;
17678:             };
17679:         } TBLPTRLbits_t;
17680:         extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
17681:         // bitfield macros
17682:         #define _TBLPTRL_TBLPTRL_POSN                               0x0
17683:         #define _TBLPTRL_TBLPTRL_POSITION                           0x0
17684:         #define _TBLPTRL_TBLPTRL_SIZE                               0x8
17685:         #define _TBLPTRL_TBLPTRL_LENGTH                             0x8
17686:         #define _TBLPTRL_TBLPTRL_MASK                               0xFF
17687:         
17688:         // Register: TBLPTRH
17689:         extern volatile unsigned char           TBLPTRH             @ 0xFF7;
17690:         #ifndef _LIB_BUILD
17691:         asm("TBLPTRH equ 0FF7h");
17692:         #endif
17693:         // bitfield definitions
17694:         typedef union {
17695:             struct {
17696:                 unsigned TBLPTRH                :8;
17697:             };
17698:         } TBLPTRHbits_t;
17699:         extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
17700:         // bitfield macros
17701:         #define _TBLPTRH_TBLPTRH_POSN                               0x0
17702:         #define _TBLPTRH_TBLPTRH_POSITION                           0x0
17703:         #define _TBLPTRH_TBLPTRH_SIZE                               0x8
17704:         #define _TBLPTRH_TBLPTRH_LENGTH                             0x8
17705:         #define _TBLPTRH_TBLPTRH_MASK                               0xFF
17706:         
17707:         // Register: TBLPTRU
17708:         extern volatile unsigned char           TBLPTRU             @ 0xFF8;
17709:         #ifndef _LIB_BUILD
17710:         asm("TBLPTRU equ 0FF8h");
17711:         #endif
17712:         // bitfield definitions
17713:         typedef union {
17714:             struct {
17715:                 unsigned TBLPTRU                :6;
17716:             };
17717:             struct {
17718:                 unsigned                        :5;
17719:                 unsigned ACSS                   :1;
17720:             };
17721:         } TBLPTRUbits_t;
17722:         extern volatile TBLPTRUbits_t TBLPTRUbits @ 0xFF8;
17723:         // bitfield macros
17724:         #define _TBLPTRU_TBLPTRU_POSN                               0x0
17725:         #define _TBLPTRU_TBLPTRU_POSITION                           0x0
17726:         #define _TBLPTRU_TBLPTRU_SIZE                               0x6
17727:         #define _TBLPTRU_TBLPTRU_LENGTH                             0x6
17728:         #define _TBLPTRU_TBLPTRU_MASK                               0x3F
17729:         #define _TBLPTRU_ACSS_POSN                                  0x5
17730:         #define _TBLPTRU_ACSS_POSITION                              0x5
17731:         #define _TBLPTRU_ACSS_SIZE                                  0x1
17732:         #define _TBLPTRU_ACSS_LENGTH                                0x1
17733:         #define _TBLPTRU_ACSS_MASK                                  0x20
17734:         
17735:         // Register: PCLAT
17736:         #ifndef __CCI__
17737:         extern volatile unsigned short long     PCLAT               @ 0xFF9;
17738:         #endif
17739:         #ifndef _LIB_BUILD
17740:         asm("PCLAT equ 0FF9h");
17741:         #endif
17742:         // aliases
17743:         #ifndef __CCI__
17744:         extern volatile unsigned short long     PC                  @ 0xFF9;
17745:         #endif
17746:         #ifndef _LIB_BUILD
17747:         asm("PC equ 0FF9h");
17748:         #endif
17749:         
17750:         // Register: PCL
17751:         extern volatile unsigned char           PCL                 @ 0xFF9;
17752:         #ifndef _LIB_BUILD
17753:         asm("PCL equ 0FF9h");
17754:         #endif
17755:         // bitfield definitions
17756:         typedef union {
17757:             struct {
17758:                 unsigned PCL                    :8;
17759:             };
17760:         } PCLbits_t;
17761:         extern volatile PCLbits_t PCLbits @ 0xFF9;
17762:         // bitfield macros
17763:         #define _PCL_PCL_POSN                                       0x0
17764:         #define _PCL_PCL_POSITION                                   0x0
17765:         #define _PCL_PCL_SIZE                                       0x8
17766:         #define _PCL_PCL_LENGTH                                     0x8
17767:         #define _PCL_PCL_MASK                                       0xFF
17768:         
17769:         // Register: PCLATH
17770:         extern volatile unsigned char           PCLATH              @ 0xFFA;
17771:         #ifndef _LIB_BUILD
17772:         asm("PCLATH equ 0FFAh");
17773:         #endif
17774:         // bitfield definitions
17775:         typedef union {
17776:             struct {
17777:                 unsigned PCH                    :8;
17778:             };
17779:         } PCLATHbits_t;
17780:         extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
17781:         // bitfield macros
17782:         #define _PCLATH_PCH_POSN                                    0x0
17783:         #define _PCLATH_PCH_POSITION                                0x0
17784:         #define _PCLATH_PCH_SIZE                                    0x8
17785:         #define _PCLATH_PCH_LENGTH                                  0x8
17786:         #define _PCLATH_PCH_MASK                                    0xFF
17787:         
17788:         // Register: PCLATU
17789:         extern volatile unsigned char           PCLATU              @ 0xFFB;
17790:         #ifndef _LIB_BUILD
17791:         asm("PCLATU equ 0FFBh");
17792:         #endif
17793:         
17794:         // Register: STKPTR
17795:         extern volatile unsigned char           STKPTR              @ 0xFFC;
17796:         #ifndef _LIB_BUILD
17797:         asm("STKPTR equ 0FFCh");
17798:         #endif
17799:         // bitfield definitions
17800:         typedef union {
17801:             struct {
17802:                 unsigned STKPTR                 :5;
17803:                 unsigned                        :1;
17804:                 unsigned STKUNF                 :1;
17805:                 unsigned STKFUL                 :1;
17806:             };
17807:             struct {
17808:                 unsigned STKPTR0                :1;
17809:                 unsigned STKPTR1                :1;
17810:                 unsigned STKPTR2                :1;
17811:                 unsigned STKPTR3                :1;
17812:                 unsigned STKPTR4                :1;
17813:                 unsigned                        :2;
17814:                 unsigned STKOVF                 :1;
17815:             };
17816:             struct {
17817:                 unsigned SP0                    :1;
17818:                 unsigned SP1                    :1;
17819:                 unsigned SP2                    :1;
17820:                 unsigned SP3                    :1;
17821:                 unsigned SP4                    :1;
17822:             };
17823:         } STKPTRbits_t;
17824:         extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
17825:         // bitfield macros
17826:         #define _STKPTR_STKPTR_POSN                                 0x0
17827:         #define _STKPTR_STKPTR_POSITION                             0x0
17828:         #define _STKPTR_STKPTR_SIZE                                 0x5
17829:         #define _STKPTR_STKPTR_LENGTH                               0x5
17830:         #define _STKPTR_STKPTR_MASK                                 0x1F
17831:         #define _STKPTR_STKUNF_POSN                                 0x6
17832:         #define _STKPTR_STKUNF_POSITION                             0x6
17833:         #define _STKPTR_STKUNF_SIZE                                 0x1
17834:         #define _STKPTR_STKUNF_LENGTH                               0x1
17835:         #define _STKPTR_STKUNF_MASK                                 0x40
17836:         #define _STKPTR_STKFUL_POSN                                 0x7
17837:         #define _STKPTR_STKFUL_POSITION                             0x7
17838:         #define _STKPTR_STKFUL_SIZE                                 0x1
17839:         #define _STKPTR_STKFUL_LENGTH                               0x1
17840:         #define _STKPTR_STKFUL_MASK                                 0x80
17841:         #define _STKPTR_STKPTR0_POSN                                0x0
17842:         #define _STKPTR_STKPTR0_POSITION                            0x0
17843:         #define _STKPTR_STKPTR0_SIZE                                0x1
17844:         #define _STKPTR_STKPTR0_LENGTH                              0x1
17845:         #define _STKPTR_STKPTR0_MASK                                0x1
17846:         #define _STKPTR_STKPTR1_POSN                                0x1
17847:         #define _STKPTR_STKPTR1_POSITION                            0x1
17848:         #define _STKPTR_STKPTR1_SIZE                                0x1
17849:         #define _STKPTR_STKPTR1_LENGTH                              0x1
17850:         #define _STKPTR_STKPTR1_MASK                                0x2
17851:         #define _STKPTR_STKPTR2_POSN                                0x2
17852:         #define _STKPTR_STKPTR2_POSITION                            0x2
17853:         #define _STKPTR_STKPTR2_SIZE                                0x1
17854:         #define _STKPTR_STKPTR2_LENGTH                              0x1
17855:         #define _STKPTR_STKPTR2_MASK                                0x4
17856:         #define _STKPTR_STKPTR3_POSN                                0x3
17857:         #define _STKPTR_STKPTR3_POSITION                            0x3
17858:         #define _STKPTR_STKPTR3_SIZE                                0x1
17859:         #define _STKPTR_STKPTR3_LENGTH                              0x1
17860:         #define _STKPTR_STKPTR3_MASK                                0x8
17861:         #define _STKPTR_STKPTR4_POSN                                0x4
17862:         #define _STKPTR_STKPTR4_POSITION                            0x4
17863:         #define _STKPTR_STKPTR4_SIZE                                0x1
17864:         #define _STKPTR_STKPTR4_LENGTH                              0x1
17865:         #define _STKPTR_STKPTR4_MASK                                0x10
17866:         #define _STKPTR_STKOVF_POSN                                 0x7
17867:         #define _STKPTR_STKOVF_POSITION                             0x7
17868:         #define _STKPTR_STKOVF_SIZE                                 0x1
17869:         #define _STKPTR_STKOVF_LENGTH                               0x1
17870:         #define _STKPTR_STKOVF_MASK                                 0x80
17871:         #define _STKPTR_SP0_POSN                                    0x0
17872:         #define _STKPTR_SP0_POSITION                                0x0
17873:         #define _STKPTR_SP0_SIZE                                    0x1
17874:         #define _STKPTR_SP0_LENGTH                                  0x1
17875:         #define _STKPTR_SP0_MASK                                    0x1
17876:         #define _STKPTR_SP1_POSN                                    0x1
17877:         #define _STKPTR_SP1_POSITION                                0x1
17878:         #define _STKPTR_SP1_SIZE                                    0x1
17879:         #define _STKPTR_SP1_LENGTH                                  0x1
17880:         #define _STKPTR_SP1_MASK                                    0x2
17881:         #define _STKPTR_SP2_POSN                                    0x2
17882:         #define _STKPTR_SP2_POSITION                                0x2
17883:         #define _STKPTR_SP2_SIZE                                    0x1
17884:         #define _STKPTR_SP2_LENGTH                                  0x1
17885:         #define _STKPTR_SP2_MASK                                    0x4
17886:         #define _STKPTR_SP3_POSN                                    0x3
17887:         #define _STKPTR_SP3_POSITION                                0x3
17888:         #define _STKPTR_SP3_SIZE                                    0x1
17889:         #define _STKPTR_SP3_LENGTH                                  0x1
17890:         #define _STKPTR_SP3_MASK                                    0x8
17891:         #define _STKPTR_SP4_POSN                                    0x4
17892:         #define _STKPTR_SP4_POSITION                                0x4
17893:         #define _STKPTR_SP4_SIZE                                    0x1
17894:         #define _STKPTR_SP4_LENGTH                                  0x1
17895:         #define _STKPTR_SP4_MASK                                    0x10
17896:         
17897:         // Register: TOS
17898:         #ifndef __CCI__
17899:         extern volatile unsigned short long     TOS                 @ 0xFFD;
17900:         #endif
17901:         #ifndef _LIB_BUILD
17902:         asm("TOS equ 0FFDh");
17903:         #endif
17904:         
17905:         // Register: TOSL
17906:         extern volatile unsigned char           TOSL                @ 0xFFD;
17907:         #ifndef _LIB_BUILD
17908:         asm("TOSL equ 0FFDh");
17909:         #endif
17910:         // bitfield definitions
17911:         typedef union {
17912:             struct {
17913:                 unsigned TOSL                   :8;
17914:             };
17915:         } TOSLbits_t;
17916:         extern volatile TOSLbits_t TOSLbits @ 0xFFD;
17917:         // bitfield macros
17918:         #define _TOSL_TOSL_POSN                                     0x0
17919:         #define _TOSL_TOSL_POSITION                                 0x0
17920:         #define _TOSL_TOSL_SIZE                                     0x8
17921:         #define _TOSL_TOSL_LENGTH                                   0x8
17922:         #define _TOSL_TOSL_MASK                                     0xFF
17923:         
17924:         // Register: TOSH
17925:         extern volatile unsigned char           TOSH                @ 0xFFE;
17926:         #ifndef _LIB_BUILD
17927:         asm("TOSH equ 0FFEh");
17928:         #endif
17929:         // bitfield definitions
17930:         typedef union {
17931:             struct {
17932:                 unsigned TOSH                   :8;
17933:             };
17934:         } TOSHbits_t;
17935:         extern volatile TOSHbits_t TOSHbits @ 0xFFE;
17936:         // bitfield macros
17937:         #define _TOSH_TOSH_POSN                                     0x0
17938:         #define _TOSH_TOSH_POSITION                                 0x0
17939:         #define _TOSH_TOSH_SIZE                                     0x8
17940:         #define _TOSH_TOSH_LENGTH                                   0x8
17941:         #define _TOSH_TOSH_MASK                                     0xFF
17942:         
17943:         // Register: TOSU
17944:         extern volatile unsigned char           TOSU                @ 0xFFF;
17945:         #ifndef _LIB_BUILD
17946:         asm("TOSU equ 0FFFh");
1174  EC21     CALL 0x1042, 0
1176  F008     NOP
17947:         #endif
17948:         
17949:         /*
17950:          * Bit Definitions
17951:          *  */
17952:         #define _DEPRECATED __attribute__((__deprecated__))
17953:         #ifndef BANKMASK
17954:         #define BANKMASK(addr) ((addr)&0FFh)
17955:         #endif
17956:         extern volatile __bit                   ABDEN1              @ (((unsigned) &BAUDCON1)*8) + 0;
17957:         #define                                 ABDEN1_bit          BANKMASK(BAUDCON1), 0
17958:         extern volatile __bit                   ABDEN2              @ (((unsigned) &BAUDCON2)*8) + 0;
17959:         #define                                 ABDEN2_bit          BANKMASK(BAUDCON2), 0
17960:         extern volatile __bit                   ABDOVF1             @ (((unsigned) &BAUDCON1)*8) + 7;
17961:         #define                                 ABDOVF1_bit         BANKMASK(BAUDCON1), 7
17962:         extern volatile __bit                   ABDOVF2             @ (((unsigned) &BAUDCON2)*8) + 7;
17963:         #define                                 ABDOVF2_bit         BANKMASK(BAUDCON2), 7
17964:         extern volatile __bit                   ACKDT1              @ (((unsigned) &SSP1CON2)*8) + 5;
17965:         #define                                 ACKDT1_bit          BANKMASK(SSP1CON2), 5
17966:         extern volatile __bit                   ACKDT2              @ (((unsigned) &SSP2CON2)*8) + 5;
17967:         #define                                 ACKDT2_bit          BANKMASK(SSP2CON2), 5
17968:         extern volatile __bit                   ACKEN1              @ (((unsigned) &SSP1CON2)*8) + 4;
17969:         #define                                 ACKEN1_bit          BANKMASK(SSP1CON2), 4
17970:         extern volatile __bit                   ACKEN2              @ (((unsigned) &SSP2CON2)*8) + 4;
17971:         #define                                 ACKEN2_bit          BANKMASK(SSP2CON2), 4
17972:         extern volatile __bit                   ACKSTAT1            @ (((unsigned) &SSP1CON2)*8) + 6;
17973:         #define                                 ACKSTAT1_bit        BANKMASK(SSP1CON2), 6
17974:         extern volatile __bit                   ACKSTAT2            @ (((unsigned) &SSP2CON2)*8) + 6;
17975:         #define                                 ACKSTAT2_bit        BANKMASK(SSP2CON2), 6
17976:         extern volatile __bit                   ACQT0               @ (((unsigned) &ADCON2)*8) + 3;
17977:         #define                                 ACQT0_bit           BANKMASK(ADCON2), 3
17978:         extern volatile __bit                   ACQT1               @ (((unsigned) &ADCON2)*8) + 4;
17979:         #define                                 ACQT1_bit           BANKMASK(ADCON2), 4
17980:         extern volatile __bit                   ACQT2               @ (((unsigned) &ADCON2)*8) + 5;
17981:         #define                                 ACQT2_bit           BANKMASK(ADCON2), 5
17982:         extern volatile __bit                   ACSS                @ (((unsigned) &TBLPTRU)*8) + 5;
17983:         #define                                 ACSS_bit            BANKMASK(TBLPTRU), 5
17984:         extern volatile __bit                   ADCMD               @ (((unsigned) &PMD2)*8) + 0;
17985:         #define                                 ADCMD_bit           BANKMASK(PMD2), 0
17986:         extern volatile __bit                   ADCS0               @ (((unsigned) &ADCON2)*8) + 0;
17987:         #define                                 ADCS0_bit           BANKMASK(ADCON2), 0
17988:         extern volatile __bit                   ADCS1               @ (((unsigned) &ADCON2)*8) + 1;
17989:         #define                                 ADCS1_bit           BANKMASK(ADCON2), 1
17990:         extern volatile __bit                   ADCS2               @ (((unsigned) &ADCON2)*8) + 2;
17991:         #define                                 ADCS2_bit           BANKMASK(ADCON2), 2
17992:         extern volatile __bit                   ADDEN1              @ (((unsigned) &RCSTA1)*8) + 3;
17993:         #define                                 ADDEN1_bit          BANKMASK(RCSTA1), 3
17994:         extern volatile __bit                   ADDEN2              @ (((unsigned) &RCSTA2)*8) + 3;
17995:         #define                                 ADDEN2_bit          BANKMASK(RCSTA2), 3
17996:         extern volatile __bit                   ADFM                @ (((unsigned) &ADCON2)*8) + 7;
17997:         #define                                 ADFM_bit            BANKMASK(ADCON2), 7
17998:         extern volatile __bit                   ADIE                @ (((unsigned) &PIE1)*8) + 6;
17999:         #define                                 ADIE_bit            BANKMASK(PIE1), 6
18000:         extern volatile __bit                   ADIF                @ (((unsigned) &PIR1)*8) + 6;
18001:         #define                                 ADIF_bit            BANKMASK(PIR1), 6
18002:         extern volatile __bit                   ADIP                @ (((unsigned) &IPR1)*8) + 6;
18003:         #define                                 ADIP_bit            BANKMASK(IPR1), 6
18004:         extern volatile __bit                   ADMSK1              @ (((unsigned) &SSP1CON2)*8) + 1;
18005:         #define                                 ADMSK1_bit          BANKMASK(SSP1CON2), 1
18006:         extern volatile __bit                   ADMSK11             @ (((unsigned) &SSP1CON2)*8) + 1;
18007:         #define                                 ADMSK11_bit         BANKMASK(SSP1CON2), 1
18008:         extern volatile __bit                   ADMSK12             @ (((unsigned) &SSP2CON2)*8) + 1;
18009:         #define                                 ADMSK12_bit         BANKMASK(SSP2CON2), 1
18010:         extern volatile __bit                   ADMSK2              @ (((unsigned) &SSP1CON2)*8) + 2;
18011:         #define                                 ADMSK2_bit          BANKMASK(SSP1CON2), 2
18012:         extern volatile __bit                   ADMSK21             @ (((unsigned) &SSP1CON2)*8) + 2;
18013:         #define                                 ADMSK21_bit         BANKMASK(SSP1CON2), 2
18014:         extern volatile __bit                   ADMSK22             @ (((unsigned) &SSP2CON2)*8) + 2;
18015:         #define                                 ADMSK22_bit         BANKMASK(SSP2CON2), 2
18016:         extern volatile __bit                   ADMSK3              @ (((unsigned) &SSP1CON2)*8) + 3;
18017:         #define                                 ADMSK3_bit          BANKMASK(SSP1CON2), 3
18018:         extern volatile __bit                   ADMSK31             @ (((unsigned) &SSP1CON2)*8) + 3;
18019:         #define                                 ADMSK31_bit         BANKMASK(SSP1CON2), 3
18020:         extern volatile __bit                   ADMSK32             @ (((unsigned) &SSP2CON2)*8) + 3;
18021:         #define                                 ADMSK32_bit         BANKMASK(SSP2CON2), 3
18022:         extern volatile __bit                   ADMSK4              @ (((unsigned) &SSP1CON2)*8) + 4;
18023:         #define                                 ADMSK4_bit          BANKMASK(SSP1CON2), 4
18024:         extern volatile __bit                   ADMSK41             @ (((unsigned) &SSP1CON2)*8) + 4;
18025:         #define                                 ADMSK41_bit         BANKMASK(SSP1CON2), 4
18026:         extern volatile __bit                   ADMSK42             @ (((unsigned) &SSP2CON2)*8) + 4;
18027:         #define                                 ADMSK42_bit         BANKMASK(SSP2CON2), 4
18028:         extern volatile __bit                   ADMSK5              @ (((unsigned) &SSP1CON2)*8) + 5;
18029:         #define                                 ADMSK5_bit          BANKMASK(SSP1CON2), 5
18030:         extern volatile __bit                   ADMSK51             @ (((unsigned) &SSP1CON2)*8) + 5;
18031:         #define                                 ADMSK51_bit         BANKMASK(SSP1CON2), 5
18032:         extern volatile __bit                   ADMSK52             @ (((unsigned) &SSP2CON2)*8) + 5;
18033:         #define                                 ADMSK52_bit         BANKMASK(SSP2CON2), 5
18034:         extern volatile __bit                   ADON                @ (((unsigned) &ADCON0)*8) + 0;
18035:         #define                                 ADON_bit            BANKMASK(ADCON0), 0
18036:         extern volatile __bit                   AN0                 @ (((unsigned) &PORTA)*8) + 0;
18037:         #define                                 AN0_bit             BANKMASK(PORTA), 0
18038:         extern volatile __bit                   AN1                 @ (((unsigned) &PORTA)*8) + 1;
18039:         #define                                 AN1_bit             BANKMASK(PORTA), 1
18040:         extern volatile __bit                   AN10                @ (((unsigned) &PORTB)*8) + 1;
18041:         #define                                 AN10_bit            BANKMASK(PORTB), 1
18042:         extern volatile __bit                   AN11                @ (((unsigned) &PORTB)*8) + 4;
18043:         #define                                 AN11_bit            BANKMASK(PORTB), 4
18044:         extern volatile __bit                   AN12                @ (((unsigned) &PORTB)*8) + 0;
18045:         #define                                 AN12_bit            BANKMASK(PORTB), 0
18046:         extern volatile __bit                   AN13                @ (((unsigned) &PORTB)*8) + 5;
18047:         #define                                 AN13_bit            BANKMASK(PORTB), 5
18048:         extern volatile __bit                   AN14                @ (((unsigned) &PORTC)*8) + 2;
18049:         #define                                 AN14_bit            BANKMASK(PORTC), 2
18050:         extern volatile __bit                   AN15                @ (((unsigned) &PORTC)*8) + 3;
18051:         #define                                 AN15_bit            BANKMASK(PORTC), 3
18052:         extern volatile __bit                   AN16                @ (((unsigned) &PORTC)*8) + 4;
18053:         #define                                 AN16_bit            BANKMASK(PORTC), 4
18054:         extern volatile __bit                   AN17                @ (((unsigned) &PORTC)*8) + 5;
18055:         #define                                 AN17_bit            BANKMASK(PORTC), 5
18056:         extern volatile __bit                   AN18                @ (((unsigned) &PORTC)*8) + 6;
18057:         #define                                 AN18_bit            BANKMASK(PORTC), 6
18058:         extern volatile __bit                   AN19                @ (((unsigned) &PORTC)*8) + 7;
18059:         #define                                 AN19_bit            BANKMASK(PORTC), 7
18060:         extern volatile __bit                   AN2                 @ (((unsigned) &PORTA)*8) + 2;
18061:         #define                                 AN2_bit             BANKMASK(PORTA), 2
18062:         extern volatile __bit                   AN20                @ (((unsigned) &PORTD)*8) + 0;
18063:         #define                                 AN20_bit            BANKMASK(PORTD), 0
18064:         extern volatile __bit                   AN21                @ (((unsigned) &PORTD)*8) + 1;
18065:         #define                                 AN21_bit            BANKMASK(PORTD), 1
18066:         extern volatile __bit                   AN22                @ (((unsigned) &PORTD)*8) + 2;
18067:         #define                                 AN22_bit            BANKMASK(PORTD), 2
18068:         extern volatile __bit                   AN23                @ (((unsigned) &PORTD)*8) + 3;
18069:         #define                                 AN23_bit            BANKMASK(PORTD), 3
18070:         extern volatile __bit                   AN24                @ (((unsigned) &PORTD)*8) + 4;
18071:         #define                                 AN24_bit            BANKMASK(PORTD), 4
18072:         extern volatile __bit                   AN25                @ (((unsigned) &PORTD)*8) + 5;
18073:         #define                                 AN25_bit            BANKMASK(PORTD), 5
18074:         extern volatile __bit                   AN26                @ (((unsigned) &PORTD)*8) + 6;
18075:         #define                                 AN26_bit            BANKMASK(PORTD), 6
18076:         extern volatile __bit                   AN27                @ (((unsigned) &PORTD)*8) + 7;
18077:         #define                                 AN27_bit            BANKMASK(PORTD), 7
18078:         extern volatile __bit                   AN3                 @ (((unsigned) &PORTA)*8) + 3;
18079:         #define                                 AN3_bit             BANKMASK(PORTA), 3
18080:         extern volatile __bit                   AN4                 @ (((unsigned) &PORTA)*8) + 5;
18081:         #define                                 AN4_bit             BANKMASK(PORTA), 5
18082:         extern volatile __bit                   AN5                 @ (((unsigned) &PORTE)*8) + 0;
18083:         #define                                 AN5_bit             BANKMASK(PORTE), 0
18084:         extern volatile __bit                   AN6                 @ (((unsigned) &PORTE)*8) + 1;
18085:         #define                                 AN6_bit             BANKMASK(PORTE), 1
18086:         extern volatile __bit                   AN7                 @ (((unsigned) &PORTE)*8) + 2;
18087:         #define                                 AN7_bit             BANKMASK(PORTE), 2
18088:         extern volatile __bit                   AN8                 @ (((unsigned) &PORTB)*8) + 2;
18089:         #define                                 AN8_bit             BANKMASK(PORTB), 2
18090:         extern volatile __bit                   AN9                 @ (((unsigned) &PORTB)*8) + 3;
18091:         #define                                 AN9_bit             BANKMASK(PORTB), 3
18092:         extern volatile __bit                   ANSA0               @ (((unsigned) &ANSELA)*8) + 0;
18093:         #define                                 ANSA0_bit           BANKMASK(ANSELA), 0
18094:         extern volatile __bit                   ANSA1               @ (((unsigned) &ANSELA)*8) + 1;
18095:         #define                                 ANSA1_bit           BANKMASK(ANSELA), 1
18096:         extern volatile __bit                   ANSA2               @ (((unsigned) &ANSELA)*8) + 2;
18097:         #define                                 ANSA2_bit           BANKMASK(ANSELA), 2
18098:         extern volatile __bit                   ANSA3               @ (((unsigned) &ANSELA)*8) + 3;
18099:         #define                                 ANSA3_bit           BANKMASK(ANSELA), 3
18100:         extern volatile __bit                   ANSA5               @ (((unsigned) &ANSELA)*8) + 5;
18101:         #define                                 ANSA5_bit           BANKMASK(ANSELA), 5
18102:         extern volatile __bit                   ANSB0               @ (((unsigned) &ANSELB)*8) + 0;
18103:         #define                                 ANSB0_bit           BANKMASK(ANSELB), 0
18104:         extern volatile __bit                   ANSB1               @ (((unsigned) &ANSELB)*8) + 1;
18105:         #define                                 ANSB1_bit           BANKMASK(ANSELB), 1
18106:         extern volatile __bit                   ANSB2               @ (((unsigned) &ANSELB)*8) + 2;
18107:         #define                                 ANSB2_bit           BANKMASK(ANSELB), 2
18108:         extern volatile __bit                   ANSB3               @ (((unsigned) &ANSELB)*8) + 3;
18109:         #define                                 ANSB3_bit           BANKMASK(ANSELB), 3
18110:         extern volatile __bit                   ANSB4               @ (((unsigned) &ANSELB)*8) + 4;
18111:         #define                                 ANSB4_bit           BANKMASK(ANSELB), 4
18112:         extern volatile __bit                   ANSB5               @ (((unsigned) &ANSELB)*8) + 5;
18113:         #define                                 ANSB5_bit           BANKMASK(ANSELB), 5
18114:         extern volatile __bit                   ANSC2               @ (((unsigned) &ANSELC)*8) + 2;
18115:         #define                                 ANSC2_bit           BANKMASK(ANSELC), 2
18116:         extern volatile __bit                   ANSC3               @ (((unsigned) &ANSELC)*8) + 3;
18117:         #define                                 ANSC3_bit           BANKMASK(ANSELC), 3
18118:         extern volatile __bit                   ANSC4               @ (((unsigned) &ANSELC)*8) + 4;
18119:         #define                                 ANSC4_bit           BANKMASK(ANSELC), 4
18120:         extern volatile __bit                   ANSC5               @ (((unsigned) &ANSELC)*8) + 5;
18121:         #define                                 ANSC5_bit           BANKMASK(ANSELC), 5
18122:         extern volatile __bit                   ANSC6               @ (((unsigned) &ANSELC)*8) + 6;
18123:         #define                                 ANSC6_bit           BANKMASK(ANSELC), 6
18124:         extern volatile __bit                   ANSC7               @ (((unsigned) &ANSELC)*8) + 7;
18125:         #define                                 ANSC7_bit           BANKMASK(ANSELC), 7
18126:         extern volatile __bit                   ANSD0               @ (((unsigned) &ANSELD)*8) + 0;
18127:         #define                                 ANSD0_bit           BANKMASK(ANSELD), 0
18128:         extern volatile __bit                   ANSD1               @ (((unsigned) &ANSELD)*8) + 1;
18129:         #define                                 ANSD1_bit           BANKMASK(ANSELD), 1
18130:         extern volatile __bit                   ANSD2               @ (((unsigned) &ANSELD)*8) + 2;
18131:         #define                                 ANSD2_bit           BANKMASK(ANSELD), 2
18132:         extern volatile __bit                   ANSD3               @ (((unsigned) &ANSELD)*8) + 3;
18133:         #define                                 ANSD3_bit           BANKMASK(ANSELD), 3
18134:         extern volatile __bit                   ANSD4               @ (((unsigned) &ANSELD)*8) + 4;
18135:         #define                                 ANSD4_bit           BANKMASK(ANSELD), 4
18136:         extern volatile __bit                   ANSD5               @ (((unsigned) &ANSELD)*8) + 5;
18137:         #define                                 ANSD5_bit           BANKMASK(ANSELD), 5
18138:         extern volatile __bit                   ANSD6               @ (((unsigned) &ANSELD)*8) + 6;
18139:         #define                                 ANSD6_bit           BANKMASK(ANSELD), 6
18140:         extern volatile __bit                   ANSD7               @ (((unsigned) &ANSELD)*8) + 7;
18141:         #define                                 ANSD7_bit           BANKMASK(ANSELD), 7
18142:         extern volatile __bit                   ANSE0               @ (((unsigned) &ANSELE)*8) + 0;
18143:         #define                                 ANSE0_bit           BANKMASK(ANSELE), 0
18144:         extern volatile __bit                   ANSE1               @ (((unsigned) &ANSELE)*8) + 1;
18145:         #define                                 ANSE1_bit           BANKMASK(ANSELE), 1
18146:         extern volatile __bit                   ANSE2               @ (((unsigned) &ANSELE)*8) + 2;
18147:         #define                                 ANSE2_bit           BANKMASK(ANSELE), 2
18148:         extern volatile __bit                   BCL1IE              @ (((unsigned) &PIE2)*8) + 3;
18149:         #define                                 BCL1IE_bit          BANKMASK(PIE2), 3
18150:         extern volatile __bit                   BCL1IF              @ (((unsigned) &PIR2)*8) + 3;
18151:         #define                                 BCL1IF_bit          BANKMASK(PIR2), 3
18152:         extern volatile __bit                   BCL1IP              @ (((unsigned) &IPR2)*8) + 3;
18153:         #define                                 BCL1IP_bit          BANKMASK(IPR2), 3
18154:         extern volatile __bit                   BCL2IE              @ (((unsigned) &PIE3)*8) + 6;
18155:         #define                                 BCL2IE_bit          BANKMASK(PIE3), 6
18156:         extern volatile __bit                   BCL2IF              @ (((unsigned) &PIR3)*8) + 6;
18157:         #define                                 BCL2IF_bit          BANKMASK(PIR3), 6
18158:         extern volatile __bit                   BCL2IP              @ (((unsigned) &IPR3)*8) + 6;
18159:         #define                                 BCL2IP_bit          BANKMASK(IPR3), 6
18160:         extern volatile __bit                   BCLIE               @ (((unsigned) &PIE2)*8) + 3;
18161:         #define                                 BCLIE_bit           BANKMASK(PIE2), 3
18162:         extern volatile __bit                   BCLIF               @ (((unsigned) &PIR2)*8) + 3;
18163:         #define                                 BCLIF_bit           BANKMASK(PIR2), 3
18164:         extern volatile __bit                   BCLIP               @ (((unsigned) &IPR2)*8) + 3;
18165:         #define                                 BCLIP_bit           BANKMASK(IPR2), 3
18166:         extern volatile __bit                   BF1                 @ (((unsigned) &SSP1STAT)*8) + 0;
18167:         #define                                 BF1_bit             BANKMASK(SSP1STAT), 0
18168:         extern volatile __bit                   BF2                 @ (((unsigned) &SSP2STAT)*8) + 0;
18169:         #define                                 BF2_bit             BANKMASK(SSP2STAT), 0
18170:         extern volatile __bit                   BGST                @ (((unsigned) &HLVDCON)*8) + 5;
18171:         #define                                 BGST_bit            BANKMASK(HLVDCON), 5
18172:         extern volatile __bit                   BGVST               @ (((unsigned) &HLVDCON)*8) + 6;
18173:         #define                                 BGVST_bit           BANKMASK(HLVDCON), 6
18174:         extern volatile __bit                   BOR                 @ (((unsigned) &RCON)*8) + 0;
18175:         #define                                 BOR_bit             BANKMASK(RCON), 0
18176:         extern volatile __bit                   BRG161              @ (((unsigned) &BAUDCON1)*8) + 3;
18177:         #define                                 BRG161_bit          BANKMASK(BAUDCON1), 3
18178:         extern volatile __bit                   BRG162              @ (((unsigned) &BAUDCON2)*8) + 3;
18179:         #define                                 BRG162_bit          BANKMASK(BAUDCON2), 3
18180:         extern volatile __bit                   BRGH1               @ (((unsigned) &TXSTA1)*8) + 2;
18181:         #define                                 BRGH1_bit           BANKMASK(TXSTA1), 2
18182:         extern volatile __bit                   BRGH2               @ (((unsigned) &TXSTA2)*8) + 2;
18183:         #define                                 BRGH2_bit           BANKMASK(TXSTA2), 2
18184:         extern volatile __bit                   C12IN0M             @ (((unsigned) &PORTA)*8) + 0;
18185:         #define                                 C12IN0M_bit         BANKMASK(PORTA), 0
18186:         extern volatile __bit                   C12IN0N             @ (((unsigned) &PORTA)*8) + 0;
18187:         #define                                 C12IN0N_bit         BANKMASK(PORTA), 0
18188:         extern volatile __bit                   C12IN1M             @ (((unsigned) &PORTA)*8) + 1;
18189:         #define                                 C12IN1M_bit         BANKMASK(PORTA), 1
18190:         extern volatile __bit                   C12IN1N             @ (((unsigned) &PORTA)*8) + 1;
18191:         #define                                 C12IN1N_bit         BANKMASK(PORTA), 1
18192:         extern volatile __bit                   C12IN2M             @ (((unsigned) &PORTB)*8) + 3;
18193:         #define                                 C12IN2M_bit         BANKMASK(PORTB), 3
18194:         extern volatile __bit                   C12IN2N             @ (((unsigned) &PORTB)*8) + 3;
18195:         #define                                 C12IN2N_bit         BANKMASK(PORTB), 3
18196:         extern volatile __bit                   C12IN3M             @ (((unsigned) &PORTB)*8) + 1;
18197:         #define                                 C12IN3M_bit         BANKMASK(PORTB), 1
18198:         extern volatile __bit                   C12IN3N             @ (((unsigned) &PORTB)*8) + 1;
18199:         #define                                 C12IN3N_bit         BANKMASK(PORTB), 1
18200:         extern volatile __bit                   C1CH0               @ (((unsigned) &CM1CON0)*8) + 0;
18201:         #define                                 C1CH0_bit           BANKMASK(CM1CON0), 0
18202:         extern volatile __bit                   C1CH1               @ (((unsigned) &CM1CON0)*8) + 1;
18203:         #define                                 C1CH1_bit           BANKMASK(CM1CON0), 1
18204:         extern volatile __bit                   C1HYS               @ (((unsigned) &CM2CON1)*8) + 3;
18205:         #define                                 C1HYS_bit           BANKMASK(CM2CON1), 3
18206:         extern volatile __bit                   C1IE                @ (((unsigned) &PIE2)*8) + 6;
18207:         #define                                 C1IE_bit            BANKMASK(PIE2), 6
18208:         extern volatile __bit                   C1IF                @ (((unsigned) &PIR2)*8) + 6;
18209:         #define                                 C1IF_bit            BANKMASK(PIR2), 6
18210:         extern volatile __bit                   C1INP               @ (((unsigned) &PORTA)*8) + 3;
18211:         #define                                 C1INP_bit           BANKMASK(PORTA), 3
18212:         extern volatile __bit                   C1IP                @ (((unsigned) &IPR2)*8) + 6;
18213:         #define                                 C1IP_bit            BANKMASK(IPR2), 6
18214:         extern volatile __bit                   C1OE                @ (((unsigned) &CM1CON0)*8) + 5;
18215:         #define                                 C1OE_bit            BANKMASK(CM1CON0), 5
18216:         extern volatile __bit                   C1ON                @ (((unsigned) &CM1CON0)*8) + 7;
18217:         #define                                 C1ON_bit            BANKMASK(CM1CON0), 7
18218:         extern volatile __bit                   C1POL               @ (((unsigned) &CM1CON0)*8) + 4;
18219:         #define                                 C1POL_bit           BANKMASK(CM1CON0), 4
18220:         extern volatile __bit                   C1R                 @ (((unsigned) &CM1CON0)*8) + 2;
18221:         #define                                 C1R_bit             BANKMASK(CM1CON0), 2
18222:         extern volatile __bit                   C1RSEL              @ (((unsigned) &CM2CON1)*8) + 5;
18223:         #define                                 C1RSEL_bit          BANKMASK(CM2CON1), 5
18224:         extern volatile __bit                   C1SP                @ (((unsigned) &CM1CON0)*8) + 3;
18225:         #define                                 C1SP_bit            BANKMASK(CM1CON0), 3
18226:         extern volatile __bit                   C1SYNC              @ (((unsigned) &CM2CON1)*8) + 1;
18227:         #define                                 C1SYNC_bit          BANKMASK(CM2CON1), 1
18228:         extern volatile __bit                   C1TSEL0             @ (((unsigned) &CCPTMRS0)*8) + 0;
18229:         #define                                 C1TSEL0_bit         BANKMASK(CCPTMRS0), 0
18230:         extern volatile __bit                   C1TSEL1             @ (((unsigned) &CCPTMRS0)*8) + 1;
18231:         #define                                 C1TSEL1_bit         BANKMASK(CCPTMRS0), 1
18232:         extern volatile __bit                   C2CH0               @ (((unsigned) &CM2CON0)*8) + 0;
18233:         #define                                 C2CH0_bit           BANKMASK(CM2CON0), 0
18234:         extern volatile __bit                   C2CH1               @ (((unsigned) &CM2CON0)*8) + 1;
18235:         #define                                 C2CH1_bit           BANKMASK(CM2CON0), 1
18236:         extern volatile __bit                   C2HYS               @ (((unsigned) &CM2CON1)*8) + 2;
18237:         #define                                 C2HYS_bit           BANKMASK(CM2CON1), 2
18238:         extern volatile __bit                   C2IE                @ (((unsigned) &PIE2)*8) + 5;
18239:         #define                                 C2IE_bit            BANKMASK(PIE2), 5
18240:         extern volatile __bit                   C2IF                @ (((unsigned) &PIR2)*8) + 5;
18241:         #define                                 C2IF_bit            BANKMASK(PIR2), 5
18242:         extern volatile __bit                   C2INP               @ (((unsigned) &PORTA)*8) + 2;
18243:         #define                                 C2INP_bit           BANKMASK(PORTA), 2
18244:         extern volatile __bit                   C2IP                @ (((unsigned) &IPR2)*8) + 5;
18245:         #define                                 C2IP_bit            BANKMASK(IPR2), 5
18246:         extern volatile __bit                   C2OE                @ (((unsigned) &CM2CON0)*8) + 5;
18247:         #define                                 C2OE_bit            BANKMASK(CM2CON0), 5
18248:         extern volatile __bit                   C2ON                @ (((unsigned) &CM2CON0)*8) + 7;
18249:         #define                                 C2ON_bit            BANKMASK(CM2CON0), 7
18250:         extern volatile __bit                   C2POL               @ (((unsigned) &CM2CON0)*8) + 4;
18251:         #define                                 C2POL_bit           BANKMASK(CM2CON0), 4
18252:         extern volatile __bit                   C2R                 @ (((unsigned) &CM2CON0)*8) + 2;
18253:         #define                                 C2R_bit             BANKMASK(CM2CON0), 2
18254:         extern volatile __bit                   C2RSEL              @ (((unsigned) &CM2CON1)*8) + 4;
18255:         #define                                 C2RSEL_bit          BANKMASK(CM2CON1), 4
18256:         extern volatile __bit                   C2SP                @ (((unsigned) &CM2CON0)*8) + 3;
18257:         #define                                 C2SP_bit            BANKMASK(CM2CON0), 3
18258:         extern volatile __bit                   C2SYNC              @ (((unsigned) &CM2CON1)*8) + 0;
18259:         #define                                 C2SYNC_bit          BANKMASK(CM2CON1), 0
18260:         extern volatile __bit                   C2TSEL0             @ (((unsigned) &CCPTMRS0)*8) + 3;
18261:         #define                                 C2TSEL0_bit         BANKMASK(CCPTMRS0), 3
18262:         extern volatile __bit                   C2TSEL1             @ (((unsigned) &CCPTMRS0)*8) + 4;
18263:         #define                                 C2TSEL1_bit         BANKMASK(CCPTMRS0), 4
18264:         extern volatile __bit                   C3TSEL0             @ (((unsigned) &CCPTMRS0)*8) + 6;
18265:         #define                                 C3TSEL0_bit         BANKMASK(CCPTMRS0), 6
18266:         extern volatile __bit                   C3TSEL1             @ (((unsigned) &CCPTMRS0)*8) + 7;
18267:         #define                                 C3TSEL1_bit         BANKMASK(CCPTMRS0), 7
18268:         extern volatile __bit                   C4TSEL0             @ (((unsigned) &CCPTMRS1)*8) + 0;
18269:         #define                                 C4TSEL0_bit         BANKMASK(CCPTMRS1), 0
18270:         extern volatile __bit                   C4TSEL1             @ (((unsigned) &CCPTMRS1)*8) + 1;
18271:         #define                                 C4TSEL1_bit         BANKMASK(CCPTMRS1), 1
18272:         extern volatile __bit                   C5TSEL0             @ (((unsigned) &CCPTMRS1)*8) + 2;
18273:         #define                                 C5TSEL0_bit         BANKMASK(CCPTMRS1), 2
18274:         extern volatile __bit                   C5TSEL1             @ (((unsigned) &CCPTMRS1)*8) + 3;
18275:         #define                                 C5TSEL1_bit         BANKMASK(CCPTMRS1), 3
18276:         extern volatile __bit                   CARRY               @ (((unsigned) &STATUS)*8) + 0;
18277:         #define                                 CARRY_bit           BANKMASK(STATUS), 0
18278:         extern volatile __bit                   CCH0                @ (((unsigned) &CM1CON0)*8) + 0;
18279:         #define                                 CCH0_bit            BANKMASK(CM1CON0), 0
18280:         extern volatile __bit                   CCH01               @ (((unsigned) &CM1CON0)*8) + 0;
18281:         #define                                 CCH01_bit           BANKMASK(CM1CON0), 0
18282:         extern volatile __bit                   CCH02               @ (((unsigned) &CM2CON0)*8) + 0;
18283:         #define                                 CCH02_bit           BANKMASK(CM2CON0), 0
18284:         extern volatile __bit                   CCH05               @ (((unsigned) &IPR5)*8) + 0;
18285:         #define                                 CCH05_bit           BANKMASK(IPR5), 0
18286:         extern volatile __bit                   CCH1                @ (((unsigned) &CM1CON0)*8) + 1;
18287:         #define                                 CCH1_bit            BANKMASK(CM1CON0), 1
18288:         extern volatile __bit                   CCH11               @ (((unsigned) &CM1CON0)*8) + 1;
18289:         #define                                 CCH11_bit           BANKMASK(CM1CON0), 1
18290:         extern volatile __bit                   CCH12               @ (((unsigned) &CM2CON0)*8) + 1;
18291:         #define                                 CCH12_bit           BANKMASK(CM2CON0), 1
18292:         extern volatile __bit                   CCH15               @ (((unsigned) &IPR5)*8) + 1;
18293:         #define                                 CCH15_bit           BANKMASK(IPR5), 1
18294:         extern volatile __bit                   CCIP3IP             @ (((unsigned) &IPR4)*8) + 0;
18295:         #define                                 CCIP3IP_bit         BANKMASK(IPR4), 0
18296:         extern volatile __bit                   CCP1                @ (((unsigned) &PORTC)*8) + 2;
18297:         #define                                 CCP1_bit            BANKMASK(PORTC), 2
18298:         extern volatile __bit                   CCP10               @ (((unsigned) &PORTE)*8) + 2;
18299:         #define                                 CCP10_bit           BANKMASK(PORTE), 2
18300:         extern volatile __bit                   CCP1AS0             @ (((unsigned) &ECCP1AS)*8) + 4;
18301:         #define                                 CCP1AS0_bit         BANKMASK(ECCP1AS), 4
18302:         extern volatile __bit                   CCP1AS1             @ (((unsigned) &ECCP1AS)*8) + 5;
18303:         #define                                 CCP1AS1_bit         BANKMASK(ECCP1AS), 5
18304:         extern volatile __bit                   CCP1AS2             @ (((unsigned) &ECCP1AS)*8) + 6;
18305:         #define                                 CCP1AS2_bit         BANKMASK(ECCP1AS), 6
18306:         extern volatile __bit                   CCP1ASE             @ (((unsigned) &ECCP1AS)*8) + 7;
18307:         #define                                 CCP1ASE_bit         BANKMASK(ECCP1AS), 7
18308:         extern volatile __bit                   CCP1IE              @ (((unsigned) &PIE1)*8) + 2;
18309:         #define                                 CCP1IE_bit          BANKMASK(PIE1), 2
18310:         extern volatile __bit                   CCP1IF              @ (((unsigned) &PIR1)*8) + 2;
18311:         #define                                 CCP1IF_bit          BANKMASK(PIR1), 2
18312:         extern volatile __bit                   CCP1IP              @ (((unsigned) &IPR1)*8) + 2;
18313:         #define                                 CCP1IP_bit          BANKMASK(IPR1), 2
18314:         extern volatile __bit                   CCP1M0              @ (((unsigned) &CCP1CON)*8) + 0;
18315:         #define                                 CCP1M0_bit          BANKMASK(CCP1CON), 0
18316:         extern volatile __bit                   CCP1M1              @ (((unsigned) &CCP1CON)*8) + 1;
18317:         #define                                 CCP1M1_bit          BANKMASK(CCP1CON), 1
18318:         extern volatile __bit                   CCP1M2              @ (((unsigned) &CCP1CON)*8) + 2;
18319:         #define                                 CCP1M2_bit          BANKMASK(CCP1CON), 2
18320:         extern volatile __bit                   CCP1M3              @ (((unsigned) &CCP1CON)*8) + 3;
18321:         #define                                 CCP1M3_bit          BANKMASK(CCP1CON), 3
18322:         extern volatile __bit                   CCP1MD              @ (((unsigned) &PMD1)*8) + 0;
18323:         #define                                 CCP1MD_bit          BANKMASK(PMD1), 0
18324:         extern volatile __bit                   CCP2AS0             @ (((unsigned) &ECCP2AS)*8) + 4;
18325:         #define                                 CCP2AS0_bit         BANKMASK(ECCP2AS), 4
18326:         extern volatile __bit                   CCP2AS1             @ (((unsigned) &ECCP2AS)*8) + 5;
18327:         #define                                 CCP2AS1_bit         BANKMASK(ECCP2AS), 5
18328:         extern volatile __bit                   CCP2AS2             @ (((unsigned) &ECCP2AS)*8) + 6;
18329:         #define                                 CCP2AS2_bit         BANKMASK(ECCP2AS), 6
18330:         extern volatile __bit                   CCP2ASE             @ (((unsigned) &ECCP2AS)*8) + 7;
18331:         #define                                 CCP2ASE_bit         BANKMASK(ECCP2AS), 7
18332:         extern volatile __bit                   CCP2IE              @ (((unsigned) &PIE2)*8) + 0;
18333:         #define                                 CCP2IE_bit          BANKMASK(PIE2), 0
18334:         extern volatile __bit                   CCP2IF              @ (((unsigned) &PIR2)*8) + 0;
18335:         #define                                 CCP2IF_bit          BANKMASK(PIR2), 0
18336:         extern volatile __bit                   CCP2IP              @ (((unsigned) &IPR2)*8) + 0;
18337:         #define                                 CCP2IP_bit          BANKMASK(IPR2), 0
18338:         extern volatile __bit                   CCP2M0              @ (((unsigned) &CCP2CON)*8) + 0;
18339:         #define                                 CCP2M0_bit          BANKMASK(CCP2CON), 0
18340:         extern volatile __bit                   CCP2M1              @ (((unsigned) &CCP2CON)*8) + 1;
18341:         #define                                 CCP2M1_bit          BANKMASK(CCP2CON), 1
18342:         extern volatile __bit                   CCP2M2              @ (((unsigned) &CCP2CON)*8) + 2;
18343:         #define                                 CCP2M2_bit          BANKMASK(CCP2CON), 2
18344:         extern volatile __bit                   CCP2M3              @ (((unsigned) &CCP2CON)*8) + 3;
18345:         #define                                 CCP2M3_bit          BANKMASK(CCP2CON), 3
18346:         extern volatile __bit                   CCP2MD              @ (((unsigned) &PMD1)*8) + 1;
18347:         #define                                 CCP2MD_bit          BANKMASK(PMD1), 1
18348:         extern volatile __bit                   CCP2_PA2            @ (((unsigned) &PORTB)*8) + 3;
18349:         #define                                 CCP2_PA2_bit        BANKMASK(PORTB), 3
18350:         extern volatile __bit                   CCP3AS0             @ (((unsigned) &ECCP3AS)*8) + 4;
18351:         #define                                 CCP3AS0_bit         BANKMASK(ECCP3AS), 4
18352:         extern volatile __bit                   CCP3AS1             @ (((unsigned) &ECCP3AS)*8) + 5;
18353:         #define                                 CCP3AS1_bit         BANKMASK(ECCP3AS), 5
18354:         extern volatile __bit                   CCP3AS2             @ (((unsigned) &ECCP3AS)*8) + 6;
18355:         #define                                 CCP3AS2_bit         BANKMASK(ECCP3AS), 6
18356:         extern volatile __bit                   CCP3ASE             @ (((unsigned) &ECCP3AS)*8) + 7;
18357:         #define                                 CCP3ASE_bit         BANKMASK(ECCP3AS), 7
18358:         extern volatile __bit                   CCP3IE              @ (((unsigned) &PIE4)*8) + 0;
18359:         #define                                 CCP3IE_bit          BANKMASK(PIE4), 0
18360:         extern volatile __bit                   CCP3IF              @ (((unsigned) &PIR4)*8) + 0;
18361:         #define                                 CCP3IF_bit          BANKMASK(PIR4), 0
18362:         extern volatile __bit                   CCP3IP              @ (((unsigned) &IPR4)*8) + 0;
18363:         #define                                 CCP3IP_bit          BANKMASK(IPR4), 0
18364:         extern volatile __bit                   CCP3M0              @ (((unsigned) &CCP3CON)*8) + 0;
18365:         #define                                 CCP3M0_bit          BANKMASK(CCP3CON), 0
18366:         extern volatile __bit                   CCP3M1              @ (((unsigned) &CCP3CON)*8) + 1;
18367:         #define                                 CCP3M1_bit          BANKMASK(CCP3CON), 1
18368:         extern volatile __bit                   CCP3M2              @ (((unsigned) &CCP3CON)*8) + 2;
18369:         #define                                 CCP3M2_bit          BANKMASK(CCP3CON), 2
18370:         extern volatile __bit                   CCP3M3              @ (((unsigned) &CCP3CON)*8) + 3;
18371:         #define                                 CCP3M3_bit          BANKMASK(CCP3CON), 3
18372:         extern volatile __bit                   CCP3MD              @ (((unsigned) &PMD1)*8) + 2;
18373:         #define                                 CCP3MD_bit          BANKMASK(PMD1), 2
18374:         extern volatile __bit                   CCP4                @ (((unsigned) &PORTD)*8) + 1;
18375:         #define                                 CCP4_bit            BANKMASK(PORTD), 1
18376:         extern volatile __bit                   CCP4IE              @ (((unsigned) &PIE4)*8) + 1;
18377:         #define                                 CCP4IE_bit          BANKMASK(PIE4), 1
18378:         extern volatile __bit                   CCP4IF              @ (((unsigned) &PIR4)*8) + 1;
18379:         #define                                 CCP4IF_bit          BANKMASK(PIR4), 1
18380:         extern volatile __bit                   CCP4IP              @ (((unsigned) &IPR4)*8) + 1;
18381:         #define                                 CCP4IP_bit          BANKMASK(IPR4), 1
18382:         extern volatile __bit                   CCP4M0              @ (((unsigned) &CCP4CON)*8) + 0;
18383:         #define                                 CCP4M0_bit          BANKMASK(CCP4CON), 0
18384:         extern volatile __bit                   CCP4M1              @ (((unsigned) &CCP4CON)*8) + 1;
18385:         #define                                 CCP4M1_bit          BANKMASK(CCP4CON), 1
18386:         extern volatile __bit                   CCP4M2              @ (((unsigned) &CCP4CON)*8) + 2;
18387:         #define                                 CCP4M2_bit          BANKMASK(CCP4CON), 2
18388:         extern volatile __bit                   CCP4M3              @ (((unsigned) &CCP4CON)*8) + 3;
18389:         #define                                 CCP4M3_bit          BANKMASK(CCP4CON), 3
18390:         extern volatile __bit                   CCP4MD              @ (((unsigned) &PMD1)*8) + 3;
18391:         #define                                 CCP4MD_bit          BANKMASK(PMD1), 3
18392:         extern volatile __bit                   CCP5                @ (((unsigned) &PORTE)*8) + 2;
18393:         #define                                 CCP5_bit            BANKMASK(PORTE), 2
18394:         extern volatile __bit                   CCP5IE              @ (((unsigned) &PIE4)*8) + 2;
18395:         #define                                 CCP5IE_bit          BANKMASK(PIE4), 2
18396:         extern volatile __bit                   CCP5IF              @ (((unsigned) &PIR4)*8) + 2;
18397:         #define                                 CCP5IF_bit          BANKMASK(PIR4), 2
18398:         extern volatile __bit                   CCP5IP              @ (((unsigned) &IPR4)*8) + 2;
18399:         #define                                 CCP5IP_bit          BANKMASK(IPR4), 2
18400:         extern volatile __bit                   CCP5M0              @ (((unsigned) &CCP5CON)*8) + 0;
18401:         #define                                 CCP5M0_bit          BANKMASK(CCP5CON), 0
18402:         extern volatile __bit                   CCP5M1              @ (((unsigned) &CCP5CON)*8) + 1;
18403:         #define                                 CCP5M1_bit          BANKMASK(CCP5CON), 1
18404:         extern volatile __bit                   CCP5M2              @ (((unsigned) &CCP5CON)*8) + 2;
18405:         #define                                 CCP5M2_bit          BANKMASK(CCP5CON), 2
18406:         extern volatile __bit                   CCP5M3              @ (((unsigned) &CCP5CON)*8) + 3;
18407:         #define                                 CCP5M3_bit          BANKMASK(CCP5CON), 3
18408:         extern volatile __bit                   CCP5MD              @ (((unsigned) &PMD1)*8) + 4;
18409:         #define                                 CCP5MD_bit          BANKMASK(PMD1), 4
18410:         extern volatile __bit                   CCP9E               @ (((unsigned) &PORTE)*8) + 3;
18411:         #define                                 CCP9E_bit           BANKMASK(PORTE), 3
18412:         extern volatile __bit                   CFGS                @ (((unsigned) &EECON1)*8) + 6;
18413:         #define                                 CFGS_bit            BANKMASK(EECON1), 6
18414:         extern volatile __bit                   CHS0                @ (((unsigned) &ADCON0)*8) + 2;
18415:         #define                                 CHS0_bit            BANKMASK(ADCON0), 2
18416:         extern volatile __bit                   CHS1                @ (((unsigned) &ADCON0)*8) + 3;
18417:         #define                                 CHS1_bit            BANKMASK(ADCON0), 3
18418:         extern volatile __bit                   CHS2                @ (((unsigned) &ADCON0)*8) + 4;
18419:         #define                                 CHS2_bit            BANKMASK(ADCON0), 4
18420:         extern volatile __bit                   CHS3                @ (((unsigned) &ADCON0)*8) + 5;
18421:         #define                                 CHS3_bit            BANKMASK(ADCON0), 5
18422:         extern volatile __bit                   CHS4                @ (((unsigned) &ADCON0)*8) + 6;
18423:         #define                                 CHS4_bit            BANKMASK(ADCON0), 6
18424:         extern volatile __bit                   CHSN3               @ (((unsigned) &ADCON1)*8) + 3;
18425:         #define                                 CHSN3_bit           BANKMASK(ADCON1), 3
18426:         extern volatile __bit                   CK                  @ (((unsigned) &PORTC)*8) + 6;
18427:         #define                                 CK_bit              BANKMASK(PORTC), 6
18428:         extern volatile __bit                   CK1                 @ (((unsigned) &PORTC)*8) + 6;
18429:         #define                                 CK1_bit             BANKMASK(PORTC), 6
18430:         extern volatile __bit                   CK2                 @ (((unsigned) &PORTD)*8) + 6;
18431:         #define                                 CK2_bit             BANKMASK(PORTD), 6
18432:         extern volatile __bit                   CKE1                @ (((unsigned) &SSP1STAT)*8) + 6;
18433:         #define                                 CKE1_bit            BANKMASK(SSP1STAT), 6
18434:         extern volatile __bit                   CKE2                @ (((unsigned) &SSP2STAT)*8) + 6;
18435:         #define                                 CKE2_bit            BANKMASK(SSP2STAT), 6
18436:         extern volatile __bit                   CKP1                @ (((unsigned) &SSP1CON1)*8) + 4;
18437:         #define                                 CKP1_bit            BANKMASK(SSP1CON1), 4
18438:         extern volatile __bit                   CKP2                @ (((unsigned) &SSP2CON1)*8) + 4;
18439:         #define                                 CKP2_bit            BANKMASK(SSP2CON1), 4
18440:         extern volatile __bit                   CMIE                @ (((unsigned) &PIE2)*8) + 6;
18441:         #define                                 CMIE_bit            BANKMASK(PIE2), 6
18442:         extern volatile __bit                   CMIF                @ (((unsigned) &PIR2)*8) + 6;
18443:         #define                                 CMIF_bit            BANKMASK(PIR2), 6
18444:         extern volatile __bit                   CMIP                @ (((unsigned) &IPR2)*8) + 6;
18445:         #define                                 CMIP_bit            BANKMASK(IPR2), 6
18446:         extern volatile __bit                   CMP1MD              @ (((unsigned) &PMD2)*8) + 1;
18447:         #define                                 CMP1MD_bit          BANKMASK(PMD2), 1
18448:         extern volatile __bit                   CMP2MD              @ (((unsigned) &PMD2)*8) + 2;
18449:         #define                                 CMP2MD_bit          BANKMASK(PMD2), 2
18450:         extern volatile __bit                   COE                 @ (((unsigned) &CM1CON0)*8) + 6;
18451:         #define                                 COE_bit             BANKMASK(CM1CON0), 6
18452:         extern volatile __bit                   COE1                @ (((unsigned) &CM1CON0)*8) + 6;
18453:         #define                                 COE1_bit            BANKMASK(CM1CON0), 6
18454:         extern volatile __bit                   COE2                @ (((unsigned) &CM2CON0)*8) + 6;
18455:         #define                                 COE2_bit            BANKMASK(CM2CON0), 6
18456:         extern volatile __bit                   CON                 @ (((unsigned) &CM1CON0)*8) + 7;
18457:         #define                                 CON_bit             BANKMASK(CM1CON0), 7
18458:         extern volatile __bit                   CON1                @ (((unsigned) &CM1CON0)*8) + 7;
18459:         #define                                 CON1_bit            BANKMASK(CM1CON0), 7
18460:         extern volatile __bit                   CON2                @ (((unsigned) &CM2CON0)*8) + 7;
18461:         #define                                 CON2_bit            BANKMASK(CM2CON0), 7
18462:         extern volatile __bit                   CPOL                @ (((unsigned) &CM1CON0)*8) + 5;
18463:         #define                                 CPOL_bit            BANKMASK(CM1CON0), 5
18464:         extern volatile __bit                   CPOL1               @ (((unsigned) &CM1CON0)*8) + 5;
18465:         #define                                 CPOL1_bit           BANKMASK(CM1CON0), 5
18466:         extern volatile __bit                   CPOL2               @ (((unsigned) &CM2CON0)*8) + 5;
18467:         #define                                 CPOL2_bit           BANKMASK(CM2CON0), 5
18468:         extern volatile __bit                   CREF                @ (((unsigned) &CM1CON0)*8) + 2;
18469:         #define                                 CREF_bit            BANKMASK(CM1CON0), 2
18470:         extern volatile __bit                   CREF1               @ (((unsigned) &CM1CON0)*8) + 2;
18471:         #define                                 CREF1_bit           BANKMASK(CM1CON0), 2
18472:         extern volatile __bit                   CREF2               @ (((unsigned) &CM2CON0)*8) + 2;
18473:         #define                                 CREF2_bit           BANKMASK(CM2CON0), 2
18474:         extern volatile __bit                   CREN1               @ (((unsigned) &RCSTA1)*8) + 4;
18475:         #define                                 CREN1_bit           BANKMASK(RCSTA1), 4
18476:         extern volatile __bit                   CREN2               @ (((unsigned) &RCSTA2)*8) + 4;
18477:         #define                                 CREN2_bit           BANKMASK(RCSTA2), 4
18478:         extern volatile __bit                   CS                  @ (((unsigned) &PORTE)*8) + 2;
18479:         #define                                 CS_bit              BANKMASK(PORTE), 2
18480:         extern volatile __bit                   CSRC1               @ (((unsigned) &TXSTA1)*8) + 7;
18481:         #define                                 CSRC1_bit           BANKMASK(TXSTA1), 7
18482:         extern volatile __bit                   CSRC2               @ (((unsigned) &TXSTA2)*8) + 7;
18483:         #define                                 CSRC2_bit           BANKMASK(TXSTA2), 7
18484:         extern volatile __bit                   CTED1               @ (((unsigned) &PORTB)*8) + 2;
18485:         #define                                 CTED1_bit           BANKMASK(PORTB), 2
18486:         extern volatile __bit                   CTED2               @ (((unsigned) &PORTB)*8) + 3;
18487:         #define                                 CTED2_bit           BANKMASK(PORTB), 3
18488:         extern volatile __bit                   CTMUEN              @ (((unsigned) &CTMUCONH)*8) + 7;
18489:         #define                                 CTMUEN_bit          BANKMASK(CTMUCONH), 7
18490:         extern volatile __bit                   CTMUIE              @ (((unsigned) &PIE3)*8) + 3;
18491:         #define                                 CTMUIE_bit          BANKMASK(PIE3), 3
18492:         extern volatile __bit                   CTMUIF              @ (((unsigned) &PIR3)*8) + 3;
18493:         #define                                 CTMUIF_bit          BANKMASK(PIR3), 3
18494:         extern volatile __bit                   CTMUIP              @ (((unsigned) &IPR3)*8) + 3;
18495:         #define                                 CTMUIP_bit          BANKMASK(IPR3), 3
18496:         extern volatile __bit                   CTMUMD              @ (((unsigned) &PMD2)*8) + 3;
18497:         #define                                 CTMUMD_bit          BANKMASK(PMD2), 3
18498:         extern volatile __bit                   CTMUSIDL            @ (((unsigned) &CTMUCONH)*8) + 5;
18499:         #define                                 CTMUSIDL_bit        BANKMASK(CTMUCONH), 5
18500:         extern volatile __bit                   CTPLS               @ (((unsigned) &PORTC)*8) + 2;
18501:         #define                                 CTPLS_bit           BANKMASK(PORTC), 2
18502:         extern volatile __bit                   CTTRIG              @ (((unsigned) &CTMUCONH)*8) + 0;
18503:         #define                                 CTTRIG_bit          BANKMASK(CTMUCONH), 0
18504:         extern volatile __bit                   CVREF               @ (((unsigned) &PORTA)*8) + 2;
18505:         #define                                 CVREF_bit           BANKMASK(PORTA), 2
18506:         extern volatile __bit                   DA                  @ (((unsigned) &SSP1STAT)*8) + 5;
18507:         #define                                 DA_bit              BANKMASK(SSP1STAT), 5
18508:         extern volatile __bit                   DA1                 @ (((unsigned) &SSP1STAT)*8) + 5;
18509:         #define                                 DA1_bit             BANKMASK(SSP1STAT), 5
18510:         extern volatile __bit                   DA2                 @ (((unsigned) &SSP2STAT)*8) + 5;
18511:         #define                                 DA2_bit             BANKMASK(SSP2STAT), 5
18512:         extern volatile __bit                   DACEN               @ (((unsigned) &VREFCON1)*8) + 7;
18513:         #define                                 DACEN_bit           BANKMASK(VREFCON1), 7
18514:         extern volatile __bit                   DACLPS              @ (((unsigned) &VREFCON1)*8) + 6;
18515:         #define                                 DACLPS_bit          BANKMASK(VREFCON1), 6
18516:         extern volatile __bit                   DACNSS              @ (((unsigned) &VREFCON1)*8) + 0;
18517:         #define                                 DACNSS_bit          BANKMASK(VREFCON1), 0
18518:         extern volatile __bit                   DACOE               @ (((unsigned) &VREFCON1)*8) + 5;
18519:         #define                                 DACOE_bit           BANKMASK(VREFCON1), 5
18520:         extern volatile __bit                   DACOUT              @ (((unsigned) &PORTA)*8) + 2;
18521:         #define                                 DACOUT_bit          BANKMASK(PORTA), 2
18522:         extern volatile __bit                   DACPSS0             @ (((unsigned) &VREFCON1)*8) + 2;
18523:         #define                                 DACPSS0_bit         BANKMASK(VREFCON1), 2
18524:         extern volatile __bit                   DACPSS1             @ (((unsigned) &VREFCON1)*8) + 3;
18525:         #define                                 DACPSS1_bit         BANKMASK(VREFCON1), 3
18526:         extern volatile __bit                   DACR0               @ (((unsigned) &VREFCON2)*8) + 0;
18527:         #define                                 DACR0_bit           BANKMASK(VREFCON2), 0
18528:         extern volatile __bit                   DACR1               @ (((unsigned) &VREFCON2)*8) + 1;
18529:         #define                                 DACR1_bit           BANKMASK(VREFCON2), 1
18530:         extern volatile __bit                   DACR2               @ (((unsigned) &VREFCON2)*8) + 2;
18531:         #define                                 DACR2_bit           BANKMASK(VREFCON2), 2
18532:         extern volatile __bit                   DACR3               @ (((unsigned) &VREFCON2)*8) + 3;
18533:         #define                                 DACR3_bit           BANKMASK(VREFCON2), 3
18534:         extern volatile __bit                   DACR4               @ (((unsigned) &VREFCON2)*8) + 4;
18535:         #define                                 DACR4_bit           BANKMASK(VREFCON2), 4
18536:         extern volatile __bit                   DATA_ADDRESS        @ (((unsigned) &SSP1STAT)*8) + 5;
18537:         #define                                 DATA_ADDRESS_bit    BANKMASK(SSP1STAT), 5
18538:         extern volatile __bit                   DATA_ADDRESS2       @ (((unsigned) &SSP2STAT)*8) + 5;
18539:         #define                                 DATA_ADDRESS2_bit   BANKMASK(SSP2STAT), 5
18540:         extern volatile __bit                   DC                  @ (((unsigned) &STATUS)*8) + 1;
18541:         #define                                 DC_bit              BANKMASK(STATUS), 1
18542:         extern volatile __bit                   DC1B0               @ (((unsigned) &CCP1CON)*8) + 4;
18543:         #define                                 DC1B0_bit           BANKMASK(CCP1CON), 4
18544:         extern volatile __bit                   DC1B1               @ (((unsigned) &CCP1CON)*8) + 5;
18545:         #define                                 DC1B1_bit           BANKMASK(CCP1CON), 5
18546:         extern volatile __bit                   DC2B0               @ (((unsigned) &CCP2CON)*8) + 4;
18547:         #define                                 DC2B0_bit           BANKMASK(CCP2CON), 4
18548:         extern volatile __bit                   DC2B1               @ (((unsigned) &CCP2CON)*8) + 5;
18549:         #define                                 DC2B1_bit           BANKMASK(CCP2CON), 5
18550:         extern volatile __bit                   DC3B0               @ (((unsigned) &CCP3CON)*8) + 4;
18551:         #define                                 DC3B0_bit           BANKMASK(CCP3CON), 4
18552:         extern volatile __bit                   DC3B1               @ (((unsigned) &CCP3CON)*8) + 5;
18553:         #define                                 DC3B1_bit           BANKMASK(CCP3CON), 5
18554:         extern volatile __bit                   DC4B0               @ (((unsigned) &CCP4CON)*8) + 4;
18555:         #define                                 DC4B0_bit           BANKMASK(CCP4CON), 4
18556:         extern volatile __bit                   DC4B1               @ (((unsigned) &CCP4CON)*8) + 5;
18557:         #define                                 DC4B1_bit           BANKMASK(CCP4CON), 5
18558:         extern volatile __bit                   DC5B0               @ (((unsigned) &CCP5CON)*8) + 4;
18559:         #define                                 DC5B0_bit           BANKMASK(CCP5CON), 4
18560:         extern volatile __bit                   DC5B1               @ (((unsigned) &CCP5CON)*8) + 5;
18561:         #define                                 DC5B1_bit           BANKMASK(CCP5CON), 5
18562:         extern volatile __bit                   DONE                @ (((unsigned) &ADCON0)*8) + 1;
18563:         #define                                 DONE_bit            BANKMASK(ADCON0), 1
18564:         extern volatile __bit                   DT                  @ (((unsigned) &PORTC)*8) + 7;
18565:         #define                                 DT_bit              BANKMASK(PORTC), 7
18566:         extern volatile __bit                   DT1                 @ (((unsigned) &PORTC)*8) + 7;
18567:         #define                                 DT1_bit             BANKMASK(PORTC), 7
18568:         extern volatile __bit                   DT2                 @ (((unsigned) &PORTD)*8) + 7;
18569:         #define                                 DT2_bit             BANKMASK(PORTD), 7
18570:         extern volatile __bit                   DTRXP1              @ (((unsigned) &BAUDCON1)*8) + 5;
18571:         #define                                 DTRXP1_bit          BANKMASK(BAUDCON1), 5
18572:         extern volatile __bit                   DTRXP2              @ (((unsigned) &BAUDCON2)*8) + 5;
18573:         #define                                 DTRXP2_bit          BANKMASK(BAUDCON2), 5
18574:         extern volatile __bit                   D_A2                @ (((unsigned) &SSP2STAT)*8) + 5;
18575:         #define                                 D_A2_bit            BANKMASK(SSP2STAT), 5
18576:         extern volatile __bit                   D_nA2               @ (((unsigned) &SSP2STAT)*8) + 5;
18577:         #define                                 D_nA2_bit           BANKMASK(SSP2STAT), 5
18578:         extern volatile __bit                   ECCPAS0             @ (((unsigned) &ECCP1AS)*8) + 4;
18579:         #define                                 ECCPAS0_bit         BANKMASK(ECCP1AS), 4
18580:         extern volatile __bit                   ECCPAS1             @ (((unsigned) &ECCP1AS)*8) + 5;
18581:         #define                                 ECCPAS1_bit         BANKMASK(ECCP1AS), 5
18582:         extern volatile __bit                   ECCPAS2             @ (((unsigned) &ECCP1AS)*8) + 6;
18583:         #define                                 ECCPAS2_bit         BANKMASK(ECCP1AS), 6
18584:         extern volatile __bit                   ECCPASE             @ (((unsigned) &ECCP1AS)*8) + 7;
18585:         #define                                 ECCPASE_bit         BANKMASK(ECCP1AS), 7
18586:         extern volatile __bit                   EDG1POL             @ (((unsigned) &CTMUCONL)*8) + 4;
18587:         #define                                 EDG1POL_bit         BANKMASK(CTMUCONL), 4
18588:         extern volatile __bit                   EDG1SEL0            @ (((unsigned) &CTMUCONL)*8) + 2;
18589:         #define                                 EDG1SEL0_bit        BANKMASK(CTMUCONL), 2
18590:         extern volatile __bit                   EDG1SEL1            @ (((unsigned) &CTMUCONL)*8) + 3;
18591:         #define                                 EDG1SEL1_bit        BANKMASK(CTMUCONL), 3
18592:         extern volatile __bit                   EDG1STAT            @ (((unsigned) &CTMUCONL)*8) + 0;
18593:         #define                                 EDG1STAT_bit        BANKMASK(CTMUCONL), 0
18594:         extern volatile __bit                   EDG2POL             @ (((unsigned) &CTMUCONL)*8) + 7;
18595:         #define                                 EDG2POL_bit         BANKMASK(CTMUCONL), 7
18596:         extern volatile __bit                   EDG2SEL0            @ (((unsigned) &CTMUCONL)*8) + 5;
18597:         #define                                 EDG2SEL0_bit        BANKMASK(CTMUCONL), 5
18598:         extern volatile __bit                   EDG2SEL1            @ (((unsigned) &CTMUCONL)*8) + 6;
18599:         #define                                 EDG2SEL1_bit        BANKMASK(CTMUCONL), 6
18600:         extern volatile __bit                   EDG2STAT            @ (((unsigned) &CTMUCONL)*8) + 1;
18601:         #define                                 EDG2STAT_bit        BANKMASK(CTMUCONL), 1
18602:         extern volatile __bit                   EDGEN               @ (((unsigned) &CTMUCONH)*8) + 3;
18603:         #define                                 EDGEN_bit           BANKMASK(CTMUCONH), 3
18604:         extern volatile __bit                   EDGSEQEN            @ (((unsigned) &CTMUCONH)*8) + 2;
18605:         #define                                 EDGSEQEN_bit        BANKMASK(CTMUCONH), 2
18606:         extern volatile __bit                   EEADR0              @ (((unsigned) &EEADR)*8) + 0;
18607:         #define                                 EEADR0_bit          BANKMASK(EEADR), 0
18608:         extern volatile __bit                   EEADR1              @ (((unsigned) &EEADR)*8) + 1;
18609:         #define                                 EEADR1_bit          BANKMASK(EEADR), 1
18610:         extern volatile __bit                   EEADR2              @ (((unsigned) &EEADR)*8) + 2;
18611:         #define                                 EEADR2_bit          BANKMASK(EEADR), 2
18612:         extern volatile __bit                   EEADR3              @ (((unsigned) &EEADR)*8) + 3;
18613:         #define                                 EEADR3_bit          BANKMASK(EEADR), 3
18614:         extern volatile __bit                   EEADR4              @ (((unsigned) &EEADR)*8) + 4;
18615:         #define                                 EEADR4_bit          BANKMASK(EEADR), 4
18616:         extern volatile __bit                   EEADR5              @ (((unsigned) &EEADR)*8) + 5;
18617:         #define                                 EEADR5_bit          BANKMASK(EEADR), 5
18618:         extern volatile __bit                   EEADR6              @ (((unsigned) &EEADR)*8) + 6;
18619:         #define                                 EEADR6_bit          BANKMASK(EEADR), 6
18620:         extern volatile __bit                   EEADR7              @ (((unsigned) &EEADR)*8) + 7;
18621:         #define                                 EEADR7_bit          BANKMASK(EEADR), 7
18622:         extern volatile __bit                   EEADR8              @ (((unsigned) &EEADRH)*8) + 0;
18623:         #define                                 EEADR8_bit          BANKMASK(EEADRH), 0
18624:         extern volatile __bit                   EEADR9              @ (((unsigned) &EEADRH)*8) + 1;
18625:         #define                                 EEADR9_bit          BANKMASK(EEADRH), 1
18626:         extern volatile __bit                   EEFS                @ (((unsigned) &EECON1)*8) + 6;
18627:         #define                                 EEFS_bit            BANKMASK(EECON1), 6
18628:         extern volatile __bit                   EEIE                @ (((unsigned) &PIE2)*8) + 4;
18629:         #define                                 EEIE_bit            BANKMASK(PIE2), 4
18630:         extern volatile __bit                   EEIF                @ (((unsigned) &PIR2)*8) + 4;
18631:         #define                                 EEIF_bit            BANKMASK(PIR2), 4
18632:         extern volatile __bit                   EEIP                @ (((unsigned) &IPR2)*8) + 4;
18633:         #define                                 EEIP_bit            BANKMASK(IPR2), 4
18634:         extern volatile __bit                   EEPGD               @ (((unsigned) &EECON1)*8) + 7;
18635:         #define                                 EEPGD_bit           BANKMASK(EECON1), 7
18636:         extern volatile __bit                   EMBMD               @ (((unsigned) &PMD1)*8) + 0;
18637:         #define                                 EMBMD_bit           BANKMASK(PMD1), 0
18638:         extern volatile __bit                   EVPOL0              @ (((unsigned) &CM1CON0)*8) + 3;
18639:         #define                                 EVPOL0_bit          BANKMASK(CM1CON0), 3
18640:         extern volatile __bit                   EVPOL01             @ (((unsigned) &CM1CON0)*8) + 3;
18641:         #define                                 EVPOL01_bit         BANKMASK(CM1CON0), 3
18642:         extern volatile __bit                   EVPOL02             @ (((unsigned) &CM2CON0)*8) + 3;
18643:         #define                                 EVPOL02_bit         BANKMASK(CM2CON0), 3
18644:         extern volatile __bit                   EVPOL1              @ (((unsigned) &CM1CON0)*8) + 4;
18645:         #define                                 EVPOL1_bit          BANKMASK(CM1CON0), 4
18646:         extern volatile __bit                   EVPOL11             @ (((unsigned) &CM1CON0)*8) + 4;
18647:         #define                                 EVPOL11_bit         BANKMASK(CM1CON0), 4
18648:         extern volatile __bit                   EVPOL12             @ (((unsigned) &CM2CON0)*8) + 4;
18649:         #define                                 EVPOL12_bit         BANKMASK(CM2CON0), 4
18650:         extern volatile __bit                   FERR1               @ (((unsigned) &RCSTA1)*8) + 2;
18651:         #define                                 FERR1_bit           BANKMASK(RCSTA1), 2
18652:         extern volatile __bit                   FERR2               @ (((unsigned) &RCSTA2)*8) + 2;
18653:         #define                                 FERR2_bit           BANKMASK(RCSTA2), 2
18654:         extern volatile __bit                   FLT0                @ (((unsigned) &PORTB)*8) + 0;
18655:         #define                                 FLT0_bit            BANKMASK(PORTB), 0
18656:         extern volatile __bit                   FREE                @ (((unsigned) &EECON1)*8) + 4;
18657:         #define                                 FREE_bit            BANKMASK(EECON1), 4
18658:         extern volatile __bit                   FVREN               @ (((unsigned) &VREFCON0)*8) + 7;
18659:         #define                                 FVREN_bit           BANKMASK(VREFCON0), 7
18660:         extern volatile __bit                   FVRS0               @ (((unsigned) &VREFCON0)*8) + 4;
18661:         #define                                 FVRS0_bit           BANKMASK(VREFCON0), 4
18662:         extern volatile __bit                   FVRS1               @ (((unsigned) &VREFCON0)*8) + 5;
18663:         #define                                 FVRS1_bit           BANKMASK(VREFCON0), 5
18664:         extern volatile __bit                   FVRST               @ (((unsigned) &VREFCON0)*8) + 6;
18665:         #define                                 FVRST_bit           BANKMASK(VREFCON0), 6
18666:         extern volatile __bit                   GCEN1               @ (((unsigned) &SSP1CON2)*8) + 7;
18667:         #define                                 GCEN1_bit           BANKMASK(SSP1CON2), 7
18668:         extern volatile __bit                   GCEN2               @ (((unsigned) &SSP2CON2)*8) + 7;
18669:         #define                                 GCEN2_bit           BANKMASK(SSP2CON2), 7
18670:         extern volatile __bit                   GIE                 @ (((unsigned) &INTCON)*8) + 7;
18671:         #define                                 GIE_bit             BANKMASK(INTCON), 7
18672:         extern volatile __bit                   GIEH                @ (((unsigned) &INTCON)*8) + 7;
18673:         #define                                 GIEH_bit            BANKMASK(INTCON), 7
18674:         extern volatile __bit                   GIEL                @ (((unsigned) &INTCON)*8) + 6;
18675:         #define                                 GIEL_bit            BANKMASK(INTCON), 6
18676:         extern volatile __bit                   GIE_GIEH            @ (((unsigned) &INTCON)*8) + 7;
18677:         #define                                 GIE_GIEH_bit        BANKMASK(INTCON), 7
18678:         extern volatile __bit                   GO                  @ (((unsigned) &ADCON0)*8) + 1;
18679:         #define                                 GO_bit              BANKMASK(ADCON0), 1
18680:         extern volatile __bit                   GODONE              @ (((unsigned) &ADCON0)*8) + 1;
18681:         #define                                 GODONE_bit          BANKMASK(ADCON0), 1
18682:         extern volatile __bit                   GO_DONE             @ (((unsigned) &ADCON0)*8) + 1;
18683:         #define                                 GO_DONE_bit         BANKMASK(ADCON0), 1
18684:         extern volatile __bit                   GO_NOT_DONE         @ (((unsigned) &ADCON0)*8) + 1;
18685:         #define                                 GO_NOT_DONE_bit     BANKMASK(ADCON0), 1
18686:         extern volatile __bit                   GO_nDONE            @ (((unsigned) &ADCON0)*8) + 1;
18687:         #define                                 GO_nDONE_bit        BANKMASK(ADCON0), 1
18688:         extern volatile __bit                   HFIOFS              @ (((unsigned) &OSCCON)*8) + 2;
18689:         #define                                 HFIOFS_bit          BANKMASK(OSCCON), 2
18690:         extern volatile __bit                   HLVDEN              @ (((unsigned) &HLVDCON)*8) + 4;
18691:         #define                                 HLVDEN_bit          BANKMASK(HLVDCON), 4
18692:         extern volatile __bit                   HLVDIE              @ (((unsigned) &PIE2)*8) + 2;
18693:         #define                                 HLVDIE_bit          BANKMASK(PIE2), 2
18694:         extern volatile __bit                   HLVDIF              @ (((unsigned) &PIR2)*8) + 2;
18695:         #define                                 HLVDIF_bit          BANKMASK(PIR2), 2
18696:         extern volatile __bit                   HLVDIN              @ (((unsigned) &PORTA)*8) + 5;
18697:         #define                                 HLVDIN_bit          BANKMASK(PORTA), 5
18698:         extern volatile __bit                   HLVDIP              @ (((unsigned) &IPR2)*8) + 2;
18699:         #define                                 HLVDIP_bit          BANKMASK(IPR2), 2
18700:         extern volatile __bit                   HLVDL0              @ (((unsigned) &HLVDCON)*8) + 0;
18701:         #define                                 HLVDL0_bit          BANKMASK(HLVDCON), 0
18702:         extern volatile __bit                   HLVDL1              @ (((unsigned) &HLVDCON)*8) + 1;
18703:         #define                                 HLVDL1_bit          BANKMASK(HLVDCON), 1
18704:         extern volatile __bit                   HLVDL2              @ (((unsigned) &HLVDCON)*8) + 2;
18705:         #define                                 HLVDL2_bit          BANKMASK(HLVDCON), 2
18706:         extern volatile __bit                   HLVDL3              @ (((unsigned) &HLVDCON)*8) + 3;
18707:         #define                                 HLVDL3_bit          BANKMASK(HLVDCON), 3
18708:         extern volatile __bit                   I2C_DAT             @ (((unsigned) &SSP1STAT)*8) + 5;
18709:         #define                                 I2C_DAT_bit         BANKMASK(SSP1STAT), 5
18710:         extern volatile __bit                   I2C_DAT2            @ (((unsigned) &SSP2STAT)*8) + 5;
18711:         #define                                 I2C_DAT2_bit        BANKMASK(SSP2STAT), 5
18712:         extern volatile __bit                   I2C_READ            @ (((unsigned) &SSP1STAT)*8) + 2;
18713:         #define                                 I2C_READ_bit        BANKMASK(SSP1STAT), 2
18714:         extern volatile __bit                   I2C_READ2           @ (((unsigned) &SSP2STAT)*8) + 2;
18715:         #define                                 I2C_READ2_bit       BANKMASK(SSP2STAT), 2
18716:         extern volatile __bit                   I2C_START           @ (((unsigned) &SSP1STAT)*8) + 3;
18717:         #define                                 I2C_START_bit       BANKMASK(SSP1STAT), 3
18718:         extern volatile __bit                   I2C_START2          @ (((unsigned) &SSP2STAT)*8) + 3;
18719:         #define                                 I2C_START2_bit      BANKMASK(SSP2STAT), 3
18720:         extern volatile __bit                   I2C_STOP            @ (((unsigned) &SSP1STAT)*8) + 4;
18721:         #define                                 I2C_STOP_bit        BANKMASK(SSP1STAT), 4
18722:         extern volatile __bit                   I2C_STOP2           @ (((unsigned) &SSP2STAT)*8) + 4;
18723:         #define                                 I2C_STOP2_bit       BANKMASK(SSP2STAT), 4
18724:         extern volatile __bit                   IDISSEN             @ (((unsigned) &CTMUCONH)*8) + 1;
18725:         #define                                 IDISSEN_bit         BANKMASK(CTMUCONH), 1
18726:         extern volatile __bit                   IDLEN               @ (((unsigned) &OSCCON)*8) + 7;
18727:         #define                                 IDLEN_bit           BANKMASK(OSCCON), 7
18728:         extern volatile __bit                   INT0                @ (((unsigned) &PORTB)*8) + 0;
18729:         #define                                 INT0_bit            BANKMASK(PORTB), 0
18730:         extern volatile __bit                   INT0E               @ (((unsigned) &INTCON)*8) + 4;
18731:         #define                                 INT0E_bit           BANKMASK(INTCON), 4
18732:         extern volatile __bit                   INT0F               @ (((unsigned) &INTCON)*8) + 1;
18733:         #define                                 INT0F_bit           BANKMASK(INTCON), 1
18734:         extern volatile __bit                   INT0IE              @ (((unsigned) &INTCON)*8) + 4;
18735:         #define                                 INT0IE_bit          BANKMASK(INTCON), 4
18736:         extern volatile __bit                   INT0IF              @ (((unsigned) &INTCON)*8) + 1;
18737:         #define                                 INT0IF_bit          BANKMASK(INTCON), 1
18738:         extern volatile __bit                   INT1                @ (((unsigned) &PORTB)*8) + 1;
18739:         #define                                 INT1_bit            BANKMASK(PORTB), 1
18740:         extern volatile __bit                   INT1E               @ (((unsigned) &INTCON3)*8) + 3;
18741:         #define                                 INT1E_bit           BANKMASK(INTCON3), 3
18742:         extern volatile __bit                   INT1F               @ (((unsigned) &INTCON3)*8) + 0;
18743:         #define                                 INT1F_bit           BANKMASK(INTCON3), 0
18744:         extern volatile __bit                   INT1IE              @ (((unsigned) &INTCON3)*8) + 3;
18745:         #define                                 INT1IE_bit          BANKMASK(INTCON3), 3
18746:         extern volatile __bit                   INT1IF              @ (((unsigned) &INTCON3)*8) + 0;
18747:         #define                                 INT1IF_bit          BANKMASK(INTCON3), 0
18748:         extern volatile __bit                   INT1IP              @ (((unsigned) &INTCON3)*8) + 6;
18749:         #define                                 INT1IP_bit          BANKMASK(INTCON3), 6
18750:         extern volatile __bit                   INT1P               @ (((unsigned) &INTCON3)*8) + 6;
18751:         #define                                 INT1P_bit           BANKMASK(INTCON3), 6
18752:         extern volatile __bit                   INT2                @ (((unsigned) &PORTB)*8) + 2;
18753:         #define                                 INT2_bit            BANKMASK(PORTB), 2
18754:         extern volatile __bit                   INT2E               @ (((unsigned) &INTCON3)*8) + 4;
18755:         #define                                 INT2E_bit           BANKMASK(INTCON3), 4
18756:         extern volatile __bit                   INT2F               @ (((unsigned) &INTCON3)*8) + 1;
18757:         #define                                 INT2F_bit           BANKMASK(INTCON3), 1
18758:         extern volatile __bit                   INT2IE              @ (((unsigned) &INTCON3)*8) + 4;
18759:         #define                                 INT2IE_bit          BANKMASK(INTCON3), 4
18760:         extern volatile __bit                   INT2IF              @ (((unsigned) &INTCON3)*8) + 1;
18761:         #define                                 INT2IF_bit          BANKMASK(INTCON3), 1
18762:         extern volatile __bit                   INT2IP              @ (((unsigned) &INTCON3)*8) + 7;
18763:         #define                                 INT2IP_bit          BANKMASK(INTCON3), 7
18764:         extern volatile __bit                   INT2P               @ (((unsigned) &INTCON3)*8) + 7;
18765:         #define                                 INT2P_bit           BANKMASK(INTCON3), 7
18766:         extern volatile __bit                   INTEDG0             @ (((unsigned) &INTCON2)*8) + 6;
18767:         #define                                 INTEDG0_bit         BANKMASK(INTCON2), 6
18768:         extern volatile __bit                   INTEDG1             @ (((unsigned) &INTCON2)*8) + 5;
18769:         #define                                 INTEDG1_bit         BANKMASK(INTCON2), 5
18770:         extern volatile __bit                   INTEDG2             @ (((unsigned) &INTCON2)*8) + 4;
18771:         #define                                 INTEDG2_bit         BANKMASK(INTCON2), 4
18772:         extern volatile __bit                   INTSRC              @ (((unsigned) &OSCTUNE)*8) + 7;
18773:         #define                                 INTSRC_bit          BANKMASK(OSCTUNE), 7
18774:         extern volatile __bit                   IOCB4               @ (((unsigned) &IOCB)*8) + 4;
18775:         #define                                 IOCB4_bit           BANKMASK(IOCB), 4
18776:         extern volatile __bit                   IOCB5               @ (((unsigned) &IOCB)*8) + 5;
18777:         #define                                 IOCB5_bit           BANKMASK(IOCB), 5
18778:         extern volatile __bit                   IOCB6               @ (((unsigned) &IOCB)*8) + 6;
18779:         #define                                 IOCB6_bit           BANKMASK(IOCB), 6
18780:         extern volatile __bit                   IOCB7               @ (((unsigned) &IOCB)*8) + 7;
18781:         #define                                 IOCB7_bit           BANKMASK(IOCB), 7
18782:         extern volatile __bit                   IOFS                @ (((unsigned) &OSCCON)*8) + 2;
18783:         #define                                 IOFS_bit            BANKMASK(OSCCON), 2
18784:         extern volatile __bit                   IPEN                @ (((unsigned) &RCON)*8) + 7;
18785:         #define                                 IPEN_bit            BANKMASK(RCON), 7
18786:         extern volatile __bit                   IRCF0               @ (((unsigned) &OSCCON)*8) + 4;
18787:         #define                                 IRCF0_bit           BANKMASK(OSCCON), 4
18788:         extern volatile __bit                   IRCF1               @ (((unsigned) &OSCCON)*8) + 5;
18789:         #define                                 IRCF1_bit           BANKMASK(OSCCON), 5
18790:         extern volatile __bit                   IRCF2               @ (((unsigned) &OSCCON)*8) + 6;
18791:         #define                                 IRCF2_bit           BANKMASK(OSCCON), 6
18792:         extern volatile __bit                   IRNG0               @ (((unsigned) &CTMUICON)*8) + 0;
18793:         #define                                 IRNG0_bit           BANKMASK(CTMUICON), 0
18794:         extern volatile __bit                   IRNG1               @ (((unsigned) &CTMUICON)*8) + 1;
18795:         #define                                 IRNG1_bit           BANKMASK(CTMUICON), 1
18796:         extern volatile __bit                   IRVST               @ (((unsigned) &HLVDCON)*8) + 5;
18797:         #define                                 IRVST_bit           BANKMASK(HLVDCON), 5
18798:         extern volatile __bit                   ITRIM0              @ (((unsigned) &CTMUICON)*8) + 2;
18799:         #define                                 ITRIM0_bit          BANKMASK(CTMUICON), 2
18800:         extern volatile __bit                   ITRIM1              @ (((unsigned) &CTMUICON)*8) + 3;
18801:         #define                                 ITRIM1_bit          BANKMASK(CTMUICON), 3
18802:         extern volatile __bit                   ITRIM2              @ (((unsigned) &CTMUICON)*8) + 4;
18803:         #define                                 ITRIM2_bit          BANKMASK(CTMUICON), 4
18804:         extern volatile __bit                   ITRIM3              @ (((unsigned) &CTMUICON)*8) + 5;
18805:         #define                                 ITRIM3_bit          BANKMASK(CTMUICON), 5
18806:         extern volatile __bit                   ITRIM4              @ (((unsigned) &CTMUICON)*8) + 6;
18807:         #define                                 ITRIM4_bit          BANKMASK(CTMUICON), 6
18808:         extern volatile __bit                   ITRIM5              @ (((unsigned) &CTMUICON)*8) + 7;
18809:         #define                                 ITRIM5_bit          BANKMASK(CTMUICON), 7
18810:         extern volatile __bit                   IVRST               @ (((unsigned) &HLVDCON)*8) + 5;
18811:         #define                                 IVRST_bit           BANKMASK(HLVDCON), 5
18812:         extern volatile __bit                   KBI0                @ (((unsigned) &PORTB)*8) + 4;
18813:         #define                                 KBI0_bit            BANKMASK(PORTB), 4
18814:         extern volatile __bit                   KBI1                @ (((unsigned) &PORTB)*8) + 5;
18815:         #define                                 KBI1_bit            BANKMASK(PORTB), 5
18816:         extern volatile __bit                   KBI2                @ (((unsigned) &PORTB)*8) + 6;
18817:         #define                                 KBI2_bit            BANKMASK(PORTB), 6
18818:         extern volatile __bit                   KBI3                @ (((unsigned) &PORTB)*8) + 7;
18819:         #define                                 KBI3_bit            BANKMASK(PORTB), 7
18820:         extern volatile __bit                   LA0                 @ (((unsigned) &LATA)*8) + 0;
18821:         #define                                 LA0_bit             BANKMASK(LATA), 0
18822:         extern volatile __bit                   LA1                 @ (((unsigned) &LATA)*8) + 1;
18823:         #define                                 LA1_bit             BANKMASK(LATA), 1
18824:         extern volatile __bit                   LA2                 @ (((unsigned) &LATA)*8) + 2;
18825:         #define                                 LA2_bit             BANKMASK(LATA), 2
18826:         extern volatile __bit                   LA3                 @ (((unsigned) &LATA)*8) + 3;
18827:         #define                                 LA3_bit             BANKMASK(LATA), 3
18828:         extern volatile __bit                   LA4                 @ (((unsigned) &LATA)*8) + 4;
18829:         #define                                 LA4_bit             BANKMASK(LATA), 4
18830:         extern volatile __bit                   LA5                 @ (((unsigned) &LATA)*8) + 5;
18831:         #define                                 LA5_bit             BANKMASK(LATA), 5
18832:         extern volatile __bit                   LA6                 @ (((unsigned) &LATA)*8) + 6;
18833:         #define                                 LA6_bit             BANKMASK(LATA), 6
18834:         extern volatile __bit                   LA7                 @ (((unsigned) &LATA)*8) + 7;
18835:         #define                                 LA7_bit             BANKMASK(LATA), 7
18836:         extern volatile __bit                   LATA0               @ (((unsigned) &LATA)*8) + 0;
18837:         #define                                 LATA0_bit           BANKMASK(LATA), 0
18838:         extern volatile __bit                   LATA1               @ (((unsigned) &LATA)*8) + 1;
18839:         #define                                 LATA1_bit           BANKMASK(LATA), 1
18840:         extern volatile __bit                   LATA2               @ (((unsigned) &LATA)*8) + 2;
18841:         #define                                 LATA2_bit           BANKMASK(LATA), 2
18842:         extern volatile __bit                   LATA3               @ (((unsigned) &LATA)*8) + 3;
18843:         #define                                 LATA3_bit           BANKMASK(LATA), 3
18844:         extern volatile __bit                   LATA4               @ (((unsigned) &LATA)*8) + 4;
18845:         #define                                 LATA4_bit           BANKMASK(LATA), 4
18846:         extern volatile __bit                   LATA5               @ (((unsigned) &LATA)*8) + 5;
18847:         #define                                 LATA5_bit           BANKMASK(LATA), 5
18848:         extern volatile __bit                   LATA6               @ (((unsigned) &LATA)*8) + 6;
18849:         #define                                 LATA6_bit           BANKMASK(LATA), 6
18850:         extern volatile __bit                   LATA7               @ (((unsigned) &LATA)*8) + 7;
18851:         #define                                 LATA7_bit           BANKMASK(LATA), 7
18852:         extern volatile __bit                   LATB0               @ (((unsigned) &LATB)*8) + 0;
18853:         #define                                 LATB0_bit           BANKMASK(LATB), 0
18854:         extern volatile __bit                   LATB1               @ (((unsigned) &LATB)*8) + 1;
18855:         #define                                 LATB1_bit           BANKMASK(LATB), 1
18856:         extern volatile __bit                   LATB2               @ (((unsigned) &LATB)*8) + 2;
18857:         #define                                 LATB2_bit           BANKMASK(LATB), 2
18858:         extern volatile __bit                   LATB3               @ (((unsigned) &LATB)*8) + 3;
18859:         #define                                 LATB3_bit           BANKMASK(LATB), 3
18860:         extern volatile __bit                   LATB4               @ (((unsigned) &LATB)*8) + 4;
18861:         #define                                 LATB4_bit           BANKMASK(LATB), 4
18862:         extern volatile __bit                   LATB5               @ (((unsigned) &LATB)*8) + 5;
18863:         #define                                 LATB5_bit           BANKMASK(LATB), 5
18864:         extern volatile __bit                   LATB6               @ (((unsigned) &LATB)*8) + 6;
18865:         #define                                 LATB6_bit           BANKMASK(LATB), 6
18866:         extern volatile __bit                   LATB7               @ (((unsigned) &LATB)*8) + 7;
18867:         #define                                 LATB7_bit           BANKMASK(LATB), 7
18868:         extern volatile __bit                   LATC0               @ (((unsigned) &LATC)*8) + 0;
18869:         #define                                 LATC0_bit           BANKMASK(LATC), 0
18870:         extern volatile __bit                   LATC1               @ (((unsigned) &LATC)*8) + 1;
18871:         #define                                 LATC1_bit           BANKMASK(LATC), 1
18872:         extern volatile __bit                   LATC2               @ (((unsigned) &LATC)*8) + 2;
18873:         #define                                 LATC2_bit           BANKMASK(LATC), 2
18874:         extern volatile __bit                   LATC3               @ (((unsigned) &LATC)*8) + 3;
18875:         #define                                 LATC3_bit           BANKMASK(LATC), 3
18876:         extern volatile __bit                   LATC4               @ (((unsigned) &LATC)*8) + 4;
18877:         #define                                 LATC4_bit           BANKMASK(LATC), 4
18878:         extern volatile __bit                   LATC5               @ (((unsigned) &LATC)*8) + 5;
18879:         #define                                 LATC5_bit           BANKMASK(LATC), 5
18880:         extern volatile __bit                   LATC6               @ (((unsigned) &LATC)*8) + 6;
18881:         #define                                 LATC6_bit           BANKMASK(LATC), 6
18882:         extern volatile __bit                   LATC7               @ (((unsigned) &LATC)*8) + 7;
18883:         #define                                 LATC7_bit           BANKMASK(LATC), 7
18884:         extern volatile __bit                   LATD0               @ (((unsigned) &LATD)*8) + 0;
18885:         #define                                 LATD0_bit           BANKMASK(LATD), 0
18886:         extern volatile __bit                   LATD1               @ (((unsigned) &LATD)*8) + 1;
18887:         #define                                 LATD1_bit           BANKMASK(LATD), 1
18888:         extern volatile __bit                   LATD2               @ (((unsigned) &LATD)*8) + 2;
18889:         #define                                 LATD2_bit           BANKMASK(LATD), 2
18890:         extern volatile __bit                   LATD3               @ (((unsigned) &LATD)*8) + 3;
18891:         #define                                 LATD3_bit           BANKMASK(LATD), 3
18892:         extern volatile __bit                   LATD4               @ (((unsigned) &LATD)*8) + 4;
18893:         #define                                 LATD4_bit           BANKMASK(LATD), 4
18894:         extern volatile __bit                   LATD5               @ (((unsigned) &LATD)*8) + 5;
18895:         #define                                 LATD5_bit           BANKMASK(LATD), 5
18896:         extern volatile __bit                   LATD6               @ (((unsigned) &LATD)*8) + 6;
18897:         #define                                 LATD6_bit           BANKMASK(LATD), 6
18898:         extern volatile __bit                   LATD7               @ (((unsigned) &LATD)*8) + 7;
18899:         #define                                 LATD7_bit           BANKMASK(LATD), 7
18900:         extern volatile __bit                   LATE0               @ (((unsigned) &LATE)*8) + 0;
18901:         #define                                 LATE0_bit           BANKMASK(LATE), 0
18902:         extern volatile __bit                   LATE1               @ (((unsigned) &LATE)*8) + 1;
18903:         #define                                 LATE1_bit           BANKMASK(LATE), 1
18904:         extern volatile __bit                   LATE2               @ (((unsigned) &LATE)*8) + 2;
18905:         #define                                 LATE2_bit           BANKMASK(LATE), 2
18906:         extern volatile __bit                   LB0                 @ (((unsigned) &LATB)*8) + 0;
18907:         #define                                 LB0_bit             BANKMASK(LATB), 0
18908:         extern volatile __bit                   LB1                 @ (((unsigned) &LATB)*8) + 1;
18909:         #define                                 LB1_bit             BANKMASK(LATB), 1
18910:         extern volatile __bit                   LB2                 @ (((unsigned) &LATB)*8) + 2;
18911:         #define                                 LB2_bit             BANKMASK(LATB), 2
18912:         extern volatile __bit                   LB3                 @ (((unsigned) &LATB)*8) + 3;
18913:         #define                                 LB3_bit             BANKMASK(LATB), 3
18914:         extern volatile __bit                   LB4                 @ (((unsigned) &LATB)*8) + 4;
18915:         #define                                 LB4_bit             BANKMASK(LATB), 4
18916:         extern volatile __bit                   LB5                 @ (((unsigned) &LATB)*8) + 5;
18917:         #define                                 LB5_bit             BANKMASK(LATB), 5
18918:         extern volatile __bit                   LB6                 @ (((unsigned) &LATB)*8) + 6;
18919:         #define                                 LB6_bit             BANKMASK(LATB), 6
18920:         extern volatile __bit                   LB7                 @ (((unsigned) &LATB)*8) + 7;
18921:         #define                                 LB7_bit             BANKMASK(LATB), 7
18922:         extern volatile __bit                   LC0                 @ (((unsigned) &LATC)*8) + 0;
18923:         #define                                 LC0_bit             BANKMASK(LATC), 0
18924:         extern volatile __bit                   LC1                 @ (((unsigned) &LATC)*8) + 1;
18925:         #define                                 LC1_bit             BANKMASK(LATC), 1
18926:         extern volatile __bit                   LC2                 @ (((unsigned) &LATC)*8) + 2;
18927:         #define                                 LC2_bit             BANKMASK(LATC), 2
18928:         extern volatile __bit                   LC3                 @ (((unsigned) &LATC)*8) + 3;
18929:         #define                                 LC3_bit             BANKMASK(LATC), 3
18930:         extern volatile __bit                   LC4                 @ (((unsigned) &LATC)*8) + 4;
18931:         #define                                 LC4_bit             BANKMASK(LATC), 4
18932:         extern volatile __bit                   LC5                 @ (((unsigned) &LATC)*8) + 5;
18933:         #define                                 LC5_bit             BANKMASK(LATC), 5
18934:         extern volatile __bit                   LC6                 @ (((unsigned) &LATC)*8) + 6;
18935:         #define                                 LC6_bit             BANKMASK(LATC), 6
18936:         extern volatile __bit                   LC7                 @ (((unsigned) &LATC)*8) + 7;
18937:         #define                                 LC7_bit             BANKMASK(LATC), 7
18938:         extern volatile __bit                   LD0                 @ (((unsigned) &LATD)*8) + 0;
18939:         #define                                 LD0_bit             BANKMASK(LATD), 0
18940:         extern volatile __bit                   LD1                 @ (((unsigned) &LATD)*8) + 1;
18941:         #define                                 LD1_bit             BANKMASK(LATD), 1
18942:         extern volatile __bit                   LD2                 @ (((unsigned) &LATD)*8) + 2;
18943:         #define                                 LD2_bit             BANKMASK(LATD), 2
18944:         extern volatile __bit                   LD3                 @ (((unsigned) &LATD)*8) + 3;
18945:         #define                                 LD3_bit             BANKMASK(LATD), 3
18946:         extern volatile __bit                   LD4                 @ (((unsigned) &LATD)*8) + 4;
18947:         #define                                 LD4_bit             BANKMASK(LATD), 4
18948:         extern volatile __bit                   LD5                 @ (((unsigned) &LATD)*8) + 5;
18949:         #define                                 LD5_bit             BANKMASK(LATD), 5
18950:         extern volatile __bit                   LD6                 @ (((unsigned) &LATD)*8) + 6;
18951:         #define                                 LD6_bit             BANKMASK(LATD), 6
18952:         extern volatile __bit                   LD7                 @ (((unsigned) &LATD)*8) + 7;
18953:         #define                                 LD7_bit             BANKMASK(LATD), 7
18954:         extern volatile __bit                   LE0                 @ (((unsigned) &LATE)*8) + 0;
18955:         #define                                 LE0_bit             BANKMASK(LATE), 0
18956:         extern volatile __bit                   LE1                 @ (((unsigned) &LATE)*8) + 1;
18957:         #define                                 LE1_bit             BANKMASK(LATE), 1
18958:         extern volatile __bit                   LE2                 @ (((unsigned) &LATE)*8) + 2;
18959:         #define                                 LE2_bit             BANKMASK(LATE), 2
18960:         extern volatile __bit                   LFIOFS              @ (((unsigned) &OSCCON2)*8) + 0;
18961:         #define                                 LFIOFS_bit          BANKMASK(OSCCON2), 0
18962:         extern volatile __bit                   LVDEN               @ (((unsigned) &HLVDCON)*8) + 4;
18963:         #define                                 LVDEN_bit           BANKMASK(HLVDCON), 4
18964:         extern volatile __bit                   LVDIE               @ (((unsigned) &PIE2)*8) + 2;
18965:         #define                                 LVDIE_bit           BANKMASK(PIE2), 2
18966:         extern volatile __bit                   LVDIF               @ (((unsigned) &PIR2)*8) + 2;
18967:         #define                                 LVDIF_bit           BANKMASK(PIR2), 2
18968:         extern volatile __bit                   LVDIN               @ (((unsigned) &PORTA)*8) + 5;
18969:         #define                                 LVDIN_bit           BANKMASK(PORTA), 5
18970:         extern volatile __bit                   LVDIP               @ (((unsigned) &IPR2)*8) + 2;
18971:         #define                                 LVDIP_bit           BANKMASK(IPR2), 2
18972:         extern volatile __bit                   LVDL0               @ (((unsigned) &HLVDCON)*8) + 0;
18973:         #define                                 LVDL0_bit           BANKMASK(HLVDCON), 0
18974:         extern volatile __bit                   LVDL1               @ (((unsigned) &HLVDCON)*8) + 1;
18975:         #define                                 LVDL1_bit           BANKMASK(HLVDCON), 1
18976:         extern volatile __bit                   LVDL2               @ (((unsigned) &HLVDCON)*8) + 2;
18977:         #define                                 LVDL2_bit           BANKMASK(HLVDCON), 2
18978:         extern volatile __bit                   LVDL3               @ (((unsigned) &HLVDCON)*8) + 3;
18979:         #define                                 LVDL3_bit           BANKMASK(HLVDCON), 3
18980:         extern volatile __bit                   LVV0                @ (((unsigned) &HLVDCON)*8) + 0;
18981:         #define                                 LVV0_bit            BANKMASK(HLVDCON), 0
18982:         extern volatile __bit                   LVV1                @ (((unsigned) &HLVDCON)*8) + 1;
18983:         #define                                 LVV1_bit            BANKMASK(HLVDCON), 1
18984:         extern volatile __bit                   LVV2                @ (((unsigned) &HLVDCON)*8) + 2;
18985:         #define                                 LVV2_bit            BANKMASK(HLVDCON), 2
18986:         extern volatile __bit                   LVV3                @ (((unsigned) &HLVDCON)*8) + 3;
18987:         #define                                 LVV3_bit            BANKMASK(HLVDCON), 3
18988:         extern volatile __bit                   MC1OUT              @ (((unsigned) &CM2CON1)*8) + 7;
18989:         #define                                 MC1OUT_bit          BANKMASK(CM2CON1), 7
18990:         extern volatile __bit                   MC2OUT              @ (((unsigned) &CM2CON1)*8) + 6;
18991:         #define                                 MC2OUT_bit          BANKMASK(CM2CON1), 6
18992:         extern volatile __bit                   MCLR                @ (((unsigned) &PORTE)*8) + 3;
18993:         #define                                 MCLR_bit            BANKMASK(PORTE), 3
18994:         extern volatile __bit                   MFIOFS              @ (((unsigned) &OSCCON2)*8) + 1;
18995:         #define                                 MFIOFS_bit          BANKMASK(OSCCON2), 1
18996:         extern volatile __bit                   MFIOSEL             @ (((unsigned) &OSCCON2)*8) + 4;
18997:         #define                                 MFIOSEL_bit         BANKMASK(OSCCON2), 4
18998:         extern volatile __bit                   MSK01               @ (((unsigned) &SSP1ADD)*8) + 0;
18999:         #define                                 MSK01_bit           BANKMASK(SSP1ADD), 0
19000:         extern volatile __bit                   MSK02               @ (((unsigned) &SSP2ADD)*8) + 0;
19001:         #define                                 MSK02_bit           BANKMASK(SSP2ADD), 0
19002:         extern volatile __bit                   MSK11               @ (((unsigned) &SSP1ADD)*8) + 1;
19003:         #define                                 MSK11_bit           BANKMASK(SSP1ADD), 1
19004:         extern volatile __bit                   MSK12               @ (((unsigned) &SSP2ADD)*8) + 1;
19005:         #define                                 MSK12_bit           BANKMASK(SSP2ADD), 1
19006:         extern volatile __bit                   MSK21               @ (((unsigned) &SSP1ADD)*8) + 2;
19007:         #define                                 MSK21_bit           BANKMASK(SSP1ADD), 2
19008:         extern volatile __bit                   MSK22               @ (((unsigned) &SSP2ADD)*8) + 2;
19009:         #define                                 MSK22_bit           BANKMASK(SSP2ADD), 2
19010:         extern volatile __bit                   MSK31               @ (((unsigned) &SSP1ADD)*8) + 3;
19011:         #define                                 MSK31_bit           BANKMASK(SSP1ADD), 3
19012:         extern volatile __bit                   MSK32               @ (((unsigned) &SSP2ADD)*8) + 3;
19013:         #define                                 MSK32_bit           BANKMASK(SSP2ADD), 3
19014:         extern volatile __bit                   MSK41               @ (((unsigned) &SSP1ADD)*8) + 4;
19015:         #define                                 MSK41_bit           BANKMASK(SSP1ADD), 4
19016:         extern volatile __bit                   MSK42               @ (((unsigned) &SSP2ADD)*8) + 4;
19017:         #define                                 MSK42_bit           BANKMASK(SSP2ADD), 4
19018:         extern volatile __bit                   MSK51               @ (((unsigned) &SSP1ADD)*8) + 5;
19019:         #define                                 MSK51_bit           BANKMASK(SSP1ADD), 5
19020:         extern volatile __bit                   MSK52               @ (((unsigned) &SSP2ADD)*8) + 5;
19021:         #define                                 MSK52_bit           BANKMASK(SSP2ADD), 5
19022:         extern volatile __bit                   MSK61               @ (((unsigned) &SSP1ADD)*8) + 6;
19023:         #define                                 MSK61_bit           BANKMASK(SSP1ADD), 6
19024:         extern volatile __bit                   MSK62               @ (((unsigned) &SSP2ADD)*8) + 6;
19025:         #define                                 MSK62_bit           BANKMASK(SSP2ADD), 6
19026:         extern volatile __bit                   MSK71               @ (((unsigned) &SSP1ADD)*8) + 7;
19027:         #define                                 MSK71_bit           BANKMASK(SSP1ADD), 7
19028:         extern volatile __bit                   MSK72               @ (((unsigned) &SSP2ADD)*8) + 7;
19029:         #define                                 MSK72_bit           BANKMASK(SSP2ADD), 7
19030:         extern volatile __bit                   MSSP1MD             @ (((unsigned) &PMD1)*8) + 6;
19031:         #define                                 MSSP1MD_bit         BANKMASK(PMD1), 6
19032:         extern volatile __bit                   MSSP2MD             @ (((unsigned) &PMD1)*8) + 7;
19033:         #define                                 MSSP2MD_bit         BANKMASK(PMD1), 7
19034:         extern volatile __bit                   NEGATIVE            @ (((unsigned) &STATUS)*8) + 4;
19035:         #define                                 NEGATIVE_bit        BANKMASK(STATUS), 4
19036:         extern volatile __bit                   NOT_A               @ (((unsigned) &SSP1STAT)*8) + 5;
19037:         #define                                 NOT_A_bit           BANKMASK(SSP1STAT), 5
19038:         extern volatile __bit                   NOT_BOR             @ (((unsigned) &RCON)*8) + 0;
19039:         #define                                 NOT_BOR_bit         BANKMASK(RCON), 0
19040:         extern volatile __bit                   NOT_DONE            @ (((unsigned) &ADCON0)*8) + 1;
19041:         #define                                 NOT_DONE_bit        BANKMASK(ADCON0), 1
19042:         extern volatile __bit                   NOT_MCLR            @ (((unsigned) &PORTE)*8) + 3;
19043:         #define                                 NOT_MCLR_bit        BANKMASK(PORTE), 3
19044:         extern volatile __bit                   NOT_PD              @ (((unsigned) &RCON)*8) + 2;
19045:         #define                                 NOT_PD_bit          BANKMASK(RCON), 2
19046:         extern volatile __bit                   NOT_POR             @ (((unsigned) &RCON)*8) + 1;
19047:         #define                                 NOT_POR_bit         BANKMASK(RCON), 1
19048:         extern volatile __bit                   NOT_RBPU            @ (((unsigned) &INTCON2)*8) + 7;
19049:         #define                                 NOT_RBPU_bit        BANKMASK(INTCON2), 7
19050:         extern volatile __bit                   NOT_RI              @ (((unsigned) &RCON)*8) + 4;
19051:         #define                                 NOT_RI_bit          BANKMASK(RCON), 4
19052:         extern volatile __bit                   NOT_SS              @ (((unsigned) &PORTA)*8) + 5;
19053:         #define                                 NOT_SS_bit          BANKMASK(PORTA), 5
19054:         extern volatile __bit                   NOT_SS1             @ (((unsigned) &PORTA)*8) + 5;
19055:         #define                                 NOT_SS1_bit         BANKMASK(PORTA), 5
19056:         extern volatile __bit                   NOT_SS2             @ (((unsigned) &PORTD)*8) + 3;
19057:         #define                                 NOT_SS2_bit         BANKMASK(PORTD), 3
19058:         extern volatile __bit                   NOT_T1SYNC          @ (((unsigned) &T1CON)*8) + 2;
19059:         #define                                 NOT_T1SYNC_bit      BANKMASK(T1CON), 2
19060:         extern volatile __bit                   NOT_T3SYNC          @ (((unsigned) &T3CON)*8) + 2;
19061:         #define                                 NOT_T3SYNC_bit      BANKMASK(T3CON), 2
19062:         extern volatile __bit                   NOT_T5SYNC          @ (((unsigned) &T5CON)*8) + 2;
19063:         #define                                 NOT_T5SYNC_bit      BANKMASK(T5CON), 2
19064:         extern volatile __bit                   NOT_TO              @ (((unsigned) &RCON)*8) + 3;
19065:         #define                                 NOT_TO_bit          BANKMASK(RCON), 3
19066:         extern volatile __bit                   NOT_W               @ (((unsigned) &SSP1STAT)*8) + 2;
19067:         #define                                 NOT_W_bit           BANKMASK(SSP1STAT), 2
19068:         extern volatile __bit                   NVCFG0              @ (((unsigned) &ADCON1)*8) + 0;
19069:         #define                                 NVCFG0_bit          BANKMASK(ADCON1), 0
19070:         extern volatile __bit                   NVCFG1              @ (((unsigned) &ADCON1)*8) + 1;
19071:         #define                                 NVCFG1_bit          BANKMASK(ADCON1), 1
19072:         extern volatile __bit                   OERR1               @ (((unsigned) &RCSTA1)*8) + 1;
19073:         #define                                 OERR1_bit           BANKMASK(RCSTA1), 1
19074:         extern volatile __bit                   OERR2               @ (((unsigned) &RCSTA2)*8) + 1;
19075:         #define                                 OERR2_bit           BANKMASK(RCSTA2), 1
19076:         extern volatile __bit                   OSCFIE              @ (((unsigned) &PIE2)*8) + 7;
19077:         #define                                 OSCFIE_bit          BANKMASK(PIE2), 7
19078:         extern volatile __bit                   OSCFIF              @ (((unsigned) &PIR2)*8) + 7;
19079:         #define                                 OSCFIF_bit          BANKMASK(PIR2), 7
19080:         extern volatile __bit                   OSCFIP              @ (((unsigned) &IPR2)*8) + 7;
19081:         #define                                 OSCFIP_bit          BANKMASK(IPR2), 7
19082:         extern volatile __bit                   OSTS                @ (((unsigned) &OSCCON)*8) + 3;
19083:         #define                                 OSTS_bit            BANKMASK(OSCCON), 3
19084:         extern volatile __bit                   OV                  @ (((unsigned) &STATUS)*8) + 3;
19085:         #define                                 OV_bit              BANKMASK(STATUS), 3
19086:         extern volatile __bit                   OVERFLOW            @ (((unsigned) &STATUS)*8) + 3;
19087:         #define                                 OVERFLOW_bit        BANKMASK(STATUS), 3
19088:         extern volatile __bit                   P1A                 @ (((unsigned) &PORTC)*8) + 2;
19089:         #define                                 P1A_bit             BANKMASK(PORTC), 2
19090:         extern volatile __bit                   P1B                 @ (((unsigned) &PORTD)*8) + 5;
19091:         #define                                 P1B_bit             BANKMASK(PORTD), 5
19092:         extern volatile __bit                   P1C                 @ (((unsigned) &PORTD)*8) + 6;
19093:         #define                                 P1C_bit             BANKMASK(PORTD), 6
19094:         extern volatile __bit                   P1D                 @ (((unsigned) &PORTD)*8) + 7;
19095:         #define                                 P1D_bit             BANKMASK(PORTD), 7
19096:         extern volatile __bit                   P1DC0               @ (((unsigned) &PWM1CON)*8) + 0;
19097:         #define                                 P1DC0_bit           BANKMASK(PWM1CON), 0
19098:         extern volatile __bit                   P1DC1               @ (((unsigned) &PWM1CON)*8) + 1;
19099:         #define                                 P1DC1_bit           BANKMASK(PWM1CON), 1
19100:         extern volatile __bit                   P1DC2               @ (((unsigned) &PWM1CON)*8) + 2;
19101:         #define                                 P1DC2_bit           BANKMASK(PWM1CON), 2
19102:         extern volatile __bit                   P1DC3               @ (((unsigned) &PWM1CON)*8) + 3;
19103:         #define                                 P1DC3_bit           BANKMASK(PWM1CON), 3
19104:         extern volatile __bit                   P1DC4               @ (((unsigned) &PWM1CON)*8) + 4;
19105:         #define                                 P1DC4_bit           BANKMASK(PWM1CON), 4
19106:         extern volatile __bit                   P1DC5               @ (((unsigned) &PWM1CON)*8) + 5;
19107:         #define                                 P1DC5_bit           BANKMASK(PWM1CON), 5
19108:         extern volatile __bit                   P1DC6               @ (((unsigned) &PWM1CON)*8) + 6;
19109:         #define                                 P1DC6_bit           BANKMASK(PWM1CON), 6
19110:         extern volatile __bit                   P1M0                @ (((unsigned) &CCP1CON)*8) + 6;
19111:         #define                                 P1M0_bit            BANKMASK(CCP1CON), 6
19112:         extern volatile __bit                   P1M1                @ (((unsigned) &CCP1CON)*8) + 7;
19113:         #define                                 P1M1_bit            BANKMASK(CCP1CON), 7
19114:         extern volatile __bit                   P1RSEN              @ (((unsigned) &PWM1CON)*8) + 7;
19115:         #define                                 P1RSEN_bit          BANKMASK(PWM1CON), 7
19116:         extern volatile __bit                   P1SSAC0             @ (((unsigned) &ECCP1AS)*8) + 2;
19117:         #define                                 P1SSAC0_bit         BANKMASK(ECCP1AS), 2
19118:         extern volatile __bit                   P1SSAC1             @ (((unsigned) &ECCP1AS)*8) + 3;
19119:         #define                                 P1SSAC1_bit         BANKMASK(ECCP1AS), 3
19120:         extern volatile __bit                   P1SSBD0             @ (((unsigned) &ECCP1AS)*8) + 0;
19121:         #define                                 P1SSBD0_bit         BANKMASK(ECCP1AS), 0
19122:         extern volatile __bit                   P1SSBD1             @ (((unsigned) &ECCP1AS)*8) + 1;
19123:         #define                                 P1SSBD1_bit         BANKMASK(ECCP1AS), 1
19124:         extern volatile __bit                   P2                  @ (((unsigned) &SSP2STAT)*8) + 4;
19125:         #define                                 P2_bit              BANKMASK(SSP2STAT), 4
19126:         extern volatile __bit                   P2C                 @ (((unsigned) &PORTD)*8) + 3;
19127:         #define                                 P2C_bit             BANKMASK(PORTD), 3
19128:         extern volatile __bit                   P2D                 @ (((unsigned) &PORTD)*8) + 4;
19129:         #define                                 P2D_bit             BANKMASK(PORTD), 4
19130:         extern volatile __bit                   P2DC0               @ (((unsigned) &PWM2CON)*8) + 0;
19131:         #define                                 P2DC0_bit           BANKMASK(PWM2CON), 0
19132:         extern volatile __bit                   P2DC02              @ (((unsigned) &PSTR2CON)*8) + 0;
19133:         #define                                 P2DC02_bit          BANKMASK(PSTR2CON), 0
19134:         extern volatile __bit                   P2DC0CON            @ (((unsigned) &PSTR2CON)*8) + 0;
19135:         #define                                 P2DC0CON_bit        BANKMASK(PSTR2CON), 0
19136:         extern volatile __bit                   P2DC1               @ (((unsigned) &PWM2CON)*8) + 1;
19137:         #define                                 P2DC1_bit           BANKMASK(PWM2CON), 1
19138:         extern volatile __bit                   P2DC12              @ (((unsigned) &PSTR2CON)*8) + 1;
19139:         #define                                 P2DC12_bit          BANKMASK(PSTR2CON), 1
19140:         extern volatile __bit                   P2DC1CON            @ (((unsigned) &PSTR2CON)*8) + 1;
19141:         #define                                 P2DC1CON_bit        BANKMASK(PSTR2CON), 1
19142:         extern volatile __bit                   P2DC2               @ (((unsigned) &PWM2CON)*8) + 2;
19143:         #define                                 P2DC2_bit           BANKMASK(PWM2CON), 2
19144:         extern volatile __bit                   P2DC22              @ (((unsigned) &PSTR2CON)*8) + 2;
19145:         #define                                 P2DC22_bit          BANKMASK(PSTR2CON), 2
19146:         extern volatile __bit                   P2DC2CON            @ (((unsigned) &PSTR2CON)*8) + 2;
19147:         #define                                 P2DC2CON_bit        BANKMASK(PSTR2CON), 2
19148:         extern volatile __bit                   P2DC3               @ (((unsigned) &PWM2CON)*8) + 3;
19149:         #define                                 P2DC3_bit           BANKMASK(PWM2CON), 3
19150:         extern volatile __bit                   P2DC32              @ (((unsigned) &PSTR2CON)*8) + 3;
19151:         #define                                 P2DC32_bit          BANKMASK(PSTR2CON), 3
19152:         extern volatile __bit                   P2DC3CON            @ (((unsigned) &PSTR2CON)*8) + 3;
19153:         #define                                 P2DC3CON_bit        BANKMASK(PSTR2CON), 3
19154:         extern volatile __bit                   P2DC4               @ (((unsigned) &PWM2CON)*8) + 4;
19155:         #define                                 P2DC4_bit           BANKMASK(PWM2CON), 4
19156:         extern volatile __bit                   P2DC42              @ (((unsigned) &PSTR2CON)*8) + 4;
19157:         #define                                 P2DC42_bit          BANKMASK(PSTR2CON), 4
19158:         extern volatile __bit                   P2DC4CON            @ (((unsigned) &PSTR2CON)*8) + 4;
19159:         #define                                 P2DC4CON_bit        BANKMASK(PSTR2CON), 4
19160:         extern volatile __bit                   P2DC5               @ (((unsigned) &PWM2CON)*8) + 5;
19161:         #define                                 P2DC5_bit           BANKMASK(PWM2CON), 5
19162:         extern volatile __bit                   P2DC6               @ (((unsigned) &PWM2CON)*8) + 6;
19163:         #define                                 P2DC6_bit           BANKMASK(PWM2CON), 6
19164:         extern volatile __bit                   P2M0                @ (((unsigned) &CCP2CON)*8) + 6;
19165:         #define                                 P2M0_bit            BANKMASK(CCP2CON), 6
19166:         extern volatile __bit                   P2M1                @ (((unsigned) &CCP2CON)*8) + 7;
19167:         #define                                 P2M1_bit            BANKMASK(CCP2CON), 7
19168:         extern volatile __bit                   P2RSEN              @ (((unsigned) &PWM2CON)*8) + 7;
19169:         #define                                 P2RSEN_bit          BANKMASK(PWM2CON), 7
19170:         extern volatile __bit                   P2SSAC0             @ (((unsigned) &ECCP2AS)*8) + 2;
19171:         #define                                 P2SSAC0_bit         BANKMASK(ECCP2AS), 2
19172:         extern volatile __bit                   P2SSAC1             @ (((unsigned) &ECCP2AS)*8) + 3;
19173:         #define                                 P2SSAC1_bit         BANKMASK(ECCP2AS), 3
19174:         extern volatile __bit                   P2SSBD0             @ (((unsigned) &ECCP2AS)*8) + 0;
19175:         #define                                 P2SSBD0_bit         BANKMASK(ECCP2AS), 0
19176:         extern volatile __bit                   P2SSBD1             @ (((unsigned) &ECCP2AS)*8) + 1;
19177:         #define                                 P2SSBD1_bit         BANKMASK(ECCP2AS), 1
19178:         extern volatile __bit                   P3B                 @ (((unsigned) &PORTE)*8) + 1;
19179:         #define                                 P3B_bit             BANKMASK(PORTE), 1
19180:         extern volatile __bit                   P3DC0               @ (((unsigned) &PWM3CON)*8) + 0;
19181:         #define                                 P3DC0_bit           BANKMASK(PWM3CON), 0
19182:         extern volatile __bit                   P3DC1               @ (((unsigned) &PWM3CON)*8) + 1;
19183:         #define                                 P3DC1_bit           BANKMASK(PWM3CON), 1
19184:         extern volatile __bit                   P3DC2               @ (((unsigned) &PWM3CON)*8) + 2;
19185:         #define                                 P3DC2_bit           BANKMASK(PWM3CON), 2
19186:         extern volatile __bit                   P3DC3               @ (((unsigned) &PWM3CON)*8) + 3;
19187:         #define                                 P3DC3_bit           BANKMASK(PWM3CON), 3
19188:         extern volatile __bit                   P3DC4               @ (((unsigned) &PWM3CON)*8) + 4;
19189:         #define                                 P3DC4_bit           BANKMASK(PWM3CON), 4
19190:         extern volatile __bit                   P3DC5               @ (((unsigned) &PWM3CON)*8) + 5;
19191:         #define                                 P3DC5_bit           BANKMASK(PWM3CON), 5
19192:         extern volatile __bit                   P3DC6               @ (((unsigned) &PWM3CON)*8) + 6;
19193:         #define                                 P3DC6_bit           BANKMASK(PWM3CON), 6
19194:         extern volatile __bit                   P3M0                @ (((unsigned) &CCP3CON)*8) + 6;
19195:         #define                                 P3M0_bit            BANKMASK(CCP3CON), 6
19196:         extern volatile __bit                   P3M1                @ (((unsigned) &CCP3CON)*8) + 7;
19197:         #define                                 P3M1_bit            BANKMASK(CCP3CON), 7
19198:         extern volatile __bit                   P3RSEN              @ (((unsigned) &PWM3CON)*8) + 7;
19199:         #define                                 P3RSEN_bit          BANKMASK(PWM3CON), 7
19200:         extern volatile __bit                   P3SSAC0             @ (((unsigned) &ECCP3AS)*8) + 2;
19201:         #define                                 P3SSAC0_bit         BANKMASK(ECCP3AS), 2
19202:         extern volatile __bit                   P3SSAC1             @ (((unsigned) &ECCP3AS)*8) + 3;
19203:         #define                                 P3SSAC1_bit         BANKMASK(ECCP3AS), 3
19204:         extern volatile __bit                   P3SSBD0             @ (((unsigned) &ECCP3AS)*8) + 0;
19205:         #define                                 P3SSBD0_bit         BANKMASK(ECCP3AS), 0
19206:         extern volatile __bit                   P3SSBD1             @ (((unsigned) &ECCP3AS)*8) + 1;
19207:         #define                                 P3SSBD1_bit         BANKMASK(ECCP3AS), 1
19208:         extern volatile __bit                   PA1                 @ (((unsigned) &PORTC)*8) + 2;
19209:         #define                                 PA1_bit             BANKMASK(PORTC), 2
19210:         extern volatile __bit                   PA2                 @ (((unsigned) &PORTC)*8) + 1;
19211:         #define                                 PA2_bit             BANKMASK(PORTC), 1
19212:         extern volatile __bit                   PB2                 @ (((unsigned) &PORTE)*8) + 2;
19213:         #define                                 PB2_bit             BANKMASK(PORTE), 2
19214:         extern volatile __bit                   PC2                 @ (((unsigned) &PORTE)*8) + 1;
19215:         #define                                 PC2_bit             BANKMASK(PORTE), 1
19216:         extern volatile __bit                   PC3E                @ (((unsigned) &PORTE)*8) + 3;
19217:         #define                                 PC3E_bit            BANKMASK(PORTE), 3
19218:         extern volatile __bit                   PD                  @ (((unsigned) &RCON)*8) + 2;
19219:         #define                                 PD_bit              BANKMASK(RCON), 2
19220:         extern volatile __bit                   PD2                 @ (((unsigned) &PORTE)*8) + 0;
19221:         #define                                 PD2_bit             BANKMASK(PORTE), 0
19222:         extern volatile __bit                   PDC0                @ (((unsigned) &PWM1CON)*8) + 0;
19223:         #define                                 PDC0_bit            BANKMASK(PWM1CON), 0
19224:         extern volatile __bit                   PDC1                @ (((unsigned) &PWM1CON)*8) + 1;
19225:         #define                                 PDC1_bit            BANKMASK(PWM1CON), 1
19226:         extern volatile __bit                   PDC2                @ (((unsigned) &PWM1CON)*8) + 2;
19227:         #define                                 PDC2_bit            BANKMASK(PWM1CON), 2
19228:         extern volatile __bit                   PDC3                @ (((unsigned) &PWM1CON)*8) + 3;
19229:         #define                                 PDC3_bit            BANKMASK(PWM1CON), 3
19230:         extern volatile __bit                   PDC4                @ (((unsigned) &PWM1CON)*8) + 4;
19231:         #define                                 PDC4_bit            BANKMASK(PWM1CON), 4
19232:         extern volatile __bit                   PDC5                @ (((unsigned) &PWM1CON)*8) + 5;
19233:         #define                                 PDC5_bit            BANKMASK(PWM1CON), 5
19234:         extern volatile __bit                   PDC6                @ (((unsigned) &PWM1CON)*8) + 6;
19235:         #define                                 PDC6_bit            BANKMASK(PWM1CON), 6
19236:         extern volatile __bit                   PEIE                @ (((unsigned) &INTCON)*8) + 6;
19237:         #define                                 PEIE_bit            BANKMASK(INTCON), 6
19238:         extern volatile __bit                   PEIE_GIEL           @ (((unsigned) &INTCON)*8) + 6;
19239:         #define                                 PEIE_GIEL_bit       BANKMASK(INTCON), 6
19240:         extern volatile __bit                   PEN1                @ (((unsigned) &SSP1CON2)*8) + 2;
19241:         #define                                 PEN1_bit            BANKMASK(SSP1CON2), 2
19242:         extern volatile __bit                   PEN2                @ (((unsigned) &SSP2CON2)*8) + 2;
19243:         #define                                 PEN2_bit            BANKMASK(SSP2CON2), 2
19244:         extern volatile __bit                   PGC                 @ (((unsigned) &PORTB)*8) + 6;
19245:         #define                                 PGC_bit             BANKMASK(PORTB), 6
19246:         extern volatile __bit                   PGD                 @ (((unsigned) &PORTB)*8) + 7;
19247:         #define                                 PGD_bit             BANKMASK(PORTB), 7
19248:         extern volatile __bit                   PLLEN               @ (((unsigned) &OSCTUNE)*8) + 6;
19249:         #define                                 PLLEN_bit           BANKMASK(OSCTUNE), 6
19250:         extern volatile __bit                   PLLRDY              @ (((unsigned) &OSCCON2)*8) + 7;
19251:         #define                                 PLLRDY_bit          BANKMASK(OSCCON2), 7
19252:         extern volatile __bit                   POR                 @ (((unsigned) &RCON)*8) + 1;
19253:         #define                                 POR_bit             BANKMASK(RCON), 1
19254:         extern volatile __bit                   PRISD               @ (((unsigned) &OSCCON2)*8) + 2;
19255:         #define                                 PRISD_bit           BANKMASK(OSCCON2), 2
19256:         extern volatile __bit                   PRSEN               @ (((unsigned) &PWM1CON)*8) + 7;
19257:         #define                                 PRSEN_bit           BANKMASK(PWM1CON), 7
19258:         extern volatile __bit                   PSA                 @ (((unsigned) &T0CON)*8) + 3;
19259:         #define                                 PSA_bit             BANKMASK(T0CON), 3
19260:         extern volatile __bit                   PSS1AC0             @ (((unsigned) &ECCP1AS)*8) + 2;
19261:         #define                                 PSS1AC0_bit         BANKMASK(ECCP1AS), 2
19262:         extern volatile __bit                   PSS1AC1             @ (((unsigned) &ECCP1AS)*8) + 3;
19263:         #define                                 PSS1AC1_bit         BANKMASK(ECCP1AS), 3
19264:         extern volatile __bit                   PSS1BD0             @ (((unsigned) &ECCP1AS)*8) + 0;
19265:         #define                                 PSS1BD0_bit         BANKMASK(ECCP1AS), 0
19266:         extern volatile __bit                   PSS1BD1             @ (((unsigned) &ECCP1AS)*8) + 1;
19267:         #define                                 PSS1BD1_bit         BANKMASK(ECCP1AS), 1
19268:         extern volatile __bit                   PSS2AC0             @ (((unsigned) &ECCP2AS)*8) + 2;
19269:         #define                                 PSS2AC0_bit         BANKMASK(ECCP2AS), 2
19270:         extern volatile __bit                   PSS2AC1             @ (((unsigned) &ECCP2AS)*8) + 3;
19271:         #define                                 PSS2AC1_bit         BANKMASK(ECCP2AS), 3
19272:         extern volatile __bit                   PSS2BD0             @ (((unsigned) &ECCP2AS)*8) + 0;
19273:         #define                                 PSS2BD0_bit         BANKMASK(ECCP2AS), 0
19274:         extern volatile __bit                   PSS2BD1             @ (((unsigned) &ECCP2AS)*8) + 1;
19275:         #define                                 PSS2BD1_bit         BANKMASK(ECCP2AS), 1
19276:         extern volatile __bit                   PSS3AC0             @ (((unsigned) &ECCP3AS)*8) + 2;
19277:         #define                                 PSS3AC0_bit         BANKMASK(ECCP3AS), 2
19278:         extern volatile __bit                   PSS3AC1             @ (((unsigned) &ECCP3AS)*8) + 3;
19279:         #define                                 PSS3AC1_bit         BANKMASK(ECCP3AS), 3
19280:         extern volatile __bit                   PSS3BD0             @ (((unsigned) &ECCP3AS)*8) + 0;
19281:         #define                                 PSS3BD0_bit         BANKMASK(ECCP3AS), 0
19282:         extern volatile __bit                   PSS3BD1             @ (((unsigned) &ECCP3AS)*8) + 1;
19283:         #define                                 PSS3BD1_bit         BANKMASK(ECCP3AS), 1
19284:         extern volatile __bit                   PSSAC0              @ (((unsigned) &ECCP1AS)*8) + 2;
19285:         #define                                 PSSAC0_bit          BANKMASK(ECCP1AS), 2
19286:         extern volatile __bit                   PSSAC1              @ (((unsigned) &ECCP1AS)*8) + 3;
19287:         #define                                 PSSAC1_bit          BANKMASK(ECCP1AS), 3
19288:         extern volatile __bit                   PSSBD0              @ (((unsigned) &ECCP1AS)*8) + 0;
19289:         #define                                 PSSBD0_bit          BANKMASK(ECCP1AS), 0
19290:         extern volatile __bit                   PSSBD1              @ (((unsigned) &ECCP1AS)*8) + 1;
19291:         #define                                 PSSBD1_bit          BANKMASK(ECCP1AS), 1
19292:         extern volatile __bit                   PVCFG0              @ (((unsigned) &ADCON1)*8) + 2;
19293:         #define                                 PVCFG0_bit          BANKMASK(ADCON1), 2
19294:         extern volatile __bit                   PVCFG1              @ (((unsigned) &ADCON1)*8) + 3;
19295:         #define                                 PVCFG1_bit          BANKMASK(ADCON1), 3
19296:         extern volatile __bit                   RBIE                @ (((unsigned) &INTCON)*8) + 3;
19297:         #define                                 RBIE_bit            BANKMASK(INTCON), 3
19298:         extern volatile __bit                   RBIF                @ (((unsigned) &INTCON)*8) + 0;
19299:         #define                                 RBIF_bit            BANKMASK(INTCON), 0
19300:         extern volatile __bit                   RBIP                @ (((unsigned) &INTCON2)*8) + 0;
19301:         #define                                 RBIP_bit            BANKMASK(INTCON2), 0
19302:         extern volatile __bit                   RBPU                @ (((unsigned) &INTCON2)*8) + 7;
19303:         #define                                 RBPU_bit            BANKMASK(INTCON2), 7
19304:         extern volatile __bit                   RC1IE               @ (((unsigned) &PIE1)*8) + 5;
19305:         #define                                 RC1IE_bit           BANKMASK(PIE1), 5
19306:         extern volatile __bit                   RC1IF               @ (((unsigned) &PIR1)*8) + 5;
19307:         #define                                 RC1IF_bit           BANKMASK(PIR1), 5
19308:         extern volatile __bit                   RC1IP               @ (((unsigned) &IPR1)*8) + 5;
19309:         #define                                 RC1IP_bit           BANKMASK(IPR1), 5
19310:         extern volatile __bit                   RC2IE               @ (((unsigned) &PIE3)*8) + 5;
19311:         #define                                 RC2IE_bit           BANKMASK(PIE3), 5
19312:         extern volatile __bit                   RC2IF               @ (((unsigned) &PIR3)*8) + 5;
19313:         #define                                 RC2IF_bit           BANKMASK(PIR3), 5
19314:         extern volatile __bit                   RC2IP               @ (((unsigned) &IPR3)*8) + 5;
19315:         #define                                 RC2IP_bit           BANKMASK(IPR3), 5
19316:         extern volatile __bit                   RC8_9               @ (((unsigned) &RCSTA1)*8) + 6;
19317:         #define                                 RC8_9_bit           BANKMASK(RCSTA1), 6
19318:         extern volatile __bit                   RC8_92              @ (((unsigned) &RCSTA2)*8) + 6;
19319:         #define                                 RC8_92_bit          BANKMASK(RCSTA2), 6
19320:         extern volatile __bit                   RC9                 @ (((unsigned) &RCSTA1)*8) + 6;
19321:         #define                                 RC9_bit             BANKMASK(RCSTA1), 6
19322:         extern volatile __bit                   RC92                @ (((unsigned) &RCSTA2)*8) + 6;
19323:         #define                                 RC92_bit            BANKMASK(RCSTA2), 6
19324:         extern volatile __bit                   RCD8                @ (((unsigned) &RCSTA1)*8) + 0;
19325:         #define                                 RCD8_bit            BANKMASK(RCSTA1), 0
19326:         extern volatile __bit                   RCD82               @ (((unsigned) &RCSTA2)*8) + 0;
19327:         #define                                 RCD82_bit           BANKMASK(RCSTA2), 0
19328:         extern volatile __bit                   RCEN1               @ (((unsigned) &SSP1CON2)*8) + 3;
19329:         #define                                 RCEN1_bit           BANKMASK(SSP1CON2), 3
19330:         extern volatile __bit                   RCEN2               @ (((unsigned) &SSP2CON2)*8) + 3;
19331:         #define                                 RCEN2_bit           BANKMASK(SSP2CON2), 3
19332:         extern volatile __bit                   RCIDL1              @ (((unsigned) &BAUDCON1)*8) + 6;
19333:         #define                                 RCIDL1_bit          BANKMASK(BAUDCON1), 6
19334:         extern volatile __bit                   RCIDL2              @ (((unsigned) &BAUDCON2)*8) + 6;
19335:         #define                                 RCIDL2_bit          BANKMASK(BAUDCON2), 6
19336:         extern volatile __bit                   RCIE                @ (((unsigned) &PIE1)*8) + 5;
19337:         #define                                 RCIE_bit            BANKMASK(PIE1), 5
19338:         extern volatile __bit                   RCIF                @ (((unsigned) &PIR1)*8) + 5;
19339:         #define                                 RCIF_bit            BANKMASK(PIR1), 5
19340:         extern volatile __bit                   RCIP                @ (((unsigned) &IPR1)*8) + 5;
19341:         #define                                 RCIP_bit            BANKMASK(IPR1), 5
19342:         extern volatile __bit                   RCMT                @ (((unsigned) &BAUDCON1)*8) + 6;
19343:         #define                                 RCMT_bit            BANKMASK(BAUDCON1), 6
19344:         extern volatile __bit                   RCMT1               @ (((unsigned) &BAUDCON1)*8) + 6;
19345:         #define                                 RCMT1_bit           BANKMASK(BAUDCON1), 6
19346:         extern volatile __bit                   RCMT2               @ (((unsigned) &BAUDCON2)*8) + 6;
19347:         #define                                 RCMT2_bit           BANKMASK(BAUDCON2), 6
19348:         extern volatile __bit                   RD                  @ (((unsigned) &EECON1)*8) + 0;
19349:         #define                                 RD_bit              BANKMASK(EECON1), 0
19350:         extern volatile __bit                   RD16                @ (((unsigned) &T1CON)*8) + 1;
19351:         #define                                 RD16_bit            BANKMASK(T1CON), 1
19352:         extern volatile __bit                   RD163               @ (((unsigned) &T3CON)*8) + 7;
19353:         #define                                 RD163_bit           BANKMASK(T3CON), 7
19354:         extern volatile __bit                   RD165               @ (((unsigned) &T5CON)*8) + 1;
19355:         #define                                 RD165_bit           BANKMASK(T5CON), 1
19356:         extern volatile __bit                   RDE                 @ (((unsigned) &PORTE)*8) + 0;
19357:         #define                                 RDE_bit             BANKMASK(PORTE), 0
19358:         extern volatile __bit                   RE3                 @ (((unsigned) &PORTE)*8) + 3;
19359:         #define                                 RE3_bit             BANKMASK(PORTE), 3
19360:         extern volatile __bit                   READ_WRITE          @ (((unsigned) &SSP1STAT)*8) + 2;
19361:         #define                                 READ_WRITE_bit      BANKMASK(SSP1STAT), 2
19362:         extern volatile __bit                   READ_WRITE2         @ (((unsigned) &SSP2STAT)*8) + 2;
19363:         #define                                 READ_WRITE2_bit     BANKMASK(SSP2STAT), 2
19364:         extern volatile __bit                   RI                  @ (((unsigned) &RCON)*8) + 4;
19365:         #define                                 RI_bit              BANKMASK(RCON), 4
19366:         extern volatile __bit                   RJPU                @ (((unsigned) &PORTA)*8) + 7;
19367:         #define                                 RJPU_bit            BANKMASK(PORTA), 7
19368:         extern volatile __bit                   RSEN1               @ (((unsigned) &SSP1CON2)*8) + 1;
19369:         #define                                 RSEN1_bit           BANKMASK(SSP1CON2), 1
19370:         extern volatile __bit                   RSEN2               @ (((unsigned) &SSP2CON2)*8) + 1;
19371:         #define                                 RSEN2_bit           BANKMASK(SSP2CON2), 1
19372:         extern volatile __bit                   RW                  @ (((unsigned) &SSP1STAT)*8) + 2;
19373:         #define                                 RW_bit              BANKMASK(SSP1STAT), 2
19374:         extern volatile __bit                   RW1                 @ (((unsigned) &SSP1STAT)*8) + 2;
19375:         #define                                 RW1_bit             BANKMASK(SSP1STAT), 2
19376:         extern volatile __bit                   RW2                 @ (((unsigned) &SSP2STAT)*8) + 2;
19377:         #define                                 RW2_bit             BANKMASK(SSP2STAT), 2
19378:         extern volatile __bit                   RX                  @ (((unsigned) &PORTC)*8) + 7;
19379:         #define                                 RX_bit              BANKMASK(PORTC), 7
19380:         extern volatile __bit                   RX1                 @ (((unsigned) &PORTC)*8) + 7;
19381:         #define                                 RX1_bit             BANKMASK(PORTC), 7
19382:         extern volatile __bit                   RX2                 @ (((unsigned) &PORTD)*8) + 7;
19383:         #define                                 RX2_bit             BANKMASK(PORTD), 7
19384:         extern volatile __bit                   RX91                @ (((unsigned) &RCSTA1)*8) + 6;
19385:         #define                                 RX91_bit            BANKMASK(RCSTA1), 6
19386:         extern volatile __bit                   RX92                @ (((unsigned) &RCSTA2)*8) + 6;
19387:         #define                                 RX92_bit            BANKMASK(RCSTA2), 6
19388:         extern volatile __bit                   RX9D1               @ (((unsigned) &RCSTA1)*8) + 0;
19389:         #define                                 RX9D1_bit           BANKMASK(RCSTA1), 0
19390:         extern volatile __bit                   RX9D2               @ (((unsigned) &RCSTA2)*8) + 0;
19391:         #define                                 RX9D2_bit           BANKMASK(RCSTA2), 0
19392:         extern volatile __bit                   RXB0IE              @ (((unsigned) &PIE3)*8) + 0;
19393:         #define                                 RXB0IE_bit          BANKMASK(PIE3), 0
19394:         extern volatile __bit                   RXB1IE              @ (((unsigned) &PIE3)*8) + 1;
19395:         #define                                 RXB1IE_bit          BANKMASK(PIE3), 1
19396:         extern volatile __bit                   RXBNIE              @ (((unsigned) &PIE3)*8) + 1;
19397:         #define                                 RXBNIE_bit          BANKMASK(PIE3), 1
19398:         extern volatile __bit                   RXBNIF              @ (((unsigned) &PIR3)*8) + 1;
19399:         #define                                 RXBNIF_bit          BANKMASK(PIR3), 1
19400:         extern volatile __bit                   RXBNIP              @ (((unsigned) &IPR3)*8) + 1;
19401:         #define                                 RXBNIP_bit          BANKMASK(IPR3), 1
19402:         extern volatile __bit                   RXCKP               @ (((unsigned) &BAUDCON1)*8) + 5;
19403:         #define                                 RXCKP_bit           BANKMASK(BAUDCON1), 5
19404:         extern volatile __bit                   RXDTP               @ (((unsigned) &BAUDCON1)*8) + 5;
19405:         #define                                 RXDTP_bit           BANKMASK(BAUDCON1), 5
19406:         extern volatile __bit                   RXDTP1              @ (((unsigned) &BAUDCON1)*8) + 5;
19407:         #define                                 RXDTP1_bit          BANKMASK(BAUDCON1), 5
19408:         extern volatile __bit                   RXDTP2              @ (((unsigned) &BAUDCON2)*8) + 5;
19409:         #define                                 RXDTP2_bit          BANKMASK(BAUDCON2), 5
19410:         extern volatile __bit                   R_W2                @ (((unsigned) &SSP2STAT)*8) + 2;
19411:         #define                                 R_W2_bit            BANKMASK(SSP2STAT), 2
19412:         extern volatile __bit                   R_nW2               @ (((unsigned) &SSP2STAT)*8) + 2;
19413:         #define                                 R_nW2_bit           BANKMASK(SSP2STAT), 2
19414:         extern volatile __bit                   S2                  @ (((unsigned) &SSP2STAT)*8) + 3;
19415:         #define                                 S2_bit              BANKMASK(SSP2STAT), 3
19416:         extern volatile __bit                   SBOREN              @ (((unsigned) &RCON)*8) + 6;
19417:         #define                                 SBOREN_bit          BANKMASK(RCON), 6
19418:         extern volatile __bit                   SCK                 @ (((unsigned) &PORTC)*8) + 3;
19419:         #define                                 SCK_bit             BANKMASK(PORTC), 3
19420:         extern volatile __bit                   SCK1                @ (((unsigned) &PORTC)*8) + 3;
19421:         #define                                 SCK1_bit            BANKMASK(PORTC), 3
19422:         extern volatile __bit                   SCK2                @ (((unsigned) &PORTD)*8) + 0;
19423:         #define                                 SCK2_bit            BANKMASK(PORTD), 0
19424:         extern volatile __bit                   SCKP1               @ (((unsigned) &BAUDCON1)*8) + 4;
19425:         #define                                 SCKP1_bit           BANKMASK(BAUDCON1), 4
19426:         extern volatile __bit                   SCKP2               @ (((unsigned) &BAUDCON2)*8) + 4;
19427:         #define                                 SCKP2_bit           BANKMASK(BAUDCON2), 4
19428:         extern volatile __bit                   SCL                 @ (((unsigned) &PORTC)*8) + 3;
19429:         #define                                 SCL_bit             BANKMASK(PORTC), 3
19430:         extern volatile __bit                   SCL1                @ (((unsigned) &PORTC)*8) + 3;
19431:         #define                                 SCL1_bit            BANKMASK(PORTC), 3
19432:         extern volatile __bit                   SCL2                @ (((unsigned) &PORTD)*8) + 0;
19433:         #define                                 SCL2_bit            BANKMASK(PORTD), 0
19434:         extern volatile __bit                   SCS0                @ (((unsigned) &OSCCON)*8) + 0;
19435:         #define                                 SCS0_bit            BANKMASK(OSCCON), 0
19436:         extern volatile __bit                   SCS1                @ (((unsigned) &OSCCON)*8) + 1;
19437:         #define                                 SCS1_bit            BANKMASK(OSCCON), 1
19438:         extern volatile __bit                   SDA                 @ (((unsigned) &PORTC)*8) + 4;
19439:         #define                                 SDA_bit             BANKMASK(PORTC), 4
19440:         extern volatile __bit                   SDA1                @ (((unsigned) &PORTC)*8) + 4;
19441:         #define                                 SDA1_bit            BANKMASK(PORTC), 4
19442:         extern volatile __bit                   SDA2                @ (((unsigned) &PORTD)*8) + 1;
19443:         #define                                 SDA2_bit            BANKMASK(PORTD), 1
19444:         extern volatile __bit                   SDI                 @ (((unsigned) &PORTC)*8) + 4;
19445:         #define                                 SDI_bit             BANKMASK(PORTC), 4
19446:         extern volatile __bit                   SDI1                @ (((unsigned) &PORTC)*8) + 4;
19447:         #define                                 SDI1_bit            BANKMASK(PORTC), 4
19448:         extern volatile __bit                   SDI2                @ (((unsigned) &PORTD)*8) + 1;
19449:         #define                                 SDI2_bit            BANKMASK(PORTD), 1
19450:         extern volatile __bit                   SDO                 @ (((unsigned) &PORTC)*8) + 5;
19451:         #define                                 SDO_bit             BANKMASK(PORTC), 5
19452:         extern volatile __bit                   SDO1                @ (((unsigned) &PORTC)*8) + 5;
19453:         #define                                 SDO1_bit            BANKMASK(PORTC), 5
19454:         extern volatile __bit                   SDO2                @ (((unsigned) &PORTD)*8) + 4;
19455:         #define                                 SDO2_bit            BANKMASK(PORTD), 4
19456:         extern volatile __bit                   SEN1                @ (((unsigned) &SSP1CON2)*8) + 0;
19457:         #define                                 SEN1_bit            BANKMASK(SSP1CON2), 0
19458:         extern volatile __bit                   SEN2                @ (((unsigned) &SSP2CON2)*8) + 0;
19459:         #define                                 SEN2_bit            BANKMASK(SSP2CON2), 0
19460:         extern volatile __bit                   SENDB1              @ (((unsigned) &TXSTA1)*8) + 3;
19461:         #define                                 SENDB1_bit          BANKMASK(TXSTA1), 3
19462:         extern volatile __bit                   SENDB2              @ (((unsigned) &TXSTA2)*8) + 3;
19463:         #define                                 SENDB2_bit          BANKMASK(TXSTA2), 3
19464:         extern volatile __bit                   SLRA                @ (((unsigned) &SLRCON)*8) + 0;
19465:         #define                                 SLRA_bit            BANKMASK(SLRCON), 0
19466:         extern volatile __bit                   SLRB                @ (((unsigned) &SLRCON)*8) + 1;
19467:         #define                                 SLRB_bit            BANKMASK(SLRCON), 1
19468:         extern volatile __bit                   SLRC                @ (((unsigned) &SLRCON)*8) + 2;
19469:         #define                                 SLRC_bit            BANKMASK(SLRCON), 2
19470:         extern volatile __bit                   SLRD                @ (((unsigned) &SLRCON)*8) + 3;
19471:         #define                                 SLRD_bit            BANKMASK(SLRCON), 3
19472:         extern volatile __bit                   SLRE                @ (((unsigned) &SLRCON)*8) + 4;
19473:         #define                                 SLRE_bit            BANKMASK(SLRCON), 4
19474:         extern volatile __bit                   SMP1                @ (((unsigned) &SSP1STAT)*8) + 7;
19475:         #define                                 SMP1_bit            BANKMASK(SSP1STAT), 7
19476:         extern volatile __bit                   SMP2                @ (((unsigned) &SSP2STAT)*8) + 7;
19477:         #define                                 SMP2_bit            BANKMASK(SSP2STAT), 7
19478:         extern volatile __bit                   SOSCEN              @ (((unsigned) &T1CON)*8) + 3;
19479:         #define                                 SOSCEN_bit          BANKMASK(T1CON), 3
19480:         extern volatile __bit                   SOSCEN3             @ (((unsigned) &T3CON)*8) + 3;
19481:         #define                                 SOSCEN3_bit         BANKMASK(T3CON), 3
19482:         extern volatile __bit                   SOSCEN5             @ (((unsigned) &T5CON)*8) + 3;
19483:         #define                                 SOSCEN5_bit         BANKMASK(T5CON), 3
19484:         extern volatile __bit                   SOSCGO              @ (((unsigned) &OSCCON2)*8) + 3;
19485:         #define                                 SOSCGO_bit          BANKMASK(OSCCON2), 3
19486:         extern volatile __bit                   SOSCRUN             @ (((unsigned) &OSCCON2)*8) + 6;
19487:         #define                                 SOSCRUN_bit         BANKMASK(OSCCON2), 6
19488:         extern volatile __bit                   SP0                 @ (((unsigned) &STKPTR)*8) + 0;
19489:         #define                                 SP0_bit             BANKMASK(STKPTR), 0
19490:         extern volatile __bit                   SP1                 @ (((unsigned) &STKPTR)*8) + 1;
19491:         #define                                 SP1_bit             BANKMASK(STKPTR), 1
19492:         extern volatile __bit                   SP2                 @ (((unsigned) &STKPTR)*8) + 2;
19493:         #define                                 SP2_bit             BANKMASK(STKPTR), 2
19494:         extern volatile __bit                   SP3                 @ (((unsigned) &STKPTR)*8) + 3;
19495:         #define                                 SP3_bit             BANKMASK(STKPTR), 3
19496:         extern volatile __bit                   SP4                 @ (((unsigned) &STKPTR)*8) + 4;
19497:         #define                                 SP4_bit             BANKMASK(STKPTR), 4
19498:         extern volatile __bit                   SPEN1               @ (((unsigned) &RCSTA1)*8) + 7;
19499:         #define                                 SPEN1_bit           BANKMASK(RCSTA1), 7
19500:         extern volatile __bit                   SPEN2               @ (((unsigned) &RCSTA2)*8) + 7;
19501:         #define                                 SPEN2_bit           BANKMASK(RCSTA2), 7
19502:         extern volatile __bit                   SPI1MD              @ (((unsigned) &PMD0)*8) + 1;
19503:         #define                                 SPI1MD_bit          BANKMASK(PMD0), 1
19504:         extern volatile __bit                   SPI2MD              @ (((unsigned) &PMD0)*8) + 2;
19505:         #define                                 SPI2MD_bit          BANKMASK(PMD0), 2
19506:         extern volatile __bit                   SRCLK0              @ (((unsigned) &SRCON0)*8) + 4;
19507:         #define                                 SRCLK0_bit          BANKMASK(SRCON0), 4
19508:         extern volatile __bit                   SRCLK1              @ (((unsigned) &SRCON0)*8) + 5;
19509:         #define                                 SRCLK1_bit          BANKMASK(SRCON0), 5
19510:         extern volatile __bit                   SRCLK2              @ (((unsigned) &SRCON0)*8) + 6;
19511:         #define                                 SRCLK2_bit          BANKMASK(SRCON0), 6
19512:         extern volatile __bit                   SREN1               @ (((unsigned) &RCSTA1)*8) + 5;
19513:         #define                                 SREN1_bit           BANKMASK(RCSTA1), 5
19514:         extern volatile __bit                   SREN2               @ (((unsigned) &RCSTA2)*8) + 5;
19515:         #define                                 SREN2_bit           BANKMASK(RCSTA2), 5
19516:         extern volatile __bit                   SRENA               @ (((unsigned) &RCSTA1)*8) + 5;
19517:         #define                                 SRENA_bit           BANKMASK(RCSTA1), 5
19518:         extern volatile __bit                   SRI                 @ (((unsigned) &PORTB)*8) + 0;
19519:         #define                                 SRI_bit             BANKMASK(PORTB), 0
19520:         extern volatile __bit                   SRLEN               @ (((unsigned) &SRCON0)*8) + 7;
19521:         #define                                 SRLEN_bit           BANKMASK(SRCON0), 7
19522:         extern volatile __bit                   SRNQ                @ (((unsigned) &PORTA)*8) + 5;
19523:         #define                                 SRNQ_bit            BANKMASK(PORTA), 5
19524:         extern volatile __bit                   SRNQEN              @ (((unsigned) &SRCON0)*8) + 2;
19525:         #define                                 SRNQEN_bit          BANKMASK(SRCON0), 2
19526:         extern volatile __bit                   SRPR                @ (((unsigned) &SRCON0)*8) + 0;
19527:         #define                                 SRPR_bit            BANKMASK(SRCON0), 0
19528:         extern volatile __bit                   SRPS                @ (((unsigned) &SRCON0)*8) + 1;
19529:         #define                                 SRPS_bit            BANKMASK(SRCON0), 1
19530:         extern volatile __bit                   SRQ                 @ (((unsigned) &PORTA)*8) + 4;
19531:         #define                                 SRQ_bit             BANKMASK(PORTA), 4
19532:         extern volatile __bit                   SRQEN               @ (((unsigned) &SRCON0)*8) + 3;
19533:         #define                                 SRQEN_bit           BANKMASK(SRCON0), 3
19534:         extern volatile __bit                   SRRC1E              @ (((unsigned) &SRCON1)*8) + 0;
19535:         #define                                 SRRC1E_bit          BANKMASK(SRCON1), 0
19536:         extern volatile __bit                   SRRC2E              @ (((unsigned) &SRCON1)*8) + 1;
19537:         #define                                 SRRC2E_bit          BANKMASK(SRCON1), 1
19538:         extern volatile __bit                   SRRCKE              @ (((unsigned) &SRCON1)*8) + 2;
19539:         #define                                 SRRCKE_bit          BANKMASK(SRCON1), 2
19540:         extern volatile __bit                   SRRPE               @ (((unsigned) &SRCON1)*8) + 3;
19541:         #define                                 SRRPE_bit           BANKMASK(SRCON1), 3
19542:         extern volatile __bit                   SRSC1E              @ (((unsigned) &SRCON1)*8) + 4;
19543:         #define                                 SRSC1E_bit          BANKMASK(SRCON1), 4
19544:         extern volatile __bit                   SRSC2E              @ (((unsigned) &SRCON1)*8) + 5;
19545:         #define                                 SRSC2E_bit          BANKMASK(SRCON1), 5
19546:         extern volatile __bit                   SRSCKE              @ (((unsigned) &SRCON1)*8) + 6;
19547:         #define                                 SRSCKE_bit          BANKMASK(SRCON1), 6
19548:         extern volatile __bit                   SRSPE               @ (((unsigned) &SRCON1)*8) + 7;
19549:         #define                                 SRSPE_bit           BANKMASK(SRCON1), 7
19550:         extern volatile __bit                   SS                  @ (((unsigned) &PORTA)*8) + 5;
19551:         #define                                 SS_bit              BANKMASK(PORTA), 5
19552:         extern volatile __bit                   SS1                 @ (((unsigned) &PORTA)*8) + 5;
19553:         #define                                 SS1_bit             BANKMASK(PORTA), 5
19554:         extern volatile __bit                   SS2                 @ (((unsigned) &PORTD)*8) + 3;
19555:         #define                                 SS2_bit             BANKMASK(PORTD), 3
19556:         extern volatile __bit                   SSP1IE              @ (((unsigned) &PIE1)*8) + 3;
19557:         #define                                 SSP1IE_bit          BANKMASK(PIE1), 3
19558:         extern volatile __bit                   SSP1IF              @ (((unsigned) &PIR1)*8) + 3;
19559:         #define                                 SSP1IF_bit          BANKMASK(PIR1), 3
19560:         extern volatile __bit                   SSP1IP              @ (((unsigned) &IPR1)*8) + 3;
19561:         #define                                 SSP1IP_bit          BANKMASK(IPR1), 3
19562:         extern volatile __bit                   SSP2IE              @ (((unsigned) &PIE3)*8) + 7;
19563:         #define                                 SSP2IE_bit          BANKMASK(PIE3), 7
19564:         extern volatile __bit                   SSP2IF              @ (((unsigned) &PIR3)*8) + 7;
19565:         #define                                 SSP2IF_bit          BANKMASK(PIR3), 7
19566:         extern volatile __bit                   SSP2IP              @ (((unsigned) &IPR3)*8) + 7;
19567:         #define                                 SSP2IP_bit          BANKMASK(IPR3), 7
19568:         extern volatile __bit                   SSPEN1              @ (((unsigned) &SSP1CON1)*8) + 5;
19569:         #define                                 SSPEN1_bit          BANKMASK(SSP1CON1), 5
19570:         extern volatile __bit                   SSPEN2              @ (((unsigned) &SSP2CON1)*8) + 5;
19571:         #define                                 SSPEN2_bit          BANKMASK(SSP2CON1), 5
19572:         extern volatile __bit                   SSPIE               @ (((unsigned) &PIE1)*8) + 3;
19573:         #define                                 SSPIE_bit           BANKMASK(PIE1), 3
19574:         extern volatile __bit                   SSPIF               @ (((unsigned) &PIR1)*8) + 3;
19575:         #define                                 SSPIF_bit           BANKMASK(PIR1), 3
19576:         extern volatile __bit                   SSPIP               @ (((unsigned) &IPR1)*8) + 3;
19577:         #define                                 SSPIP_bit           BANKMASK(IPR1), 3
19578:         extern volatile __bit                   SSPM01              @ (((unsigned) &SSP1CON1)*8) + 0;
19579:         #define                                 SSPM01_bit          BANKMASK(SSP1CON1), 0
19580:         extern volatile __bit                   SSPM02              @ (((unsigned) &SSP2CON1)*8) + 0;
19581:         #define                                 SSPM02_bit          BANKMASK(SSP2CON1), 0
19582:         extern volatile __bit                   SSPM11              @ (((unsigned) &SSP1CON1)*8) + 1;
19583:         #define                                 SSPM11_bit          BANKMASK(SSP1CON1), 1
19584:         extern volatile __bit                   SSPM12              @ (((unsigned) &SSP2CON1)*8) + 1;
19585:         #define                                 SSPM12_bit          BANKMASK(SSP2CON1), 1
19586:         extern volatile __bit                   SSPM21              @ (((unsigned) &SSP1CON1)*8) + 2;
19587:         #define                                 SSPM21_bit          BANKMASK(SSP1CON1), 2
19588:         extern volatile __bit                   SSPM22              @ (((unsigned) &SSP2CON1)*8) + 2;
19589:         #define                                 SSPM22_bit          BANKMASK(SSP2CON1), 2
19590:         extern volatile __bit                   SSPM31              @ (((unsigned) &SSP1CON1)*8) + 3;
19591:         #define                                 SSPM31_bit          BANKMASK(SSP1CON1), 3
19592:         extern volatile __bit                   SSPM32              @ (((unsigned) &SSP2CON1)*8) + 3;
19593:         #define                                 SSPM32_bit          BANKMASK(SSP2CON1), 3
19594:         extern volatile __bit                   SSPOV1              @ (((unsigned) &SSP1CON1)*8) + 6;
19595:         #define                                 SSPOV1_bit          BANKMASK(SSP1CON1), 6
19596:         extern volatile __bit                   SSPOV2              @ (((unsigned) &SSP2CON1)*8) + 6;
19597:         #define                                 SSPOV2_bit          BANKMASK(SSP2CON1), 6
19598:         extern volatile __bit                   START               @ (((unsigned) &SSP1STAT)*8) + 3;
19599:         #define                                 START_bit           BANKMASK(SSP1STAT), 3
19600:         extern volatile __bit                   START1              @ (((unsigned) &SSP1STAT)*8) + 3;
19601:         #define                                 START1_bit          BANKMASK(SSP1STAT), 3
19602:         extern volatile __bit                   START2              @ (((unsigned) &SSP2STAT)*8) + 3;
19603:         #define                                 START2_bit          BANKMASK(SSP2STAT), 3
19604:         extern volatile __bit                   STKFUL              @ (((unsigned) &STKPTR)*8) + 7;
19605:         #define                                 STKFUL_bit          BANKMASK(STKPTR), 7
19606:         extern volatile __bit                   STKOVF              @ (((unsigned) &STKPTR)*8) + 7;
19607:         #define                                 STKOVF_bit          BANKMASK(STKPTR), 7
19608:         extern volatile __bit                   STKPTR0             @ (((unsigned) &STKPTR)*8) + 0;
19609:         #define                                 STKPTR0_bit         BANKMASK(STKPTR), 0
19610:         extern volatile __bit                   STKPTR1             @ (((unsigned) &STKPTR)*8) + 1;
19611:         #define                                 STKPTR1_bit         BANKMASK(STKPTR), 1
19612:         extern volatile __bit                   STKPTR2             @ (((unsigned) &STKPTR)*8) + 2;
19613:         #define                                 STKPTR2_bit         BANKMASK(STKPTR), 2
19614:         extern volatile __bit                   STKPTR3             @ (((unsigned) &STKPTR)*8) + 3;
19615:         #define                                 STKPTR3_bit         BANKMASK(STKPTR), 3
19616:         extern volatile __bit                   STKPTR4             @ (((unsigned) &STKPTR)*8) + 4;
19617:         #define                                 STKPTR4_bit         BANKMASK(STKPTR), 4
19618:         extern volatile __bit                   STKUNF              @ (((unsigned) &STKPTR)*8) + 6;
19619:         #define                                 STKUNF_bit          BANKMASK(STKPTR), 6
19620:         extern volatile __bit                   STOP                @ (((unsigned) &SSP1STAT)*8) + 4;
19621:         #define                                 STOP_bit            BANKMASK(SSP1STAT), 4
19622:         extern volatile __bit                   STOP1               @ (((unsigned) &SSP1STAT)*8) + 4;
19623:         #define                                 STOP1_bit           BANKMASK(SSP1STAT), 4
19624:         extern volatile __bit                   STOP2               @ (((unsigned) &SSP2STAT)*8) + 4;
19625:         #define                                 STOP2_bit           BANKMASK(SSP2STAT), 4
19626:         extern volatile __bit                   STR1A               @ (((unsigned) &PSTR1CON)*8) + 0;
19627:         #define                                 STR1A_bit           BANKMASK(PSTR1CON), 0
19628:         extern volatile __bit                   STR1B               @ (((unsigned) &PSTR1CON)*8) + 1;
19629:         #define                                 STR1B_bit           BANKMASK(PSTR1CON), 1
19630:         extern volatile __bit                   STR1C               @ (((unsigned) &PSTR1CON)*8) + 2;
19631:         #define                                 STR1C_bit           BANKMASK(PSTR1CON), 2
19632:         extern volatile __bit                   STR1D               @ (((unsigned) &PSTR1CON)*8) + 3;
19633:         #define                                 STR1D_bit           BANKMASK(PSTR1CON), 3
19634:         extern volatile __bit                   STR1SYNC            @ (((unsigned) &PSTR1CON)*8) + 4;
19635:         #define                                 STR1SYNC_bit        BANKMASK(PSTR1CON), 4
19636:         extern volatile __bit                   STR2A               @ (((unsigned) &PSTR2CON)*8) + 0;
19637:         #define                                 STR2A_bit           BANKMASK(PSTR2CON), 0
19638:         extern volatile __bit                   STR2B               @ (((unsigned) &PSTR2CON)*8) + 1;
19639:         #define                                 STR2B_bit           BANKMASK(PSTR2CON), 1
19640:         extern volatile __bit                   STR2C               @ (((unsigned) &PSTR2CON)*8) + 2;
19641:         #define                                 STR2C_bit           BANKMASK(PSTR2CON), 2
19642:         extern volatile __bit                   STR2D               @ (((unsigned) &PSTR2CON)*8) + 3;
19643:         #define                                 STR2D_bit           BANKMASK(PSTR2CON), 3
19644:         extern volatile __bit                   STR2SYNC            @ (((unsigned) &PSTR2CON)*8) + 4;
19645:         #define                                 STR2SYNC_bit        BANKMASK(PSTR2CON), 4
19646:         extern volatile __bit                   STR3A               @ (((unsigned) &PSTR3CON)*8) + 0;
19647:         #define                                 STR3A_bit           BANKMASK(PSTR3CON), 0
19648:         extern volatile __bit                   STR3B               @ (((unsigned) &PSTR3CON)*8) + 1;
19649:         #define                                 STR3B_bit           BANKMASK(PSTR3CON), 1
19650:         extern volatile __bit                   STR3C               @ (((unsigned) &PSTR3CON)*8) + 2;
19651:         #define                                 STR3C_bit           BANKMASK(PSTR3CON), 2
19652:         extern volatile __bit                   STR3D               @ (((unsigned) &PSTR3CON)*8) + 3;
19653:         #define                                 STR3D_bit           BANKMASK(PSTR3CON), 3
19654:         extern volatile __bit                   STR3SYNC            @ (((unsigned) &PSTR3CON)*8) + 4;
19655:         #define                                 STR3SYNC_bit        BANKMASK(PSTR3CON), 4
19656:         extern volatile __bit                   STRA                @ (((unsigned) &PSTR1CON)*8) + 0;
19657:         #define                                 STRA_bit            BANKMASK(PSTR1CON), 0
19658:         extern volatile __bit                   STRA2               @ (((unsigned) &PSTR2CON)*8) + 0;
19659:         #define                                 STRA2_bit           BANKMASK(PSTR2CON), 0
19660:         extern volatile __bit                   STRA3               @ (((unsigned) &PSTR3CON)*8) + 0;
19661:         #define                                 STRA3_bit           BANKMASK(PSTR3CON), 0
19662:         extern volatile __bit                   STRB                @ (((unsigned) &PSTR1CON)*8) + 1;
19663:         #define                                 STRB_bit            BANKMASK(PSTR1CON), 1
19664:         extern volatile __bit                   STRB2               @ (((unsigned) &PSTR2CON)*8) + 1;
19665:         #define                                 STRB2_bit           BANKMASK(PSTR2CON), 1
19666:         extern volatile __bit                   STRB3               @ (((unsigned) &PSTR3CON)*8) + 1;
19667:         #define                                 STRB3_bit           BANKMASK(PSTR3CON), 1
19668:         extern volatile __bit                   STRC                @ (((unsigned) &PSTR1CON)*8) + 2;
19669:         #define                                 STRC_bit            BANKMASK(PSTR1CON), 2
19670:         extern volatile __bit                   STRC2               @ (((unsigned) &PSTR2CON)*8) + 2;
19671:         #define                                 STRC2_bit           BANKMASK(PSTR2CON), 2
19672:         extern volatile __bit                   STRC3               @ (((unsigned) &PSTR3CON)*8) + 2;
19673:         #define                                 STRC3_bit           BANKMASK(PSTR3CON), 2
19674:         extern volatile __bit                   STRD                @ (((unsigned) &PSTR1CON)*8) + 3;
19675:         #define                                 STRD_bit            BANKMASK(PSTR1CON), 3
19676:         extern volatile __bit                   STRD2               @ (((unsigned) &PSTR2CON)*8) + 3;
19677:         #define                                 STRD2_bit           BANKMASK(PSTR2CON), 3
19678:         extern volatile __bit                   STRD3               @ (((unsigned) &PSTR3CON)*8) + 3;
19679:         #define                                 STRD3_bit           BANKMASK(PSTR3CON), 3
19680:         extern volatile __bit                   STRSYNC             @ (((unsigned) &PSTR1CON)*8) + 4;
19681:         #define                                 STRSYNC_bit         BANKMASK(PSTR1CON), 4
19682:         extern volatile __bit                   STRSYNC2            @ (((unsigned) &PSTR2CON)*8) + 4;
19683:         #define                                 STRSYNC2_bit        BANKMASK(PSTR2CON), 4
19684:         extern volatile __bit                   STRSYNC3            @ (((unsigned) &PSTR3CON)*8) + 4;
19685:         #define                                 STRSYNC3_bit        BANKMASK(PSTR3CON), 4
19686:         extern volatile __bit                   SWDTE               @ (((unsigned) &WDTCON)*8) + 0;
19687:         #define                                 SWDTE_bit           BANKMASK(WDTCON), 0
19688:         extern volatile __bit                   SWDTEN              @ (((unsigned) &WDTCON)*8) + 0;
19689:         #define                                 SWDTEN_bit          BANKMASK(WDTCON), 0
19690:         extern volatile __bit                   SYNC1               @ (((unsigned) &TXSTA1)*8) + 4;
19691:         #define                                 SYNC1_bit           BANKMASK(TXSTA1), 4
19692:         extern volatile __bit                   SYNC2               @ (((unsigned) &TXSTA2)*8) + 4;
19693:         #define                                 SYNC2_bit           BANKMASK(TXSTA2), 4
19694:         extern volatile __bit                   T08BIT              @ (((unsigned) &T0CON)*8) + 6;
19695:         #define                                 T08BIT_bit          BANKMASK(T0CON), 6
19696:         extern volatile __bit                   T0CKI               @ (((unsigned) &PORTA)*8) + 4;
19697:         #define                                 T0CKI_bit           BANKMASK(PORTA), 4
19698:         extern volatile __bit                   T0CS                @ (((unsigned) &T0CON)*8) + 5;
19699:         #define                                 T0CS_bit            BANKMASK(T0CON), 5
19700:         extern volatile __bit                   T0IE                @ (((unsigned) &INTCON)*8) + 5;
19701:         #define                                 T0IE_bit            BANKMASK(INTCON), 5
19702:         extern volatile __bit                   T0IF                @ (((unsigned) &INTCON)*8) + 2;
19703:         #define                                 T0IF_bit            BANKMASK(INTCON), 2
19704:         extern volatile __bit                   T0PS0               @ (((unsigned) &T0CON)*8) + 0;
19705:         #define                                 T0PS0_bit           BANKMASK(T0CON), 0
19706:         extern volatile __bit                   T0PS1               @ (((unsigned) &T0CON)*8) + 1;
19707:         #define                                 T0PS1_bit           BANKMASK(T0CON), 1
19708:         extern volatile __bit                   T0PS2               @ (((unsigned) &T0CON)*8) + 2;
19709:         #define                                 T0PS2_bit           BANKMASK(T0CON), 2
19710:         extern volatile __bit                   T0SE                @ (((unsigned) &T0CON)*8) + 4;
19711:         #define                                 T0SE_bit            BANKMASK(T0CON), 4
19712:         extern volatile __bit                   T1CKI               @ (((unsigned) &PORTC)*8) + 0;
19713:         #define                                 T1CKI_bit           BANKMASK(PORTC), 0
19714:         extern volatile __bit                   T1CKPS0             @ (((unsigned) &T1CON)*8) + 4;
19715:         #define                                 T1CKPS0_bit         BANKMASK(T1CON), 4
19716:         extern volatile __bit                   T1CKPS1             @ (((unsigned) &T1CON)*8) + 5;
19717:         #define                                 T1CKPS1_bit         BANKMASK(T1CON), 5
19718:         extern volatile __bit                   T1G                 @ (((unsigned) &PORTB)*8) + 5;
19719:         #define                                 T1G_bit             BANKMASK(PORTB), 5
19720:         extern volatile __bit                   T1GGO               @ (((unsigned) &T1GCON)*8) + 3;
19721:         #define                                 T1GGO_bit           BANKMASK(T1GCON), 3
19722:         extern volatile __bit                   T1GGO_NOT_DONE      @ (((unsigned) &T1GCON)*8) + 3;
19723:         #define                                 T1GGO_NOT_DONE_bit  BANKMASK(T1GCON), 3
19724:         extern volatile __bit                   T1GGO_nDONE         @ (((unsigned) &T1GCON)*8) + 3;
19725:         #define                                 T1GGO_nDONE_bit     BANKMASK(T1GCON), 3
19726:         extern volatile __bit                   T1GPOL              @ (((unsigned) &T1GCON)*8) + 6;
19727:         #define                                 T1GPOL_bit          BANKMASK(T1GCON), 6
19728:         extern volatile __bit                   T1GSPM              @ (((unsigned) &T1GCON)*8) + 4;
19729:         #define                                 T1GSPM_bit          BANKMASK(T1GCON), 4
19730:         extern volatile __bit                   T1GSS0              @ (((unsigned) &T1GCON)*8) + 0;
19731:         #define                                 T1GSS0_bit          BANKMASK(T1GCON), 0
19732:         extern volatile __bit                   T1GSS1              @ (((unsigned) &T1GCON)*8) + 1;
19733:         #define                                 T1GSS1_bit          BANKMASK(T1GCON), 1
19734:         extern volatile __bit                   T1GTM               @ (((unsigned) &T1GCON)*8) + 5;
19735:         #define                                 T1GTM_bit           BANKMASK(T1GCON), 5
19736:         extern volatile __bit                   T1GVAL              @ (((unsigned) &T1GCON)*8) + 2;
19737:         #define                                 T1GVAL_bit          BANKMASK(T1GCON), 2
19738:         extern volatile __bit                   T1G_DONE            @ (((unsigned) &T1GCON)*8) + 3;
19739:         #define                                 T1G_DONE_bit        BANKMASK(T1GCON), 3
19740:         extern volatile __bit                   T1OSCEN             @ (((unsigned) &T1CON)*8) + 3;
19741:         #define                                 T1OSCEN_bit         BANKMASK(T1CON), 3
19742:         extern volatile __bit                   T1OSI               @ (((unsigned) &PORTC)*8) + 1;
19743:         #define                                 T1OSI_bit           BANKMASK(PORTC), 1
19744:         extern volatile __bit                   T1OSO               @ (((unsigned) &PORTC)*8) + 0;
19745:         #define                                 T1OSO_bit           BANKMASK(PORTC), 0
19746:         extern volatile __bit                   T1RD16              @ (((unsigned) &T1CON)*8) + 1;
19747:         #define                                 T1RD16_bit          BANKMASK(T1CON), 1
19748:         extern volatile __bit                   T1SOSCEN            @ (((unsigned) &T1CON)*8) + 3;
19749:         #define                                 T1SOSCEN_bit        BANKMASK(T1CON), 3
19750:         extern volatile __bit                   T1SYNC              @ (((unsigned) &T1CON)*8) + 2;
19751:         #define                                 T1SYNC_bit          BANKMASK(T1CON), 2
19752:         extern volatile __bit                   T2CKPS0             @ (((unsigned) &T2CON)*8) + 0;
19753:         #define                                 T2CKPS0_bit         BANKMASK(T2CON), 0
19754:         extern volatile __bit                   T2CKPS1             @ (((unsigned) &T2CON)*8) + 1;
19755:         #define                                 T2CKPS1_bit         BANKMASK(T2CON), 1
19756:         extern volatile __bit                   T2OUTPS0            @ (((unsigned) &T2CON)*8) + 3;
19757:         #define                                 T2OUTPS0_bit        BANKMASK(T2CON), 3
19758:         extern volatile __bit                   T2OUTPS1            @ (((unsigned) &T2CON)*8) + 4;
19759:         #define                                 T2OUTPS1_bit        BANKMASK(T2CON), 4
19760:         extern volatile __bit                   T2OUTPS2            @ (((unsigned) &T2CON)*8) + 5;
19761:         #define                                 T2OUTPS2_bit        BANKMASK(T2CON), 5
19762:         extern volatile __bit                   T2OUTPS3            @ (((unsigned) &T2CON)*8) + 6;
19763:         #define                                 T2OUTPS3_bit        BANKMASK(T2CON), 6
19764:         extern volatile __bit                   T3CKPS0             @ (((unsigned) &T3CON)*8) + 4;
19765:         #define                                 T3CKPS0_bit         BANKMASK(T3CON), 4
19766:         extern volatile __bit                   T3CKPS1             @ (((unsigned) &T3CON)*8) + 5;
19767:         #define                                 T3CKPS1_bit         BANKMASK(T3CON), 5
19768:         extern volatile __bit                   T3G                 @ (((unsigned) &PORTC)*8) + 0;
19769:         #define                                 T3G_bit             BANKMASK(PORTC), 0
19770:         extern volatile __bit                   T3GGO               @ (((unsigned) &T3GCON)*8) + 3;
19771:         #define                                 T3GGO_bit           BANKMASK(T3GCON), 3
19772:         extern volatile __bit                   T3GGO_NOT_DONE      @ (((unsigned) &T3GCON)*8) + 3;
19773:         #define                                 T3GGO_NOT_DONE_bit  BANKMASK(T3GCON), 3
19774:         extern volatile __bit                   T3GGO_nDONE         @ (((unsigned) &T3GCON)*8) + 3;
19775:         #define                                 T3GGO_nDONE_bit     BANKMASK(T3GCON), 3
19776:         extern volatile __bit                   T3GPOL              @ (((unsigned) &T3GCON)*8) + 6;
19777:         #define                                 T3GPOL_bit          BANKMASK(T3GCON), 6
19778:         extern volatile __bit                   T3GSPM              @ (((unsigned) &T3GCON)*8) + 4;
19779:         #define                                 T3GSPM_bit          BANKMASK(T3GCON), 4
19780:         extern volatile __bit                   T3GSS0              @ (((unsigned) &T3GCON)*8) + 0;
19781:         #define                                 T3GSS0_bit          BANKMASK(T3GCON), 0
19782:         extern volatile __bit                   T3GSS1              @ (((unsigned) &T3GCON)*8) + 1;
19783:         #define                                 T3GSS1_bit          BANKMASK(T3GCON), 1
19784:         extern volatile __bit                   T3GTM               @ (((unsigned) &T3GCON)*8) + 5;
19785:         #define                                 T3GTM_bit           BANKMASK(T3GCON), 5
19786:         extern volatile __bit                   T3GVAL              @ (((unsigned) &T3GCON)*8) + 2;
19787:         #define                                 T3GVAL_bit          BANKMASK(T3GCON), 2
19788:         extern volatile __bit                   T3G_DONE            @ (((unsigned) &T3GCON)*8) + 3;
19789:         #define                                 T3G_DONE_bit        BANKMASK(T3GCON), 3
19790:         extern volatile __bit                   T3OSCEN             @ (((unsigned) &T3CON)*8) + 3;
19791:         #define                                 T3OSCEN_bit         BANKMASK(T3CON), 3
19792:         extern volatile __bit                   T3RD16              @ (((unsigned) &T3CON)*8) + 1;
19793:         #define                                 T3RD16_bit          BANKMASK(T3CON), 1
19794:         extern volatile __bit                   T3SOSCEN            @ (((unsigned) &T3CON)*8) + 3;
19795:         #define                                 T3SOSCEN_bit        BANKMASK(T3CON), 3
19796:         extern volatile __bit                   T4CKPS0             @ (((unsigned) &T4CON)*8) + 0;
19797:         #define                                 T4CKPS0_bit         BANKMASK(T4CON), 0
19798:         extern volatile __bit                   T4CKPS1             @ (((unsigned) &T4CON)*8) + 1;
19799:         #define                                 T4CKPS1_bit         BANKMASK(T4CON), 1
19800:         extern volatile __bit                   T4OUTPS0            @ (((unsigned) &T4CON)*8) + 3;
19801:         #define                                 T4OUTPS0_bit        BANKMASK(T4CON), 3
19802:         extern volatile __bit                   T4OUTPS1            @ (((unsigned) &T4CON)*8) + 4;
19803:         #define                                 T4OUTPS1_bit        BANKMASK(T4CON), 4
19804:         extern volatile __bit                   T4OUTPS2            @ (((unsigned) &T4CON)*8) + 5;
19805:         #define                                 T4OUTPS2_bit        BANKMASK(T4CON), 5
19806:         extern volatile __bit                   T4OUTPS3            @ (((unsigned) &T4CON)*8) + 6;
19807:         #define                                 T4OUTPS3_bit        BANKMASK(T4CON), 6
19808:         extern volatile __bit                   T5CKI               @ (((unsigned) &PORTC)*8) + 2;
19809:         #define                                 T5CKI_bit           BANKMASK(PORTC), 2
19810:         extern volatile __bit                   T5CKPS0             @ (((unsigned) &T5CON)*8) + 4;
19811:         #define                                 T5CKPS0_bit         BANKMASK(T5CON), 4
19812:         extern volatile __bit                   T5CKPS1             @ (((unsigned) &T5CON)*8) + 5;
19813:         #define                                 T5CKPS1_bit         BANKMASK(T5CON), 5
19814:         extern volatile __bit                   T5G                 @ (((unsigned) &PORTB)*8) + 4;
19815:         #define                                 T5G_bit             BANKMASK(PORTB), 4
19816:         extern volatile __bit                   T5GGO               @ (((unsigned) &T5GCON)*8) + 3;
19817:         #define                                 T5GGO_bit           BANKMASK(T5GCON), 3
19818:         extern volatile __bit                   T5GGO_NOT_DONE      @ (((unsigned) &T5GCON)*8) + 3;
19819:         #define                                 T5GGO_NOT_DONE_bit  BANKMASK(T5GCON), 3
19820:         extern volatile __bit                   T5GGO_nDONE         @ (((unsigned) &T5GCON)*8) + 3;
19821:         #define                                 T5GGO_nDONE_bit     BANKMASK(T5GCON), 3
19822:         extern volatile __bit                   T5GPOL              @ (((unsigned) &T5GCON)*8) + 6;
19823:         #define                                 T5GPOL_bit          BANKMASK(T5GCON), 6
19824:         extern volatile __bit                   T5GSPM              @ (((unsigned) &T5GCON)*8) + 4;
19825:         #define                                 T5GSPM_bit          BANKMASK(T5GCON), 4
19826:         extern volatile __bit                   T5GSS0              @ (((unsigned) &T5GCON)*8) + 0;
19827:         #define                                 T5GSS0_bit          BANKMASK(T5GCON), 0
19828:         extern volatile __bit                   T5GSS1              @ (((unsigned) &T5GCON)*8) + 1;
19829:         #define                                 T5GSS1_bit          BANKMASK(T5GCON), 1
19830:         extern volatile __bit                   T5GTM               @ (((unsigned) &T5GCON)*8) + 5;
19831:         #define                                 T5GTM_bit           BANKMASK(T5GCON), 5
19832:         extern volatile __bit                   T5GVAL              @ (((unsigned) &T5GCON)*8) + 2;
19833:         #define                                 T5GVAL_bit          BANKMASK(T5GCON), 2
19834:         extern volatile __bit                   T5G_DONE            @ (((unsigned) &T5GCON)*8) + 3;
19835:         #define                                 T5G_DONE_bit        BANKMASK(T5GCON), 3
19836:         extern volatile __bit                   T5RD16              @ (((unsigned) &T5CON)*8) + 1;
19837:         #define                                 T5RD16_bit          BANKMASK(T5CON), 1
19838:         extern volatile __bit                   T5SOSCEN            @ (((unsigned) &T5CON)*8) + 3;
19839:         #define                                 T5SOSCEN_bit        BANKMASK(T5CON), 3
19840:         extern volatile __bit                   T5SYNC              @ (((unsigned) &T5CON)*8) + 2;
19841:         #define                                 T5SYNC_bit          BANKMASK(T5CON), 2
19842:         extern volatile __bit                   T6CKPS0             @ (((unsigned) &T6CON)*8) + 0;
19843:         #define                                 T6CKPS0_bit         BANKMASK(T6CON), 0
19844:         extern volatile __bit                   T6CKPS1             @ (((unsigned) &T6CON)*8) + 1;
19845:         #define                                 T6CKPS1_bit         BANKMASK(T6CON), 1
19846:         extern volatile __bit                   T6OUTPS0            @ (((unsigned) &T6CON)*8) + 3;
19847:         #define                                 T6OUTPS0_bit        BANKMASK(T6CON), 3
19848:         extern volatile __bit                   T6OUTPS1            @ (((unsigned) &T6CON)*8) + 4;
19849:         #define                                 T6OUTPS1_bit        BANKMASK(T6CON), 4
19850:         extern volatile __bit                   T6OUTPS2            @ (((unsigned) &T6CON)*8) + 5;
19851:         #define                                 T6OUTPS2_bit        BANKMASK(T6CON), 5
19852:         extern volatile __bit                   T6OUTPS3            @ (((unsigned) &T6CON)*8) + 6;
19853:         #define                                 T6OUTPS3_bit        BANKMASK(T6CON), 6
19854:         extern volatile __bit                   TGEN                @ (((unsigned) &CTMUCONH)*8) + 4;
19855:         #define                                 TGEN_bit            BANKMASK(CTMUCONH), 4
19856:         extern volatile __bit                   TMR0IE              @ (((unsigned) &INTCON)*8) + 5;
19857:         #define                                 TMR0IE_bit          BANKMASK(INTCON), 5
19858:         extern volatile __bit                   TMR0IF              @ (((unsigned) &INTCON)*8) + 2;
19859:         #define                                 TMR0IF_bit          BANKMASK(INTCON), 2
19860:         extern volatile __bit                   TMR0IP              @ (((unsigned) &INTCON2)*8) + 2;
19861:         #define                                 TMR0IP_bit          BANKMASK(INTCON2), 2
19862:         extern volatile __bit                   TMR0ON              @ (((unsigned) &T0CON)*8) + 7;
19863:         #define                                 TMR0ON_bit          BANKMASK(T0CON), 7
19864:         extern volatile __bit                   TMR1CS0             @ (((unsigned) &T1CON)*8) + 6;
19865:         #define                                 TMR1CS0_bit         BANKMASK(T1CON), 6
19866:         extern volatile __bit                   TMR1CS1             @ (((unsigned) &T1CON)*8) + 7;
19867:         #define                                 TMR1CS1_bit         BANKMASK(T1CON), 7
19868:         extern volatile __bit                   TMR1GE              @ (((unsigned) &T1GCON)*8) + 7;
19869:         #define                                 TMR1GE_bit          BANKMASK(T1GCON), 7
19870:         extern volatile __bit                   TMR1GIE             @ (((unsigned) &PIE3)*8) + 0;
19871:         #define                                 TMR1GIE_bit         BANKMASK(PIE3), 0
19872:         extern volatile __bit                   TMR1GIF             @ (((unsigned) &PIR3)*8) + 0;
19873:         #define                                 TMR1GIF_bit         BANKMASK(PIR3), 0
19874:         extern volatile __bit                   TMR1GIP             @ (((unsigned) &IPR3)*8) + 0;
19875:         #define                                 TMR1GIP_bit         BANKMASK(IPR3), 0
19876:         extern volatile __bit                   TMR1IE              @ (((unsigned) &PIE1)*8) + 0;
19877:         #define                                 TMR1IE_bit          BANKMASK(PIE1), 0
19878:         extern volatile __bit                   TMR1IF              @ (((unsigned) &PIR1)*8) + 0;
19879:         #define                                 TMR1IF_bit          BANKMASK(PIR1), 0
19880:         extern volatile __bit                   TMR1IP              @ (((unsigned) &IPR1)*8) + 0;
19881:         #define                                 TMR1IP_bit          BANKMASK(IPR1), 0
19882:         extern volatile __bit                   TMR1MD              @ (((unsigned) &PMD0)*8) + 0;
19883:         #define                                 TMR1MD_bit          BANKMASK(PMD0), 0
19884:         extern volatile __bit                   TMR1ON              @ (((unsigned) &T1CON)*8) + 0;
19885:         #define                                 TMR1ON_bit          BANKMASK(T1CON), 0
19886:         extern volatile __bit                   TMR2IE              @ (((unsigned) &PIE1)*8) + 1;
19887:         #define                                 TMR2IE_bit          BANKMASK(PIE1), 1
19888:         extern volatile __bit                   TMR2IF              @ (((unsigned) &PIR1)*8) + 1;
19889:         #define                                 TMR2IF_bit          BANKMASK(PIR1), 1
19890:         extern volatile __bit                   TMR2IP              @ (((unsigned) &IPR1)*8) + 1;
19891:         #define                                 TMR2IP_bit          BANKMASK(IPR1), 1
19892:         extern volatile __bit                   TMR2MD              @ (((unsigned) &PMD0)*8) + 1;
19893:         #define                                 TMR2MD_bit          BANKMASK(PMD0), 1
19894:         extern volatile __bit                   TMR2ON              @ (((unsigned) &T2CON)*8) + 2;
19895:         #define                                 TMR2ON_bit          BANKMASK(T2CON), 2
19896:         extern volatile __bit                   TMR3CS0             @ (((unsigned) &T3CON)*8) + 6;
19897:         #define                                 TMR3CS0_bit         BANKMASK(T3CON), 6
19898:         extern volatile __bit                   TMR3CS1             @ (((unsigned) &T3CON)*8) + 7;
19899:         #define                                 TMR3CS1_bit         BANKMASK(T3CON), 7
19900:         extern volatile __bit                   TMR3GE              @ (((unsigned) &T3GCON)*8) + 7;
19901:         #define                                 TMR3GE_bit          BANKMASK(T3GCON), 7
19902:         extern volatile __bit                   TMR3GIE             @ (((unsigned) &PIE3)*8) + 1;
19903:         #define                                 TMR3GIE_bit         BANKMASK(PIE3), 1
19904:         extern volatile __bit                   TMR3GIF             @ (((unsigned) &PIR3)*8) + 1;
19905:         #define                                 TMR3GIF_bit         BANKMASK(PIR3), 1
19906:         extern volatile __bit                   TMR3GIP             @ (((unsigned) &IPR3)*8) + 1;
19907:         #define                                 TMR3GIP_bit         BANKMASK(IPR3), 1
19908:         extern volatile __bit                   TMR3IE              @ (((unsigned) &PIE2)*8) + 1;
19909:         #define                                 TMR3IE_bit          BANKMASK(PIE2), 1
19910:         extern volatile __bit                   TMR3IF              @ (((unsigned) &PIR2)*8) + 1;
19911:         #define                                 TMR3IF_bit          BANKMASK(PIR2), 1
19912:         extern volatile __bit                   TMR3IP              @ (((unsigned) &IPR2)*8) + 1;
19913:         #define                                 TMR3IP_bit          BANKMASK(IPR2), 1
19914:         extern volatile __bit                   TMR3MD              @ (((unsigned) &PMD0)*8) + 2;
19915:         #define                                 TMR3MD_bit          BANKMASK(PMD0), 2
19916:         extern volatile __bit                   TMR3ON              @ (((unsigned) &T3CON)*8) + 0;
19917:         #define                                 TMR3ON_bit          BANKMASK(T3CON), 0
19918:         extern volatile __bit                   TMR4IE              @ (((unsigned) &PIE5)*8) + 0;
19919:         #define                                 TMR4IE_bit          BANKMASK(PIE5), 0
19920:         extern volatile __bit                   TMR4IF              @ (((unsigned) &PIR5)*8) + 0;
19921:         #define                                 TMR4IF_bit          BANKMASK(PIR5), 0
19922:         extern volatile __bit                   TMR4IP              @ (((unsigned) &IPR5)*8) + 0;
19923:         #define                                 TMR4IP_bit          BANKMASK(IPR5), 0
19924:         extern volatile __bit                   TMR4MD              @ (((unsigned) &PMD0)*8) + 3;
19925:         #define                                 TMR4MD_bit          BANKMASK(PMD0), 3
19926:         extern volatile __bit                   TMR4ON              @ (((unsigned) &T4CON)*8) + 2;
19927:         #define                                 TMR4ON_bit          BANKMASK(T4CON), 2
19928:         extern volatile __bit                   TMR5CS0             @ (((unsigned) &T5CON)*8) + 6;
19929:         #define                                 TMR5CS0_bit         BANKMASK(T5CON), 6
19930:         extern volatile __bit                   TMR5CS1             @ (((unsigned) &T5CON)*8) + 7;
19931:         #define                                 TMR5CS1_bit         BANKMASK(T5CON), 7
19932:         extern volatile __bit                   TMR5GE              @ (((unsigned) &T5GCON)*8) + 7;
19933:         #define                                 TMR5GE_bit          BANKMASK(T5GCON), 7
19934:         extern volatile __bit                   TMR5GIE             @ (((unsigned) &PIE3)*8) + 2;
19935:         #define                                 TMR5GIE_bit         BANKMASK(PIE3), 2
19936:         extern volatile __bit                   TMR5GIF             @ (((unsigned) &PIR3)*8) + 2;
19937:         #define                                 TMR5GIF_bit         BANKMASK(PIR3), 2
19938:         extern volatile __bit                   TMR5GIP             @ (((unsigned) &IPR3)*8) + 2;
19939:         #define                                 TMR5GIP_bit         BANKMASK(IPR3), 2
19940:         extern volatile __bit                   TMR5IE              @ (((unsigned) &PIE5)*8) + 1;
19941:         #define                                 TMR5IE_bit          BANKMASK(PIE5), 1
19942:         extern volatile __bit                   TMR5IF              @ (((unsigned) &PIR5)*8) + 1;
19943:         #define                                 TMR5IF_bit          BANKMASK(PIR5), 1
19944:         extern volatile __bit                   TMR5IP              @ (((unsigned) &IPR5)*8) + 1;
19945:         #define                                 TMR5IP_bit          BANKMASK(IPR5), 1
19946:         extern volatile __bit                   TMR5MD              @ (((unsigned) &PMD0)*8) + 4;
19947:         #define                                 TMR5MD_bit          BANKMASK(PMD0), 4
19948:         extern volatile __bit                   TMR5ON              @ (((unsigned) &T5CON)*8) + 0;
19949:         #define                                 TMR5ON_bit          BANKMASK(T5CON), 0
19950:         extern volatile __bit                   TMR6IE              @ (((unsigned) &PIE5)*8) + 2;
19951:         #define                                 TMR6IE_bit          BANKMASK(PIE5), 2
19952:         extern volatile __bit                   TMR6IF              @ (((unsigned) &PIR5)*8) + 2;
19953:         #define                                 TMR6IF_bit          BANKMASK(PIR5), 2
19954:         extern volatile __bit                   TMR6IP              @ (((unsigned) &IPR5)*8) + 2;
19955:         #define                                 TMR6IP_bit          BANKMASK(IPR5), 2
19956:         extern volatile __bit                   TMR6MD              @ (((unsigned) &PMD0)*8) + 5;
19957:         #define                                 TMR6MD_bit          BANKMASK(PMD0), 5
19958:         extern volatile __bit                   TMR6ON              @ (((unsigned) &T6CON)*8) + 2;
19959:         #define                                 TMR6ON_bit          BANKMASK(T6CON), 2
19960:         extern volatile __bit                   TO                  @ (((unsigned) &RCON)*8) + 3;
19961:         #define                                 TO_bit              BANKMASK(RCON), 3
19962:         extern volatile __bit                   TRIGSEL             @ (((unsigned) &ADCON1)*8) + 7;
19963:         #define                                 TRIGSEL_bit         BANKMASK(ADCON1), 7
19964:         extern volatile __bit                   TRISA0              @ (((unsigned) &TRISA)*8) + 0;
19965:         #define                                 TRISA0_bit          BANKMASK(TRISA), 0
19966:         extern volatile __bit                   TRISA1              @ (((unsigned) &TRISA)*8) + 1;
19967:         #define                                 TRISA1_bit          BANKMASK(TRISA), 1
19968:         extern volatile __bit                   TRISA2              @ (((unsigned) &TRISA)*8) + 2;
19969:         #define                                 TRISA2_bit          BANKMASK(TRISA), 2
19970:         extern volatile __bit                   TRISA3              @ (((unsigned) &TRISA)*8) + 3;
19971:         #define                                 TRISA3_bit          BANKMASK(TRISA), 3
19972:         extern volatile __bit                   TRISA4              @ (((unsigned) &TRISA)*8) + 4;
19973:         #define                                 TRISA4_bit          BANKMASK(TRISA), 4
19974:         extern volatile __bit                   TRISA5              @ (((unsigned) &TRISA)*8) + 5;
19975:         #define                                 TRISA5_bit          BANKMASK(TRISA), 5
19976:         extern volatile __bit                   TRISA6              @ (((unsigned) &TRISA)*8) + 6;
19977:         #define                                 TRISA6_bit          BANKMASK(TRISA), 6
19978:         extern volatile __bit                   TRISA7              @ (((unsigned) &TRISA)*8) + 7;
19979:         #define                                 TRISA7_bit          BANKMASK(TRISA), 7
19980:         extern volatile __bit                   TRISB0              @ (((unsigned) &TRISB)*8) + 0;
19981:         #define                                 TRISB0_bit          BANKMASK(TRISB), 0
19982:         extern volatile __bit                   TRISB1              @ (((unsigned) &TRISB)*8) + 1;
19983:         #define                                 TRISB1_bit          BANKMASK(TRISB), 1
19984:         extern volatile __bit                   TRISB2              @ (((unsigned) &TRISB)*8) + 2;
19985:         #define                                 TRISB2_bit          BANKMASK(TRISB), 2
19986:         extern volatile __bit                   TRISB3              @ (((unsigned) &TRISB)*8) + 3;
19987:         #define                                 TRISB3_bit          BANKMASK(TRISB), 3
19988:         extern volatile __bit                   TRISB4              @ (((unsigned) &TRISB)*8) + 4;
19989:         #define                                 TRISB4_bit          BANKMASK(TRISB), 4
19990:         extern volatile __bit                   TRISB5              @ (((unsigned) &TRISB)*8) + 5;
19991:         #define                                 TRISB5_bit          BANKMASK(TRISB), 5
19992:         extern volatile __bit                   TRISB6              @ (((unsigned) &TRISB)*8) + 6;
19993:         #define                                 TRISB6_bit          BANKMASK(TRISB), 6
19994:         extern volatile __bit                   TRISB7              @ (((unsigned) &TRISB)*8) + 7;
19995:         #define                                 TRISB7_bit          BANKMASK(TRISB), 7
19996:         extern volatile __bit                   TRISC0              @ (((unsigned) &TRISC)*8) + 0;
19997:         #define                                 TRISC0_bit          BANKMASK(TRISC), 0
19998:         extern volatile __bit                   TRISC1              @ (((unsigned) &TRISC)*8) + 1;
19999:         #define                                 TRISC1_bit          BANKMASK(TRISC), 1
20000:         extern volatile __bit                   TRISC2              @ (((unsigned) &TRISC)*8) + 2;
20001:         #define                                 TRISC2_bit          BANKMASK(TRISC), 2
20002:         extern volatile __bit                   TRISC3              @ (((unsigned) &TRISC)*8) + 3;
20003:         #define                                 TRISC3_bit          BANKMASK(TRISC), 3
20004:         extern volatile __bit                   TRISC4              @ (((unsigned) &TRISC)*8) + 4;
20005:         #define                                 TRISC4_bit          BANKMASK(TRISC), 4
20006:         extern volatile __bit                   TRISC5              @ (((unsigned) &TRISC)*8) + 5;
20007:         #define                                 TRISC5_bit          BANKMASK(TRISC), 5
20008:         extern volatile __bit                   TRISC6              @ (((unsigned) &TRISC)*8) + 6;
20009:         #define                                 TRISC6_bit          BANKMASK(TRISC), 6
20010:         extern volatile __bit                   TRISC7              @ (((unsigned) &TRISC)*8) + 7;
20011:         #define                                 TRISC7_bit          BANKMASK(TRISC), 7
20012:         extern volatile __bit                   TRISD0              @ (((unsigned) &TRISD)*8) + 0;
20013:         #define                                 TRISD0_bit          BANKMASK(TRISD), 0
20014:         extern volatile __bit                   TRISD1              @ (((unsigned) &TRISD)*8) + 1;
20015:         #define                                 TRISD1_bit          BANKMASK(TRISD), 1
20016:         extern volatile __bit                   TRISD2              @ (((unsigned) &TRISD)*8) + 2;
20017:         #define                                 TRISD2_bit          BANKMASK(TRISD), 2
20018:         extern volatile __bit                   TRISD3              @ (((unsigned) &TRISD)*8) + 3;
20019:         #define                                 TRISD3_bit          BANKMASK(TRISD), 3
20020:         extern volatile __bit                   TRISD4              @ (((unsigned) &TRISD)*8) + 4;
20021:         #define                                 TRISD4_bit          BANKMASK(TRISD), 4
20022:         extern volatile __bit                   TRISD5              @ (((unsigned) &TRISD)*8) + 5;
20023:         #define                                 TRISD5_bit          BANKMASK(TRISD), 5
20024:         extern volatile __bit                   TRISD6              @ (((unsigned) &TRISD)*8) + 6;
20025:         #define                                 TRISD6_bit          BANKMASK(TRISD), 6
20026:         extern volatile __bit                   TRISD7              @ (((unsigned) &TRISD)*8) + 7;
20027:         #define                                 TRISD7_bit          BANKMASK(TRISD), 7
20028:         extern volatile __bit                   TRISE0              @ (((unsigned) &TRISE)*8) + 0;
20029:         #define                                 TRISE0_bit          BANKMASK(TRISE), 0
20030:         extern volatile __bit                   TRISE1              @ (((unsigned) &TRISE)*8) + 1;
20031:         #define                                 TRISE1_bit          BANKMASK(TRISE), 1
20032:         extern volatile __bit                   TRISE2              @ (((unsigned) &TRISE)*8) + 2;
20033:         #define                                 TRISE2_bit          BANKMASK(TRISE), 2
20034:         extern volatile __bit                   TRMT1               @ (((unsigned) &TXSTA1)*8) + 1;
20035:         #define                                 TRMT1_bit           BANKMASK(TXSTA1), 1
20036:         extern volatile __bit                   TRMT2               @ (((unsigned) &TXSTA2)*8) + 1;
20037:         #define                                 TRMT2_bit           BANKMASK(TXSTA2), 1
20038:         extern volatile __bit                   TUN0                @ (((unsigned) &OSCTUNE)*8) + 0;
20039:         #define                                 TUN0_bit            BANKMASK(OSCTUNE), 0
20040:         extern volatile __bit                   TUN1                @ (((unsigned) &OSCTUNE)*8) + 1;
20041:         #define                                 TUN1_bit            BANKMASK(OSCTUNE), 1
20042:         extern volatile __bit                   TUN2                @ (((unsigned) &OSCTUNE)*8) + 2;
20043:         #define                                 TUN2_bit            BANKMASK(OSCTUNE), 2
20044:         extern volatile __bit                   TUN3                @ (((unsigned) &OSCTUNE)*8) + 3;
20045:         #define                                 TUN3_bit            BANKMASK(OSCTUNE), 3
20046:         extern volatile __bit                   TUN4                @ (((unsigned) &OSCTUNE)*8) + 4;
20047:         #define                                 TUN4_bit            BANKMASK(OSCTUNE), 4
20048:         extern volatile __bit                   TUN5                @ (((unsigned) &OSCTUNE)*8) + 5;
20049:         #define                                 TUN5_bit            BANKMASK(OSCTUNE), 5
20050:         extern volatile __bit                   TX                  @ (((unsigned) &PORTC)*8) + 6;
20051:         #define                                 TX_bit              BANKMASK(PORTC), 6
20052:         extern volatile __bit                   TX1                 @ (((unsigned) &PORTC)*8) + 6;
20053:         #define                                 TX1_bit             BANKMASK(PORTC), 6
20054:         extern volatile __bit                   TX1IE               @ (((unsigned) &PIE1)*8) + 4;
20055:         #define                                 TX1IE_bit           BANKMASK(PIE1), 4
20056:         extern volatile __bit                   TX1IF               @ (((unsigned) &PIR1)*8) + 4;
20057:         #define                                 TX1IF_bit           BANKMASK(PIR1), 4
20058:         extern volatile __bit                   TX1IP               @ (((unsigned) &IPR1)*8) + 4;
20059:         #define                                 TX1IP_bit           BANKMASK(IPR1), 4
20060:         extern volatile __bit                   TX2                 @ (((unsigned) &PORTD)*8) + 6;
20061:         #define                                 TX2_bit             BANKMASK(PORTD), 6
20062:         extern volatile __bit                   TX2IE               @ (((unsigned) &PIE3)*8) + 4;
20063:         #define                                 TX2IE_bit           BANKMASK(PIE3), 4
20064:         extern volatile __bit                   TX2IF               @ (((unsigned) &PIR3)*8) + 4;
20065:         #define                                 TX2IF_bit           BANKMASK(PIR3), 4
20066:         extern volatile __bit                   TX2IP               @ (((unsigned) &IPR3)*8) + 4;
20067:         #define                                 TX2IP_bit           BANKMASK(IPR3), 4
20068:         extern volatile __bit                   TX8_9               @ (((unsigned) &TXSTA1)*8) + 6;
20069:         #define                                 TX8_9_bit           BANKMASK(TXSTA1), 6
20070:         extern volatile __bit                   TX8_92              @ (((unsigned) &TXSTA2)*8) + 6;
20071:         #define                                 TX8_92_bit          BANKMASK(TXSTA2), 6
20072:         extern volatile __bit                   TX91                @ (((unsigned) &TXSTA1)*8) + 6;
20073:         #define                                 TX91_bit            BANKMASK(TXSTA1), 6
20074:         extern volatile __bit                   TX92                @ (((unsigned) &TXSTA2)*8) + 6;
20075:         #define                                 TX92_bit            BANKMASK(TXSTA2), 6
20076:         extern volatile __bit                   TX9D1               @ (((unsigned) &TXSTA1)*8) + 0;
20077:         #define                                 TX9D1_bit           BANKMASK(TXSTA1), 0
20078:         extern volatile __bit                   TX9D2               @ (((unsigned) &TXSTA2)*8) + 0;
20079:         #define                                 TX9D2_bit           BANKMASK(TXSTA2), 0
20080:         extern volatile __bit                   TXB0IE              @ (((unsigned) &PIE3)*8) + 2;
20081:         #define                                 TXB0IE_bit          BANKMASK(PIE3), 2
20082:         extern volatile __bit                   TXB1IE              @ (((unsigned) &PIE3)*8) + 3;
20083:         #define                                 TXB1IE_bit          BANKMASK(PIE3), 3
20084:         extern volatile __bit                   TXB2IE              @ (((unsigned) &PIE3)*8) + 4;
20085:         #define                                 TXB2IE_bit          BANKMASK(PIE3), 4
20086:         extern volatile __bit                   TXBNIE              @ (((unsigned) &PIE3)*8) + 4;
20087:         #define                                 TXBNIE_bit          BANKMASK(PIE3), 4
20088:         extern volatile __bit                   TXBNIF              @ (((unsigned) &PIR3)*8) + 4;
20089:         #define                                 TXBNIF_bit          BANKMASK(PIR3), 4
20090:         extern volatile __bit                   TXBNIP              @ (((unsigned) &IPR3)*8) + 4;
20091:         #define                                 TXBNIP_bit          BANKMASK(IPR3), 4
20092:         extern volatile __bit                   TXCKP               @ (((unsigned) &BAUDCON1)*8) + 4;
20093:         #define                                 TXCKP_bit           BANKMASK(BAUDCON1), 4
20094:         extern volatile __bit                   TXCKP1              @ (((unsigned) &BAUDCON1)*8) + 4;
20095:         #define                                 TXCKP1_bit          BANKMASK(BAUDCON1), 4
20096:         extern volatile __bit                   TXCKP2              @ (((unsigned) &BAUDCON2)*8) + 4;
20097:         #define                                 TXCKP2_bit          BANKMASK(BAUDCON2), 4
20098:         extern volatile __bit                   TXD8                @ (((unsigned) &TXSTA1)*8) + 0;
20099:         #define                                 TXD8_bit            BANKMASK(TXSTA1), 0
20100:         extern volatile __bit                   TXD82               @ (((unsigned) &TXSTA2)*8) + 0;
20101:         #define                                 TXD82_bit           BANKMASK(TXSTA2), 0
20102:         extern volatile __bit                   TXEN1               @ (((unsigned) &TXSTA1)*8) + 5;
20103:         #define                                 TXEN1_bit           BANKMASK(TXSTA1), 5
20104:         extern volatile __bit                   TXEN2               @ (((unsigned) &TXSTA2)*8) + 5;
20105:         #define                                 TXEN2_bit           BANKMASK(TXSTA2), 5
20106:         extern volatile __bit                   TXIE                @ (((unsigned) &PIE1)*8) + 4;
20107:         #define                                 TXIE_bit            BANKMASK(PIE1), 4
20108:         extern volatile __bit                   TXIF                @ (((unsigned) &PIR1)*8) + 4;
20109:         #define                                 TXIF_bit            BANKMASK(PIR1), 4
20110:         extern volatile __bit                   TXIP                @ (((unsigned) &IPR1)*8) + 4;
20111:         #define                                 TXIP_bit            BANKMASK(IPR1), 4
20112:         extern volatile __bit                   UA1                 @ (((unsigned) &SSP1STAT)*8) + 1;
20113:         #define                                 UA1_bit             BANKMASK(SSP1STAT), 1
20114:         extern volatile __bit                   UA2                 @ (((unsigned) &SSP2STAT)*8) + 1;
20115:         #define                                 UA2_bit             BANKMASK(SSP2STAT), 1
20116:         extern volatile __bit                   UART1MD             @ (((unsigned) &PMD0)*8) + 6;
20117:         #define                                 UART1MD_bit         BANKMASK(PMD0), 6
20118:         extern volatile __bit                   UART2MD             @ (((unsigned) &PMD0)*8) + 7;
20119:         #define                                 UART2MD_bit         BANKMASK(PMD0), 7
20120:         extern volatile __bit                   ULPWUIN             @ (((unsigned) &PORTA)*8) + 0;
20121:         #define                                 ULPWUIN_bit         BANKMASK(PORTA), 0
20122:         extern volatile __bit                   VDIRMAG             @ (((unsigned) &HLVDCON)*8) + 7;
20123:         #define                                 VDIRMAG_bit         BANKMASK(HLVDCON), 7
20124:         extern volatile __bit                   VPP                 @ (((unsigned) &PORTE)*8) + 3;
20125:         #define                                 VPP_bit             BANKMASK(PORTE), 3
20126:         extern volatile __bit                   VREFM               @ (((unsigned) &PORTA)*8) + 2;
20127:         #define                                 VREFM_bit           BANKMASK(PORTA), 2
20128:         extern volatile __bit                   VREFN               @ (((unsigned) &PORTA)*8) + 2;
20129:         #define                                 VREFN_bit           BANKMASK(PORTA), 2
20130:         extern volatile __bit                   VREFP               @ (((unsigned) &PORTA)*8) + 3;
20131:         #define                                 VREFP_bit           BANKMASK(PORTA), 3
20132:         extern volatile __bit                   W4E                 @ (((unsigned) &BAUDCON1)*8) + 1;
20133:         #define                                 W4E_bit             BANKMASK(BAUDCON1), 1
20134:         extern volatile __bit                   WCOL1               @ (((unsigned) &SSP1CON1)*8) + 7;
20135:         #define                                 WCOL1_bit           BANKMASK(SSP1CON1), 7
20136:         extern volatile __bit                   WCOL2               @ (((unsigned) &SSP2CON1)*8) + 7;
20137:         #define                                 WCOL2_bit           BANKMASK(SSP2CON1), 7
20138:         extern volatile __bit                   WPUB0               @ (((unsigned) &WPUB)*8) + 0;
20139:         #define                                 WPUB0_bit           BANKMASK(WPUB), 0
20140:         extern volatile __bit                   WPUB1               @ (((unsigned) &WPUB)*8) + 1;
20141:         #define                                 WPUB1_bit           BANKMASK(WPUB), 1
20142:         extern volatile __bit                   WPUB2               @ (((unsigned) &WPUB)*8) + 2;
20143:         #define                                 WPUB2_bit           BANKMASK(WPUB), 2
20144:         extern volatile __bit                   WPUB3               @ (((unsigned) &WPUB)*8) + 3;
20145:         #define                                 WPUB3_bit           BANKMASK(WPUB), 3
20146:         extern volatile __bit                   WPUB4               @ (((unsigned) &WPUB)*8) + 4;
20147:         #define                                 WPUB4_bit           BANKMASK(WPUB), 4
20148:         extern volatile __bit                   WPUB5               @ (((unsigned) &WPUB)*8) + 5;
20149:         #define                                 WPUB5_bit           BANKMASK(WPUB), 5
20150:         extern volatile __bit                   WPUB6               @ (((unsigned) &WPUB)*8) + 6;
20151:         #define                                 WPUB6_bit           BANKMASK(WPUB), 6
20152:         extern volatile __bit                   WPUB7               @ (((unsigned) &WPUB)*8) + 7;
20153:         #define                                 WPUB7_bit           BANKMASK(WPUB), 7
20154:         extern volatile __bit                   WPUE3               @ (((unsigned) &TRISE)*8) + 7;
20155:         #define                                 WPUE3_bit           BANKMASK(TRISE), 7
20156:         extern volatile __bit                   WR                  @ (((unsigned) &EECON1)*8) + 1;
20157:         #define                                 WR_bit              BANKMASK(EECON1), 1
20158:         extern volatile __bit                   WRE                 @ (((unsigned) &PORTE)*8) + 1;
20159:         #define                                 WRE_bit             BANKMASK(PORTE), 1
20160:         extern volatile __bit                   WREN                @ (((unsigned) &EECON1)*8) + 2;
20161:         #define                                 WREN_bit            BANKMASK(EECON1), 2
20162:         extern volatile __bit                   WRERR               @ (((unsigned) &EECON1)*8) + 3;
20163:         #define                                 WRERR_bit           BANKMASK(EECON1), 3
20164:         extern volatile __bit                   WUE1                @ (((unsigned) &BAUDCON1)*8) + 1;
20165:         #define                                 WUE1_bit            BANKMASK(BAUDCON1), 1
20166:         extern volatile __bit                   WUE2                @ (((unsigned) &BAUDCON2)*8) + 1;
20167:         #define                                 WUE2_bit            BANKMASK(BAUDCON2), 1
20168:         extern volatile __bit                   ZERO                @ (((unsigned) &STATUS)*8) + 2;
20169:         #define                                 ZERO_bit            BANKMASK(STATUS), 2
20170:         extern volatile __bit                   nA2                 @ (((unsigned) &SSP2STAT)*8) + 5;
20171:         #define                                 nA2_bit             BANKMASK(SSP2STAT), 5
20172:         extern volatile __bit                   nADDRESS2           @ (((unsigned) &SSP2STAT)*8) + 5;
20173:         #define                                 nADDRESS2_bit       BANKMASK(SSP2STAT), 5
20174:         extern volatile __bit                   nBOR                @ (((unsigned) &RCON)*8) + 0;
20175:         #define                                 nBOR_bit            BANKMASK(RCON), 0
20176:         extern volatile __bit                   nDONE               @ (((unsigned) &ADCON0)*8) + 1;
20177:         #define                                 nDONE_bit           BANKMASK(ADCON0), 1
20178:         extern volatile __bit                   nMCLR               @ (((unsigned) &PORTE)*8) + 3;
20179:         #define                                 nMCLR_bit           BANKMASK(PORTE), 3
20180:         extern volatile __bit                   nPD                 @ (((unsigned) &RCON)*8) + 2;
20181:         #define                                 nPD_bit             BANKMASK(RCON), 2
20182:         extern volatile __bit                   nPOR                @ (((unsigned) &RCON)*8) + 1;
20183:         #define                                 nPOR_bit            BANKMASK(RCON), 1
20184:         extern volatile __bit                   nRBPU               @ (((unsigned) &INTCON2)*8) + 7;
20185:         #define                                 nRBPU_bit           BANKMASK(INTCON2), 7
20186:         extern volatile __bit                   nRI                 @ (((unsigned) &RCON)*8) + 4;
20187:         #define                                 nRI_bit             BANKMASK(RCON), 4
20188:         extern volatile __bit                   nSS                 @ (((unsigned) &PORTA)*8) + 5;
20189:         #define                                 nSS_bit             BANKMASK(PORTA), 5
20190:         extern volatile __bit                   nSS1                @ (((unsigned) &PORTA)*8) + 5;
20191:         #define                                 nSS1_bit            BANKMASK(PORTA), 5
20192:         extern volatile __bit                   nSS2                @ (((unsigned) &PORTD)*8) + 3;
20193:         #define                                 nSS2_bit            BANKMASK(PORTD), 3
20194:         extern volatile __bit                   nT1SYNC             @ (((unsigned) &T1CON)*8) + 2;
20195:         #define                                 nT1SYNC_bit         BANKMASK(T1CON), 2
20196:         extern volatile __bit                   nT3SYNC             @ (((unsigned) &T3CON)*8) + 2;
20197:         #define                                 nT3SYNC_bit         BANKMASK(T3CON), 2
20198:         extern volatile __bit                   nT5SYNC             @ (((unsigned) &T5CON)*8) + 2;
20199:         #define                                 nT5SYNC_bit         BANKMASK(T5CON), 2
20200:         extern volatile __bit                   nTO                 @ (((unsigned) &RCON)*8) + 3;
20201:         #define                                 nTO_bit             BANKMASK(RCON), 3
20202:         extern volatile __bit                   nW2                 @ (((unsigned) &SSP2STAT)*8) + 2;
20203:         #define                                 nW2_bit             BANKMASK(SSP2STAT), 2
20204:         extern volatile __bit                   nWRITE2             @ (((unsigned) &SSP2STAT)*8) + 2;
20205:         #define                                 nWRITE2_bit         BANKMASK(SSP2STAT), 2
20206:         
20207:         #endif // _PIC18F46K22_H_
