Synchronous clock gating with reset