// Seed: 4154452796
module module_0 ();
  wire [1 : -1] id_1, id_2;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    input wire id_6,
    input tri0 id_7,
    input tri id_8,
    input uwire id_9,
    output wand id_10,
    input uwire id_11,
    input wand id_12,
    output tri1 id_13,
    output tri0 id_14,
    output supply1 id_15,
    input tri id_16,
    input tri id_17,
    input wand id_18,
    input wand id_19,
    output uwire id_20,
    input tri0 id_21,
    output supply1 id_22,
    input wand id_23,
    input wand id_24,
    input supply0 id_25,
    output tri1 id_26,
    output wire id_27,
    output wor id_28,
    output wire id_29,
    input tri0 id_30,
    output wire void id_31,
    input tri0 id_32
    , id_41,
    output tri1 id_33,
    input wor id_34,
    input tri0 id_35,
    input uwire id_36,
    input tri1 id_37,
    input supply1 id_38,
    output uwire id_39
);
  logic id_42 = id_9 ? id_16 : -1;
  assign id_39 = -1 / id_25;
  module_0 modCall_1 ();
endmodule
