Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: FFT_32.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FFT_32.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FFT_32"
Output Format                      : NGC
Target Device                      : xc7z100-2-ffg1156

---- Source Options
Top Module Name                    : FFT_32
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v" into library work
Parsing module <complex_mul>.
Parsing module <radix_2_fft>.
Parsing module <FFT_32>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <FFT_32>.

Elaborating module <radix_2_fft(INT=4,DEC=4,FACTOR=8'b010000,FACTOR_IMAG=8'b0)>.

Elaborating module <complex_mul(INT=4,DEC=4)>.

Elaborating module <radix_2_fft(INT=4,DEC=4,FACTOR=8'b0,FACTOR_IMAG=8'b11110000)>.

Elaborating module <radix_2_fft(INT=4,DEC=4,FACTOR=8'b01011,FACTOR_IMAG=8'b11110101)>.

Elaborating module <radix_2_fft(INT=4,DEC=4,FACTOR=8'b11110101,FACTOR_IMAG=8'b11110101)>.

Elaborating module <radix_2_fft(INT=4,DEC=4,FACTOR=8'b01110,FACTOR_IMAG=8'b11111010)>.

Elaborating module <radix_2_fft(INT=4,DEC=4,FACTOR=8'b0110,FACTOR_IMAG=8'b11110010)>.

Elaborating module <radix_2_fft(INT=4,DEC=4,FACTOR=8'b11111010,FACTOR_IMAG=8'b11110010)>.

Elaborating module <radix_2_fft(INT=4,DEC=4,FACTOR=8'b11110010,FACTOR_IMAG=8'b11111010)>.

Elaborating module <radix_2_fft(INT=4,DEC=4,FACTOR=8'b01111,FACTOR_IMAG=8'b11111101)>.

Elaborating module <radix_2_fft(INT=4,DEC=4,FACTOR=8'b01101,FACTOR_IMAG=8'b11111000)>.

Elaborating module <radix_2_fft(INT=4,DEC=4,FACTOR=8'b01000,FACTOR_IMAG=8'b11110011)>.

Elaborating module <radix_2_fft(INT=4,DEC=4,FACTOR=8'b011,FACTOR_IMAG=8'b11110001)>.

Elaborating module <radix_2_fft(INT=4,DEC=4,FACTOR=8'b11111101,FACTOR_IMAG=8'b11110001)>.

Elaborating module <radix_2_fft(INT=4,DEC=4,FACTOR=8'b11111000,FACTOR_IMAG=8'b11110011)>.

Elaborating module <radix_2_fft(INT=4,DEC=4,FACTOR=8'b11110011,FACTOR_IMAG=8'b11111000)>.

Elaborating module <radix_2_fft(INT=4,DEC=4,FACTOR=8'b11110001,FACTOR_IMAG=8'b11111101)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FFT_32>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <FFT_32> synthesized.

Synthesizing Unit <radix_2_fft_1>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
        FACTOR = 8'b00010000
        FACTOR_IMAG = 8'b00000000
    Found 8-bit subtractor for signal <Y2_real> created at line 22.
    Found 8-bit subtractor for signal <Y2_imag> created at line 23.
    Found 8-bit adder for signal <Y1_real> created at line 20.
    Found 8-bit adder for signal <Y1_imag> created at line 21.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <radix_2_fft_1> synthesized.

Synthesizing Unit <complex_mul>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
    Found 16-bit subtractor for signal <n0014> created at line 8.
    Found 16-bit adder for signal <n0015> created at line 9.
    Found 8x8-bit multiplier for signal <a[3]_b[3]_MuLt_0_OUT> created at line 8.
    Found 8x8-bit multiplier for signal <aj[3]_bj[3]_MuLt_1_OUT> created at line 8.
    Found 8x8-bit multiplier for signal <n0020> created at line 9.
    Found 8x8-bit multiplier for signal <n0021> created at line 9.
    Summary:
	inferred   4 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
Unit <complex_mul> synthesized.

Synthesizing Unit <radix_2_fft_2>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
        FACTOR = 8'b00000000
        FACTOR_IMAG = 8'b11110000
    Found 8-bit subtractor for signal <Y2_real> created at line 22.
    Found 8-bit subtractor for signal <Y2_imag> created at line 23.
    Found 8-bit adder for signal <Y1_real> created at line 20.
    Found 8-bit adder for signal <Y1_imag> created at line 21.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <radix_2_fft_2> synthesized.

Synthesizing Unit <radix_2_fft_3>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
        FACTOR = 8'b00001011
        FACTOR_IMAG = 8'b11110101
    Found 8-bit subtractor for signal <Y2_real> created at line 22.
    Found 8-bit subtractor for signal <Y2_imag> created at line 23.
    Found 8-bit adder for signal <Y1_real> created at line 20.
    Found 8-bit adder for signal <Y1_imag> created at line 21.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <radix_2_fft_3> synthesized.

Synthesizing Unit <radix_2_fft_4>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
        FACTOR = 8'b11110101
        FACTOR_IMAG = 8'b11110101
    Found 8-bit subtractor for signal <Y2_real> created at line 22.
    Found 8-bit subtractor for signal <Y2_imag> created at line 23.
    Found 8-bit adder for signal <Y1_real> created at line 20.
    Found 8-bit adder for signal <Y1_imag> created at line 21.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <radix_2_fft_4> synthesized.

Synthesizing Unit <radix_2_fft_5>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
        FACTOR = 8'b00001110
        FACTOR_IMAG = 8'b11111010
    Found 8-bit subtractor for signal <Y2_real> created at line 22.
    Found 8-bit subtractor for signal <Y2_imag> created at line 23.
    Found 8-bit adder for signal <Y1_real> created at line 20.
    Found 8-bit adder for signal <Y1_imag> created at line 21.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <radix_2_fft_5> synthesized.

Synthesizing Unit <radix_2_fft_6>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
        FACTOR = 8'b00000110
        FACTOR_IMAG = 8'b11110010
    Found 8-bit subtractor for signal <Y2_real> created at line 22.
    Found 8-bit subtractor for signal <Y2_imag> created at line 23.
    Found 8-bit adder for signal <Y1_real> created at line 20.
    Found 8-bit adder for signal <Y1_imag> created at line 21.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <radix_2_fft_6> synthesized.

Synthesizing Unit <radix_2_fft_7>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
        FACTOR = 8'b11111010
        FACTOR_IMAG = 8'b11110010
    Found 8-bit subtractor for signal <Y2_real> created at line 22.
    Found 8-bit subtractor for signal <Y2_imag> created at line 23.
    Found 8-bit adder for signal <Y1_real> created at line 20.
    Found 8-bit adder for signal <Y1_imag> created at line 21.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <radix_2_fft_7> synthesized.

Synthesizing Unit <radix_2_fft_8>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
        FACTOR = 8'b11110010
        FACTOR_IMAG = 8'b11111010
    Found 8-bit subtractor for signal <Y2_real> created at line 22.
    Found 8-bit subtractor for signal <Y2_imag> created at line 23.
    Found 8-bit adder for signal <Y1_real> created at line 20.
    Found 8-bit adder for signal <Y1_imag> created at line 21.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <radix_2_fft_8> synthesized.

Synthesizing Unit <radix_2_fft_9>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
        FACTOR = 8'b00001111
        FACTOR_IMAG = 8'b11111101
    Found 8-bit subtractor for signal <Y2_real> created at line 22.
    Found 8-bit subtractor for signal <Y2_imag> created at line 23.
    Found 8-bit adder for signal <Y1_real> created at line 20.
    Found 8-bit adder for signal <Y1_imag> created at line 21.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <radix_2_fft_9> synthesized.

Synthesizing Unit <radix_2_fft_10>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
        FACTOR = 8'b00001101
        FACTOR_IMAG = 8'b11111000
    Found 8-bit subtractor for signal <Y2_real> created at line 22.
    Found 8-bit subtractor for signal <Y2_imag> created at line 23.
    Found 8-bit adder for signal <Y1_real> created at line 20.
    Found 8-bit adder for signal <Y1_imag> created at line 21.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <radix_2_fft_10> synthesized.

Synthesizing Unit <radix_2_fft_11>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
        FACTOR = 8'b00001000
        FACTOR_IMAG = 8'b11110011
    Found 8-bit subtractor for signal <Y2_real> created at line 22.
    Found 8-bit subtractor for signal <Y2_imag> created at line 23.
    Found 8-bit adder for signal <Y1_real> created at line 20.
    Found 8-bit adder for signal <Y1_imag> created at line 21.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <radix_2_fft_11> synthesized.

Synthesizing Unit <radix_2_fft_12>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
        FACTOR = 8'b00000011
        FACTOR_IMAG = 8'b11110001
    Found 8-bit subtractor for signal <Y2_real> created at line 22.
    Found 8-bit subtractor for signal <Y2_imag> created at line 23.
    Found 8-bit adder for signal <Y1_real> created at line 20.
    Found 8-bit adder for signal <Y1_imag> created at line 21.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <radix_2_fft_12> synthesized.

Synthesizing Unit <radix_2_fft_13>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
        FACTOR = 8'b11111101
        FACTOR_IMAG = 8'b11110001
    Found 8-bit subtractor for signal <Y2_real> created at line 22.
    Found 8-bit subtractor for signal <Y2_imag> created at line 23.
    Found 8-bit adder for signal <Y1_real> created at line 20.
    Found 8-bit adder for signal <Y1_imag> created at line 21.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <radix_2_fft_13> synthesized.

Synthesizing Unit <radix_2_fft_14>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
        FACTOR = 8'b11111000
        FACTOR_IMAG = 8'b11110011
    Found 8-bit subtractor for signal <Y2_real> created at line 22.
    Found 8-bit subtractor for signal <Y2_imag> created at line 23.
    Found 8-bit adder for signal <Y1_real> created at line 20.
    Found 8-bit adder for signal <Y1_imag> created at line 21.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <radix_2_fft_14> synthesized.

Synthesizing Unit <radix_2_fft_15>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
        FACTOR = 8'b11110011
        FACTOR_IMAG = 8'b11111000
    Found 8-bit subtractor for signal <Y2_real> created at line 22.
    Found 8-bit subtractor for signal <Y2_imag> created at line 23.
    Found 8-bit adder for signal <Y1_real> created at line 20.
    Found 8-bit adder for signal <Y1_imag> created at line 21.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <radix_2_fft_15> synthesized.

Synthesizing Unit <radix_2_fft_16>.
    Related source file is "D:\projects\GithubRepositories\DigitalElectronics\01 FFT\verilog\FFT_32\FFT_32.v".
        INT = 4
        DEC = 4
        FACTOR = 8'b11110001
        FACTOR_IMAG = 8'b11111101
    Found 8-bit subtractor for signal <Y2_real> created at line 22.
    Found 8-bit subtractor for signal <Y2_imag> created at line 23.
    Found 8-bit adder for signal <Y1_real> created at line 20.
    Found 8-bit adder for signal <Y1_imag> created at line 21.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <radix_2_fft_16> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 320
 8x8-bit multiplier                                    : 320
# Adders/Subtractors                                   : 480
 16-bit adder                                          : 80
 16-bit subtractor                                     : 80
 8-bit adder                                           : 160
 8-bit subtractor                                      : 160

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FFT_32>.
	Multiplier <UUT_4_1/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_4_1/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_4_1/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_4_1/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_4_1/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_4_1/mul/Maddsub_n0020>.
	Multiplier <UUT_4_9/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_4_9/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_4_9/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_4_9/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_4_9/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_4_9/mul/Maddsub_n0020>.
	Multiplier <UUT_4_5/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_4_5/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_4_5/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_4_5/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_4_5/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_4_5/mul/Maddsub_n0020>.
	Multiplier <UUT_4_13/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_4_13/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_4_13/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_4_13/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_4_13/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_4_13/mul/Maddsub_n0020>.
	Multiplier <UUT_4_3/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_4_3/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_4_3/mul/Maddsub_n0020>.
	Multiplier <UUT_4_3/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_4_3/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_4_3/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_4_11/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_4_11/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_4_11/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_4_11/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_4_11/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_4_11/mul/Maddsub_n0020>.
	Multiplier <UUT_4_7/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_4_7/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_4_7/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_4_7/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_4_7/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_4_7/mul/Maddsub_n0020>.
	Multiplier <UUT_4_15/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_4_15/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_4_15/mul/Maddsub_n0020>.
	Multiplier <UUT_4_15/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_4_15/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_4_15/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_4_2/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_4_2/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_4_2/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_4_2/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_4_2/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_4_2/mul/Maddsub_n0020>.
	Multiplier <UUT_4_10/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_4_10/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_4_10/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_4_10/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_4_10/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_4_10/mul/Maddsub_n0020>.
	Multiplier <UUT_4_6/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_4_6/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_4_6/mul/Maddsub_n0020>.
	Multiplier <UUT_4_6/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_4_6/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_4_6/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_4_14/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_4_14/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_4_14/mul/Maddsub_n0020>.
	Multiplier <UUT_4_14/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_4_14/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_4_14/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_4_4/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_4_4/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_4_4/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_4_4/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_4_4/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_4_4/mul/Maddsub_n0020>.
	Multiplier <UUT_4_12/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_4_12/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_4_12/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_4_12/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_4_12/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_4_12/mul/Maddsub_n0020>.
	Multiplier <UUT_4_8/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_4_8/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_4_8/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_4_8/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_4_8/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_4_8/mul/Maddsub_n0020>.
	Multiplier <UUT_4_16/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_4_16/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_4_16/mul/Maddsub_n0020>.
	Multiplier <UUT_4_16/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_4_16/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_4_16/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_1/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_3_1/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_3_1/mul/Maddsub_n0020>.
	Multiplier <UUT_3_1/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_3_1/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_3_1/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_9/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_3_9/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_3_9/mul/Maddsub_n0020>.
	Multiplier <UUT_3_9/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_3_9/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_3_9/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_13/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_3_13/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_3_13/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_13/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_3_13/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_3_13/mul/Maddsub_n0020>.
	Multiplier <UUT_3_5/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_3_5/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_3_5/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_5/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_3_5/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_3_5/mul/Maddsub_n0020>.
	Multiplier <UUT_3_11/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_3_11/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_3_11/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_11/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_3_11/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_3_11/mul/Maddsub_n0020>.
	Multiplier <UUT_3_3/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_3_3/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_3_3/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_3/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_3_3/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_3_3/mul/Maddsub_n0020>.
	Multiplier <UUT_3_15/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_3_15/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_3_15/mul/Maddsub_n0020>.
	Multiplier <UUT_3_15/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_3_15/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_3_15/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_7/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_3_7/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_3_7/mul/Maddsub_n0020>.
	Multiplier <UUT_3_7/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_3_7/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_3_7/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_10/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_3_10/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_3_10/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_10/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_3_10/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_3_10/mul/Maddsub_n0020>.
	Multiplier <UUT_3_2/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_3_2/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_3_2/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_2/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_3_2/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_3_2/mul/Maddsub_n0020>.
	Multiplier <UUT_3_14/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_3_14/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_3_14/mul/Maddsub_n0020>.
	Multiplier <UUT_3_14/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_3_14/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_3_14/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_6/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_3_6/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_3_6/mul/Maddsub_n0020>.
	Multiplier <UUT_3_6/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_3_6/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_3_6/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_12/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_3_12/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_3_12/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_12/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_3_12/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_3_12/mul/Maddsub_n0020>.
	Multiplier <UUT_3_4/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_3_4/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_3_4/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_4/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_3_4/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_3_4/mul/Maddsub_n0020>.
	Multiplier <UUT_3_16/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_3_16/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_3_16/mul/Maddsub_n0020>.
	Multiplier <UUT_3_16/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_3_16/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_3_16/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_8/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_3_8/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_3_8/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_3_8/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_3_8/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_3_8/mul/Maddsub_n0020>.
	Multiplier <UUT_2_1/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_2_1/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_2_1/mul/Maddsub_n0020>.
	Multiplier <UUT_2_1/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_2_1/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_2_1/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_2_9/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_2_9/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_2_9/mul/Maddsub_n0020>.
	Multiplier <UUT_2_9/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_2_9/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_2_9/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_2_5/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_2_5/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_2_5/mul/Maddsub_n0020>.
	Multiplier <UUT_2_5/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_2_5/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_2_5/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_2_13/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_2_13/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_2_13/mul/Maddsub_n0020>.
	Multiplier <UUT_2_13/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_2_13/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_2_13/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_2_15/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_2_15/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_2_15/mul/Maddsub_n0020>.
	Multiplier <UUT_2_15/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_2_15/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_2_15/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_2_7/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_2_7/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_2_7/mul/Maddsub_n0020>.
	Multiplier <UUT_2_7/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_2_7/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_2_7/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_2_11/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_2_11/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_2_11/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_2_11/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_2_11/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_2_11/mul/Maddsub_n0020>.
	Multiplier <UUT_2_3/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_2_3/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_2_3/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_2_3/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_2_3/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_2_3/mul/Maddsub_n0020>.
	Multiplier <UUT_2_14/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_2_14/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_2_14/mul/Maddsub_n0020>.
	Multiplier <UUT_2_14/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_2_14/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_2_14/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_2_6/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_2_6/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_2_6/mul/Maddsub_n0020>.
	Multiplier <UUT_2_6/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_2_6/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_2_6/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_2_10/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_2_10/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_2_10/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_2_10/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_2_10/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_2_10/mul/Maddsub_n0020>.
	Multiplier <UUT_2_2/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_2_2/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_2_2/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_2_2/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_2_2/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_2_2/mul/Maddsub_n0020>.
	Multiplier <UUT_2_16/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_2_16/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_2_16/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_2_16/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_2_16/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_2_16/mul/Maddsub_n0020>.
	Multiplier <UUT_2_8/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_2_8/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_2_8/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_2_8/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_2_8/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_2_8/mul/Maddsub_n0020>.
	Multiplier <UUT_2_12/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_2_12/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_2_12/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_2_12/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_2_12/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_2_12/mul/Maddsub_n0020>.
	Multiplier <UUT_2_4/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_2_4/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_2_4/mul/Maddsub_n0020>.
	Multiplier <UUT_2_4/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_2_4/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_2_4/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_1_1/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_1_1/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_1_1/mul/Maddsub_n0020>.
	Multiplier <UUT_1_1/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_1_1/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_1_1/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_1_9/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_1_9/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_1_9/mul/Maddsub_n0020>.
	Multiplier <UUT_1_9/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_1_9/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_1_9/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_1_5/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_1_5/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_1_5/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_1_5/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_1_5/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_1_5/mul/Maddsub_n0020>.
	Multiplier <UUT_1_13/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_1_13/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_1_13/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_1_13/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_1_13/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_1_13/mul/Maddsub_n0020>.
	Multiplier <UUT_1_3/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_1_3/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_1_3/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_1_3/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_1_3/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_1_3/mul/Maddsub_n0020>.
	Multiplier <UUT_1_11/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_1_11/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_1_11/mul/Maddsub_n0020>.
	Multiplier <UUT_1_11/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_1_11/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_1_11/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_1_7/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_1_7/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_1_7/mul/Maddsub_n0020>.
	Multiplier <UUT_1_7/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_1_7/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_1_7/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_1_15/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_1_15/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_1_15/mul/Maddsub_n0020>.
	Multiplier <UUT_1_15/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_1_15/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_1_15/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_1_16/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_1_16/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_1_16/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_1_16/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_1_16/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_1_16/mul/Maddsub_n0020>.
	Multiplier <UUT_1_8/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_1_8/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_1_8/mul/Maddsub_n0020>.
	Multiplier <UUT_1_8/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_1_8/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_1_8/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_1_12/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_1_12/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_1_12/mul/Maddsub_n0020>.
	Multiplier <UUT_1_12/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_1_12/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_1_12/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_1_4/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_1_4/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_1_4/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_1_4/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_1_4/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_1_4/mul/Maddsub_n0020>.
	Multiplier <UUT_1_14/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_1_14/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_1_14/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_1_14/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_1_14/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_1_14/mul/Maddsub_n0020>.
	Multiplier <UUT_1_6/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_1_6/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_1_6/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_1_6/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_1_6/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_1_6/mul/Maddsub_n0020>.
	Multiplier <UUT_1_10/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_1_10/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_1_10/mul/Maddsub_n0020>.
	Multiplier <UUT_1_10/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_1_10/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_1_10/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_1_2/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_1_2/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_1_2/mul/Maddsub_n0020>.
	Multiplier <UUT_1_2/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_1_2/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_1_2/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_0_0/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_0_0/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_0_0/mul/Maddsub_n0020>.
	Multiplier <UUT_0_0/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_0_0/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_0_0/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_0_8/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_0_8/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_0_8/mul/Maddsub_n0020>.
	Multiplier <UUT_0_8/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_0_8/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_0_8/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_0_4/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_0_4/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_0_4/mul/Maddsub_n0020>.
	Multiplier <UUT_0_4/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_0_4/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_0_4/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_0_12/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_0_12/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_0_12/mul/Maddsub_n0020>.
	Multiplier <UUT_0_12/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_0_12/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_0_12/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_0_2/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_0_2/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_0_2/mul/Maddsub_n0020>.
	Multiplier <UUT_0_2/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_0_2/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_0_2/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_0_10/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_0_10/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_0_10/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_0_10/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_0_10/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_0_10/mul/Maddsub_n0020>.
	Multiplier <UUT_0_6/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_0_6/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_0_6/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_0_6/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_0_6/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_0_6/mul/Maddsub_n0020>.
	Multiplier <UUT_0_14/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_0_14/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_0_14/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_0_14/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_0_14/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_0_14/mul/Maddsub_n0020>.
	Multiplier <UUT_0_1/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_0_1/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_0_1/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_0_1/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_0_1/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_0_1/mul/Maddsub_n0020>.
	Multiplier <UUT_0_9/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_0_9/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_0_9/mul/Maddsub_n0020>.
	Multiplier <UUT_0_9/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_0_9/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_0_9/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_0_5/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_0_5/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_0_5/mul/Maddsub_n0020>.
	Multiplier <UUT_0_5/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_0_5/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_0_5/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_0_13/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_0_13/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_0_13/mul/Maddsub_n0020>.
	Multiplier <UUT_0_13/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_0_13/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_0_13/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_0_3/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_0_3/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_0_3/mul/Maddsub_n0020>.
	Multiplier <UUT_0_3/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_0_3/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_0_3/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_0_11/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_0_11/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_0_11/mul/Maddsub_n0020>.
	Multiplier <UUT_0_11/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_0_11/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_0_11/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_0_7/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_0_7/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_0_7/mul/Maddsub_n0020>.
	Multiplier <UUT_0_7/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_0_7/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_0_7/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
	Multiplier <UUT_0_15/mul/Mmult_n0020> in block <FFT_32> and adder/subtractor <UUT_0_15/mul/Madd_n0015_Madd> in block <FFT_32> are combined into a MAC<UUT_0_15/mul/Maddsub_n0020>.
	Multiplier <UUT_0_15/mul/Mmult_a[3]_b[3]_MuLt_0_OUT> in block <FFT_32> and adder/subtractor <UUT_0_15/mul/Msub_n0014_Madd> in block <FFT_32> are combined into a MAC<UUT_0_15/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT>.
Unit <FFT_32> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 160
 8x8-to-12-bit MAC                                     : 160
# Multipliers                                          : 160
 8x8-bit multiplier                                    : 160
# Adders/Subtractors                                   : 320
 8-bit adder                                           : 160
 8-bit subtractor                                      : 160

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FFT_32> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FFT_32, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FFT_32.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7362
#      GND                         : 1
#      LUT2                        : 2560
#      MUXCY                       : 2240
#      VCC                         : 1
#      XORCY                       : 2560
# IO Buffers                       : 1024
#      IBUF                        : 512
#      OBUF                        : 512
# DSPs                             : 320
#      DSP48E1                     : 320

Device utilization summary:
---------------------------

Selected Device : 7z100ffg1156-2 


Slice Logic Utilization: 
 Number of Slice LUTs:                 2560  out of  277400     0%  
    Number used as Logic:              2560  out of  277400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2560
   Number with an unused Flip Flop:    2560  out of   2560   100%  
   Number with an unused LUT:             0  out of   2560     0%  
   Number of fully used LUT-FF pairs:     0  out of   2560     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                        1025
 Number of bonded IOBs:                1024  out of    400   256% (*) 

Specific Feature Utilization:
 Number of DSP48E1s:                    320  out of   2020    15%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 30.084ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2135863643504693200000 / 512
-------------------------------------------------------------------------
Delay:               30.084ns (Levels of Logic = 57)
  Source:            Xn_vect_imag<7> (PAD)
  Destination:       Xk_vect_real<255> (PAD)

  Data Path: Xn_vect_imag<7> to Xk_vect_real<255>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.000   0.455  Xn_vect_imag_7_IBUF (Xn_vect_imag_7_IBUF)
     DSP48E1:B7->PCOUT47    1   3.244   0.000  UUT_0_15/mul/Mmult_aj[3]_bj[3]_MuLt_1_OUT (UUT_0_15/mul/Mmult_aj[3]_bj[3]_MuLt_1_OUT_PCOUT_to_UUT_0_15/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT_PCIN_47)
     DSP48E1:PCIN47->P4    2   1.271   0.355  UUT_0_15/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT (UUT_0_15/mul_real<-4>)
     LUT2:I1->O            1   0.043   0.000  UUT_0_15/Madd_Y1_real_lut<0> (UUT_0_15/Madd_Y1_real_lut<0>)
     MUXCY:S->O            1   0.238   0.000  UUT_0_15/Madd_Y1_real_cy<0> (UUT_0_15/Madd_Y1_real_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  UUT_0_15/Madd_Y1_real_cy<1> (UUT_0_15/Madd_Y1_real_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  UUT_0_15/Madd_Y1_real_cy<2> (UUT_0_15/Madd_Y1_real_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  UUT_0_15/Madd_Y1_real_cy<3> (UUT_0_15/Madd_Y1_real_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  UUT_0_15/Madd_Y1_real_cy<4> (UUT_0_15/Madd_Y1_real_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  UUT_0_15/Madd_Y1_real_cy<5> (UUT_0_15/Madd_Y1_real_cy<5>)
     MUXCY:CI->O           0   0.014   0.000  UUT_0_15/Madd_Y1_real_cy<6> (UUT_0_15/Madd_Y1_real_cy<6>)
     XORCY:CI->O          22   0.262   0.455  UUT_0_15/Madd_Y1_real_xor<7> (X1_r<30><3>)
     DSP48E1:B7->PCOUT47    1   3.244   0.000  UUT_1_15/mul/Mmult_n0021 (UUT_1_15/mul/Mmult_n0021_PCOUT_to_UUT_1_15/mul/Maddsub_n0020_PCIN_47)
     DSP48E1:PCIN47->P4    2   1.271   0.355  UUT_1_15/mul/Maddsub_n0020 (UUT_1_15/mul_imag<-4>)
     LUT2:I1->O            1   0.043   0.000  UUT_1_15/Madd_Y1_imag_lut<0> (UUT_1_15/Madd_Y1_imag_lut<0>)
     MUXCY:S->O            1   0.238   0.000  UUT_1_15/Madd_Y1_imag_cy<0> (UUT_1_15/Madd_Y1_imag_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  UUT_1_15/Madd_Y1_imag_cy<1> (UUT_1_15/Madd_Y1_imag_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  UUT_1_15/Madd_Y1_imag_cy<2> (UUT_1_15/Madd_Y1_imag_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  UUT_1_15/Madd_Y1_imag_cy<3> (UUT_1_15/Madd_Y1_imag_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  UUT_1_15/Madd_Y1_imag_cy<4> (UUT_1_15/Madd_Y1_imag_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  UUT_1_15/Madd_Y1_imag_cy<5> (UUT_1_15/Madd_Y1_imag_cy<5>)
     MUXCY:CI->O           0   0.014   0.000  UUT_1_15/Madd_Y1_imag_cy<6> (UUT_1_15/Madd_Y1_imag_cy<6>)
     XORCY:CI->O          22   0.262   0.455  UUT_1_15/Madd_Y1_imag_xor<7> (X2_i<28><3>)
     DSP48E1:B7->PCOUT47    1   3.244   0.000  UUT_2_13/mul/Mmult_aj[3]_bj[3]_MuLt_1_OUT (UUT_2_13/mul/Mmult_aj[3]_bj[3]_MuLt_1_OUT_PCOUT_to_UUT_2_13/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT_PCIN_47)
     DSP48E1:PCIN47->P4    2   1.271   0.355  UUT_2_13/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT (UUT_2_13/mul_real<-4>)
     LUT2:I1->O            1   0.043   0.000  UUT_2_13/Madd_Y1_real_lut<0> (UUT_2_13/Madd_Y1_real_lut<0>)
     MUXCY:S->O            1   0.238   0.000  UUT_2_13/Madd_Y1_real_cy<0> (UUT_2_13/Madd_Y1_real_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  UUT_2_13/Madd_Y1_real_cy<1> (UUT_2_13/Madd_Y1_real_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  UUT_2_13/Madd_Y1_real_cy<2> (UUT_2_13/Madd_Y1_real_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  UUT_2_13/Madd_Y1_real_cy<3> (UUT_2_13/Madd_Y1_real_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  UUT_2_13/Madd_Y1_real_cy<4> (UUT_2_13/Madd_Y1_real_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  UUT_2_13/Madd_Y1_real_cy<5> (UUT_2_13/Madd_Y1_real_cy<5>)
     MUXCY:CI->O           0   0.014   0.000  UUT_2_13/Madd_Y1_real_cy<6> (UUT_2_13/Madd_Y1_real_cy<6>)
     XORCY:CI->O          22   0.262   0.455  UUT_2_13/Madd_Y1_real_xor<7> (X3_r<24><3>)
     DSP48E1:B7->PCOUT47    1   3.244   0.000  UUT_3_9/mul/Mmult_n0021 (UUT_3_9/mul/Mmult_n0021_PCOUT_to_UUT_3_9/mul/Maddsub_n0020_PCIN_47)
     DSP48E1:PCIN47->P4    2   1.271   0.355  UUT_3_9/mul/Maddsub_n0020 (UUT_3_9/mul_imag<-4>)
     LUT2:I1->O            1   0.043   0.000  UUT_3_9/Madd_Y1_imag_lut<0> (UUT_3_9/Madd_Y1_imag_lut<0>)
     MUXCY:S->O            1   0.238   0.000  UUT_3_9/Madd_Y1_imag_cy<0> (UUT_3_9/Madd_Y1_imag_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  UUT_3_9/Madd_Y1_imag_cy<1> (UUT_3_9/Madd_Y1_imag_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  UUT_3_9/Madd_Y1_imag_cy<2> (UUT_3_9/Madd_Y1_imag_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  UUT_3_9/Madd_Y1_imag_cy<3> (UUT_3_9/Madd_Y1_imag_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  UUT_3_9/Madd_Y1_imag_cy<4> (UUT_3_9/Madd_Y1_imag_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  UUT_3_9/Madd_Y1_imag_cy<5> (UUT_3_9/Madd_Y1_imag_cy<5>)
     MUXCY:CI->O           0   0.014   0.000  UUT_3_9/Madd_Y1_imag_cy<6> (UUT_3_9/Madd_Y1_imag_cy<6>)
     XORCY:CI->O          22   0.262   0.455  UUT_3_9/Madd_Y1_imag_xor<7> (X4_i<16><3>)
     DSP48E1:B7->PCOUT47    1   3.244   0.000  UUT_4_1/mul/Mmult_aj[3]_bj[3]_MuLt_1_OUT (UUT_4_1/mul/Mmult_aj[3]_bj[3]_MuLt_1_OUT_PCOUT_to_UUT_4_1/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT_PCIN_47)
     DSP48E1:PCIN47->P4    2   1.271   0.355  UUT_4_1/mul/Maddsub_a[3]_b[3]_MuLt_0_OUT (UUT_4_1/mul_real<-4>)
     LUT2:I1->O            1   0.043   0.000  UUT_4_1/Madd_Y1_real_lut<0> (UUT_4_1/Madd_Y1_real_lut<0>)
     MUXCY:S->O            1   0.238   0.000  UUT_4_1/Madd_Y1_real_cy<0> (UUT_4_1/Madd_Y1_real_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  UUT_4_1/Madd_Y1_real_cy<1> (UUT_4_1/Madd_Y1_real_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  UUT_4_1/Madd_Y1_real_cy<2> (UUT_4_1/Madd_Y1_real_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  UUT_4_1/Madd_Y1_real_cy<3> (UUT_4_1/Madd_Y1_real_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  UUT_4_1/Madd_Y1_real_cy<4> (UUT_4_1/Madd_Y1_real_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  UUT_4_1/Madd_Y1_real_cy<5> (UUT_4_1/Madd_Y1_real_cy<5>)
     MUXCY:CI->O           0   0.013   0.000  UUT_4_1/Madd_Y1_real_cy<6> (UUT_4_1/Madd_Y1_real_cy<6>)
     XORCY:CI->O           1   0.262   0.339  UUT_4_1/Madd_Y1_real_xor<7> (Xk_vect_real_255_OBUF)
     OBUF:I->O                 0.000          Xk_vect_real_255_OBUF (Xk_vect_real<255>)
    ----------------------------------------
    Total                     30.084ns (25.695ns logic, 4.389ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 23.14 secs
 
--> 

Total memory usage is 404480 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

