#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Bhargav\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Bhargav\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Bhargav\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Bhargav\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Bhargav\iverilog\lib\ivl\va_math.vpi";
S_0000017845f13be0 .scope module, "Mul_TB" "Mul_TB" 2 1;
 .timescale 0 0;
v0000017845f88310_0 .net "LdA", 0 0, v0000017845f13940_0;  1 drivers
v0000017845f89670_0 .net "LdB", 0 0, v0000017845ecbc00_0;  1 drivers
v0000017845f883b0_0 .net "LdP", 0 0, v0000017845f13f00_0;  1 drivers
v0000017845f88630_0 .var "clk", 0 0;
v0000017845f88130_0 .net "clrP", 0 0, v0000017845f31060_0;  1 drivers
v0000017845f88590_0 .var "data_in", 15 0;
v0000017845f88f90_0 .net "decB", 0 0, v0000017845f31100_0;  1 drivers
v0000017845f89170_0 .net "done", 0 0, v0000017845f311a0_0;  1 drivers
v0000017845f88b30_0 .net "eqz", 0 0, L_0000017845f888b0;  1 drivers
v0000017845f89b70_0 .var "reset", 0 0;
v0000017845f886d0_0 .var "start", 0 0;
E_0000017845f131b0 .event anyedge, v0000017845f311a0_0;
S_0000017845f13d70 .scope module, "Cp" "Mul_CP" 2 10, 3 1 0, S_0000017845f13be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "eqz";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 1 "LdA";
    .port_info 5 /OUTPUT 1 "LdB";
    .port_info 6 /OUTPUT 1 "LdP";
    .port_info 7 /OUTPUT 1 "clrP";
    .port_info 8 /OUTPUT 1 "decB";
    .port_info 9 /OUTPUT 1 "done";
P_0000017845f0c920 .param/l "S0" 0 3 3, C4<000>;
P_0000017845f0c958 .param/l "S1" 0 3 3, C4<001>;
P_0000017845f0c990 .param/l "S2" 0 3 3, C4<010>;
P_0000017845f0c9c8 .param/l "S3" 0 3 3, C4<011>;
P_0000017845f0ca00 .param/l "S4" 0 3 3, C4<100>;
v0000017845f13940_0 .var "LdA", 0 0;
v0000017845ecbc00_0 .var "LdB", 0 0;
v0000017845f13f00_0 .var "LdP", 0 0;
v0000017845f30fc0_0 .net "clk", 0 0, v0000017845f88630_0;  1 drivers
v0000017845f31060_0 .var "clrP", 0 0;
v0000017845f31100_0 .var "decB", 0 0;
v0000017845f311a0_0 .var "done", 0 0;
v0000017845f31240_0 .net "eqz", 0 0, L_0000017845f888b0;  alias, 1 drivers
v0000017845f87e40_0 .var "next_state", 2 0;
v0000017845f87a80_0 .net "reset", 0 0, v0000017845f89b70_0;  1 drivers
v0000017845f876c0_0 .net "start", 0 0, v0000017845f886d0_0;  1 drivers
v0000017845f871c0_0 .var "state", 2 0;
E_0000017845f130f0 .event anyedge, v0000017845f871c0_0;
E_0000017845f12ff0 .event anyedge, v0000017845f871c0_0, v0000017845f876c0_0, v0000017845f31240_0;
E_0000017845f12a30 .event posedge, v0000017845f30fc0_0;
S_0000017845f2efd0 .scope module, "Dp" "Mul_DP" 2 8, 4 1 0, S_0000017845f13be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LdA";
    .port_info 1 /INPUT 1 "LdB";
    .port_info 2 /INPUT 1 "LdP";
    .port_info 3 /INPUT 1 "clrP";
    .port_info 4 /INPUT 1 "decB";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 16 "data_in";
    .port_info 7 /OUTPUT 1 "eqz";
v0000017845f88770_0 .net "Bout", 15 0, v0000017845f87800_0;  1 drivers
v0000017845f889f0_0 .net "LdA", 0 0, v0000017845f13940_0;  alias, 1 drivers
v0000017845f89030_0 .net "LdB", 0 0, v0000017845ecbc00_0;  alias, 1 drivers
v0000017845f89f30_0 .net "LdP", 0 0, v0000017845f13f00_0;  alias, 1 drivers
v0000017845f89a30_0 .net "X", 15 0, v0000017845f88020_0;  1 drivers
v0000017845f89990_0 .net "Y", 15 0, v0000017845f87da0_0;  1 drivers
v0000017845f89c10_0 .net "Z", 15 0, v0000017845f873a0_0;  1 drivers
v0000017845f88270_0 .net "clk", 0 0, v0000017845f88630_0;  alias, 1 drivers
v0000017845f88bd0_0 .net "clrP", 0 0, v0000017845f31060_0;  alias, 1 drivers
v0000017845f890d0_0 .net "data_in", 15 0, v0000017845f88590_0;  1 drivers
v0000017845f88ef0_0 .net "decB", 0 0, v0000017845f31100_0;  alias, 1 drivers
v0000017845f89df0_0 .net "eqz", 0 0, L_0000017845f888b0;  alias, 1 drivers
S_0000017845f2f160 .scope module, "A" "PIPO1" 4 13, 5 1 0, S_0000017845f2efd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LdA";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "din";
    .port_info 3 /OUTPUT 16 "dout";
v0000017845f87580_0 .net "LdA", 0 0, v0000017845f13940_0;  alias, 1 drivers
v0000017845f87260_0 .net "clk", 0 0, v0000017845f88630_0;  alias, 1 drivers
v0000017845f87f80_0 .net "din", 15 0, v0000017845f88590_0;  alias, 1 drivers
v0000017845f88020_0 .var "dout", 15 0;
S_0000017845f291a0 .scope module, "B" "CNTR" 4 16, 6 1 0, S_0000017845f2efd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LdB";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "decB";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /OUTPUT 16 "dout";
v0000017845f87b20_0 .net "LdB", 0 0, v0000017845ecbc00_0;  alias, 1 drivers
v0000017845f87300_0 .net "clk", 0 0, v0000017845f88630_0;  alias, 1 drivers
v0000017845f87ee0_0 .net "decB", 0 0, v0000017845f31100_0;  alias, 1 drivers
v0000017845f879e0_0 .net "din", 15 0, v0000017845f88590_0;  alias, 1 drivers
v0000017845f87800_0 .var "dout", 15 0;
S_0000017845f29330 .scope module, "P" "PIPO2" 4 14, 7 1 0, S_0000017845f2efd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LdP";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "clrP";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /OUTPUT 16 "dout";
v0000017845f87d00_0 .net "LdP", 0 0, v0000017845f13f00_0;  alias, 1 drivers
v0000017845f87620_0 .net "clk", 0 0, v0000017845f88630_0;  alias, 1 drivers
v0000017845f87120_0 .net "clrP", 0 0, v0000017845f31060_0;  alias, 1 drivers
v0000017845f87440_0 .net "din", 15 0, v0000017845f873a0_0;  alias, 1 drivers
v0000017845f87da0_0 .var "dout", 15 0;
S_0000017845f1e9b0 .scope module, "add" "ADD" 4 15, 8 1 0, S_0000017845f2efd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "C";
v0000017845f87bc0_0 .net "A", 15 0, v0000017845f88020_0;  alias, 1 drivers
v0000017845f87c60_0 .net "B", 15 0, v0000017845f87da0_0;  alias, 1 drivers
v0000017845f873a0_0 .var "C", 15 0;
E_0000017845f129f0 .event anyedge, v0000017845f88020_0, v0000017845f87da0_0;
S_0000017845f1eb40 .scope module, "eq" "COMP" 4 17, 9 1 0, S_0000017845f2efd0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /OUTPUT 1 "eqz";
v0000017845f87760_0 .net *"_ivl_0", 31 0, L_0000017845f89cb0;  1 drivers
L_0000017845fd0088 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017845f874e0_0 .net *"_ivl_3", 15 0, L_0000017845fd0088;  1 drivers
L_0000017845fd00d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017845f878a0_0 .net/2u *"_ivl_4", 31 0, L_0000017845fd00d0;  1 drivers
v0000017845f87940_0 .net *"_ivl_6", 31 0, L_0000017845f88810;  1 drivers
L_0000017845fd0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017845f898f0_0 .net/2u *"_ivl_8", 31 0, L_0000017845fd0118;  1 drivers
v0000017845f89350_0 .net "din", 15 0, v0000017845f87800_0;  alias, 1 drivers
v0000017845f88e50_0 .net "eqz", 0 0, L_0000017845f888b0;  alias, 1 drivers
L_0000017845f89cb0 .concat [ 16 16 0 0], v0000017845f87800_0, L_0000017845fd0088;
L_0000017845f88810 .arith/sub 32, L_0000017845f89cb0, L_0000017845fd00d0;
L_0000017845f888b0 .cmp/eq 32, L_0000017845f88810, L_0000017845fd0118;
    .scope S_0000017845f2f160;
T_0 ;
    %wait E_0000017845f12a30;
    %load/vec4 v0000017845f87580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000017845f87f80_0;
    %assign/vec4 v0000017845f88020_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017845f29330;
T_1 ;
    %wait E_0000017845f12a30;
    %load/vec4 v0000017845f87120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000017845f87da0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017845f87d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000017845f87440_0;
    %assign/vec4 v0000017845f87da0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017845f1e9b0;
T_2 ;
    %wait E_0000017845f129f0;
    %load/vec4 v0000017845f87bc0_0;
    %load/vec4 v0000017845f87c60_0;
    %add;
    %store/vec4 v0000017845f873a0_0, 0, 16;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000017845f291a0;
T_3 ;
    %wait E_0000017845f12a30;
    %load/vec4 v0000017845f87b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000017845f879e0_0;
    %assign/vec4 v0000017845f87800_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000017845f87ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000017845f87800_0;
    %subi 1, 0, 16;
    %assign/vec4 v0000017845f87800_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017845f13d70;
T_4 ;
    %wait E_0000017845f12a30;
    %load/vec4 v0000017845f87a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000017845f871c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017845f87e40_0;
    %assign/vec4 v0000017845f871c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017845f13d70;
T_5 ;
    %wait E_0000017845f12ff0;
    %load/vec4 v0000017845f871c0_0;
    %store/vec4 v0000017845f87e40_0, 0, 3;
    %load/vec4 v0000017845f871c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017845f87e40_0, 0, 3;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0000017845f876c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017845f87e40_0, 0, 3;
T_5.7 ;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000017845f87e40_0, 0, 3;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000017845f87e40_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0000017845f31240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000017845f87e40_0, 0, 3;
T_5.9 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017845f87e40_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000017845f13d70;
T_6 ;
    %wait E_0000017845f130f0;
    %load/vec4 v0000017845f871c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f13940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845ecbc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f13f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f31060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f31100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f311a0_0, 0, 1;
    %jmp T_6.6;
T_6.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f13940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845ecbc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f13f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f31060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f31100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f311a0_0, 0, 1;
    %jmp T_6.6;
T_6.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017845f13940_0, 0, 1;
    %jmp T_6.6;
T_6.2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f13940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017845ecbc00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017845f31060_0, 0, 1;
    %jmp T_6.6;
T_6.3 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845ecbc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f31060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017845f13f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017845f31100_0, 0, 1;
    %jmp T_6.6;
T_6.4 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f13f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f31100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017845f311a0_0, 0, 1;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000017845f13be0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f88630_0, 0, 1;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0000017845f88630_0;
    %inv;
    %store/vec4 v0000017845f88630_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000017845f13be0;
T_8 ;
    %vpi_call 2 20 "$dumpfile", "mul_tb.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017845f13be0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000017845f13be0;
T_9 ;
    %vpi_call 2 26 "$monitor", $time, " A/B loaded: data_in=%d, done=%b", v0000017845f88590_0, v0000017845f89170_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017845f89b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f886d0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000017845f88590_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f89b70_0, 0, 1;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0000017845f88590_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017845f886d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f886d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0000017845f88590_0, 0, 16;
T_9.0 ;
    %load/vec4 v0000017845f89170_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.1, 6;
    %wait E_0000017845f131b0;
    %jmp T_9.0;
T_9.1 ;
    %delay 10, 0;
    %vpi_call 2 39 "$display", "Result of 7 * 5 is stored in P (Dp.Y) = %d", v0000017845f89990_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017845f89b70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f89b70_0, 0, 1;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0000017845f88590_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017845f886d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017845f886d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000017845f88590_0, 0, 16;
T_9.2 ;
    %load/vec4 v0000017845f89170_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.3, 6;
    %wait E_0000017845f131b0;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call 2 46 "$display", "Result of 3 * 10 is stored in P = %d", v0000017845f89990_0 {0 0 0};
    %delay 50, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "tb/Mul_TB.v";
    "src/Mul_CP.v";
    "src/Mul_DP.v";
    "src/PIPO1.v";
    "src/CNTR.v";
    "src/PIPO2.v";
    "src/ADD.v";
    "src/COMP.v";
