// Seed: 1957933686
module module_0 ();
  assign module_1.type_28 = 0;
endmodule
module module_1 (
    inout tri1 id_0,
    input tri id_1,
    output uwire id_2,
    input wand id_3,
    output logic id_4,
    output wor id_5,
    input supply1 id_6,
    output uwire id_7,
    input tri0 id_8,
    output wire id_9,
    input logic id_10,
    input wor id_11,
    input tri0 id_12,
    output wire id_13,
    id_17,
    id_18 = 1,
    input tri1 id_14,
    input wire id_15
);
  id_19 :
  assert property (@(negedge id_19) id_17) return 1;
  module_0 modCall_1 ();
  wire id_20;
  final id_4 <= id_10;
  wire id_21;
  wire id_22;
  wire id_23, id_24;
endmodule
