Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue May  9 10:43:42 2023
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file xilinx_kc705_timing.rpt
| Design       : xilinx_kc705
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (116)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (116)
---------------------------------
 There are 116 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.440        0.000                      0                17113        0.058        0.000                      0                17113        0.264        0.000                       0                  7336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk200_p                       {0.000 2.500}        5.000           200.000         
  soc_builder_basesoc_mmcm_fb  {0.000 2.500}        5.000           200.000         
  soc_crg_clkout0              {0.000 4.000}        8.000           125.000         
  soc_crg_clkout1              {0.000 1.000}        2.000           500.000         
  soc_crg_clkout2              {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p                             4.236        0.000                      0                    7        0.115        0.000                      0                    7        1.100        0.000                       0                    10  
  soc_builder_basesoc_mmcm_fb                                                                                                                                                    3.929        0.000                       0                     2  
  soc_crg_clkout0                    0.440        0.000                      0                17092        0.058        0.000                      0                17092        3.232        0.000                       0                  7075  
  soc_crg_clkout1                                                                                                                                                                0.591        0.000                       0                   237  
  soc_crg_clkout2                    1.596        0.000                      0                   14        0.108        0.000                      0                   14        0.264        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        4.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.223ns (29.201%)  route 0.541ns (70.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 9.732 - 5.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.646     4.944    soc_crg_clkin
    SLICE_X135Y51        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y51        FDCE (Prop_fdce_C_Q)         0.223     5.167 r  FDCE/Q
                         net (fo=1, routed)           0.541     5.707    soc_builder_basesoc_reset0
    SLICE_X123Y49        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.673     9.732    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.255     9.988    
                         clock uncertainty           -0.035     9.952    
    SLICE_X123Y49        FDCE (Setup_fdce_C_D)       -0.009     9.943    FDCE_1
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -5.707    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.223ns (37.755%)  route 0.368ns (62.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 9.732 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.812     5.110    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y49        FDCE (Prop_fdce_C_Q)         0.223     5.333 r  FDCE_3/Q
                         net (fo=1, routed)           0.368     5.700    soc_builder_basesoc_reset3
    SLICE_X123Y49        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.673     9.732    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.377    10.110    
                         clock uncertainty           -0.035    10.074    
    SLICE_X123Y49        FDCE (Setup_fdce_C_D)       -0.019    10.055    FDCE_4
  -------------------------------------------------------------------
                         required time                         10.055    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.223ns (38.288%)  route 0.359ns (61.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 9.732 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.812     5.110    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y49        FDCE (Prop_fdce_C_Q)         0.223     5.333 r  FDCE_2/Q
                         net (fo=1, routed)           0.359     5.692    soc_builder_basesoc_reset2
    SLICE_X123Y49        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.673     9.732    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.377    10.110    
                         clock uncertainty           -0.035    10.074    
    SLICE_X123Y49        FDCE (Setup_fdce_C_D)       -0.009    10.065    FDCE_3
  -------------------------------------------------------------------
                         required time                         10.065    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.204ns (48.074%)  route 0.220ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 9.732 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.812     5.110    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y49        FDCE (Prop_fdce_C_Q)         0.204     5.314 r  FDCE_5/Q
                         net (fo=1, routed)           0.220     5.534    soc_builder_basesoc_reset5
    SLICE_X123Y49        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.673     9.732    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.377    10.110    
                         clock uncertainty           -0.035    10.074    
    SLICE_X123Y49        FDCE (Setup_fdce_C_D)       -0.102     9.972    FDCE_6
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.223ns (44.106%)  route 0.283ns (55.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 9.732 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.812     5.110    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y49        FDCE (Prop_fdce_C_Q)         0.223     5.333 r  FDCE_4/Q
                         net (fo=1, routed)           0.283     5.615    soc_builder_basesoc_reset4
    SLICE_X123Y49        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.673     9.732    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.377    10.110    
                         clock uncertainty           -0.035    10.074    
    SLICE_X123Y49        FDCE (Setup_fdce_C_D)       -0.010    10.064    FDCE_5
  -------------------------------------------------------------------
                         required time                         10.064    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.204ns (48.085%)  route 0.220ns (51.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 9.732 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.812     5.110    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y49        FDCE (Prop_fdce_C_Q)         0.204     5.314 r  FDCE_6/Q
                         net (fo=1, routed)           0.220     5.534    soc_builder_basesoc_reset6
    SLICE_X123Y49        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.673     9.732    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.377    10.110    
                         clock uncertainty           -0.035    10.074    
    SLICE_X123Y49        FDCE (Setup_fdce_C_D)       -0.088     9.986    FDCE_7
  -------------------------------------------------------------------
                         required time                          9.986    
                         arrival time                          -5.534    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.223ns (55.105%)  route 0.182ns (44.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 9.732 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.812     5.110    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y49        FDCE (Prop_fdce_C_Q)         0.223     5.333 r  FDCE_1/Q
                         net (fo=1, routed)           0.182     5.514    soc_builder_basesoc_reset1
    SLICE_X123Y49        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.673     9.732    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.377    10.110    
                         clock uncertainty           -0.035    10.074    
    SLICE_X123Y49        FDCE (Setup_fdce_C_D)       -0.010    10.064    FDCE_2
  -------------------------------------------------------------------
                         required time                         10.064    
                         arrival time                          -5.514    
  -------------------------------------------------------------------
                         slack                                  4.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.100ns (24.711%)  route 0.305ns (75.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.697     2.194    soc_crg_clkin
    SLICE_X135Y51        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y51        FDCE (Prop_fdce_C_Q)         0.100     2.294 r  FDCE/Q
                         net (fo=1, routed)           0.305     2.599    soc_builder_basesoc_reset0
    SLICE_X123Y49        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.003     2.657    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.204     2.452    
    SLICE_X123Y49        FDCE (Hold_fdce_C_D)         0.032     2.484    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.898%)  route 0.093ns (48.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.743     2.240    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y49        FDCE (Prop_fdce_C_Q)         0.100     2.340 r  FDCE_1/Q
                         net (fo=1, routed)           0.093     2.433    soc_builder_basesoc_reset1
    SLICE_X123Y49        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.003     2.657    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.416     2.240    
    SLICE_X123Y49        FDCE (Hold_fdce_C_D)         0.032     2.272    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.135%)  route 0.106ns (53.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.743     2.240    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y49        FDCE (Prop_fdce_C_Q)         0.091     2.331 r  FDCE_6/Q
                         net (fo=1, routed)           0.106     2.438    soc_builder_basesoc_reset6
    SLICE_X123Y49        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.003     2.657    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.416     2.240    
    SLICE_X123Y49        FDCE (Hold_fdce_C_D)         0.011     2.251    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.445%)  route 0.136ns (57.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.743     2.240    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y49        FDCE (Prop_fdce_C_Q)         0.100     2.340 r  FDCE_4/Q
                         net (fo=1, routed)           0.136     2.476    soc_builder_basesoc_reset4
    SLICE_X123Y49        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.003     2.657    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.416     2.240    
    SLICE_X123Y49        FDCE (Hold_fdce_C_D)         0.047     2.287    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.743     2.240    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y49        FDCE (Prop_fdce_C_Q)         0.091     2.331 r  FDCE_5/Q
                         net (fo=1, routed)           0.106     2.438    soc_builder_basesoc_reset5
    SLICE_X123Y49        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.003     2.657    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.416     2.240    
    SLICE_X123Y49        FDCE (Hold_fdce_C_D)         0.006     2.246    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.758%)  route 0.180ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.743     2.240    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y49        FDCE (Prop_fdce_C_Q)         0.100     2.340 r  FDCE_3/Q
                         net (fo=1, routed)           0.180     2.520    soc_builder_basesoc_reset3
    SLICE_X123Y49        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.003     2.657    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.416     2.240    
    SLICE_X123Y49        FDCE (Hold_fdce_C_D)         0.043     2.283    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.534%)  route 0.181ns (64.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.743     2.240    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y49        FDCE (Prop_fdce_C_Q)         0.100     2.340 r  FDCE_2/Q
                         net (fo=1, routed)           0.181     2.522    soc_builder_basesoc_reset2
    SLICE_X123Y49        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.003     2.657    soc_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.416     2.240    
    SLICE_X123Y49        FDCE (Hold_fdce_C_D)         0.033     2.273    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591      BUFGCTRL_X0Y3    IBUFDS_n_0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         5.000       4.250      SLICE_X123Y49    FDCE_5/C
Min Period        n/a     FDCE/C             n/a            0.750         5.000       4.250      SLICE_X123Y49    FDCE_6/C
Min Period        n/a     FDCE/C             n/a            0.750         5.000       4.250      SLICE_X123Y49    FDCE_7/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X135Y51    FDCE/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X123Y49    FDCE_1/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X123Y49    FDCE_2/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X123Y49    FDCE_3/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X123Y49    FDCE_4/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X123Y49    FDCE_5/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X123Y49    FDCE_5/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X123Y49    FDCE_6/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X123Y49    FDCE_6/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X123Y49    FDCE_7/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         2.500       2.100      SLICE_X123Y49    FDCE_7/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X135Y51    FDCE/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X135Y51    FDCE/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X135Y51    FDCE/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X135Y51    FDCE/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X123Y49    FDCE_1/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X123Y49    FDCE_1/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X123Y49    FDCE_2/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X123Y49    FDCE_2/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X123Y49    FDCE_3/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X123Y49    FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_mmcm_fb
  To Clock:  soc_builder_basesoc_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_mmcm_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Cfu/rsp_payload_outputs_0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (soc_crg_clkout0 rise@8.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.398ns  (logic 4.991ns (67.461%)  route 2.407ns (32.539%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.918ns = ( 16.918 - 8.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=7073, routed)        1.757     9.630    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X106Y12        FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y12        FDRE (Prop_fdre_C_Q)         0.259     9.889 r  VexRiscv/decode_to_execute_RS1_reg[7]/Q
                         net (fo=31, routed)          0.513    10.402    Cfu/CfuPlugin_bus_cmd_payload_inputs_0[7]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      3.609    14.011 r  Cfu/prod_0/P[7]
                         net (fo=3, routed)           1.160    15.171    Cfu/prod_0_n_98
    SLICE_X66Y11         LUT3 (Prop_lut3_I2_O)        0.043    15.214 r  Cfu/rsp_payload_outputs_0[15]_i_14/O
                         net (fo=1, routed)           0.302    15.516    Cfu/rsp_payload_outputs_0[15]_i_14_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.785 r  Cfu/rsp_payload_outputs_0_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.785    Cfu/rsp_payload_outputs_0_reg[15]_i_10_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.951 r  Cfu/rsp_payload_outputs_0_reg[19]_i_8/O[1]
                         net (fo=3, routed)           0.323    16.274    Cfu/rsp_payload_outputs_0_reg[19]_i_8_n_6
    SLICE_X69Y13         LUT3 (Prop_lut3_I2_O)        0.123    16.397 r  Cfu/rsp_payload_outputs_0[15]_i_3/O
                         net (fo=1, routed)           0.109    16.506    Cfu/rsp_payload_outputs_0[15]_i_3_n_0
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    16.703 r  Cfu/rsp_payload_outputs_0_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.703    Cfu/rsp_payload_outputs_0_reg[15]_i_1_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.756 r  Cfu/rsp_payload_outputs_0_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.756    Cfu/rsp_payload_outputs_0_reg[19]_i_1_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.809 r  Cfu/rsp_payload_outputs_0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.809    Cfu/rsp_payload_outputs_0_reg[23]_i_1_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.862 r  Cfu/rsp_payload_outputs_0_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.862    Cfu/rsp_payload_outputs_0_reg[27]_i_1_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.028 r  Cfu/rsp_payload_outputs_0_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000    17.028    Cfu/p_1_in[29]
    SLICE_X68Y17         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=7073, routed)        1.591    16.918    Cfu/out
    SLICE_X68Y17         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[29]/C
                         clock pessimism              0.564    17.483    
                         clock uncertainty           -0.064    17.418    
    SLICE_X68Y17         FDRE (Setup_fdre_C_D)        0.049    17.467    Cfu/rsp_payload_outputs_0_reg[29]
  -------------------------------------------------------------------
                         required time                         17.467    
                         arrival time                         -17.028    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Cfu/rsp_payload_outputs_0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (soc_crg_clkout0 rise@8.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 4.974ns (67.386%)  route 2.407ns (32.614%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.918ns = ( 16.918 - 8.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=7073, routed)        1.757     9.630    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X106Y12        FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y12        FDRE (Prop_fdre_C_Q)         0.259     9.889 r  VexRiscv/decode_to_execute_RS1_reg[7]/Q
                         net (fo=31, routed)          0.513    10.402    Cfu/CfuPlugin_bus_cmd_payload_inputs_0[7]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      3.609    14.011 r  Cfu/prod_0/P[7]
                         net (fo=3, routed)           1.160    15.171    Cfu/prod_0_n_98
    SLICE_X66Y11         LUT3 (Prop_lut3_I2_O)        0.043    15.214 r  Cfu/rsp_payload_outputs_0[15]_i_14/O
                         net (fo=1, routed)           0.302    15.516    Cfu/rsp_payload_outputs_0[15]_i_14_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.785 r  Cfu/rsp_payload_outputs_0_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.785    Cfu/rsp_payload_outputs_0_reg[15]_i_10_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.951 r  Cfu/rsp_payload_outputs_0_reg[19]_i_8/O[1]
                         net (fo=3, routed)           0.323    16.274    Cfu/rsp_payload_outputs_0_reg[19]_i_8_n_6
    SLICE_X69Y13         LUT3 (Prop_lut3_I2_O)        0.123    16.397 r  Cfu/rsp_payload_outputs_0[15]_i_3/O
                         net (fo=1, routed)           0.109    16.506    Cfu/rsp_payload_outputs_0[15]_i_3_n_0
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    16.703 r  Cfu/rsp_payload_outputs_0_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.703    Cfu/rsp_payload_outputs_0_reg[15]_i_1_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.756 r  Cfu/rsp_payload_outputs_0_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.756    Cfu/rsp_payload_outputs_0_reg[19]_i_1_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.809 r  Cfu/rsp_payload_outputs_0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.809    Cfu/rsp_payload_outputs_0_reg[23]_i_1_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.862 r  Cfu/rsp_payload_outputs_0_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.862    Cfu/rsp_payload_outputs_0_reg[27]_i_1_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    17.011 r  Cfu/rsp_payload_outputs_0_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.000    17.011    Cfu/p_1_in[31]
    SLICE_X68Y17         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=7073, routed)        1.591    16.918    Cfu/out
    SLICE_X68Y17         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[31]/C
                         clock pessimism              0.564    17.483    
                         clock uncertainty           -0.064    17.418    
    SLICE_X68Y17         FDRE (Setup_fdre_C_D)        0.049    17.467    Cfu/rsp_payload_outputs_0_reg[31]
  -------------------------------------------------------------------
                         required time                         17.467    
                         arrival time                         -17.011    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Cfu/rsp_payload_outputs_0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (soc_crg_clkout0 rise@8.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.345ns  (logic 4.938ns (67.227%)  route 2.407ns (32.773%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.919ns = ( 16.919 - 8.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=7073, routed)        1.757     9.630    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X106Y12        FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y12        FDRE (Prop_fdre_C_Q)         0.259     9.889 r  VexRiscv/decode_to_execute_RS1_reg[7]/Q
                         net (fo=31, routed)          0.513    10.402    Cfu/CfuPlugin_bus_cmd_payload_inputs_0[7]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      3.609    14.011 r  Cfu/prod_0/P[7]
                         net (fo=3, routed)           1.160    15.171    Cfu/prod_0_n_98
    SLICE_X66Y11         LUT3 (Prop_lut3_I2_O)        0.043    15.214 r  Cfu/rsp_payload_outputs_0[15]_i_14/O
                         net (fo=1, routed)           0.302    15.516    Cfu/rsp_payload_outputs_0[15]_i_14_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.785 r  Cfu/rsp_payload_outputs_0_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.785    Cfu/rsp_payload_outputs_0_reg[15]_i_10_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.951 r  Cfu/rsp_payload_outputs_0_reg[19]_i_8/O[1]
                         net (fo=3, routed)           0.323    16.274    Cfu/rsp_payload_outputs_0_reg[19]_i_8_n_6
    SLICE_X69Y13         LUT3 (Prop_lut3_I2_O)        0.123    16.397 r  Cfu/rsp_payload_outputs_0[15]_i_3/O
                         net (fo=1, routed)           0.109    16.506    Cfu/rsp_payload_outputs_0[15]_i_3_n_0
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    16.703 r  Cfu/rsp_payload_outputs_0_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.703    Cfu/rsp_payload_outputs_0_reg[15]_i_1_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.756 r  Cfu/rsp_payload_outputs_0_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.756    Cfu/rsp_payload_outputs_0_reg[19]_i_1_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.809 r  Cfu/rsp_payload_outputs_0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.809    Cfu/rsp_payload_outputs_0_reg[23]_i_1_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    16.975 r  Cfu/rsp_payload_outputs_0_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.975    Cfu/p_1_in[25]
    SLICE_X68Y16         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=7073, routed)        1.592    16.919    Cfu/out
    SLICE_X68Y16         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[25]/C
                         clock pessimism              0.564    17.484    
                         clock uncertainty           -0.064    17.419    
    SLICE_X68Y16         FDRE (Setup_fdre_C_D)        0.049    17.468    Cfu/rsp_payload_outputs_0_reg[25]
  -------------------------------------------------------------------
                         required time                         17.468    
                         arrival time                         -16.975    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Cfu/rsp_payload_outputs_0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (soc_crg_clkout0 rise@8.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 4.936ns (67.218%)  route 2.407ns (32.782%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.918ns = ( 16.918 - 8.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=7073, routed)        1.757     9.630    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X106Y12        FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y12        FDRE (Prop_fdre_C_Q)         0.259     9.889 r  VexRiscv/decode_to_execute_RS1_reg[7]/Q
                         net (fo=31, routed)          0.513    10.402    Cfu/CfuPlugin_bus_cmd_payload_inputs_0[7]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      3.609    14.011 r  Cfu/prod_0/P[7]
                         net (fo=3, routed)           1.160    15.171    Cfu/prod_0_n_98
    SLICE_X66Y11         LUT3 (Prop_lut3_I2_O)        0.043    15.214 r  Cfu/rsp_payload_outputs_0[15]_i_14/O
                         net (fo=1, routed)           0.302    15.516    Cfu/rsp_payload_outputs_0[15]_i_14_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.785 r  Cfu/rsp_payload_outputs_0_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.785    Cfu/rsp_payload_outputs_0_reg[15]_i_10_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.951 r  Cfu/rsp_payload_outputs_0_reg[19]_i_8/O[1]
                         net (fo=3, routed)           0.323    16.274    Cfu/rsp_payload_outputs_0_reg[19]_i_8_n_6
    SLICE_X69Y13         LUT3 (Prop_lut3_I2_O)        0.123    16.397 r  Cfu/rsp_payload_outputs_0[15]_i_3/O
                         net (fo=1, routed)           0.109    16.506    Cfu/rsp_payload_outputs_0[15]_i_3_n_0
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    16.703 r  Cfu/rsp_payload_outputs_0_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.703    Cfu/rsp_payload_outputs_0_reg[15]_i_1_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.756 r  Cfu/rsp_payload_outputs_0_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.756    Cfu/rsp_payload_outputs_0_reg[19]_i_1_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.809 r  Cfu/rsp_payload_outputs_0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.809    Cfu/rsp_payload_outputs_0_reg[23]_i_1_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.862 r  Cfu/rsp_payload_outputs_0_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.862    Cfu/rsp_payload_outputs_0_reg[27]_i_1_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    16.973 r  Cfu/rsp_payload_outputs_0_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000    16.973    Cfu/p_1_in[28]
    SLICE_X68Y17         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=7073, routed)        1.591    16.918    Cfu/out
    SLICE_X68Y17         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[28]/C
                         clock pessimism              0.564    17.483    
                         clock uncertainty           -0.064    17.418    
    SLICE_X68Y17         FDRE (Setup_fdre_C_D)        0.049    17.467    Cfu/rsp_payload_outputs_0_reg[28]
  -------------------------------------------------------------------
                         required time                         17.467    
                         arrival time                         -16.973    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Cfu/rsp_payload_outputs_0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (soc_crg_clkout0 rise@8.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 4.936ns (67.218%)  route 2.407ns (32.782%))
  Logic Levels:           10  (CARRY4=7 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.918ns = ( 16.918 - 8.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=7073, routed)        1.757     9.630    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X106Y12        FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y12        FDRE (Prop_fdre_C_Q)         0.259     9.889 r  VexRiscv/decode_to_execute_RS1_reg[7]/Q
                         net (fo=31, routed)          0.513    10.402    Cfu/CfuPlugin_bus_cmd_payload_inputs_0[7]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      3.609    14.011 r  Cfu/prod_0/P[7]
                         net (fo=3, routed)           1.160    15.171    Cfu/prod_0_n_98
    SLICE_X66Y11         LUT3 (Prop_lut3_I2_O)        0.043    15.214 r  Cfu/rsp_payload_outputs_0[15]_i_14/O
                         net (fo=1, routed)           0.302    15.516    Cfu/rsp_payload_outputs_0[15]_i_14_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.785 r  Cfu/rsp_payload_outputs_0_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.785    Cfu/rsp_payload_outputs_0_reg[15]_i_10_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.951 r  Cfu/rsp_payload_outputs_0_reg[19]_i_8/O[1]
                         net (fo=3, routed)           0.323    16.274    Cfu/rsp_payload_outputs_0_reg[19]_i_8_n_6
    SLICE_X69Y13         LUT3 (Prop_lut3_I2_O)        0.123    16.397 r  Cfu/rsp_payload_outputs_0[15]_i_3/O
                         net (fo=1, routed)           0.109    16.506    Cfu/rsp_payload_outputs_0[15]_i_3_n_0
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    16.703 r  Cfu/rsp_payload_outputs_0_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.703    Cfu/rsp_payload_outputs_0_reg[15]_i_1_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.756 r  Cfu/rsp_payload_outputs_0_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.756    Cfu/rsp_payload_outputs_0_reg[19]_i_1_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.809 r  Cfu/rsp_payload_outputs_0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.809    Cfu/rsp_payload_outputs_0_reg[23]_i_1_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.862 r  Cfu/rsp_payload_outputs_0_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.862    Cfu/rsp_payload_outputs_0_reg[27]_i_1_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    16.973 r  Cfu/rsp_payload_outputs_0_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000    16.973    Cfu/p_1_in[30]
    SLICE_X68Y17         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=7073, routed)        1.591    16.918    Cfu/out
    SLICE_X68Y17         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[30]/C
                         clock pessimism              0.564    17.483    
                         clock uncertainty           -0.064    17.418    
    SLICE_X68Y17         FDRE (Setup_fdre_C_D)        0.049    17.467    Cfu/rsp_payload_outputs_0_reg[30]
  -------------------------------------------------------------------
                         required time                         17.467    
                         arrival time                         -16.973    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Cfu/rsp_payload_outputs_0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (soc_crg_clkout0 rise@8.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 4.921ns (67.151%)  route 2.407ns (32.849%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.919ns = ( 16.919 - 8.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=7073, routed)        1.757     9.630    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X106Y12        FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y12        FDRE (Prop_fdre_C_Q)         0.259     9.889 r  VexRiscv/decode_to_execute_RS1_reg[7]/Q
                         net (fo=31, routed)          0.513    10.402    Cfu/CfuPlugin_bus_cmd_payload_inputs_0[7]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      3.609    14.011 r  Cfu/prod_0/P[7]
                         net (fo=3, routed)           1.160    15.171    Cfu/prod_0_n_98
    SLICE_X66Y11         LUT3 (Prop_lut3_I2_O)        0.043    15.214 r  Cfu/rsp_payload_outputs_0[15]_i_14/O
                         net (fo=1, routed)           0.302    15.516    Cfu/rsp_payload_outputs_0[15]_i_14_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.785 r  Cfu/rsp_payload_outputs_0_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.785    Cfu/rsp_payload_outputs_0_reg[15]_i_10_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.951 r  Cfu/rsp_payload_outputs_0_reg[19]_i_8/O[1]
                         net (fo=3, routed)           0.323    16.274    Cfu/rsp_payload_outputs_0_reg[19]_i_8_n_6
    SLICE_X69Y13         LUT3 (Prop_lut3_I2_O)        0.123    16.397 r  Cfu/rsp_payload_outputs_0[15]_i_3/O
                         net (fo=1, routed)           0.109    16.506    Cfu/rsp_payload_outputs_0[15]_i_3_n_0
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    16.703 r  Cfu/rsp_payload_outputs_0_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.703    Cfu/rsp_payload_outputs_0_reg[15]_i_1_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.756 r  Cfu/rsp_payload_outputs_0_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.756    Cfu/rsp_payload_outputs_0_reg[19]_i_1_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.809 r  Cfu/rsp_payload_outputs_0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.809    Cfu/rsp_payload_outputs_0_reg[23]_i_1_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    16.958 r  Cfu/rsp_payload_outputs_0_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.958    Cfu/p_1_in[27]
    SLICE_X68Y16         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=7073, routed)        1.592    16.919    Cfu/out
    SLICE_X68Y16         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[27]/C
                         clock pessimism              0.564    17.484    
                         clock uncertainty           -0.064    17.419    
    SLICE_X68Y16         FDRE (Setup_fdre_C_D)        0.049    17.468    Cfu/rsp_payload_outputs_0_reg[27]
  -------------------------------------------------------------------
                         required time                         17.468    
                         arrival time                         -16.958    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Cfu/rsp_payload_outputs_0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (soc_crg_clkout0 rise@8.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.292ns  (logic 4.885ns (66.988%)  route 2.407ns (33.012%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.920ns = ( 16.920 - 8.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=7073, routed)        1.757     9.630    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X106Y12        FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y12        FDRE (Prop_fdre_C_Q)         0.259     9.889 r  VexRiscv/decode_to_execute_RS1_reg[7]/Q
                         net (fo=31, routed)          0.513    10.402    Cfu/CfuPlugin_bus_cmd_payload_inputs_0[7]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      3.609    14.011 r  Cfu/prod_0/P[7]
                         net (fo=3, routed)           1.160    15.171    Cfu/prod_0_n_98
    SLICE_X66Y11         LUT3 (Prop_lut3_I2_O)        0.043    15.214 r  Cfu/rsp_payload_outputs_0[15]_i_14/O
                         net (fo=1, routed)           0.302    15.516    Cfu/rsp_payload_outputs_0[15]_i_14_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.785 r  Cfu/rsp_payload_outputs_0_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.785    Cfu/rsp_payload_outputs_0_reg[15]_i_10_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.951 r  Cfu/rsp_payload_outputs_0_reg[19]_i_8/O[1]
                         net (fo=3, routed)           0.323    16.274    Cfu/rsp_payload_outputs_0_reg[19]_i_8_n_6
    SLICE_X69Y13         LUT3 (Prop_lut3_I2_O)        0.123    16.397 r  Cfu/rsp_payload_outputs_0[15]_i_3/O
                         net (fo=1, routed)           0.109    16.506    Cfu/rsp_payload_outputs_0[15]_i_3_n_0
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    16.703 r  Cfu/rsp_payload_outputs_0_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.703    Cfu/rsp_payload_outputs_0_reg[15]_i_1_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.756 r  Cfu/rsp_payload_outputs_0_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.756    Cfu/rsp_payload_outputs_0_reg[19]_i_1_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    16.922 r  Cfu/rsp_payload_outputs_0_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.922    Cfu/p_1_in[21]
    SLICE_X68Y15         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=7073, routed)        1.593    16.920    Cfu/out
    SLICE_X68Y15         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[21]/C
                         clock pessimism              0.564    17.485    
                         clock uncertainty           -0.064    17.420    
    SLICE_X68Y15         FDRE (Setup_fdre_C_D)        0.049    17.469    Cfu/rsp_payload_outputs_0_reg[21]
  -------------------------------------------------------------------
                         required time                         17.469    
                         arrival time                         -16.922    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Cfu/rsp_payload_outputs_0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (soc_crg_clkout0 rise@8.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 4.883ns (66.979%)  route 2.407ns (33.021%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.919ns = ( 16.919 - 8.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=7073, routed)        1.757     9.630    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X106Y12        FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y12        FDRE (Prop_fdre_C_Q)         0.259     9.889 r  VexRiscv/decode_to_execute_RS1_reg[7]/Q
                         net (fo=31, routed)          0.513    10.402    Cfu/CfuPlugin_bus_cmd_payload_inputs_0[7]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      3.609    14.011 r  Cfu/prod_0/P[7]
                         net (fo=3, routed)           1.160    15.171    Cfu/prod_0_n_98
    SLICE_X66Y11         LUT3 (Prop_lut3_I2_O)        0.043    15.214 r  Cfu/rsp_payload_outputs_0[15]_i_14/O
                         net (fo=1, routed)           0.302    15.516    Cfu/rsp_payload_outputs_0[15]_i_14_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.785 r  Cfu/rsp_payload_outputs_0_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.785    Cfu/rsp_payload_outputs_0_reg[15]_i_10_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.951 r  Cfu/rsp_payload_outputs_0_reg[19]_i_8/O[1]
                         net (fo=3, routed)           0.323    16.274    Cfu/rsp_payload_outputs_0_reg[19]_i_8_n_6
    SLICE_X69Y13         LUT3 (Prop_lut3_I2_O)        0.123    16.397 r  Cfu/rsp_payload_outputs_0[15]_i_3/O
                         net (fo=1, routed)           0.109    16.506    Cfu/rsp_payload_outputs_0[15]_i_3_n_0
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    16.703 r  Cfu/rsp_payload_outputs_0_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.703    Cfu/rsp_payload_outputs_0_reg[15]_i_1_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.756 r  Cfu/rsp_payload_outputs_0_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.756    Cfu/rsp_payload_outputs_0_reg[19]_i_1_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.809 r  Cfu/rsp_payload_outputs_0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.809    Cfu/rsp_payload_outputs_0_reg[23]_i_1_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    16.920 r  Cfu/rsp_payload_outputs_0_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.920    Cfu/p_1_in[24]
    SLICE_X68Y16         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=7073, routed)        1.592    16.919    Cfu/out
    SLICE_X68Y16         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[24]/C
                         clock pessimism              0.564    17.484    
                         clock uncertainty           -0.064    17.419    
    SLICE_X68Y16         FDRE (Setup_fdre_C_D)        0.049    17.468    Cfu/rsp_payload_outputs_0_reg[24]
  -------------------------------------------------------------------
                         required time                         17.468    
                         arrival time                         -16.920    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Cfu/rsp_payload_outputs_0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (soc_crg_clkout0 rise@8.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 4.883ns (66.979%)  route 2.407ns (33.021%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.919ns = ( 16.919 - 8.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=7073, routed)        1.757     9.630    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X106Y12        FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y12        FDRE (Prop_fdre_C_Q)         0.259     9.889 r  VexRiscv/decode_to_execute_RS1_reg[7]/Q
                         net (fo=31, routed)          0.513    10.402    Cfu/CfuPlugin_bus_cmd_payload_inputs_0[7]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      3.609    14.011 r  Cfu/prod_0/P[7]
                         net (fo=3, routed)           1.160    15.171    Cfu/prod_0_n_98
    SLICE_X66Y11         LUT3 (Prop_lut3_I2_O)        0.043    15.214 r  Cfu/rsp_payload_outputs_0[15]_i_14/O
                         net (fo=1, routed)           0.302    15.516    Cfu/rsp_payload_outputs_0[15]_i_14_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.785 r  Cfu/rsp_payload_outputs_0_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.785    Cfu/rsp_payload_outputs_0_reg[15]_i_10_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.951 r  Cfu/rsp_payload_outputs_0_reg[19]_i_8/O[1]
                         net (fo=3, routed)           0.323    16.274    Cfu/rsp_payload_outputs_0_reg[19]_i_8_n_6
    SLICE_X69Y13         LUT3 (Prop_lut3_I2_O)        0.123    16.397 r  Cfu/rsp_payload_outputs_0[15]_i_3/O
                         net (fo=1, routed)           0.109    16.506    Cfu/rsp_payload_outputs_0[15]_i_3_n_0
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    16.703 r  Cfu/rsp_payload_outputs_0_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.703    Cfu/rsp_payload_outputs_0_reg[15]_i_1_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.756 r  Cfu/rsp_payload_outputs_0_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.756    Cfu/rsp_payload_outputs_0_reg[19]_i_1_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.809 r  Cfu/rsp_payload_outputs_0_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.809    Cfu/rsp_payload_outputs_0_reg[23]_i_1_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    16.920 r  Cfu/rsp_payload_outputs_0_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.920    Cfu/p_1_in[26]
    SLICE_X68Y16         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=7073, routed)        1.592    16.919    Cfu/out
    SLICE_X68Y16         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[26]/C
                         clock pessimism              0.564    17.484    
                         clock uncertainty           -0.064    17.419    
    SLICE_X68Y16         FDRE (Setup_fdre_C_D)        0.049    17.468    Cfu/rsp_payload_outputs_0_reg[26]
  -------------------------------------------------------------------
                         required time                         17.468    
                         arrival time                         -16.920    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Cfu/rsp_payload_outputs_0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (soc_crg_clkout0 rise@8.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 4.868ns (66.911%)  route 2.407ns (33.089%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.920ns = ( 16.920 - 8.000 ) 
    Source Clock Delay      (SCD):    9.630ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=7073, routed)        1.757     9.630    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X106Y12        FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y12        FDRE (Prop_fdre_C_Q)         0.259     9.889 r  VexRiscv/decode_to_execute_RS1_reg[7]/Q
                         net (fo=31, routed)          0.513    10.402    Cfu/CfuPlugin_bus_cmd_payload_inputs_0[7]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_D[7]_P[7])
                                                      3.609    14.011 r  Cfu/prod_0/P[7]
                         net (fo=3, routed)           1.160    15.171    Cfu/prod_0_n_98
    SLICE_X66Y11         LUT3 (Prop_lut3_I2_O)        0.043    15.214 r  Cfu/rsp_payload_outputs_0[15]_i_14/O
                         net (fo=1, routed)           0.302    15.516    Cfu/rsp_payload_outputs_0[15]_i_14_n_0
    SLICE_X67Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    15.785 r  Cfu/rsp_payload_outputs_0_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.785    Cfu/rsp_payload_outputs_0_reg[15]_i_10_n_0
    SLICE_X67Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    15.951 r  Cfu/rsp_payload_outputs_0_reg[19]_i_8/O[1]
                         net (fo=3, routed)           0.323    16.274    Cfu/rsp_payload_outputs_0_reg[19]_i_8_n_6
    SLICE_X69Y13         LUT3 (Prop_lut3_I2_O)        0.123    16.397 r  Cfu/rsp_payload_outputs_0[15]_i_3/O
                         net (fo=1, routed)           0.109    16.506    Cfu/rsp_payload_outputs_0[15]_i_3_n_0
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    16.703 r  Cfu/rsp_payload_outputs_0_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.703    Cfu/rsp_payload_outputs_0_reg[15]_i_1_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.756 r  Cfu/rsp_payload_outputs_0_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.756    Cfu/rsp_payload_outputs_0_reg[19]_i_1_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    16.905 r  Cfu/rsp_payload_outputs_0_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.905    Cfu/p_1_in[23]
    SLICE_X68Y15         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=7073, routed)        1.593    16.920    Cfu/out
    SLICE_X68Y15         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[23]/C
                         clock pessimism              0.564    17.485    
                         clock uncertainty           -0.064    17.420    
    SLICE_X68Y15         FDRE (Setup_fdre_C_D)        0.049    17.469    Cfu/rsp_payload_outputs_0_reg[23]
  -------------------------------------------------------------------
                         required time                         17.469    
                         arrival time                         -16.905    
  -------------------------------------------------------------------
                         slack                                  0.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_rx_fifo_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_basesoc_uart_rx_fifo_level0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.516%)  route 0.254ns (66.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=7073, routed)        0.694     4.155    sys_clk
    SLICE_X131Y50        FDRE                                         r  soc_basesoc_uart_rx_fifo_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y50        FDRE (Prop_fdre_C_Q)         0.100     4.255 r  soc_basesoc_uart_rx_fifo_level0_reg[1]/Q
                         net (fo=6, routed)           0.254     4.509    soc_basesoc_uart_rx_fifo_level0_reg[1]
    SLICE_X131Y49        LUT6 (Prop_lut6_I2_O)        0.028     4.537 r  soc_basesoc_uart_rx_fifo_level0[4]_i_2/O
                         net (fo=1, routed)           0.000     4.537    soc_basesoc_uart_rx_fifo_level0[4]_i_2_n_0
    SLICE_X131Y49        FDRE                                         r  soc_basesoc_uart_rx_fifo_level0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=7073, routed)        1.006     4.969    sys_clk
    SLICE_X131Y49        FDRE                                         r  soc_basesoc_uart_rx_fifo_level0_reg[4]/C
                         clock pessimism             -0.549     4.419    
    SLICE_X131Y49        FDRE (Hold_fdre_C_D)         0.060     4.479    soc_basesoc_uart_rx_fifo_level0_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.479    
                         arrival time                           4.537    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_0_7_18_21/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.605%)  route 0.188ns (67.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=7073, routed)        0.689     4.150    sys_clk
    SLICE_X125Y60        FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y60        FDRE (Prop_fdre_C_Q)         0.091     4.241 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=33, routed)          0.188     4.430    storage_9_reg_0_7_18_21/ADDRD2
    SLICE_X126Y59        RAMD32                                       r  storage_9_reg_0_7_18_21/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=7073, routed)        0.931     4.894    storage_9_reg_0_7_18_21/WCLK
    SLICE_X126Y59        RAMD32                                       r  storage_9_reg_0_7_18_21/RAMA/CLK
                         clock pessimism             -0.728     4.165    
    SLICE_X126Y59        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     4.370    storage_9_reg_0_7_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -4.370    
                         arrival time                           4.430    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_0_7_18_21/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.605%)  route 0.188ns (67.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=7073, routed)        0.689     4.150    sys_clk
    SLICE_X125Y60        FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y60        FDRE (Prop_fdre_C_Q)         0.091     4.241 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=33, routed)          0.188     4.430    storage_9_reg_0_7_18_21/ADDRD2
    SLICE_X126Y59        RAMD32                                       r  storage_9_reg_0_7_18_21/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=7073, routed)        0.931     4.894    storage_9_reg_0_7_18_21/WCLK
    SLICE_X126Y59        RAMD32                                       r  storage_9_reg_0_7_18_21/RAMA_D1/CLK
                         clock pessimism             -0.728     4.165    
    SLICE_X126Y59        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     4.370    storage_9_reg_0_7_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.370    
                         arrival time                           4.430    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_0_7_18_21/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.605%)  route 0.188ns (67.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=7073, routed)        0.689     4.150    sys_clk
    SLICE_X125Y60        FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y60        FDRE (Prop_fdre_C_Q)         0.091     4.241 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=33, routed)          0.188     4.430    storage_9_reg_0_7_18_21/ADDRD2
    SLICE_X126Y59        RAMD32                                       r  storage_9_reg_0_7_18_21/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=7073, routed)        0.931     4.894    storage_9_reg_0_7_18_21/WCLK
    SLICE_X126Y59        RAMD32                                       r  storage_9_reg_0_7_18_21/RAMB/CLK
                         clock pessimism             -0.728     4.165    
    SLICE_X126Y59        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     4.370    storage_9_reg_0_7_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -4.370    
                         arrival time                           4.430    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_0_7_18_21/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.605%)  route 0.188ns (67.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=7073, routed)        0.689     4.150    sys_clk
    SLICE_X125Y60        FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y60        FDRE (Prop_fdre_C_Q)         0.091     4.241 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=33, routed)          0.188     4.430    storage_9_reg_0_7_18_21/ADDRD2
    SLICE_X126Y59        RAMD32                                       r  storage_9_reg_0_7_18_21/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=7073, routed)        0.931     4.894    storage_9_reg_0_7_18_21/WCLK
    SLICE_X126Y59        RAMD32                                       r  storage_9_reg_0_7_18_21/RAMB_D1/CLK
                         clock pessimism             -0.728     4.165    
    SLICE_X126Y59        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     4.370    storage_9_reg_0_7_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.370    
                         arrival time                           4.430    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_0_7_18_21/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.605%)  route 0.188ns (67.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=7073, routed)        0.689     4.150    sys_clk
    SLICE_X125Y60        FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y60        FDRE (Prop_fdre_C_Q)         0.091     4.241 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=33, routed)          0.188     4.430    storage_9_reg_0_7_18_21/ADDRD2
    SLICE_X126Y59        RAMD32                                       r  storage_9_reg_0_7_18_21/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=7073, routed)        0.931     4.894    storage_9_reg_0_7_18_21/WCLK
    SLICE_X126Y59        RAMD32                                       r  storage_9_reg_0_7_18_21/RAMC/CLK
                         clock pessimism             -0.728     4.165    
    SLICE_X126Y59        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     4.370    storage_9_reg_0_7_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -4.370    
                         arrival time                           4.430    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_0_7_18_21/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.605%)  route 0.188ns (67.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=7073, routed)        0.689     4.150    sys_clk
    SLICE_X125Y60        FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y60        FDRE (Prop_fdre_C_Q)         0.091     4.241 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=33, routed)          0.188     4.430    storage_9_reg_0_7_18_21/ADDRD2
    SLICE_X126Y59        RAMD32                                       r  storage_9_reg_0_7_18_21/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=7073, routed)        0.931     4.894    storage_9_reg_0_7_18_21/WCLK
    SLICE_X126Y59        RAMD32                                       r  storage_9_reg_0_7_18_21/RAMC_D1/CLK
                         clock pessimism             -0.728     4.165    
    SLICE_X126Y59        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     4.370    storage_9_reg_0_7_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.370    
                         arrival time                           4.430    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_0_7_18_21/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.605%)  route 0.188ns (67.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=7073, routed)        0.689     4.150    sys_clk
    SLICE_X125Y60        FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y60        FDRE (Prop_fdre_C_Q)         0.091     4.241 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=33, routed)          0.188     4.430    storage_9_reg_0_7_18_21/ADDRD2
    SLICE_X126Y59        RAMS32                                       r  storage_9_reg_0_7_18_21/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=7073, routed)        0.931     4.894    storage_9_reg_0_7_18_21/WCLK
    SLICE_X126Y59        RAMS32                                       r  storage_9_reg_0_7_18_21/RAMD/CLK
                         clock pessimism             -0.728     4.165    
    SLICE_X126Y59        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     4.370    storage_9_reg_0_7_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -4.370    
                         arrival time                           4.430    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_0_7_18_21/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.091ns (32.605%)  route 0.188ns (67.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    4.150ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=7073, routed)        0.689     4.150    sys_clk
    SLICE_X125Y60        FDRE                                         r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y60        FDRE (Prop_fdre_C_Q)         0.091     4.241 r  soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=33, routed)          0.188     4.430    storage_9_reg_0_7_18_21/ADDRD2
    SLICE_X126Y59        RAMS32                                       r  storage_9_reg_0_7_18_21/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=7073, routed)        0.931     4.894    storage_9_reg_0_7_18_21/WCLK
    SLICE_X126Y59        RAMS32                                       r  storage_9_reg_0_7_18_21/RAMD_D1/CLK
                         clock pessimism             -0.728     4.165    
    SLICE_X126Y59        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     4.370    storage_9_reg_0_7_18_21/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.370    
                         arrival time                           4.430    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.091ns (31.709%)  route 0.196ns (68.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    4.158ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=7073, routed)        0.697     4.158    sys_clk
    SLICE_X137Y54        FDRE                                         r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y54        FDRE (Prop_fdre_C_Q)         0.091     4.249 r  soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[2]/Q
                         net (fo=33, routed)          0.196     4.445    storage_2_reg_0_7_0_5/ADDRD2
    SLICE_X138Y55        RAMD32                                       r  storage_2_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=7073, routed)        0.937     4.900    storage_2_reg_0_7_0_5/WCLK
    SLICE_X138Y55        RAMD32                                       r  storage_2_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.727     4.172    
    SLICE_X138Y55        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     4.377    storage_2_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.377    
                         arrival time                           4.445    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X3Y2      VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X3Y2      VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X3Y3      VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X3Y3      VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X5Y1      VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X4Y6      VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X4Y6      VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X4Y0      VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X4Y2      VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X4Y1      VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X134Y47    storage_1_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408         2.000       0.591      BUFGCTRL_X0Y1    BUFG_1/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.000       0.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.334ns  (logic 0.223ns (66.790%)  route 0.111ns (33.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.886ns
    Source Clock Delay      (SCD):    9.569ns
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.696     9.569    idelay_clk
    SLICE_X153Y63        FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y63        FDPE (Prop_fdpe_C_Q)         0.223     9.792 r  FDPE_4/Q
                         net (fo=1, routed)           0.111     9.903    soc_builder_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X153Y63        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AD12                                              0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     2.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     4.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     6.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336     9.244    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.327 r  BUFG_2/O
                         net (fo=10, routed)          1.559    10.886    idelay_clk
    SLICE_X153Y63        FDPE                                         r  FDPE_5/C
                         clock pessimism              0.682    11.569    
                         clock uncertainty           -0.060    11.508    
    SLICE_X153Y63        FDPE (Setup_fdpe_C_D)       -0.010    11.498    FDPE_5
  -------------------------------------------------------------------
                         required time                         11.498    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout2 rise@5.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.266ns (22.976%)  route 0.892ns (77.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 13.885 - 5.000 ) 
    Source Clock Delay      (SCD):    9.567ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.694     9.567    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y64        FDSE (Prop_fdse_C_Q)         0.223     9.790 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.554    10.344    soc_crg_reset_counter[0]
    SLICE_X153Y64        LUT4 (Prop_lut4_I1_O)        0.043    10.387 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.338    10.724    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.558    13.885    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.681    14.567    
                         clock uncertainty           -0.060    14.506    
    SLICE_X153Y64        FDSE (Setup_fdse_C_CE)      -0.201    14.305    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout2 rise@5.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.266ns (22.976%)  route 0.892ns (77.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 13.885 - 5.000 ) 
    Source Clock Delay      (SCD):    9.567ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.694     9.567    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y64        FDSE (Prop_fdse_C_Q)         0.223     9.790 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.554    10.344    soc_crg_reset_counter[0]
    SLICE_X153Y64        LUT4 (Prop_lut4_I1_O)        0.043    10.387 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.338    10.724    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.558    13.885    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.681    14.567    
                         clock uncertainty           -0.060    14.506    
    SLICE_X153Y64        FDSE (Setup_fdse_C_CE)      -0.201    14.305    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout2 rise@5.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.266ns (22.976%)  route 0.892ns (77.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 13.885 - 5.000 ) 
    Source Clock Delay      (SCD):    9.567ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.694     9.567    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y64        FDSE (Prop_fdse_C_Q)         0.223     9.790 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.554    10.344    soc_crg_reset_counter[0]
    SLICE_X153Y64        LUT4 (Prop_lut4_I1_O)        0.043    10.387 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.338    10.724    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.558    13.885    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.681    14.567    
                         clock uncertainty           -0.060    14.506    
    SLICE_X153Y64        FDSE (Setup_fdse_C_CE)      -0.201    14.305    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout2 rise@5.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.266ns (22.976%)  route 0.892ns (77.024%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 13.885 - 5.000 ) 
    Source Clock Delay      (SCD):    9.567ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.694     9.567    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y64        FDSE (Prop_fdse_C_Q)         0.223     9.790 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.554    10.344    soc_crg_reset_counter[0]
    SLICE_X153Y64        LUT4 (Prop_lut4_I1_O)        0.043    10.387 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.338    10.724    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.558    13.885    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.681    14.567    
                         clock uncertainty           -0.060    14.506    
    SLICE_X153Y64        FDSE (Setup_fdse_C_CE)      -0.201    14.305    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout2 rise@5.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.309ns (23.777%)  route 0.991ns (76.223%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 13.885 - 5.000 ) 
    Source Clock Delay      (SCD):    9.567ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.694     9.567    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y64        FDSE (Prop_fdse_C_Q)         0.223     9.790 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.554    10.344    soc_crg_reset_counter[0]
    SLICE_X153Y64        LUT4 (Prop_lut4_I1_O)        0.043    10.387 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.244    10.631    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X153Y64        LUT3 (Prop_lut3_I0_O)        0.043    10.674 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.193    10.866    soc_crg_ic_reset_i_1_n_0
    SLICE_X152Y64        FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.558    13.885    idelay_clk
    SLICE_X152Y64        FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.660    14.546    
                         clock uncertainty           -0.060    14.485    
    SLICE_X152Y64        FDRE (Setup_fdre_C_D)       -0.002    14.483    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -10.866    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout2 rise@5.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.204ns (48.640%)  route 0.215ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 13.885 - 5.000 ) 
    Source Clock Delay      (SCD):    9.569ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.696     9.569    idelay_clk
    SLICE_X153Y63        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y63        FDPE (Prop_fdpe_C_Q)         0.204     9.773 r  FDPE_5/Q
                         net (fo=5, routed)           0.215     9.988    idelay_rst
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.558    13.885    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.658    14.544    
                         clock uncertainty           -0.060    14.483    
    SLICE_X153Y64        FDSE (Setup_fdse_C_S)       -0.387    14.096    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout2 rise@5.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.204ns (48.640%)  route 0.215ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 13.885 - 5.000 ) 
    Source Clock Delay      (SCD):    9.569ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.696     9.569    idelay_clk
    SLICE_X153Y63        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y63        FDPE (Prop_fdpe_C_Q)         0.204     9.773 r  FDPE_5/Q
                         net (fo=5, routed)           0.215     9.988    idelay_rst
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.558    13.885    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.658    14.544    
                         clock uncertainty           -0.060    14.483    
    SLICE_X153Y64        FDSE (Setup_fdse_C_S)       -0.387    14.096    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout2 rise@5.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.204ns (48.640%)  route 0.215ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 13.885 - 5.000 ) 
    Source Clock Delay      (SCD):    9.569ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.696     9.569    idelay_clk
    SLICE_X153Y63        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y63        FDPE (Prop_fdpe_C_Q)         0.204     9.773 r  FDPE_5/Q
                         net (fo=5, routed)           0.215     9.988    idelay_rst
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.558    13.885    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.658    14.544    
                         clock uncertainty           -0.060    14.483    
    SLICE_X153Y64        FDSE (Setup_fdse_C_S)       -0.387    14.096    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.108    

Slack (MET) :             4.108ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout2 rise@5.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.204ns (48.640%)  route 0.215ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.885ns = ( 13.885 - 5.000 ) 
    Source Clock Delay      (SCD):    9.569ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.696     9.569    idelay_clk
    SLICE_X153Y63        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y63        FDPE (Prop_fdpe_C_Q)         0.204     9.773 r  FDPE_5/Q
                         net (fo=5, routed)           0.215     9.988    idelay_rst
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.558    13.885    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.658    14.544    
                         clock uncertainty           -0.060    14.483    
    SLICE_X153Y64        FDSE (Setup_fdse_C_S)       -0.387    14.096    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout2 rise@0.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.740ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.724     4.185    idelay_clk
    SLICE_X153Y63        FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y63        FDPE (Prop_fdpe_C_Q)         0.100     4.285 r  FDPE_4/Q
                         net (fo=1, routed)           0.055     4.340    soc_builder_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X153Y63        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.963     4.926    idelay_clk
    SLICE_X153Y63        FDPE                                         r  FDPE_5/C
                         clock pessimism             -0.740     4.185    
    SLICE_X153Y63        FDPE (Hold_fdpe_C_D)         0.047     4.232    FDPE_5
  -------------------------------------------------------------------
                         required time                         -4.232    
                         arrival time                           4.340    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout2 rise@0.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.300%)  route 0.097ns (51.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.724     4.185    idelay_clk
    SLICE_X153Y63        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y63        FDPE (Prop_fdpe_C_Q)         0.091     4.276 r  FDPE_5/Q
                         net (fo=5, routed)           0.097     4.374    idelay_rst
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.963     4.926    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.727     4.198    
    SLICE_X153Y64        FDSE (Hold_fdse_C_S)        -0.052     4.146    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.146    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout2 rise@0.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.300%)  route 0.097ns (51.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.724     4.185    idelay_clk
    SLICE_X153Y63        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y63        FDPE (Prop_fdpe_C_Q)         0.091     4.276 r  FDPE_5/Q
                         net (fo=5, routed)           0.097     4.374    idelay_rst
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.963     4.926    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.727     4.198    
    SLICE_X153Y64        FDSE (Hold_fdse_C_S)        -0.052     4.146    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.146    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout2 rise@0.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.300%)  route 0.097ns (51.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.724     4.185    idelay_clk
    SLICE_X153Y63        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y63        FDPE (Prop_fdpe_C_Q)         0.091     4.276 r  FDPE_5/Q
                         net (fo=5, routed)           0.097     4.374    idelay_rst
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.963     4.926    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.727     4.198    
    SLICE_X153Y64        FDSE (Hold_fdse_C_S)        -0.052     4.146    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.146    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout2 rise@0.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.300%)  route 0.097ns (51.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.724     4.185    idelay_clk
    SLICE_X153Y63        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y63        FDPE (Prop_fdpe_C_Q)         0.091     4.276 r  FDPE_5/Q
                         net (fo=5, routed)           0.097     4.374    idelay_rst
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.963     4.926    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.727     4.198    
    SLICE_X153Y64        FDSE (Hold_fdse_C_S)        -0.052     4.146    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.146    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout2 rise@0.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.133ns (41.252%)  route 0.189ns (58.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.740ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.724     4.185    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y64        FDSE (Prop_fdse_C_Q)         0.100     4.285 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.189     4.475    soc_crg_reset_counter[2]
    SLICE_X153Y64        LUT4 (Prop_lut4_I0_O)        0.033     4.508 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.508    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.963     4.926    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.740     4.185    
    SLICE_X153Y64        FDSE (Hold_fdse_C_D)         0.075     4.260    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           4.508    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout2 rise@0.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.326%)  route 0.189ns (59.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.740ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.724     4.185    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y64        FDSE (Prop_fdse_C_Q)         0.100     4.285 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=3, routed)           0.189     4.475    soc_crg_reset_counter[2]
    SLICE_X153Y64        LUT3 (Prop_lut3_I2_O)        0.028     4.503 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.503    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.963     4.926    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.740     4.185    
    SLICE_X153Y64        FDSE (Hold_fdse_C_D)         0.060     4.245    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.245    
                         arrival time                           4.503    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout2 rise@0.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.158ns (46.368%)  route 0.183ns (53.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.740ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.724     4.185    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y64        FDSE (Prop_fdse_C_Q)         0.091     4.276 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.183     4.459    soc_crg_reset_counter[1]
    SLICE_X153Y64        LUT2 (Prop_lut2_I1_O)        0.067     4.526 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.526    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.963     4.926    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.740     4.185    
    SLICE_X153Y64        FDSE (Hold_fdse_C_D)         0.075     4.260    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           4.526    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout2 rise@0.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.759%)  route 0.230ns (64.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.740ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.724     4.185    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y64        FDSE (Prop_fdse_C_Q)         0.100     4.285 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.230     4.515    soc_crg_reset_counter[0]
    SLICE_X153Y64        LUT1 (Prop_lut1_I0_O)        0.028     4.543 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.543    soc_crg_reset_counter0[0]
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.963     4.926    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.740     4.185    
    SLICE_X153Y64        FDSE (Hold_fdse_C_D)         0.060     4.245    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.245    
                         arrival time                           4.543    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout2 rise@0.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.155ns (38.287%)  route 0.250ns (61.713%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    4.185ns
    Clock Pessimism Removal (CPR):    0.740ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.724     4.185    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y64        FDSE (Prop_fdse_C_Q)         0.091     4.276 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.084     4.361    soc_crg_reset_counter[3]
    SLICE_X153Y64        LUT4 (Prop_lut4_I3_O)        0.064     4.425 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.166     4.590    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    soc_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    soc_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          0.963     4.926    idelay_clk
    SLICE_X153Y64        FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.740     4.185    
    SLICE_X153Y64        FDSE (Hold_fdse_C_CE)        0.010     4.195    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.195    
                         arrival time                           4.590    
  -------------------------------------------------------------------
                         slack                                  0.395    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y2    BUFG_2/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X153Y63    FDPE_5/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X153Y64    soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X153Y64    soc_crg_reset_counter_reg[3]/C
Min Period        n/a     FDPE/C              n/a            0.700         5.000       4.300      SLICE_X153Y63    FDPE_4/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X152Y64    soc_crg_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X153Y63    FDPE_5/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X153Y63    FDPE_5/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y64    soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y64    soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y64    soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X153Y64    soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y63    FDPE_4/C
Low Pulse Width   Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y63    FDPE_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y64    soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y64    soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y63    FDPE_4/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y63    FDPE_4/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y63    FDPE_5/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y63    FDPE_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y64    soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y64    soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X153Y64    soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X153Y64    soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X153Y64    soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X153Y64    soc_crg_reset_counter_reg[1]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk200_p  | cpu_reset    | FDCE           | -        |    -0.501 (r) | FAST    |     2.777 (r) | SLOW    |                 |
clk200_p  | serial_rx    | FDRE           | -        |     0.519 (r) | FAST    |     3.748 (r) | SLOW    | soc_crg_clkout0 |
clk200_p  | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -3.415 (r) | FAST    |     8.717 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -3.337 (f) | FAST    |     8.717 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -3.401 (r) | FAST    |     8.703 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -3.323 (f) | FAST    |     8.703 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -3.414 (r) | FAST    |     8.715 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -3.336 (f) | FAST    |     8.715 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -3.423 (r) | FAST    |     8.724 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -3.345 (f) | FAST    |     8.724 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -3.388 (r) | FAST    |     8.690 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -3.310 (f) | FAST    |     8.690 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -3.421 (r) | FAST    |     8.722 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -3.343 (f) | FAST    |     8.722 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -3.399 (r) | FAST    |     8.700 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -3.321 (f) | FAST    |     8.700 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -3.393 (r) | FAST    |     8.695 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -3.315 (f) | FAST    |     8.695 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -3.347 (r) | FAST    |     8.649 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -3.269 (f) | FAST    |     8.649 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -3.353 (r) | FAST    |     8.652 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -3.275 (f) | FAST    |     8.652 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -3.338 (r) | FAST    |     8.640 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -3.260 (f) | FAST    |     8.640 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -3.356 (r) | FAST    |     8.656 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -3.278 (f) | FAST    |     8.656 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -3.330 (r) | FAST    |     8.630 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -3.252 (f) | FAST    |     8.630 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -3.341 (r) | FAST    |     8.642 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -3.263 (f) | FAST    |     8.642 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -3.335 (r) | FAST    |     8.634 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -3.257 (f) | FAST    |     8.634 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -3.336 (r) | FAST    |     8.634 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -3.258 (f) | FAST    |     8.634 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -3.342 (r) | FAST    |     8.643 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -3.264 (f) | FAST    |     8.643 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -3.325 (r) | FAST    |     8.626 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -3.247 (f) | FAST    |     8.626 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -3.352 (r) | FAST    |     8.651 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -3.274 (f) | FAST    |     8.651 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -3.351 (r) | FAST    |     8.650 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -3.273 (f) | FAST    |     8.650 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -3.326 (r) | FAST    |     8.628 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -3.248 (f) | FAST    |     8.628 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -3.335 (r) | FAST    |     8.637 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -3.257 (f) | FAST    |     8.637 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -3.337 (r) | FAST    |     8.636 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -3.259 (f) | FAST    |     8.636 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -3.345 (r) | FAST    |     8.644 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -3.267 (f) | FAST    |     8.644 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -3.343 (r) | FAST    |     8.645 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -3.265 (f) | FAST    |     8.645 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -3.346 (r) | FAST    |     8.648 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -3.268 (f) | FAST    |     8.648 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -3.366 (r) | FAST    |     8.668 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -3.288 (f) | FAST    |     8.668 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.671 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.671 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -3.351 (r) | FAST    |     8.654 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -3.273 (f) | FAST    |     8.654 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -3.363 (r) | FAST    |     8.665 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -3.285 (f) | FAST    |     8.665 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -3.353 (r) | FAST    |     8.655 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -3.275 (f) | FAST    |     8.655 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -3.349 (r) | FAST    |     8.651 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -3.271 (f) | FAST    |     8.651 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[32] | ISERDESE2 (IO) | VARIABLE |    -3.241 (r) | FAST    |     8.303 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[32] | ISERDESE2 (IO) | VARIABLE |    -3.163 (f) | FAST    |     8.303 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[33] | ISERDESE2 (IO) | VARIABLE |    -3.238 (r) | FAST    |     8.299 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[33] | ISERDESE2 (IO) | VARIABLE |    -3.160 (f) | FAST    |     8.299 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[34] | ISERDESE2 (IO) | VARIABLE |    -3.260 (r) | FAST    |     8.323 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[34] | ISERDESE2 (IO) | VARIABLE |    -3.182 (f) | FAST    |     8.323 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[35] | ISERDESE2 (IO) | VARIABLE |    -3.261 (r) | FAST    |     8.323 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[35] | ISERDESE2 (IO) | VARIABLE |    -3.183 (f) | FAST    |     8.323 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[36] | ISERDESE2 (IO) | VARIABLE |    -3.256 (r) | FAST    |     8.318 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[36] | ISERDESE2 (IO) | VARIABLE |    -3.178 (f) | FAST    |     8.318 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[37] | ISERDESE2 (IO) | VARIABLE |    -3.219 (r) | FAST    |     8.282 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[37] | ISERDESE2 (IO) | VARIABLE |    -3.141 (f) | FAST    |     8.282 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[38] | ISERDESE2 (IO) | VARIABLE |    -3.241 (r) | FAST    |     8.304 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[38] | ISERDESE2 (IO) | VARIABLE |    -3.163 (f) | FAST    |     8.304 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[39] | ISERDESE2 (IO) | VARIABLE |    -3.241 (r) | FAST    |     8.303 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[39] | ISERDESE2 (IO) | VARIABLE |    -3.163 (f) | FAST    |     8.303 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[40] | ISERDESE2 (IO) | VARIABLE |    -3.226 (r) | FAST    |     8.285 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[40] | ISERDESE2 (IO) | VARIABLE |    -3.148 (f) | FAST    |     8.285 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[41] | ISERDESE2 (IO) | VARIABLE |    -3.226 (r) | FAST    |     8.286 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[41] | ISERDESE2 (IO) | VARIABLE |    -3.148 (f) | FAST    |     8.286 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[42] | ISERDESE2 (IO) | VARIABLE |    -3.209 (r) | FAST    |     8.270 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[42] | ISERDESE2 (IO) | VARIABLE |    -3.131 (f) | FAST    |     8.270 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[43] | ISERDESE2 (IO) | VARIABLE |    -3.204 (r) | FAST    |     8.265 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[43] | ISERDESE2 (IO) | VARIABLE |    -3.126 (f) | FAST    |     8.265 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[44] | ISERDESE2 (IO) | VARIABLE |    -3.223 (r) | FAST    |     8.282 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[44] | ISERDESE2 (IO) | VARIABLE |    -3.145 (f) | FAST    |     8.282 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[45] | ISERDESE2 (IO) | VARIABLE |    -3.222 (r) | FAST    |     8.280 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[45] | ISERDESE2 (IO) | VARIABLE |    -3.144 (f) | FAST    |     8.280 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[46] | ISERDESE2 (IO) | VARIABLE |    -3.196 (r) | FAST    |     8.258 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[46] | ISERDESE2 (IO) | VARIABLE |    -3.118 (f) | FAST    |     8.258 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[47] | ISERDESE2 (IO) | VARIABLE |    -3.188 (r) | FAST    |     8.249 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[47] | ISERDESE2 (IO) | VARIABLE |    -3.110 (f) | FAST    |     8.249 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[48] | ISERDESE2 (IO) | VARIABLE |    -3.219 (r) | FAST    |     8.281 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[48] | ISERDESE2 (IO) | VARIABLE |    -3.141 (f) | FAST    |     8.281 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[49] | ISERDESE2 (IO) | VARIABLE |    -3.229 (r) | FAST    |     8.290 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[49] | ISERDESE2 (IO) | VARIABLE |    -3.151 (f) | FAST    |     8.290 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[50] | ISERDESE2 (IO) | VARIABLE |    -3.250 (r) | FAST    |     8.309 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[50] | ISERDESE2 (IO) | VARIABLE |    -3.172 (f) | FAST    |     8.309 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[51] | ISERDESE2 (IO) | VARIABLE |    -3.238 (r) | FAST    |     8.297 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[51] | ISERDESE2 (IO) | VARIABLE |    -3.160 (f) | FAST    |     8.297 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[52] | ISERDESE2 (IO) | VARIABLE |    -3.238 (r) | FAST    |     8.300 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[52] | ISERDESE2 (IO) | VARIABLE |    -3.160 (f) | FAST    |     8.300 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[53] | ISERDESE2 (IO) | VARIABLE |    -3.249 (r) | FAST    |     8.308 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[53] | ISERDESE2 (IO) | VARIABLE |    -3.171 (f) | FAST    |     8.308 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[54] | ISERDESE2 (IO) | VARIABLE |    -3.232 (r) | FAST    |     8.294 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[54] | ISERDESE2 (IO) | VARIABLE |    -3.154 (f) | FAST    |     8.294 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[55] | ISERDESE2 (IO) | VARIABLE |    -3.252 (r) | FAST    |     8.311 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[55] | ISERDESE2 (IO) | VARIABLE |    -3.174 (f) | FAST    |     8.311 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[56] | ISERDESE2 (IO) | VARIABLE |    -3.232 (r) | FAST    |     8.294 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[56] | ISERDESE2 (IO) | VARIABLE |    -3.154 (f) | FAST    |     8.294 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[57] | ISERDESE2 (IO) | VARIABLE |    -3.252 (r) | FAST    |     8.314 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[57] | ISERDESE2 (IO) | VARIABLE |    -3.174 (f) | FAST    |     8.314 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[58] | ISERDESE2 (IO) | VARIABLE |    -3.258 (r) | FAST    |     8.319 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[58] | ISERDESE2 (IO) | VARIABLE |    -3.180 (f) | FAST    |     8.319 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[59] | ISERDESE2 (IO) | VARIABLE |    -3.262 (r) | FAST    |     8.323 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[59] | ISERDESE2 (IO) | VARIABLE |    -3.184 (f) | FAST    |     8.323 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[60] | ISERDESE2 (IO) | VARIABLE |    -3.259 (r) | FAST    |     8.321 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[60] | ISERDESE2 (IO) | VARIABLE |    -3.181 (f) | FAST    |     8.321 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[61] | ISERDESE2 (IO) | VARIABLE |    -3.259 (r) | FAST    |     8.321 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[61] | ISERDESE2 (IO) | VARIABLE |    -3.181 (f) | FAST    |     8.321 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[62] | ISERDESE2 (IO) | VARIABLE |    -3.232 (r) | FAST    |     8.295 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[62] | ISERDESE2 (IO) | VARIABLE |    -3.154 (f) | FAST    |     8.295 (f) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[63] | ISERDESE2 (IO) | VARIABLE |    -3.247 (r) | FAST    |     8.309 (r) | SLOW    | soc_crg_clkout1 |
clk200_p  | ddram_dq[63] | ISERDESE2 (IO) | VARIABLE |    -3.169 (f) | FAST    |     8.309 (f) | SLOW    | soc_crg_clkout1 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+----------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay    | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type     |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+----------+----------------+---------+----------------+---------+-----------------+
clk200_p  | ddram_dq[0]    | FDRE           | -        |     14.586 (r) | SLOW    |      6.479 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[1]    | FDRE           | -        |     14.812 (r) | SLOW    |      6.596 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[2]    | FDRE           | -        |     14.782 (r) | SLOW    |      6.583 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[3]    | FDRE           | -        |     14.687 (r) | SLOW    |      6.539 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[4]    | FDRE           | -        |     14.911 (r) | SLOW    |      6.640 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[5]    | FDRE           | -        |     14.494 (r) | SLOW    |      6.435 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[6]    | FDRE           | -        |     14.333 (r) | SLOW    |      6.337 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[7]    | FDRE           | -        |     14.914 (r) | SLOW    |      6.645 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[8]    | FDRE           | -        |     14.031 (r) | SLOW    |      6.154 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[9]    | FDRE           | -        |     13.788 (r) | SLOW    |      6.029 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[10]   | FDRE           | -        |     14.212 (r) | SLOW    |      6.243 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[11]   | FDRE           | -        |     13.768 (r) | SLOW    |      6.017 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[12]   | FDRE           | -        |     14.223 (r) | SLOW    |      6.246 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[13]   | FDRE           | -        |     14.126 (r) | SLOW    |      6.202 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[14]   | FDRE           | -        |     13.706 (r) | SLOW    |      5.975 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[15]   | FDRE           | -        |     13.792 (r) | SLOW    |      6.019 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[16]   | FDRE           | -        |     13.283 (r) | SLOW    |      5.736 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[17]   | FDRE           | -        |     13.113 (r) | SLOW    |      5.635 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[18]   | FDRE           | -        |     13.479 (r) | SLOW    |      5.854 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[19]   | FDRE           | -        |     13.565 (r) | SLOW    |      5.898 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[20]   | FDRE           | -        |     13.213 (r) | SLOW    |      5.692 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[21]   | FDRE           | -        |     13.086 (r) | SLOW    |      5.625 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[22]   | FDRE           | -        |     13.393 (r) | SLOW    |      5.797 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[23]   | FDRE           | -        |     13.471 (r) | SLOW    |      5.841 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[24]   | FDRE           | -        |     12.441 (r) | SLOW    |      5.282 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[25]   | FDRE           | -        |     12.899 (r) | SLOW    |      5.531 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[26]   | FDRE           | -        |     12.418 (r) | SLOW    |      5.284 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[27]   | FDRE           | -        |     12.678 (r) | SLOW    |      5.424 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[28]   | FDRE           | -        |     12.979 (r) | SLOW    |      5.575 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[29]   | FDRE           | -        |     12.780 (r) | SLOW    |      5.474 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[30]   | FDRE           | -        |     12.517 (r) | SLOW    |      5.330 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[31]   | FDRE           | -        |     12.349 (r) | SLOW    |      5.238 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[32]   | FDRE           | -        |     13.769 (r) | SLOW    |      6.001 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[33]   | FDRE           | -        |     13.951 (r) | SLOW    |      6.097 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[34]   | FDRE           | -        |     14.202 (r) | SLOW    |      6.241 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[35]   | FDRE           | -        |     14.214 (r) | SLOW    |      6.250 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[36]   | FDRE           | -        |     14.393 (r) | SLOW    |      6.341 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[37]   | FDRE           | -        |     13.619 (r) | SLOW    |      5.911 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[38]   | FDRE           | -        |     13.859 (r) | SLOW    |      6.049 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[39]   | FDRE           | -        |     14.038 (r) | SLOW    |      6.145 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[40]   | FDRE           | -        |     15.056 (r) | SLOW    |      6.677 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[41]   | FDRE           | -        |     15.145 (r) | SLOW    |      6.726 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[42]   | FDRE           | -        |     14.801 (r) | SLOW    |      6.533 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[43]   | FDRE           | -        |     14.896 (r) | SLOW    |      6.581 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[44]   | FDRE           | -        |     15.327 (r) | SLOW    |      6.822 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[45]   | FDRE           | -        |     15.239 (r) | SLOW    |      6.774 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[46]   | FDRE           | -        |     14.636 (r) | SLOW    |      6.437 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[47]   | FDRE           | -        |     14.735 (r) | SLOW    |      6.485 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[48]   | FDRE           | -        |     15.913 (r) | SLOW    |      7.133 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[49]   | FDRE           | -        |     16.002 (r) | SLOW    |      7.186 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[50]   | FDRE           | -        |     15.690 (r) | SLOW    |      7.033 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[51]   | FDRE           | -        |     15.612 (r) | SLOW    |      6.985 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[52]   | FDRE           | -        |     16.083 (r) | SLOW    |      7.234 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[53]   | FDRE           | -        |     15.501 (r) | SLOW    |      6.932 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[54]   | FDRE           | -        |     15.986 (r) | SLOW    |      7.177 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[55]   | FDRE           | -        |     15.585 (r) | SLOW    |      6.976 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[56]   | FDRE           | -        |     16.654 (r) | SLOW    |      7.531 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[57]   | FDRE           | -        |     16.737 (r) | SLOW    |      7.588 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[58]   | FDRE           | -        |     16.353 (r) | SLOW    |      7.387 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[59]   | FDRE           | -        |     16.439 (r) | SLOW    |      7.435 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[60]   | FDRE           | -        |     16.248 (r) | SLOW    |      7.330 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[61]   | FDRE           | -        |     16.437 (r) | SLOW    |      7.430 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[62]   | FDRE           | -        |     16.842 (r) | SLOW    |      7.631 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dq[63]   | FDRE           | -        |     16.828 (r) | SLOW    |      7.632 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dqs_n[0] | FDRE           | -        |     13.289 (r) | SLOW    |      5.765 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dqs_n[1] | FDRE           | -        |     12.974 (r) | SLOW    |      5.572 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dqs_n[2] | FDRE           | -        |     12.666 (r) | SLOW    |      5.404 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dqs_n[3] | FDRE           | -        |     12.379 (r) | SLOW    |      5.251 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dqs_n[4] | FDRE           | -        |     13.669 (r) | SLOW    |      5.941 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dqs_n[5] | FDRE           | -        |     13.979 (r) | SLOW    |      6.093 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dqs_n[6] | FDRE           | -        |     14.260 (r) | SLOW    |      6.261 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dqs_n[7] | FDRE           | -        |     14.540 (r) | SLOW    |      6.407 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dqs_p[0] | FDRE           | -        |     13.293 (r) | SLOW    |      5.765 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dqs_p[1] | FDRE           | -        |     12.978 (r) | SLOW    |      5.572 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dqs_p[2] | FDRE           | -        |     12.664 (r) | SLOW    |      5.404 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dqs_p[3] | FDRE           | -        |     12.375 (r) | SLOW    |      5.251 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dqs_p[4] | FDRE           | -        |     13.668 (r) | SLOW    |      5.941 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dqs_p[5] | FDRE           | -        |     13.978 (r) | SLOW    |      6.093 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dqs_p[6] | FDRE           | -        |     14.256 (r) | SLOW    |      6.261 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_dqs_p[7] | FDRE           | -        |     14.535 (r) | SLOW    |      6.407 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | serial_tx      | FDSE           | -        |     17.634 (r) | SLOW    |      7.926 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | user_led0      | FDRE           | -        |     15.663 (r) | SLOW    |      6.803 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | user_led1      | FDRE           | -        |     15.354 (r) | SLOW    |      6.682 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | user_led2      | FDRE           | -        |     15.631 (r) | SLOW    |      6.799 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | user_led3      | FDRE           | -        |     15.456 (r) | SLOW    |      6.802 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | user_led4      | FDRE           | -        |     17.561 (r) | SLOW    |      7.873 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | user_led5      | FDRE           | -        |     19.587 (r) | SLOW    |      8.711 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | user_led6      | FDRE           | -        |     19.307 (r) | SLOW    |      8.612 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | user_led7      | FDRE           | -        |     19.990 (r) | SLOW    |      8.961 (r) | FAST    | soc_crg_clkout0 |
clk200_p  | ddram_a[0]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_a[1]     | OSERDESE2 (IO) | VARIABLE |     12.377 (r) | SLOW    |      5.339 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_a[2]     | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.328 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_a[3]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_a[4]     | OSERDESE2 (IO) | VARIABLE |     12.378 (r) | SLOW    |      5.341 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_a[5]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.353 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_a[6]     | OSERDESE2 (IO) | VARIABLE |     12.389 (r) | SLOW    |      5.352 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_a[7]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.352 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_a[8]     | OSERDESE2 (IO) | VARIABLE |     12.400 (r) | SLOW    |      5.361 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_a[9]     | OSERDESE2 (IO) | VARIABLE |     12.407 (r) | SLOW    |      5.368 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_a[10]    | OSERDESE2 (IO) | VARIABLE |     12.370 (r) | SLOW    |      5.333 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_a[11]    | OSERDESE2 (IO) | VARIABLE |     12.381 (r) | SLOW    |      5.344 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_a[12]    | OSERDESE2 (IO) | VARIABLE |     12.371 (r) | SLOW    |      5.333 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_a[13]    | OSERDESE2 (IO) | VARIABLE |     12.363 (r) | SLOW    |      5.326 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_a[14]    | OSERDESE2 (IO) | VARIABLE |     12.372 (r) | SLOW    |      5.335 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_a[15]    | OSERDESE2 (IO) | VARIABLE |     12.384 (r) | SLOW    |      5.347 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_ba[0]    | OSERDESE2 (IO) | VARIABLE |     12.360 (r) | SLOW    |      5.324 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_ba[1]    | OSERDESE2 (IO) | VARIABLE |     12.357 (r) | SLOW    |      5.321 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_ba[2]    | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.331 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_cas_n    | OSERDESE2 (IO) | VARIABLE |     12.337 (r) | SLOW    |      5.301 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_cke      | OSERDESE2 (IO) | VARIABLE |     12.350 (r) | SLOW    |      5.315 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_clk_n    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_clk_p    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_cs_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.305 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dm[0]    | OSERDESE2 (IO) | VARIABLE |     12.508 (r) | SLOW    |      5.350 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dm[1]    | OSERDESE2 (IO) | VARIABLE |     12.547 (r) | SLOW    |      5.390 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dm[2]    | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      5.379 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dm[3]    | OSERDESE2 (IO) | VARIABLE |     12.543 (r) | SLOW    |      5.386 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dm[4]    | OSERDESE2 (IO) | VARIABLE |     12.236 (r) | SLOW    |      5.318 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dm[5]    | OSERDESE2 (IO) | VARIABLE |     12.237 (r) | SLOW    |      5.320 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dm[6]    | OSERDESE2 (IO) | VARIABLE |     12.196 (r) | SLOW    |      5.282 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dm[7]    | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      5.281 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[0]    | OSERDESE2 (IO) | VARIABLE |     12.491 (r) | SLOW    |      4.675 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[1]    | OSERDESE2 (IO) | VARIABLE |     12.509 (r) | SLOW    |      4.677 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[2]    | OSERDESE2 (IO) | VARIABLE |     12.493 (r) | SLOW    |      4.676 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[3]    | OSERDESE2 (IO) | VARIABLE |     12.484 (r) | SLOW    |      4.676 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[4]    | OSERDESE2 (IO) | VARIABLE |     12.522 (r) | SLOW    |      4.677 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[5]    | OSERDESE2 (IO) | VARIABLE |     12.485 (r) | SLOW    |      4.675 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[6]    | OSERDESE2 (IO) | VARIABLE |     12.506 (r) | SLOW    |      4.675 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[7]    | OSERDESE2 (IO) | VARIABLE |     12.517 (r) | SLOW    |      4.677 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[8]    | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.673 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[9]    | OSERDESE2 (IO) | VARIABLE |     12.536 (r) | SLOW    |      4.668 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[10]   | OSERDESE2 (IO) | VARIABLE |     12.563 (r) | SLOW    |      4.673 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[11]   | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      4.668 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[12]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.671 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[13]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.671 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[14]   | OSERDESE2 (IO) | VARIABLE |     12.551 (r) | SLOW    |      4.667 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[15]   | OSERDESE2 (IO) | VARIABLE |     12.550 (r) | SLOW    |      4.667 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[16]   | OSERDESE2 (IO) | VARIABLE |     12.559 (r) | SLOW    |      4.673 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[17]   | OSERDESE2 (IO) | VARIABLE |     12.576 (r) | SLOW    |      4.673 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[18]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.668 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[19]   | OSERDESE2 (IO) | VARIABLE |     12.538 (r) | SLOW    |      4.668 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[20]   | OSERDESE2 (IO) | VARIABLE |     12.575 (r) | SLOW    |      4.673 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[21]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.673 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[22]   | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.669 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[23]   | OSERDESE2 (IO) | VARIABLE |     12.546 (r) | SLOW    |      4.669 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[24]   | OSERDESE2 (IO) | VARIABLE |     12.567 (r) | SLOW    |      4.677 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[25]   | OSERDESE2 (IO) | VARIABLE |     12.560 (r) | SLOW    |      4.675 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[26]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.677 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[27]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.676 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[28]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.675 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[29]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.676 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[30]   | OSERDESE2 (IO) | VARIABLE |     12.557 (r) | SLOW    |      4.677 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[31]   | OSERDESE2 (IO) | VARIABLE |     12.561 (r) | SLOW    |      4.677 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[32]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[33]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.572 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[34]   | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      4.571 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[35]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.571 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[36]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.571 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[37]   | OSERDESE2 (IO) | VARIABLE |     12.243 (r) | SLOW    |      4.573 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[38]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[39]   | OSERDESE2 (IO) | VARIABLE |     12.218 (r) | SLOW    |      4.572 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[40]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.564 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[41]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.564 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[42]   | OSERDESE2 (IO) | VARIABLE |     12.239 (r) | SLOW    |      4.567 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[43]   | OSERDESE2 (IO) | VARIABLE |     12.244 (r) | SLOW    |      4.567 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[44]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.563 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[45]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.563 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[46]   | OSERDESE2 (IO) | VARIABLE |     12.257 (r) | SLOW    |      4.569 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[47]   | OSERDESE2 (IO) | VARIABLE |     12.266 (r) | SLOW    |      4.569 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[48]   | OSERDESE2 (IO) | VARIABLE |     12.234 (r) | SLOW    |      4.569 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[49]   | OSERDESE2 (IO) | VARIABLE |     12.224 (r) | SLOW    |      4.569 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[50]   | OSERDESE2 (IO) | VARIABLE |     12.193 (r) | SLOW    |      4.565 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[51]   | OSERDESE2 (IO) | VARIABLE |     12.205 (r) | SLOW    |      4.565 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[52]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.569 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[53]   | OSERDESE2 (IO) | VARIABLE |     12.192 (r) | SLOW    |      4.564 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[54]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.569 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[55]   | OSERDESE2 (IO) | VARIABLE |     12.189 (r) | SLOW    |      4.564 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[56]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[57]   | OSERDESE2 (IO) | VARIABLE |     12.210 (r) | SLOW    |      4.573 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[58]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.572 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[59]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.572 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[60]   | OSERDESE2 (IO) | VARIABLE |     12.199 (r) | SLOW    |      4.571 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[61]   | OSERDESE2 (IO) | VARIABLE |     12.200 (r) | SLOW    |      4.571 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[62]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dq[63]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.573 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dqs_n[0] | OSERDESE2 (IO) | VARIABLE |     12.884 (r) | SLOW    |      4.676 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dqs_n[1] | OSERDESE2 (IO) | VARIABLE |     12.931 (r) | SLOW    |      4.669 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dqs_n[2] | OSERDESE2 (IO) | VARIABLE |     12.927 (r) | SLOW    |      4.671 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dqs_n[3] | OSERDESE2 (IO) | VARIABLE |     12.930 (r) | SLOW    |      4.676 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dqs_n[4] | OSERDESE2 (IO) | VARIABLE |     12.584 (r) | SLOW    |      4.572 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dqs_n[5] | OSERDESE2 (IO) | VARIABLE |     12.602 (r) | SLOW    |      4.565 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dqs_n[6] | OSERDESE2 (IO) | VARIABLE |     12.588 (r) | SLOW    |      4.567 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dqs_n[7] | OSERDESE2 (IO) | VARIABLE |     12.598 (r) | SLOW    |      4.572 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dqs_p[0] | OSERDESE2 (IO) | VARIABLE |     12.887 (r) | SLOW    |      4.676 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dqs_p[1] | OSERDESE2 (IO) | VARIABLE |     12.935 (r) | SLOW    |      4.669 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dqs_p[2] | OSERDESE2 (IO) | VARIABLE |     12.924 (r) | SLOW    |      4.671 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dqs_p[3] | OSERDESE2 (IO) | VARIABLE |     12.926 (r) | SLOW    |      4.676 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dqs_p[4] | OSERDESE2 (IO) | VARIABLE |     12.583 (r) | SLOW    |      4.572 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dqs_p[5] | OSERDESE2 (IO) | VARIABLE |     12.601 (r) | SLOW    |      4.565 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dqs_p[6] | OSERDESE2 (IO) | VARIABLE |     12.585 (r) | SLOW    |      4.567 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_dqs_p[7] | OSERDESE2 (IO) | VARIABLE |     12.593 (r) | SLOW    |      4.572 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_odt      | OSERDESE2 (IO) | VARIABLE |     12.330 (r) | SLOW    |      5.293 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_ras_n    | OSERDESE2 (IO) | VARIABLE |     12.331 (r) | SLOW    |      5.297 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_reset_n  | OSERDESE2 (IO) | VARIABLE |     12.568 (r) | SLOW    |      5.551 (r) | FAST    | soc_crg_clkout1 |
clk200_p  | ddram_we_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.306 (r) | FAST    | soc_crg_clkout1 |
----------+----------------+----------------+----------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source   | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock    | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk200_p | clk200_p    |         7.560 | SLOW    |               |         |               |         |               |         |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.614 ns
Ideal Clock Offset to Actual Clock: 5.917 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -3.415 (r) | FAST    |   8.717 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -3.337 (f) | FAST    |   8.717 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.401 (r) | FAST    |   8.703 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.323 (f) | FAST    |   8.703 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.414 (r) | FAST    |   8.715 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.336 (f) | FAST    |   8.715 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.423 (r) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.345 (f) | FAST    |   8.724 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.388 (r) | FAST    |   8.690 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.310 (f) | FAST    |   8.690 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.421 (r) | FAST    |   8.722 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.343 (f) | FAST    |   8.722 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.399 (r) | FAST    |   8.700 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.321 (f) | FAST    |   8.700 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.393 (r) | FAST    |   8.695 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.315 (f) | FAST    |   8.695 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.347 (r) | FAST    |   8.649 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.269 (f) | FAST    |   8.649 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.353 (r) | FAST    |   8.652 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.275 (f) | FAST    |   8.652 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.338 (r) | FAST    |   8.640 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.260 (f) | FAST    |   8.640 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.356 (r) | FAST    |   8.656 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.278 (f) | FAST    |   8.656 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.330 (r) | FAST    |   8.630 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.252 (f) | FAST    |   8.630 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.341 (r) | FAST    |   8.642 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.263 (f) | FAST    |   8.642 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.335 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.257 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.336 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.258 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.342 (r) | FAST    |   8.643 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.264 (f) | FAST    |   8.643 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.325 (r) | FAST    |   8.626 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.247 (f) | FAST    |   8.626 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.352 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.274 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.351 (r) | FAST    |   8.650 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.273 (f) | FAST    |   8.650 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.326 (r) | FAST    |   8.628 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.248 (f) | FAST    |   8.628 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.335 (r) | FAST    |   8.637 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.257 (f) | FAST    |   8.637 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.337 (r) | FAST    |   8.636 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.259 (f) | FAST    |   8.636 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.345 (r) | FAST    |   8.644 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.267 (f) | FAST    |   8.644 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.343 (r) | FAST    |   8.645 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.265 (f) | FAST    |   8.645 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.346 (r) | FAST    |   8.648 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.268 (f) | FAST    |   8.648 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.366 (r) | FAST    |   8.668 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.288 (f) | FAST    |   8.668 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.370 (r) | FAST    |   8.671 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.292 (f) | FAST    |   8.671 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.351 (r) | FAST    |   8.654 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.273 (f) | FAST    |   8.654 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.363 (r) | FAST    |   8.665 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.285 (f) | FAST    |   8.665 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.353 (r) | FAST    |   8.655 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.275 (f) | FAST    |   8.655 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.349 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.271 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.241 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.163 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.238 (r) | FAST    |   8.299 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.160 (f) | FAST    |   8.299 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.260 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.182 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.261 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.183 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.256 (r) | FAST    |   8.318 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.178 (f) | FAST    |   8.318 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.219 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.141 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.241 (r) | FAST    |   8.304 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.163 (f) | FAST    |   8.304 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.241 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.163 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.226 (r) | FAST    |   8.285 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.148 (f) | FAST    |   8.285 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.226 (r) | FAST    |   8.286 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.148 (f) | FAST    |   8.286 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.209 (r) | FAST    |   8.270 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.131 (f) | FAST    |   8.270 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.204 (r) | FAST    |   8.265 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.126 (f) | FAST    |   8.265 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.223 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.145 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.222 (r) | FAST    |   8.280 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.144 (f) | FAST    |   8.280 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.196 (r) | FAST    |   8.258 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.118 (f) | FAST    |   8.258 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.188 (r) | FAST    |   8.249 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.110 (f) | FAST    |   8.249 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.219 (r) | FAST    |   8.281 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.141 (f) | FAST    |   8.281 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.229 (r) | FAST    |   8.290 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.151 (f) | FAST    |   8.290 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.250 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.172 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.238 (r) | FAST    |   8.297 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.160 (f) | FAST    |   8.297 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.238 (r) | FAST    |   8.300 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.160 (f) | FAST    |   8.300 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.249 (r) | FAST    |   8.308 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.171 (f) | FAST    |   8.308 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.232 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.154 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.252 (r) | FAST    |   8.311 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.174 (f) | FAST    |   8.311 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.232 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.154 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.252 (r) | FAST    |   8.314 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.174 (f) | FAST    |   8.314 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.258 (r) | FAST    |   8.319 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.180 (f) | FAST    |   8.319 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.262 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.184 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.259 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.181 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.259 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.181 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.232 (r) | FAST    |   8.295 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.154 (f) | FAST    |   8.295 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.247 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.169 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.110 (f) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.044 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.005 |
ddram_a[1]         |   12.377 (r) | SLOW    |   5.339 (r) | FAST    |    0.014 |
ddram_a[2]         |   12.366 (r) | SLOW    |   5.328 (r) | FAST    |    0.003 |
ddram_a[3]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.006 |
ddram_a[4]         |   12.378 (r) | SLOW    |   5.341 (r) | FAST    |    0.015 |
ddram_a[5]         |   12.390 (r) | SLOW    |   5.353 (r) | FAST    |    0.027 |
ddram_a[6]         |   12.389 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[7]         |   12.390 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[8]         |   12.400 (r) | SLOW    |   5.361 (r) | FAST    |    0.036 |
ddram_a[9]         |   12.407 (r) | SLOW    |   5.368 (r) | FAST    |    0.044 |
ddram_a[10]        |   12.370 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[11]        |   12.381 (r) | SLOW    |   5.344 (r) | FAST    |    0.018 |
ddram_a[12]        |   12.371 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[13]        |   12.363 (r) | SLOW    |   5.326 (r) | FAST    |    0.000 |
ddram_a[14]        |   12.372 (r) | SLOW    |   5.335 (r) | FAST    |    0.009 |
ddram_a[15]        |   12.384 (r) | SLOW    |   5.347 (r) | FAST    |    0.021 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.407 (r) | SLOW    |   5.326 (r) | FAST    |    0.044 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.009 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.360 (r) | SLOW    |   5.324 (r) | FAST    |    0.003 |
ddram_ba[1]        |   12.357 (r) | SLOW    |   5.321 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.366 (r) | SLOW    |   5.331 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.366 (r) | SLOW    |   5.321 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.351 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.508 (r) | SLOW    |   5.350 (r) | FAST    |    0.312 |
ddram_dm[1]        |   12.547 (r) | SLOW    |   5.390 (r) | FAST    |    0.351 |
ddram_dm[2]        |   12.533 (r) | SLOW    |   5.379 (r) | FAST    |    0.337 |
ddram_dm[3]        |   12.543 (r) | SLOW    |   5.386 (r) | FAST    |    0.347 |
ddram_dm[4]        |   12.236 (r) | SLOW    |   5.318 (r) | FAST    |    0.040 |
ddram_dm[5]        |   12.237 (r) | SLOW    |   5.320 (r) | FAST    |    0.041 |
ddram_dm[6]        |   12.196 (r) | SLOW    |   5.282 (r) | FAST    |    0.001 |
ddram_dm[7]        |   12.198 (r) | SLOW    |   5.281 (r) | FAST    |    0.002 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.547 (r) | SLOW    |   5.281 (r) | FAST    |    0.351 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 4.298 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   14.586 (r) | SLOW    |   4.675 (r) | FAST    |    2.042 |
ddram_dq[1]        |   14.812 (r) | SLOW    |   4.677 (r) | FAST    |    2.268 |
ddram_dq[2]        |   14.782 (r) | SLOW    |   4.676 (r) | FAST    |    2.238 |
ddram_dq[3]        |   14.687 (r) | SLOW    |   4.676 (r) | FAST    |    2.143 |
ddram_dq[4]        |   14.911 (r) | SLOW    |   4.677 (r) | FAST    |    2.367 |
ddram_dq[5]        |   14.494 (r) | SLOW    |   4.675 (r) | FAST    |    1.950 |
ddram_dq[6]        |   14.333 (r) | SLOW    |   4.675 (r) | FAST    |    1.789 |
ddram_dq[7]        |   14.914 (r) | SLOW    |   4.677 (r) | FAST    |    2.370 |
ddram_dq[8]        |   14.031 (r) | SLOW    |   4.673 (r) | FAST    |    1.487 |
ddram_dq[9]        |   13.788 (r) | SLOW    |   4.668 (r) | FAST    |    1.243 |
ddram_dq[10]       |   14.212 (r) | SLOW    |   4.673 (r) | FAST    |    1.668 |
ddram_dq[11]       |   13.768 (r) | SLOW    |   4.668 (r) | FAST    |    1.224 |
ddram_dq[12]       |   14.223 (r) | SLOW    |   4.671 (r) | FAST    |    1.679 |
ddram_dq[13]       |   14.126 (r) | SLOW    |   4.671 (r) | FAST    |    1.582 |
ddram_dq[14]       |   13.706 (r) | SLOW    |   4.667 (r) | FAST    |    1.162 |
ddram_dq[15]       |   13.792 (r) | SLOW    |   4.667 (r) | FAST    |    1.248 |
ddram_dq[16]       |   13.283 (r) | SLOW    |   4.673 (r) | FAST    |    0.739 |
ddram_dq[17]       |   13.113 (r) | SLOW    |   4.673 (r) | FAST    |    0.569 |
ddram_dq[18]       |   13.479 (r) | SLOW    |   4.668 (r) | FAST    |    0.935 |
ddram_dq[19]       |   13.565 (r) | SLOW    |   4.668 (r) | FAST    |    1.021 |
ddram_dq[20]       |   13.213 (r) | SLOW    |   4.673 (r) | FAST    |    0.668 |
ddram_dq[21]       |   13.086 (r) | SLOW    |   4.673 (r) | FAST    |    0.542 |
ddram_dq[22]       |   13.393 (r) | SLOW    |   4.669 (r) | FAST    |    0.849 |
ddram_dq[23]       |   13.471 (r) | SLOW    |   4.669 (r) | FAST    |    0.927 |
ddram_dq[24]       |   12.567 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[25]       |   12.899 (r) | SLOW    |   4.675 (r) | FAST    |    0.354 |
ddram_dq[26]       |   12.544 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[27]       |   12.678 (r) | SLOW    |   4.676 (r) | FAST    |    0.134 |
ddram_dq[28]       |   12.979 (r) | SLOW    |   4.675 (r) | FAST    |    0.435 |
ddram_dq[29]       |   12.780 (r) | SLOW    |   4.676 (r) | FAST    |    0.236 |
ddram_dq[30]       |   12.557 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[31]       |   12.561 (r) | SLOW    |   4.677 (r) | FAST    |    0.114 |
ddram_dq[32]       |   13.769 (r) | SLOW    |   4.573 (r) | FAST    |    1.225 |
ddram_dq[33]       |   13.951 (r) | SLOW    |   4.572 (r) | FAST    |    1.407 |
ddram_dq[34]       |   14.202 (r) | SLOW    |   4.571 (r) | FAST    |    1.658 |
ddram_dq[35]       |   14.214 (r) | SLOW    |   4.571 (r) | FAST    |    1.670 |
ddram_dq[36]       |   14.393 (r) | SLOW    |   4.571 (r) | FAST    |    1.849 |
ddram_dq[37]       |   13.619 (r) | SLOW    |   4.573 (r) | FAST    |    1.075 |
ddram_dq[38]       |   13.859 (r) | SLOW    |   4.573 (r) | FAST    |    1.315 |
ddram_dq[39]       |   14.038 (r) | SLOW    |   4.572 (r) | FAST    |    1.494 |
ddram_dq[40]       |   15.056 (r) | SLOW    |   4.564 (r) | FAST    |    2.512 |
ddram_dq[41]       |   15.145 (r) | SLOW    |   4.564 (r) | FAST    |    2.601 |
ddram_dq[42]       |   14.801 (r) | SLOW    |   4.567 (r) | FAST    |    2.257 |
ddram_dq[43]       |   14.896 (r) | SLOW    |   4.567 (r) | FAST    |    2.352 |
ddram_dq[44]       |   15.327 (r) | SLOW    |   4.563 (r) | FAST    |    2.783 |
ddram_dq[45]       |   15.239 (r) | SLOW    |   4.563 (r) | FAST    |    2.695 |
ddram_dq[46]       |   14.636 (r) | SLOW    |   4.569 (r) | FAST    |    2.092 |
ddram_dq[47]       |   14.735 (r) | SLOW    |   4.569 (r) | FAST    |    2.191 |
ddram_dq[48]       |   15.913 (r) | SLOW    |   4.569 (r) | FAST    |    3.369 |
ddram_dq[49]       |   16.002 (r) | SLOW    |   4.569 (r) | FAST    |    3.458 |
ddram_dq[50]       |   15.690 (r) | SLOW    |   4.565 (r) | FAST    |    3.146 |
ddram_dq[51]       |   15.612 (r) | SLOW    |   4.565 (r) | FAST    |    3.068 |
ddram_dq[52]       |   16.083 (r) | SLOW    |   4.569 (r) | FAST    |    3.539 |
ddram_dq[53]       |   15.501 (r) | SLOW    |   4.564 (r) | FAST    |    2.957 |
ddram_dq[54]       |   15.986 (r) | SLOW    |   4.569 (r) | FAST    |    3.442 |
ddram_dq[55]       |   15.585 (r) | SLOW    |   4.564 (r) | FAST    |    3.041 |
ddram_dq[56]       |   16.654 (r) | SLOW    |   4.573 (r) | FAST    |    4.110 |
ddram_dq[57]       |   16.737 (r) | SLOW    |   4.573 (r) | FAST    |    4.193 |
ddram_dq[58]       |   16.353 (r) | SLOW    |   4.572 (r) | FAST    |    3.809 |
ddram_dq[59]       |   16.439 (r) | SLOW    |   4.572 (r) | FAST    |    3.895 |
ddram_dq[60]       |   16.248 (r) | SLOW    |   4.571 (r) | FAST    |    3.704 |
ddram_dq[61]       |   16.437 (r) | SLOW    |   4.571 (r) | FAST    |    3.893 |
ddram_dq[62]       |   16.842 (r) | SLOW    |   4.573 (r) | FAST    |    4.298 |
ddram_dq[63]       |   16.828 (r) | SLOW    |   4.573 (r) | FAST    |    4.284 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   16.842 (r) | SLOW    |   4.563 (r) | FAST    |    4.298 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 1.616 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   13.289 (r) | SLOW    |   4.676 (r) | FAST    |    0.365 |
ddram_dqs_n[1]     |   12.974 (r) | SLOW    |   4.669 (r) | FAST    |    0.104 |
ddram_dqs_n[2]     |   12.927 (r) | SLOW    |   4.671 (r) | FAST    |    0.106 |
ddram_dqs_n[3]     |   12.930 (r) | SLOW    |   4.676 (r) | FAST    |    0.111 |
ddram_dqs_n[4]     |   13.669 (r) | SLOW    |   4.572 (r) | FAST    |    0.745 |
ddram_dqs_n[5]     |   13.979 (r) | SLOW    |   4.565 (r) | FAST    |    1.055 |
ddram_dqs_n[6]     |   14.260 (r) | SLOW    |   4.567 (r) | FAST    |    1.336 |
ddram_dqs_n[7]     |   14.540 (r) | SLOW    |   4.572 (r) | FAST    |    1.616 |
ddram_dqs_p[0]     |   13.293 (r) | SLOW    |   4.676 (r) | FAST    |    0.369 |
ddram_dqs_p[1]     |   12.978 (r) | SLOW    |   4.669 (r) | FAST    |    0.104 |
ddram_dqs_p[2]     |   12.924 (r) | SLOW    |   4.671 (r) | FAST    |    0.106 |
ddram_dqs_p[3]     |   12.926 (r) | SLOW    |   4.676 (r) | FAST    |    0.111 |
ddram_dqs_p[4]     |   13.668 (r) | SLOW    |   4.572 (r) | FAST    |    0.745 |
ddram_dqs_p[5]     |   13.978 (r) | SLOW    |   4.565 (r) | FAST    |    1.054 |
ddram_dqs_p[6]     |   14.256 (r) | SLOW    |   4.567 (r) | FAST    |    1.332 |
ddram_dqs_p[7]     |   14.535 (r) | SLOW    |   4.572 (r) | FAST    |    1.611 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   14.540 (r) | SLOW    |   4.565 (r) | FAST    |    1.616 |
-------------------+--------------+---------+-------------+---------+----------+




