{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646445080292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646445080307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 04 20:51:20 2022 " "Processing started: Fri Mar 04 20:51:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646445080307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445080307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stationary_letter -c stationary_letter " "Command: quartus_map --read_settings_files=on --write_settings_files=off stationary_letter -c stationary_letter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445080307 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445080561 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646445081200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646445081200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stationary_letter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stationary_letter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stationary_letter-main " "Found design unit 1: stationary_letter-main" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646445090769 ""} { "Info" "ISGN_ENTITY_NAME" "1 stationary_letter " "Found entity 1: stationary_letter" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646445090769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stationary_letter " "Elaborating entity \"stationary_letter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646445090817 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter stationary_letter.vhd(21) " "VHDL Process Statement warning at stationary_letter.vhd(21): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646445090818 "|stationary_letter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hz1k stationary_letter.vhd(23) " "VHDL Process Statement warning at stationary_letter.vhd(23): signal \"hz1k\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646445090819 "|stationary_letter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter stationary_letter.vhd(25) " "VHDL Process Statement warning at stationary_letter.vhd(25): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1646445090819 "|stationary_letter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hz1k stationary_letter.vhd(20) " "VHDL Process Statement warning at stationary_letter.vhd(20): inferring latch(es) for signal or variable \"hz1k\", which holds its previous value in one or more paths through the process" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1646445090820 "|stationary_letter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[34\] stationary_letter.vhd(7) " "Using initial value X (don't care) for net \"GPIO\[34\]\" at stationary_letter.vhd(7)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090820 "|stationary_letter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[32\] stationary_letter.vhd(7) " "Using initial value X (don't care) for net \"GPIO\[32\]\" at stationary_letter.vhd(7)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090820 "|stationary_letter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[30\] stationary_letter.vhd(7) " "Using initial value X (don't care) for net \"GPIO\[30\]\" at stationary_letter.vhd(7)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090820 "|stationary_letter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[28\] stationary_letter.vhd(7) " "Using initial value X (don't care) for net \"GPIO\[28\]\" at stationary_letter.vhd(7)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090820 "|stationary_letter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[26\] stationary_letter.vhd(7) " "Using initial value X (don't care) for net \"GPIO\[26\]\" at stationary_letter.vhd(7)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090821 "|stationary_letter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[24\] stationary_letter.vhd(7) " "Using initial value X (don't care) for net \"GPIO\[24\]\" at stationary_letter.vhd(7)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090821 "|stationary_letter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[22\] stationary_letter.vhd(7) " "Using initial value X (don't care) for net \"GPIO\[22\]\" at stationary_letter.vhd(7)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090821 "|stationary_letter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[20..16\] stationary_letter.vhd(7) " "Using initial value X (don't care) for net \"GPIO\[20..16\]\" at stationary_letter.vhd(7)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090821 "|stationary_letter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[14\] stationary_letter.vhd(7) " "Using initial value X (don't care) for net \"GPIO\[14\]\" at stationary_letter.vhd(7)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090821 "|stationary_letter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[12\] stationary_letter.vhd(7) " "Using initial value X (don't care) for net \"GPIO\[12\]\" at stationary_letter.vhd(7)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090821 "|stationary_letter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[10\] stationary_letter.vhd(7) " "Using initial value X (don't care) for net \"GPIO\[10\]\" at stationary_letter.vhd(7)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090821 "|stationary_letter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[8\] stationary_letter.vhd(7) " "Using initial value X (don't care) for net \"GPIO\[8\]\" at stationary_letter.vhd(7)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090821 "|stationary_letter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[6\] stationary_letter.vhd(7) " "Using initial value X (don't care) for net \"GPIO\[6\]\" at stationary_letter.vhd(7)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090821 "|stationary_letter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[4\] stationary_letter.vhd(7) " "Using initial value X (don't care) for net \"GPIO\[4\]\" at stationary_letter.vhd(7)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090821 "|stationary_letter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[2\] stationary_letter.vhd(7) " "Using initial value X (don't care) for net \"GPIO\[2\]\" at stationary_letter.vhd(7)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090821 "|stationary_letter"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[0\] stationary_letter.vhd(7) " "Using initial value X (don't care) for net \"GPIO\[0\]\" at stationary_letter.vhd(7)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090821 "|stationary_letter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hz1k stationary_letter.vhd(20) " "Inferred latch for \"hz1k\" at stationary_letter.vhd(20)" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445090821 "|stationary_letter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[0\] GND " "Pin \"GPIO\[0\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[2\] GND " "Pin \"GPIO\[2\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[4\] GND " "Pin \"GPIO\[4\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[6\] GND " "Pin \"GPIO\[6\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[8\] GND " "Pin \"GPIO\[8\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[10\] GND " "Pin \"GPIO\[10\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[12\] GND " "Pin \"GPIO\[12\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[14\] GND " "Pin \"GPIO\[14\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[15\] GND " "Pin \"GPIO\[15\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[16\] GND " "Pin \"GPIO\[16\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[17\] GND " "Pin \"GPIO\[17\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[18\] GND " "Pin \"GPIO\[18\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[19\] GND " "Pin \"GPIO\[19\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[20\] GND " "Pin \"GPIO\[20\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[22\] GND " "Pin \"GPIO\[22\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[24\] GND " "Pin \"GPIO\[24\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[26\] GND " "Pin \"GPIO\[26\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[28\] GND " "Pin \"GPIO\[28\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[30\] GND " "Pin \"GPIO\[30\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[32\] GND " "Pin \"GPIO\[32\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[34\] GND " "Pin \"GPIO\[34\]\" is stuck at GND" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646445091327 "|stationary_letter|GPIO[34]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646445091327 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646445091416 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646445091758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646445091758 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B5B " "No output dependent on input pin \"CLOCK_50_B5B\"" {  } { { "stationary_letter.vhd" "" { Text "C:/Users/User/source/repos/Uni-Projects/BME 393L/Project/stationary_letter/stationary_letter.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646445091805 "|stationary_letter|CLOCK_50_B5B"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646445091805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646445091806 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646445091806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646445091806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646445091806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646445091822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 04 20:51:31 2022 " "Processing ended: Fri Mar 04 20:51:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646445091822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646445091822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646445091822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646445091822 ""}
