BIN_OP_AND_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_AND_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/BIN_OP_AND[uxn_opcodes_h_l895_c30_72d8]

BIN_OP_AND_uint16_t_uint1_t MaxInputWidth= 16 num_instances= 6 :
BIN_OP_AND_uint16_t_uint1_t main: uxn_eval MaxInputWidth= 16 num_instances= 6 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/BIN_OP_AND[uxn_device_h_l59_c14_76f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/BIN_OP_AND[uxn_device_h_l59_c14_76f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/BIN_OP_AND[uxn_device_h_l59_c14_76f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/BIN_OP_AND[uxn_device_h_l148_c7_a596]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/BIN_OP_AND[uxn_device_h_l148_c7_a596]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/BIN_OP_AND[uxn_device_h_l148_c7_a596]

BIN_OP_AND_uint16_t_uint8_t MaxInputWidth= 16 num_instances= 135 :
BIN_OP_AND_uint16_t_uint8_t main: uxn_eval MaxInputWidth= 16 num_instances= 135 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/BIN_OP_AND[uxn_stack_h_l248_c34_633c]

BIN_OP_AND_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 1431 :
BIN_OP_AND_uint1_t_uint1_t main: uxn_eval MaxInputWidth= 1 num_instances= 1431 :
uxn_eval/BIN_OP_AND[uxn_c_l33_c16_f76c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/put_stack[uxn_opcodes_h_l756_c3_0381]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/put_stack[uxn_opcodes_h_l756_c3_0381]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/put_stack[uxn_opcodes_h_l880_c3_c745]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/put_stack[uxn_opcodes_h_l880_c3_c745]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_AND[uxn_device_h_l118_c7_f187]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_AND[uxn_device_h_l118_c7_f187]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_AND[uxn_device_h_l118_c7_f187]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/put_stack[uxn_opcodes_h_l847_c3_51e5]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/put_stack[uxn_opcodes_h_l847_c3_51e5]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l218_c3_0f0c]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l218_c3_0f0c]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l219_c3_777c]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l219_c3_777c]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/put_stack[uxn_opcodes_h_l938_c3_70ad]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/put_stack[uxn_opcodes_h_l938_c3_70ad]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/put_stack[uxn_opcodes_h_l281_c3_a375]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/put_stack[uxn_opcodes_h_l281_c3_a375]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/put_stack[uxn_opcodes_h_l339_c3_517d]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/put_stack[uxn_opcodes_h_l339_c3_517d]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/put_stack[uxn_opcodes_h_l91_c9_2f9b]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/put_stack[uxn_opcodes_h_l91_c9_2f9b]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/pc_add[uxn_opcodes_h_l27_c2_3c6d]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/pc_get[uxn_opcodes_h_l26_c38_35d4]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/peek2_ram[uxn_opcodes_h_l26_c28_4141]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_AND[uxn_ram_main_h_l47_c13_5523]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/peek2_ram[uxn_opcodes_h_l26_c28_4141]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_AND[uxn_ram_main_h_l48_c13_71b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_get[uxn_opcodes_h_l25_c37_d84f]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_get[uxn_opcodes_h_l25_c37_d84f]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_move[uxn_opcodes_h_l24_c2_09a5]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_move[uxn_opcodes_h_l24_c2_09a5]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/pc_add_s8[uxn_opcodes_h_l424_c3_b19f]/pc_get[uxn_pc_h_l59_c21_152a]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmi[uxn_opcodes_h_l1002_c39_2d52]/pc_add[uxn_opcodes_h_l32_c2_6eef]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmi[uxn_opcodes_h_l1002_c39_2d52]/pc_get[uxn_opcodes_h_l32_c19_8d8b]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmi[uxn_opcodes_h_l1002_c39_2d52]/peek2_ram[uxn_opcodes_h_l32_c9_685a]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_AND[uxn_ram_main_h_l47_c13_5523]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmi[uxn_opcodes_h_l1002_c39_2d52]/peek2_ram[uxn_opcodes_h_l32_c9_685a]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_AND[uxn_ram_main_h_l48_c13_71b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/pc_add_s8[uxn_opcodes_h_l396_c3_5c10]/pc_get[uxn_pc_h_l59_c21_152a]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/pc_add[uxn_opcodes_h_l41_c9_6502]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/pc_get[uxn_opcodes_h_l39_c29_7103]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/pc_get[uxn_opcodes_h_l41_c26_ba1c]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/peek2_ram[uxn_opcodes_h_l41_c16_6060]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_AND[uxn_ram_main_h_l47_c13_5523]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/peek2_ram[uxn_opcodes_h_l41_c16_6060]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_AND[uxn_ram_main_h_l48_c13_71b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/pc_get[uxn_opcodes_h_l470_c30_5077]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/pc_add_s8[uxn_opcodes_h_l455_c4_ec76]/pc_get[uxn_pc_h_l59_c21_152a]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/pc_get[uxn_opcodes_h_l452_c30_242c]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/peek2_ram[uxn_opcodes_h_l655_c29_3563]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_AND[uxn_ram_main_h_l47_c13_5523]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/peek2_ram[uxn_opcodes_h_l655_c29_3563]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_AND[uxn_ram_main_h_l48_c13_71b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/put_stack[uxn_opcodes_h_l655_c3_7ec9]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/put_stack[uxn_opcodes_h_l655_c3_7ec9]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/peek_ram[uxn_opcodes_h_l641_c29_4dc8]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_AND[uxn_ram_main_h_l47_c13_5523]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/peek_ram[uxn_opcodes_h_l641_c29_4dc8]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_AND[uxn_ram_main_h_l48_c13_71b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/put_stack[uxn_opcodes_h_l641_c3_a0e0]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/put_stack[uxn_opcodes_h_l641_c3_a0e0]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/pc_get[uxn_opcodes_h_l594_c9_9477]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/peek2_ram[uxn_opcodes_h_l595_c30_4a27]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_AND[uxn_ram_main_h_l47_c13_5523]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/peek2_ram[uxn_opcodes_h_l595_c30_4a27]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_AND[uxn_ram_main_h_l48_c13_71b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/pc_get[uxn_opcodes_h_l579_c9_64da]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/peek_ram[uxn_opcodes_h_l580_c29_cc54]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_AND[uxn_ram_main_h_l47_c13_5523]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/peek_ram[uxn_opcodes_h_l580_c29_cc54]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_AND[uxn_ram_main_h_l48_c13_71b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/put_stack[uxn_opcodes_h_l580_c3_e650]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/put_stack[uxn_opcodes_h_l580_c3_e650]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/peek2_ram[uxn_opcodes_h_l533_c30_437e]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_AND[uxn_ram_main_h_l47_c13_5523]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/peek2_ram[uxn_opcodes_h_l533_c30_437e]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_AND[uxn_ram_main_h_l48_c13_71b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/peek_ram[uxn_opcodes_h_l518_c29_422f]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_AND[uxn_ram_main_h_l47_c13_5523]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/peek_ram[uxn_opcodes_h_l518_c29_422f]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_AND[uxn_ram_main_h_l48_c13_71b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/put_stack[uxn_opcodes_h_l518_c3_9144]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/put_stack[uxn_opcodes_h_l518_c3_9144]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/pc_add[uxn_opcodes_h_l61_c9_b17b]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/pc_get[uxn_opcodes_h_l58_c20_f558]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/peek2_ram[uxn_opcodes_h_l58_c10_9c98]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_AND[uxn_ram_main_h_l47_c13_5523]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/peek2_ram[uxn_opcodes_h_l58_c10_9c98]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_AND[uxn_ram_main_h_l48_c13_71b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/pc_add[uxn_opcodes_h_l81_c9_628c]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/pc_get[uxn_opcodes_h_l78_c20_cd3b]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/peek2_ram[uxn_opcodes_h_l78_c10_0c6a]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_AND[uxn_ram_main_h_l47_c13_5523]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/peek2_ram[uxn_opcodes_h_l78_c10_0c6a]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_AND[uxn_ram_main_h_l48_c13_71b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/pc_add[uxn_opcodes_h_l50_c9_30b0]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/pc_get[uxn_opcodes_h_l48_c47_a309]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/peek_ram[uxn_opcodes_h_l48_c38_9d11]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_AND[uxn_ram_main_h_l47_c13_5523]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/peek_ram[uxn_opcodes_h_l48_c38_9d11]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_AND[uxn_ram_main_h_l48_c13_71b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/pc_add[uxn_opcodes_h_l70_c9_6ddc]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/pc_get[uxn_opcodes_h_l68_c47_8bcc]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/peek_ram[uxn_opcodes_h_l68_c38_c565]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_AND[uxn_ram_main_h_l47_c13_5523]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/peek_ram[uxn_opcodes_h_l68_c38_c565]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_AND[uxn_ram_main_h_l48_c13_71b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/put_stack[uxn_opcodes_h_l368_c3_ecbb]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/put_stack[uxn_opcodes_h_l368_c3_ecbb]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/put_stack[uxn_opcodes_h_l814_c3_855a]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/put_stack[uxn_opcodes_h_l814_c3_855a]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/put_stack[uxn_opcodes_h_l310_c3_39f3]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/put_stack[uxn_opcodes_h_l310_c3_39f3]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/put_stack[uxn_opcodes_h_l130_c9_9a83]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/put_stack[uxn_opcodes_h_l130_c9_9a83]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/put_stack[uxn_opcodes_h_l909_c3_ddaf]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/put_stack[uxn_opcodes_h_l909_c3_ddaf]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l248_c3_e257]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l248_c3_e257]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l249_c3_b3b5]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l249_c3_b3b5]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l250_c3_a22f]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l250_c3_a22f]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/stack_pointer_get[uxn_registers_h_l32_c34_9263]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/stack_pointer_get[uxn_registers_h_l32_c34_9263]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l185_c3_807b]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l185_c3_807b]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l186_c3_af12]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l186_c3_af12]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l187_c3_8a53]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l187_c3_8a53]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/put_stack[uxn_opcodes_h_l967_c3_8640]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/put_stack[uxn_opcodes_h_l967_c3_8640]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/pc_get[uxn_opcodes_h_l626_c9_a6fd]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/pc_get[uxn_opcodes_h_l610_c9_61c6]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/put_stack[uxn_opcodes_h_l785_c3_a6af]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/put_stack[uxn_opcodes_h_l785_c3_a6af]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l153_c3_0f02]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l153_c3_0f02]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l154_c3_f7c2]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l154_c3_f7c2]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l112_c13_0edb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_AND[uxn_stack_h_l113_c13_0576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l75_c13_286b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_AND[uxn_stack_h_l76_c13_f840]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l147_c13_4bbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_AND[uxn_stack_h_l148_c13_eba1]
uxn_eval/pc_add[uxn_c_l37_c3_d56d]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/pc_get[uxn_c_l29_c7_ffa7]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/BIN_OP_AND[uxn_pc_h_l38_c13_a059]
uxn_eval/peek_dev[uxn_c_l31_c17_69c0]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l48_c13_fd35]
uxn_eval/peek_dev[uxn_c_l31_c17_69c0]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_AND[uxn_ram_device_h_l49_c13_7ccf]
uxn_eval/peek_ram[uxn_c_l36_c9_1d74]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_AND[uxn_ram_main_h_l47_c13_5523]
uxn_eval/peek_ram[uxn_c_l36_c9_1d74]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_AND[uxn_ram_main_h_l48_c13_71b7]

BIN_OP_AND_uint1_t_uint8_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_AND_uint1_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/BIN_OP_AND[uxn_c_l40_c26_6340]

BIN_OP_AND_uint8_t_uint4_t MaxInputWidth= 8 num_instances= 11 :
BIN_OP_AND_uint8_t_uint4_t main: uxn_eval MaxInputWidth= 8 num_instances= 11 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/BIN_OP_AND[uxn_device_h_l59_c39_4d98]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/BIN_OP_AND[uxn_device_h_l59_c39_4d98]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/BIN_OP_AND[uxn_device_h_l59_c39_4d98]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/BIN_OP_AND[uxn_device_h_l148_c44_1411]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_AND[uxn_device_h_l112_c16_badb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/BIN_OP_AND[uxn_device_h_l148_c44_1411]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_AND[uxn_device_h_l112_c16_badb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/BIN_OP_AND[uxn_device_h_l148_c44_1411]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_AND[uxn_device_h_l112_c16_badb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/BIN_OP_AND[uxn_opcodes_h_l982_c39_a6e0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/BIN_OP_AND[uxn_opcodes_h_l967_c37_6466]

BIN_OP_AND_uint8_t_uint5_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_AND_uint8_t_uint5_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/BIN_OP_AND[uxn_c_l40_c11_b9bd]

BIN_OP_AND_uint8_t_uint6_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_AND_uint8_t_uint6_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/BIN_OP_AND[uxn_c_l40_c51_d3a3]

BIN_OP_AND_uint8_t_uint7_t MaxInputWidth= 8 num_instances= 3 :
BIN_OP_AND_uint8_t_uint7_t main: uxn_eval MaxInputWidth= 8 num_instances= 3 :
uxn_eval/BIN_OP_AND[uxn_c_l39_c7_3263]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/BIN_OP_AND[uxn_opcodes_h_l502_c22_62d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/BIN_OP_AND[uxn_opcodes_h_l487_c21_c2fa]

BIN_OP_AND_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 71 :
BIN_OP_AND_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 71 :
uxn_eval/BIN_OP_AND[uxn_c_l36_c9_b9e1]
uxn_eval/BIN_OP_AND[uxn_c_l38_c7_b1fb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/BIN_OP_AND[uxn_opcodes_h_l880_c29_89bd]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/uxn_dei[uxn_device_h_l60_c21_32cc]/BIN_OP_AND[uxn_device_h_l39_c6_1295]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/uxn_dei[uxn_device_h_l60_c21_32cc]/BIN_OP_AND[uxn_device_h_l39_c6_1295]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/uxn_dei[uxn_device_h_l60_c21_32cc]/BIN_OP_AND[uxn_device_h_l39_c6_1295]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_AND[uxn_device_h_l113_c17_3657]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_AND[uxn_device_h_l113_c17_3657]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_AND[uxn_device_h_l113_c17_3657]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/BIN_OP_AND[uxn_stack_h_l322_c13_9d86]

BIN_OP_DIV_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_DIV_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/BIN_OP_DIV[uxn_opcodes_h_l866_c30_0bf1]

BIN_OP_DIV_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_DIV_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/BIN_OP_DIV[uxn_opcodes_h_l847_c29_c7c3]

BIN_OP_EQ_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 2 :
BIN_OP_EQ_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 2 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/BIN_OP_EQ[uxn_opcodes_h_l296_c30_d8a8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/BIN_OP_EQ[uxn_opcodes_h_l325_c30_613f]

BIN_OP_EQ_uint16_t_uint1_t MaxInputWidth= 16 num_instances= 2 :
BIN_OP_EQ_uint16_t_uint1_t main: uxn_eval MaxInputWidth= 16 num_instances= 2 :
uxn_eval/BIN_OP_EQ[uxn_c_l30_c15_d398]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/BIN_OP_EQ[uxn_opcodes_h_l861_c11_7452]

BIN_OP_EQ_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 813 :
BIN_OP_EQ_uint1_t_uint1_t main: uxn_eval MaxInputWidth= 1 num_instances= 813 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/put_stack[uxn_opcodes_h_l756_c3_0381]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/put_stack[uxn_opcodes_h_l880_c3_c745]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/put_stack[uxn_device_h_l61_c2_5295]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/put_stack[uxn_device_h_l61_c2_5295]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/put_stack[uxn_device_h_l61_c2_5295]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/put_stack[uxn_opcodes_h_l847_c3_51e5]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l218_c3_0f0c]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l219_c3_777c]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/put_stack[uxn_opcodes_h_l938_c3_70ad]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/put_stack[uxn_opcodes_h_l281_c3_a375]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/put_stack[uxn_opcodes_h_l339_c3_517d]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/put_stack[uxn_opcodes_h_l91_c9_2f9b]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/BIN_OP_EQ[uxn_stack_h_l280_c6_f292]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_data_set[uxn_stack_h_l282_c3_0900]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_data_set[uxn_stack_h_l283_c3_e806]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/BIN_OP_EQ[uxn_stack_h_l280_c6_f292]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_data_set[uxn_stack_h_l282_c3_0900]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_data_set[uxn_stack_h_l283_c3_e806]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/BIN_OP_EQ[uxn_stack_h_l280_c6_f292]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_data_set[uxn_stack_h_l282_c3_0900]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_data_set[uxn_stack_h_l283_c3_e806]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/put_stack[uxn_opcodes_h_l655_c3_7ec9]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/put_stack[uxn_opcodes_h_l641_c3_a0e0]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/put_stack[uxn_opcodes_h_l580_c3_e650]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/put_stack[uxn_opcodes_h_l518_c3_9144]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/BIN_OP_EQ[uxn_stack_h_l280_c6_f292]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_data_set[uxn_stack_h_l282_c3_0900]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_data_set[uxn_stack_h_l283_c3_e806]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/BIN_OP_EQ[uxn_stack_h_l280_c6_f292]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_data_set[uxn_stack_h_l282_c3_0900]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_data_set[uxn_stack_h_l283_c3_e806]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/BIN_OP_EQ[uxn_stack_h_l303_c6_2f65]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_data_set[uxn_stack_h_l304_c3_1828]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/BIN_OP_EQ[uxn_stack_h_l303_c6_2f65]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_data_set[uxn_stack_h_l304_c3_1828]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/put_stack[uxn_opcodes_h_l368_c3_ecbb]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/put_stack[uxn_opcodes_h_l814_c3_855a]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/put_stack[uxn_opcodes_h_l310_c3_39f3]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/put_stack[uxn_opcodes_h_l130_c9_9a83]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/put_stack[uxn_opcodes_h_l909_c3_ddaf]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l248_c3_e257]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l249_c3_b3b5]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l250_c3_a22f]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l185_c3_807b]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l186_c3_af12]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l187_c3_8a53]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/put_stack[uxn_opcodes_h_l967_c3_8640]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/BIN_OP_EQ[uxn_stack_h_l280_c6_f292]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_data_set[uxn_stack_h_l282_c3_0900]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_data_set[uxn_stack_h_l283_c3_e806]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/BIN_OP_EQ[uxn_stack_h_l303_c6_2f65]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_data_set[uxn_stack_h_l304_c3_1828]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/put_stack[uxn_opcodes_h_l785_c3_a6af]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/stack_data_set[uxn_stack_h_l346_c2_2414]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/BIN_OP_EQ[uxn_stack_h_l202_c6_cd52]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l153_c3_0f02]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l154_c3_f7c2]/stack_data_set[uxn_stack_h_l338_c2_b057]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/BIN_OP_EQ[uxn_stack_h_l328_c6_ea43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/BIN_OP_EQ[uxn_stack_h_l182_c6_6502]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/BIN_OP_EQ[uxn_stack_h_l191_c6_38e3]

BIN_OP_EQ_uint32_t_uint18_t MaxInputWidth= 32 num_instances= 1 :
BIN_OP_EQ_uint32_t_uint18_t main: uxn_eval MaxInputWidth= 32 num_instances= 1 :
uxn_eval/BIN_OP_EQ[uxn_c_l53_c6_bf8c]

BIN_OP_EQ_uint32_t_uint24_t MaxInputWidth= 32 num_instances= 1 :
BIN_OP_EQ_uint32_t_uint24_t main: uxn_eval MaxInputWidth= 32 num_instances= 1 :
uxn_eval/BIN_OP_EQ[uxn_c_l60_c6_88d7]

BIN_OP_EQ_uint8_t_uint1_t MaxInputWidth= 8 num_instances= 8 :
BIN_OP_EQ_uint8_t_uint1_t main: uxn_eval MaxInputWidth= 8 num_instances= 8 :
uxn_eval/BIN_OP_EQ[uxn_c_l32_c22_7a07]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1000_c6_561b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1008_c11_bf11]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_EQ[uxn_device_h_l114_c6_8472]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_EQ[uxn_device_h_l114_c6_8472]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_EQ[uxn_device_h_l114_c6_8472]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/BIN_OP_EQ[uxn_opcodes_h_l842_c11_5b23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/BIN_OP_EQ[uxn_opcodes_h_l26_c11_ec55]

BIN_OP_EQ_uint8_t_uint2_t MaxInputWidth= 8 num_instances= 2 :
BIN_OP_EQ_uint8_t_uint2_t main: uxn_eval MaxInputWidth= 8 num_instances= 2 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1010_c11_2d7c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1012_c11_46e2]

BIN_OP_EQ_uint8_t_uint3_t MaxInputWidth= 8 num_instances= 4 :
BIN_OP_EQ_uint8_t_uint3_t main: uxn_eval MaxInputWidth= 8 num_instances= 4 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1014_c11_ef6a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1016_c11_1b2f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1018_c11_8223]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1020_c11_52f6]

BIN_OP_EQ_uint8_t_uint4_t MaxInputWidth= 8 num_instances= 8 :
BIN_OP_EQ_uint8_t_uint4_t main: uxn_eval MaxInputWidth= 8 num_instances= 8 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1022_c11_b51b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1024_c11_1fc9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1026_c11_17aa]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1028_c11_94b2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1030_c11_af98]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1032_c11_840c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1034_c11_a923]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1036_c11_3504]

BIN_OP_EQ_uint8_t_uint5_t MaxInputWidth= 8 num_instances= 19 :
BIN_OP_EQ_uint8_t_uint5_t main: uxn_eval MaxInputWidth= 8 num_instances= 19 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1038_c11_15ff]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1040_c11_1779]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1042_c11_9e38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1044_c11_128c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1046_c11_c6ec]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1048_c11_ff95]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1050_c11_7236]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1052_c11_9509]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1054_c11_718b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1056_c11_0d89]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1058_c11_ca1a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1060_c11_13ef]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1062_c11_7d29]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1064_c11_cbe5]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1066_c11_92d3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1068_c11_6668]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_EQ[uxn_device_h_l130_c11_91c1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_EQ[uxn_device_h_l130_c11_91c1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_EQ[uxn_device_h_l130_c11_91c1]

BIN_OP_EQ_uint8_t_uint6_t MaxInputWidth= 8 num_instances= 37 :
BIN_OP_EQ_uint8_t_uint6_t main: uxn_eval MaxInputWidth= 8 num_instances= 37 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1009_c11_6779]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1011_c11_b56c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1013_c11_c2b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1015_c11_9800]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1017_c11_bcf9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1019_c11_f82a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1021_c11_37fc]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1023_c11_f865]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1025_c11_1768]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1027_c11_2652]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1029_c11_5cca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1031_c11_5f17]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1033_c11_44d1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1035_c11_82ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1037_c11_f0fe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1039_c11_5ff9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1041_c11_d704]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1043_c11_0b39]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1045_c11_68fc]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1047_c11_5b32]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1049_c11_6e44]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1051_c11_43c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1053_c11_a178]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1055_c11_8430]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1057_c11_8f93]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1059_c11_6ec1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1061_c11_26f0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1063_c11_3a0b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1065_c11_446c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1067_c11_246a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1069_c11_d509]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/uxn_dei[uxn_device_h_l60_c21_32cc]/BIN_OP_EQ[uxn_device_h_l42_c6_514f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/uxn_dei[uxn_device_h_l60_c21_32cc]/BIN_OP_EQ[uxn_device_h_l42_c6_514f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/uxn_dei[uxn_device_h_l60_c21_32cc]/BIN_OP_EQ[uxn_device_h_l42_c6_514f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_EQ[uxn_device_h_l133_c11_a002]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_EQ[uxn_device_h_l133_c11_a002]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_EQ[uxn_device_h_l133_c11_a002]

BIN_OP_EQ_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 18 :
BIN_OP_EQ_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 18 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1001_c11_46a6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1002_c11_c92d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1003_c11_5848]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1004_c11_8d4b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1005_c11_a547]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1006_c11_df3f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/BIN_OP_EQ[uxn_opcodes_h_l1007_c11_59fa]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/uxn_dei[uxn_device_h_l60_c21_32cc]/BIN_OP_EQ[uxn_device_h_l45_c11_af3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/uxn_dei[uxn_device_h_l60_c21_32cc]/BIN_OP_EQ[uxn_device_h_l45_c11_af3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/uxn_dei[uxn_device_h_l60_c21_32cc]/BIN_OP_EQ[uxn_device_h_l45_c11_af3c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_EQ[uxn_device_h_l136_c11_ae3f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_EQ[uxn_device_h_l139_c11_2501]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_EQ[uxn_device_h_l136_c11_ae3f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_EQ[uxn_device_h_l139_c11_2501]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_EQ[uxn_device_h_l136_c11_ae3f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_EQ[uxn_device_h_l139_c11_2501]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/BIN_OP_EQ[uxn_opcodes_h_l281_c29_ff86]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/BIN_OP_EQ[uxn_opcodes_h_l310_c29_ca88]

BIN_OP_GT_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_GT_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/BIN_OP_GT[uxn_opcodes_h_l354_c30_b9d1]

BIN_OP_GT_uint8_t_uint1_t MaxInputWidth= 8 num_instances= 75 :
BIN_OP_GT_uint8_t_uint1_t main: uxn_eval MaxInputWidth= 8 num_instances= 75 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/BIN_OP_GT[uxn_opcodes_h_l769_c6_8150]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/BIN_OP_GT[uxn_opcodes_h_l754_c6_eb07]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/BIN_OP_GT[uxn_opcodes_h_l893_c6_29d3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/BIN_OP_GT[uxn_opcodes_h_l878_c6_f518]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/BIN_OP_GT[uxn_opcodes_h_l709_c6_ca35]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/BIN_OP_GT[uxn_opcodes_h_l696_c6_2694]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/BIN_OP_GT[uxn_opcodes_h_l739_c6_c2e0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/BIN_OP_GT[uxn_opcodes_h_l724_c6_ad7e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/BIN_OP_GT[uxn_opcodes_h_l860_c6_c445]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/BIN_OP_GT[uxn_opcodes_h_l863_c7_8b42]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/BIN_OP_GT[uxn_opcodes_h_l841_c6_7fd5]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/BIN_OP_GT[uxn_opcodes_h_l844_c7_b6ed]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/BIN_OP_GT[uxn_opcodes_h_l231_c6_5b78]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/BIN_OP_GT[uxn_opcodes_h_l216_c6_4cff]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/BIN_OP_GT[uxn_opcodes_h_l951_c6_4b32]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/BIN_OP_GT[uxn_opcodes_h_l936_c6_ed46]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/BIN_OP_GT[uxn_opcodes_h_l294_c6_bd2a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/BIN_OP_GT[uxn_opcodes_h_l279_c6_8117]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/BIN_OP_GT[uxn_opcodes_h_l352_c6_adba]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/BIN_OP_GT[uxn_opcodes_h_l337_c6_8e7f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/BIN_OP_GT[uxn_opcodes_h_l101_c6_ec1c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/BIN_OP_GT[uxn_opcodes_h_l90_c6_f26b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/BIN_OP_GT[uxn_opcodes_h_l437_c6_a6a3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/BIN_OP_GT[uxn_opcodes_h_l438_c11_3d02]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/BIN_OP_GT[uxn_opcodes_h_l422_c6_54d8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/BIN_OP_GT[uxn_opcodes_h_l423_c11_e72e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/BIN_OP_GT[uxn_opcodes_h_l408_c6_ab22]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/BIN_OP_GT[uxn_opcodes_h_l394_c6_1f9b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/BIN_OP_GT[uxn_opcodes_h_l40_c6_f4d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/BIN_OP_GT[uxn_opcodes_h_l468_c6_4722]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/BIN_OP_GT[uxn_opcodes_h_l471_c7_0177]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/BIN_OP_GT[uxn_opcodes_h_l450_c6_7df0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/BIN_OP_GT[uxn_opcodes_h_l453_c7_6f04]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/BIN_OP_GT[uxn_opcodes_h_l653_c6_4818]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/BIN_OP_GT[uxn_opcodes_h_l639_c6_7959]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/BIN_OP_GT[uxn_opcodes_h_l592_c6_8792]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/BIN_OP_GT[uxn_opcodes_h_l577_c6_4954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/BIN_OP_GT[uxn_opcodes_h_l531_c6_0cb8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/BIN_OP_GT[uxn_opcodes_h_l516_c6_d92f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/BIN_OP_GT[uxn_opcodes_h_l60_c6_4f5a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/BIN_OP_GT[uxn_opcodes_h_l80_c6_ee77]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/BIN_OP_GT[uxn_opcodes_h_l49_c6_8e32]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/BIN_OP_GT[uxn_opcodes_h_l69_c6_6a14]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/BIN_OP_GT[uxn_opcodes_h_l381_c6_a080]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/BIN_OP_GT[uxn_opcodes_h_l366_c6_228e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/BIN_OP_GT[uxn_opcodes_h_l827_c6_46cd]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/BIN_OP_GT[uxn_opcodes_h_l812_c6_f265]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/BIN_OP_GT[uxn_opcodes_h_l323_c6_394c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/BIN_OP_GT[uxn_opcodes_h_l308_c6_1cbe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/BIN_OP_GT[uxn_opcodes_h_l140_c6_5c71]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/BIN_OP_GT[uxn_opcodes_h_l129_c6_095f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/BIN_OP_GT[uxn_opcodes_h_l922_c6_502c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/BIN_OP_GT[uxn_opcodes_h_l907_c6_5226]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/BIN_OP_GT[uxn_opcodes_h_l263_c6_85ae]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/BIN_OP_GT[uxn_opcodes_h_l246_c6_6f0b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/BIN_OP_GT[uxn_opcodes_h_l119_c6_a433]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/BIN_OP_GT[uxn_opcodes_h_l110_c6_cd98]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/BIN_OP_GT[uxn_opcodes_h_l201_c6_f823]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/BIN_OP_GT[uxn_opcodes_h_l183_c6_5c3a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/BIN_OP_GT[uxn_opcodes_h_l980_c6_2a61]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/BIN_OP_GT[uxn_opcodes_h_l965_c6_82cb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/BIN_OP_GT[uxn_opcodes_h_l683_c6_87e5]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/BIN_OP_GT[uxn_opcodes_h_l668_c6_bb33]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/BIN_OP_GT[uxn_opcodes_h_l500_c6_ccbb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/BIN_OP_GT[uxn_opcodes_h_l503_c7_eb29]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/BIN_OP_GT[uxn_opcodes_h_l485_c6_5dc4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/BIN_OP_GT[uxn_opcodes_h_l488_c7_459d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/BIN_OP_GT[uxn_opcodes_h_l624_c6_dc54]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/BIN_OP_GT[uxn_opcodes_h_l608_c6_1397]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/BIN_OP_GT[uxn_opcodes_h_l563_c6_ebd1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/BIN_OP_GT[uxn_opcodes_h_l547_c6_cdf1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/BIN_OP_GT[uxn_opcodes_h_l798_c6_bdf7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/BIN_OP_GT[uxn_opcodes_h_l783_c6_c0d0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/BIN_OP_GT[uxn_opcodes_h_l167_c6_d39d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/BIN_OP_GT[uxn_opcodes_h_l151_c6_7d4e]

BIN_OP_GT_uint8_t_uint3_t MaxInputWidth= 8 num_instances= 3 :
BIN_OP_GT_uint8_t_uint3_t main: uxn_eval MaxInputWidth= 8 num_instances= 3 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_GT[uxn_device_h_l116_c27_059d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_GT[uxn_device_h_l116_c27_059d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_GT[uxn_device_h_l116_c27_059d]

BIN_OP_GT_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 134 :
BIN_OP_GT_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 134 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/BIN_OP_GT[uxn_opcodes_h_l339_c29_a258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/BIN_OP_GT[uxn_stack_h_l272_c6_c69d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/BIN_OP_GT[uxn_stack_h_l272_c6_c69d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/BIN_OP_GT[uxn_stack_h_l272_c6_c69d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/BIN_OP_GT[uxn_stack_h_l272_c6_c69d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/BIN_OP_GT[uxn_stack_h_l272_c6_c69d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/BIN_OP_GT[uxn_stack_h_l295_c6_24d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/BIN_OP_GT[uxn_stack_h_l295_c6_24d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/BIN_OP_GT[uxn_stack_h_l272_c6_c69d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/BIN_OP_GT[uxn_stack_h_l295_c6_24d2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/BIN_OP_GT[uxn_stack_h_l314_c6_3563]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/BIN_OP_GT[uxn_stack_h_l323_c6_e52c]

BIN_OP_INFERRED_MULT_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_INFERRED_MULT_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/BIN_OP_INFERRED_MULT[uxn_opcodes_h_l829_c30_d14f]

BIN_OP_INFERRED_MULT_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_INFERRED_MULT_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/BIN_OP_INFERRED_MULT[uxn_opcodes_h_l814_c29_0fb0]

BIN_OP_LT_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_LT_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/BIN_OP_LT[uxn_opcodes_h_l383_c30_6973]

BIN_OP_LT_uint8_t_uint4_t MaxInputWidth= 8 num_instances= 3 :
BIN_OP_LT_uint8_t_uint4_t main: uxn_eval MaxInputWidth= 8 num_instances= 3 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_LT[uxn_device_h_l117_c27_4bc1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_LT[uxn_device_h_l117_c27_4bc1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/BIN_OP_LT[uxn_device_h_l117_c27_4bc1]

BIN_OP_LT_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_LT_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/BIN_OP_LT[uxn_opcodes_h_l368_c29_e5f7]

BIN_OP_MINUS_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_MINUS_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/BIN_OP_MINUS[uxn_opcodes_h_l800_c30_3667]

BIN_OP_MINUS_uint16_t_uint1_t MaxInputWidth= 16 num_instances= 135 :
BIN_OP_MINUS_uint16_t_uint1_t main: uxn_eval MaxInputWidth= 16 num_instances= 135 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/BIN_OP_MINUS[uxn_stack_h_l264_c28_abeb]

BIN_OP_MINUS_uint1_t_uint8_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_MINUS_uint1_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/BIN_OP_MINUS[uxn_c_l40_c26_026e]

BIN_OP_MINUS_uint8_t_uint1_t MaxInputWidth= 8 num_instances= 66 :
BIN_OP_MINUS_uint8_t_uint1_t main: uxn_eval MaxInputWidth= 8 num_instances= 66 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/put_stack[uxn_opcodes_h_l756_c3_0381]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/put_stack[uxn_opcodes_h_l880_c3_c745]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/put_stack[uxn_device_h_l61_c2_5295]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/put_stack[uxn_device_h_l61_c2_5295]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/put_stack[uxn_device_h_l61_c2_5295]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/put_stack[uxn_opcodes_h_l847_c3_51e5]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l218_c3_0f0c]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l219_c3_777c]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/put_stack[uxn_opcodes_h_l938_c3_70ad]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/put_stack[uxn_opcodes_h_l281_c3_a375]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/put_stack[uxn_opcodes_h_l339_c3_517d]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/put_stack[uxn_opcodes_h_l91_c9_2f9b]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/put_stack[uxn_opcodes_h_l655_c3_7ec9]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/put_stack[uxn_opcodes_h_l641_c3_a0e0]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/put_stack[uxn_opcodes_h_l580_c3_e650]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/put_stack[uxn_opcodes_h_l518_c3_9144]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/put_stack[uxn_opcodes_h_l368_c3_ecbb]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/put_stack[uxn_opcodes_h_l814_c3_855a]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/put_stack[uxn_opcodes_h_l310_c3_39f3]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/put_stack[uxn_opcodes_h_l130_c9_9a83]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/put_stack[uxn_opcodes_h_l909_c3_ddaf]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l248_c3_e257]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l249_c3_b3b5]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l250_c3_a22f]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l185_c3_807b]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l186_c3_af12]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l187_c3_8a53]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/put_stack[uxn_opcodes_h_l967_c3_8640]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/put_stack[uxn_opcodes_h_l785_c3_a6af]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l153_c3_0f02]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l154_c3_f7c2]/BIN_OP_MINUS[uxn_stack_h_l337_c12_a04a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/BIN_OP_MINUS[uxn_registers_h_l8_c37_48ca]

BIN_OP_MINUS_uint8_t_uint2_t MaxInputWidth= 8 num_instances= 78 :
BIN_OP_MINUS_uint8_t_uint2_t main: uxn_eval MaxInputWidth= 8 num_instances= 78 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/BIN_OP_MINUS[uxn_registers_h_l16_c37_1b6a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/BIN_OP_MINUS[uxn_registers_h_l16_c37_1b6a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/BIN_OP_MINUS[uxn_registers_h_l16_c37_1b6a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/BIN_OP_MINUS[uxn_registers_h_l20_c34_3ba9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/BIN_OP_MINUS[uxn_registers_h_l16_c37_1b6a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/BIN_OP_MINUS[uxn_registers_h_l20_c34_3ba9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/BIN_OP_MINUS[uxn_registers_h_l20_c34_3ba9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/BIN_OP_MINUS[uxn_stack_h_l344_c14_e693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/BIN_OP_MINUS[uxn_registers_h_l24_c34_de23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/BIN_OP_MINUS[uxn_registers_h_l12_c37_544a]

BIN_OP_MINUS_uint8_t_uint3_t MaxInputWidth= 8 num_instances= 16 :
BIN_OP_MINUS_uint8_t_uint3_t main: uxn_eval MaxInputWidth= 8 num_instances= 16 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/BIN_OP_MINUS[uxn_registers_h_l28_c34_cba6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/BIN_OP_MINUS[uxn_registers_h_l28_c34_cba6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/BIN_OP_MINUS[uxn_registers_h_l28_c34_cba6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/BIN_OP_MINUS[uxn_registers_h_l28_c34_cba6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/BIN_OP_MINUS[uxn_registers_h_l28_c34_cba6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/BIN_OP_MINUS[uxn_registers_h_l28_c34_cba6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/BIN_OP_MINUS[uxn_registers_h_l28_c34_cba6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/BIN_OP_MINUS[uxn_registers_h_l28_c34_cba6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/BIN_OP_MINUS[uxn_registers_h_l28_c34_cba6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/BIN_OP_MINUS[uxn_registers_h_l28_c34_cba6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/BIN_OP_MINUS[uxn_registers_h_l28_c34_cba6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/BIN_OP_MINUS[uxn_registers_h_l32_c34_0586]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/BIN_OP_MINUS[uxn_registers_h_l28_c34_cba6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/BIN_OP_MINUS[uxn_registers_h_l28_c34_cba6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/BIN_OP_MINUS[uxn_registers_h_l28_c34_cba6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/BIN_OP_MINUS[uxn_registers_h_l28_c34_cba6]

BIN_OP_MINUS_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 68 :
BIN_OP_MINUS_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 68 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/put_stack[uxn_opcodes_h_l756_c3_0381]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/put_stack[uxn_opcodes_h_l880_c3_c745]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/put_stack[uxn_device_h_l61_c2_5295]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/put_stack[uxn_device_h_l61_c2_5295]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/put_stack[uxn_device_h_l61_c2_5295]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/put_stack[uxn_opcodes_h_l847_c3_51e5]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l218_c3_0f0c]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l219_c3_777c]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/put_stack[uxn_opcodes_h_l938_c3_70ad]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/put_stack[uxn_opcodes_h_l281_c3_a375]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/put_stack[uxn_opcodes_h_l339_c3_517d]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/put_stack[uxn_opcodes_h_l91_c9_2f9b]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_move[uxn_opcodes_h_l24_c2_09a5]/BIN_OP_MINUS[uxn_stack_h_l226_c19_33f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/BIN_OP_MINUS[uxn_stack_h_l226_c19_33f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/BIN_OP_MINUS[uxn_stack_h_l226_c19_33f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/BIN_OP_MINUS[uxn_stack_h_l226_c19_33f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/put_stack[uxn_opcodes_h_l655_c3_7ec9]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/put_stack[uxn_opcodes_h_l641_c3_a0e0]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/put_stack[uxn_opcodes_h_l580_c3_e650]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/put_stack[uxn_opcodes_h_l518_c3_9144]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/BIN_OP_MINUS[uxn_stack_h_l226_c19_33f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/BIN_OP_MINUS[uxn_stack_h_l226_c19_33f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/BIN_OP_MINUS[uxn_stack_h_l226_c19_33f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/BIN_OP_MINUS[uxn_stack_h_l226_c19_33f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/put_stack[uxn_opcodes_h_l368_c3_ecbb]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/put_stack[uxn_opcodes_h_l814_c3_855a]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/put_stack[uxn_opcodes_h_l310_c3_39f3]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/put_stack[uxn_opcodes_h_l130_c9_9a83]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/put_stack[uxn_opcodes_h_l909_c3_ddaf]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l248_c3_e257]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l249_c3_b3b5]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l250_c3_a22f]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l185_c3_807b]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l186_c3_af12]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l187_c3_8a53]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/put_stack[uxn_opcodes_h_l967_c3_8640]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/BIN_OP_MINUS[uxn_stack_h_l226_c19_33f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/BIN_OP_MINUS[uxn_stack_h_l226_c19_33f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/BIN_OP_MINUS[uxn_opcodes_h_l785_c29_4a8c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/put_stack[uxn_opcodes_h_l785_c3_a6af]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/BIN_OP_MINUS[uxn_stack_h_l344_c14_4851]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l153_c3_0f02]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l154_c3_f7c2]/BIN_OP_MINUS[uxn_stack_h_l337_c12_40b4]

BIN_OP_OR_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_OR_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/BIN_OP_OR[uxn_opcodes_h_l924_c30_62cb]

BIN_OP_OR_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 634 :
BIN_OP_OR_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 634 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/put_stack[uxn_opcodes_h_l756_c3_0381]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/put_stack[uxn_opcodes_h_l880_c3_c745]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/put_stack[uxn_opcodes_h_l847_c3_51e5]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l218_c3_0f0c]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l219_c3_777c]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/put_stack[uxn_opcodes_h_l938_c3_70ad]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/put_stack[uxn_opcodes_h_l281_c3_a375]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/put_stack[uxn_opcodes_h_l339_c3_517d]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/put_stack[uxn_opcodes_h_l91_c9_2f9b]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/peek2_ram[uxn_opcodes_h_l26_c28_4141]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_OR[uxn_ram_main_h_l50_c21_c17d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_get[uxn_opcodes_h_l25_c37_d84f]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_move[uxn_opcodes_h_l24_c2_09a5]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmi[uxn_opcodes_h_l1002_c39_2d52]/peek2_ram[uxn_opcodes_h_l32_c9_685a]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_OR[uxn_ram_main_h_l50_c21_c17d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/peek2_ram[uxn_opcodes_h_l41_c16_6060]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_OR[uxn_ram_main_h_l50_c21_c17d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/peek2_ram[uxn_opcodes_h_l655_c29_3563]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_OR[uxn_ram_main_h_l50_c21_c17d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/put_stack[uxn_opcodes_h_l655_c3_7ec9]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/peek_ram[uxn_opcodes_h_l641_c29_4dc8]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_OR[uxn_ram_main_h_l50_c21_c17d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/put_stack[uxn_opcodes_h_l641_c3_a0e0]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/peek2_ram[uxn_opcodes_h_l595_c30_4a27]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_OR[uxn_ram_main_h_l50_c21_c17d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/peek_ram[uxn_opcodes_h_l580_c29_cc54]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_OR[uxn_ram_main_h_l50_c21_c17d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/put_stack[uxn_opcodes_h_l580_c3_e650]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/peek2_ram[uxn_opcodes_h_l533_c30_437e]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_OR[uxn_ram_main_h_l50_c21_c17d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/peek_ram[uxn_opcodes_h_l518_c29_422f]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_OR[uxn_ram_main_h_l50_c21_c17d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/put_stack[uxn_opcodes_h_l518_c3_9144]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/peek2_ram[uxn_opcodes_h_l58_c10_9c98]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_OR[uxn_ram_main_h_l50_c21_c17d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/peek2_ram[uxn_opcodes_h_l78_c10_0c6a]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/BIN_OP_OR[uxn_ram_main_h_l50_c21_c17d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/peek_ram[uxn_opcodes_h_l48_c38_9d11]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_OR[uxn_ram_main_h_l50_c21_c17d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/peek_ram[uxn_opcodes_h_l68_c38_c565]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_OR[uxn_ram_main_h_l50_c21_c17d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/put_stack[uxn_opcodes_h_l368_c3_ecbb]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/put_stack[uxn_opcodes_h_l814_c3_855a]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/put_stack[uxn_opcodes_h_l310_c3_39f3]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/put_stack[uxn_opcodes_h_l130_c9_9a83]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/BIN_OP_OR[uxn_opcodes_h_l909_c29_00ac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/put_stack[uxn_opcodes_h_l909_c3_ddaf]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l248_c3_e257]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l249_c3_b3b5]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l250_c3_a22f]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/stack_pointer_get[uxn_registers_h_l32_c34_9263]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l185_c3_807b]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l186_c3_af12]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l187_c3_8a53]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/put_stack[uxn_opcodes_h_l967_c3_8640]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/put_stack[uxn_opcodes_h_l785_c3_a6af]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l153_c3_0f02]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l154_c3_f7c2]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/BIN_OP_OR[uxn_stack_h_l115_c21_e027]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/BIN_OP_OR[uxn_stack_h_l78_c21_dca7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/BIN_OP_OR[uxn_stack_h_l150_c21_b1ee]
uxn_eval/peek_dev[uxn_c_l31_c17_69c0]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/BIN_OP_OR[uxn_ram_device_h_l51_c21_21b8]
uxn_eval/peek_ram[uxn_c_l36_c9_1d74]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/BIN_OP_OR[uxn_ram_main_h_l50_c21_c17d]

BIN_OP_PLUS_int10_t_int9_t MaxInputWidth= 10 num_instances= 62 :
BIN_OP_PLUS_int10_t_int9_t main: uxn_eval MaxInputWidth= 10 num_instances= 62 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/BIN_OP_PLUS[uxn_stack_h_l322_c13_16c8]

BIN_OP_PLUS_int17_t_int8_t MaxInputWidth= 17 num_instances= 7 :
BIN_OP_PLUS_int17_t_int8_t main: uxn_eval MaxInputWidth= 17 num_instances= 7 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/pc_add_s8[uxn_opcodes_h_l424_c3_b19f]/BIN_OP_PLUS[uxn_pc_h_l60_c17_937c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/pc_add_s8[uxn_opcodes_h_l396_c3_5c10]/BIN_OP_PLUS[uxn_pc_h_l60_c17_937c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/pc_add_s8[uxn_opcodes_h_l455_c4_ec76]/BIN_OP_PLUS[uxn_pc_h_l60_c17_937c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/BIN_OP_PLUS[uxn_opcodes_h_l594_c9_b45d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/BIN_OP_PLUS[uxn_opcodes_h_l579_c9_d1e7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/BIN_OP_PLUS[uxn_opcodes_h_l626_c9_f856]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/BIN_OP_PLUS[uxn_opcodes_h_l610_c9_aee7]

BIN_OP_PLUS_int9_t_int8_t MaxInputWidth= 9 num_instances= 62 :
BIN_OP_PLUS_int9_t_int8_t main: uxn_eval MaxInputWidth= 9 num_instances= 62 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/BIN_OP_PLUS[uxn_stack_h_l322_c13_9b06]

BIN_OP_PLUS_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 9 :
BIN_OP_PLUS_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 9 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/BIN_OP_PLUS[uxn_opcodes_h_l771_c30_676b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/pc_add[uxn_opcodes_h_l27_c2_3c6d]/BIN_OP_PLUS[uxn_pc_h_l53_c9_69a0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmi[uxn_opcodes_h_l1002_c39_2d52]/pc_add[uxn_opcodes_h_l32_c2_6eef]/BIN_OP_PLUS[uxn_pc_h_l53_c9_69a0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/pc_add[uxn_opcodes_h_l41_c9_6502]/BIN_OP_PLUS[uxn_pc_h_l53_c9_69a0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/pc_add[uxn_opcodes_h_l61_c9_b17b]/BIN_OP_PLUS[uxn_pc_h_l53_c9_69a0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/pc_add[uxn_opcodes_h_l81_c9_628c]/BIN_OP_PLUS[uxn_pc_h_l53_c9_69a0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/pc_add[uxn_opcodes_h_l50_c9_30b0]/BIN_OP_PLUS[uxn_pc_h_l53_c9_69a0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/pc_add[uxn_opcodes_h_l70_c9_6ddc]/BIN_OP_PLUS[uxn_pc_h_l53_c9_69a0]
uxn_eval/pc_add[uxn_c_l37_c3_d56d]/BIN_OP_PLUS[uxn_pc_h_l53_c9_69a0]

BIN_OP_PLUS_uint16_t_uint1_t MaxInputWidth= 16 num_instances= 9 :
BIN_OP_PLUS_uint16_t_uint1_t main: uxn_eval MaxInputWidth= 16 num_instances= 9 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/BIN_OP_PLUS[uxn_opcodes_h_l102_c36_df7f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/peek2_ram[uxn_opcodes_h_l26_c28_4141]/BIN_OP_PLUS[uxn_ram_main_h_l73_c43_5665]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmi[uxn_opcodes_h_l1002_c39_2d52]/peek2_ram[uxn_opcodes_h_l32_c9_685a]/BIN_OP_PLUS[uxn_ram_main_h_l73_c43_5665]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/peek2_ram[uxn_opcodes_h_l41_c16_6060]/BIN_OP_PLUS[uxn_ram_main_h_l73_c43_5665]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/peek2_ram[uxn_opcodes_h_l655_c29_3563]/BIN_OP_PLUS[uxn_ram_main_h_l73_c43_5665]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/peek2_ram[uxn_opcodes_h_l595_c30_4a27]/BIN_OP_PLUS[uxn_ram_main_h_l73_c43_5665]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/peek2_ram[uxn_opcodes_h_l533_c30_437e]/BIN_OP_PLUS[uxn_ram_main_h_l73_c43_5665]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/peek2_ram[uxn_opcodes_h_l58_c10_9c98]/BIN_OP_PLUS[uxn_ram_main_h_l73_c43_5665]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/peek2_ram[uxn_opcodes_h_l78_c10_0c6a]/BIN_OP_PLUS[uxn_ram_main_h_l73_c43_5665]

BIN_OP_PLUS_uint16_t_uint2_t MaxInputWidth= 16 num_instances= 4 :
BIN_OP_PLUS_uint16_t_uint2_t main: uxn_eval MaxInputWidth= 16 num_instances= 4 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/BIN_OP_PLUS[uxn_opcodes_h_l26_c38_b88f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmi[uxn_opcodes_h_l1002_c39_2d52]/BIN_OP_PLUS[uxn_opcodes_h_l32_c9_8fe2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/BIN_OP_PLUS[uxn_opcodes_h_l39_c29_a4a5]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/BIN_OP_PLUS[uxn_opcodes_h_l41_c16_6758]

BIN_OP_PLUS_uint32_t_uint1_t MaxInputWidth= 32 num_instances= 3 :
BIN_OP_PLUS_uint32_t_uint1_t main: uxn_eval MaxInputWidth= 32 num_instances= 3 :
uxn_eval/BIN_OP_PLUS[uxn_c_l56_c3_54c6]
uxn_eval/BIN_OP_PLUS[uxn_c_l61_c3_8559]
uxn_eval/BIN_OP_PLUS[uxn_c_l64_c3_ce00]

BIN_OP_PLUS_uint8_t_uint1_t MaxInputWidth= 8 num_instances= 258 :
BIN_OP_PLUS_uint8_t_uint1_t main: uxn_eval MaxInputWidth= 8 num_instances= 258 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/BIN_OP_PLUS[uxn_opcodes_h_l712_c23_d808]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/BIN_OP_PLUS[uxn_opcodes_h_l742_c7_d774]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/BIN_OP_PLUS[uxn_opcodes_h_l91_c35_8b23]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/BIN_OP_PLUS[uxn_stack_h_l283_c31_d9be]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/BIN_OP_PLUS[uxn_stack_h_l283_c31_d9be]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/BIN_OP_PLUS[uxn_stack_h_l283_c31_d9be]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/BIN_OP_PLUS[uxn_stack_h_l283_c31_d9be]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/BIN_OP_PLUS[uxn_stack_h_l283_c31_d9be]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/BIN_OP_PLUS[uxn_stack_h_l283_c31_d9be]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/BIN_OP_PLUS[uxn_stack_h_l347_c30_a80c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/BIN_OP_PLUS[uxn_stack_h_l178_c46_bb79]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/BIN_OP_PLUS[uxn_stack_h_l174_c46_d86e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/BIN_OP_PLUS[uxn_ram_device_h_l65_c45_9067]

BIN_OP_PLUS_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 11 :
BIN_OP_PLUS_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 11 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/BIN_OP_PLUS[uxn_opcodes_h_l756_c29_1ab9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_move[uxn_opcodes_h_l24_c2_09a5]/BIN_OP_PLUS[uxn_stack_h_l228_c19_f964]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/BIN_OP_PLUS[uxn_stack_h_l228_c19_f964]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/BIN_OP_PLUS[uxn_stack_h_l228_c19_f964]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/BIN_OP_PLUS[uxn_stack_h_l228_c19_f964]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/BIN_OP_PLUS[uxn_stack_h_l228_c19_f964]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/BIN_OP_PLUS[uxn_stack_h_l228_c19_f964]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/BIN_OP_PLUS[uxn_stack_h_l228_c19_f964]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/BIN_OP_PLUS[uxn_stack_h_l228_c19_f964]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/BIN_OP_PLUS[uxn_stack_h_l228_c19_f964]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/BIN_OP_PLUS[uxn_stack_h_l228_c19_f964]

BIN_OP_SL_uint16_t_uint8_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_SL_uint16_t_uint8_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/BIN_OP_SL[uxn_opcodes_h_l982_c31_6fca]

BIN_OP_SL_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_SL_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/BIN_OP_SL[uxn_opcodes_h_l967_c30_2719]

BIN_OP_SR_uint16_t_uint8_t MaxInputWidth= 16 num_instances= 7 :
BIN_OP_SR_uint16_t_uint8_t main: uxn_eval MaxInputWidth= 16 num_instances= 7 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/BIN_OP_SR[uxn_device_h_l59_c14_1e60]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/BIN_OP_SR[uxn_device_h_l59_c14_1e60]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/BIN_OP_SR[uxn_device_h_l59_c14_1e60]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/BIN_OP_SR[uxn_device_h_l148_c7_2d96]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/BIN_OP_SR[uxn_device_h_l148_c7_2d96]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/BIN_OP_SR[uxn_device_h_l148_c7_2d96]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/BIN_OP_SR[uxn_opcodes_h_l982_c31_eb1a]

BIN_OP_SR_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_SR_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/BIN_OP_SR[uxn_opcodes_h_l967_c30_1f05]

BIN_OP_XOR_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 1 :
BIN_OP_XOR_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/BIN_OP_XOR[uxn_opcodes_h_l953_c30_11a0]

BIN_OP_XOR_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 1 :
BIN_OP_XOR_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/BIN_OP_XOR[uxn_opcodes_h_l938_c29_f1f3]

CONST_SL_8_uint8_t MaxInputWidth= 8 num_instances= 633 :
CONST_SL_8_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 633 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/put_stack[uxn_opcodes_h_l756_c3_0381]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/put_stack[uxn_opcodes_h_l880_c3_c745]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/put_stack[uxn_opcodes_h_l847_c3_51e5]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l218_c3_0f0c]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l219_c3_777c]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/put_stack[uxn_opcodes_h_l938_c3_70ad]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/put_stack[uxn_opcodes_h_l281_c3_a375]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/put_stack[uxn_opcodes_h_l339_c3_517d]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/put_stack[uxn_opcodes_h_l91_c9_2f9b]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/peek2_ram[uxn_opcodes_h_l26_c28_4141]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/CONST_SL_8[uxn_ram_main_h_l50_c21_8858]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_get[uxn_opcodes_h_l25_c37_d84f]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_move[uxn_opcodes_h_l24_c2_09a5]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmi[uxn_opcodes_h_l1002_c39_2d52]/peek2_ram[uxn_opcodes_h_l32_c9_685a]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/CONST_SL_8[uxn_ram_main_h_l50_c21_8858]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/peek2_ram[uxn_opcodes_h_l41_c16_6060]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/CONST_SL_8[uxn_ram_main_h_l50_c21_8858]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/peek2_ram[uxn_opcodes_h_l655_c29_3563]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/CONST_SL_8[uxn_ram_main_h_l50_c21_8858]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/put_stack[uxn_opcodes_h_l655_c3_7ec9]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/peek_ram[uxn_opcodes_h_l641_c29_4dc8]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/CONST_SL_8[uxn_ram_main_h_l50_c21_8858]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/put_stack[uxn_opcodes_h_l641_c3_a0e0]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/peek2_ram[uxn_opcodes_h_l595_c30_4a27]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/CONST_SL_8[uxn_ram_main_h_l50_c21_8858]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/peek_ram[uxn_opcodes_h_l580_c29_cc54]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/CONST_SL_8[uxn_ram_main_h_l50_c21_8858]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/put_stack[uxn_opcodes_h_l580_c3_e650]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/peek2_ram[uxn_opcodes_h_l533_c30_437e]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/CONST_SL_8[uxn_ram_main_h_l50_c21_8858]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/peek_ram[uxn_opcodes_h_l518_c29_422f]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/CONST_SL_8[uxn_ram_main_h_l50_c21_8858]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/put_stack[uxn_opcodes_h_l518_c3_9144]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/peek2_ram[uxn_opcodes_h_l58_c10_9c98]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/CONST_SL_8[uxn_ram_main_h_l50_c21_8858]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/peek2_ram[uxn_opcodes_h_l78_c10_0c6a]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/CONST_SL_8[uxn_ram_main_h_l50_c21_8858]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/peek_ram[uxn_opcodes_h_l48_c38_9d11]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/CONST_SL_8[uxn_ram_main_h_l50_c21_8858]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/peek_ram[uxn_opcodes_h_l68_c38_c565]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/CONST_SL_8[uxn_ram_main_h_l50_c21_8858]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/put_stack[uxn_opcodes_h_l368_c3_ecbb]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/put_stack[uxn_opcodes_h_l814_c3_855a]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/put_stack[uxn_opcodes_h_l310_c3_39f3]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/put_stack[uxn_opcodes_h_l130_c9_9a83]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/put_stack[uxn_opcodes_h_l909_c3_ddaf]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l248_c3_e257]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l249_c3_b3b5]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l250_c3_a22f]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/stack_pointer_get[uxn_registers_h_l32_c34_9263]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l185_c3_807b]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l186_c3_af12]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l187_c3_8a53]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/put_stack[uxn_opcodes_h_l967_c3_8640]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/put_stack[uxn_opcodes_h_l785_c3_a6af]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l153_c3_0f02]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l154_c3_f7c2]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/CONST_SL_8[uxn_stack_h_l115_c21_3fd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/CONST_SL_8[uxn_stack_h_l78_c21_1258]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/CONST_SL_8[uxn_stack_h_l150_c21_ad31]
uxn_eval/peek_dev[uxn_c_l31_c17_69c0]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/CONST_SL_8[uxn_ram_device_h_l51_c21_01e6]
uxn_eval/peek_ram[uxn_c_l36_c9_1d74]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/CONST_SL_8[uxn_ram_main_h_l50_c21_8858]

CONST_SR_4_uint8_t MaxInputWidth= 8 num_instances= 8 :
CONST_SR_4_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 8 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/CONST_SR_4[uxn_device_h_l59_c23_6421]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/CONST_SR_4[uxn_device_h_l59_c23_6421]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/CONST_SR_4[uxn_device_h_l59_c23_6421]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/CONST_SR_4[uxn_device_h_l148_c17_5ad9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/CONST_SR_4[uxn_device_h_l148_c17_5ad9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/CONST_SR_4[uxn_device_h_l148_c17_5ad9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/CONST_SR_4[uxn_opcodes_h_l982_c55_facb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/CONST_SR_4[uxn_opcodes_h_l967_c53_740c]

CONST_SR_5_uint8_t MaxInputWidth= 8 num_instances= 1 :
CONST_SR_5_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/CONST_SR_5[uxn_c_l40_c31_e066]

CONST_SR_8_uint16_t MaxInputWidth= 16 num_instances= 170 :
CONST_SR_8_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 170 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/CONST_SR_8[uxn_stack_h_l282_c73_ca93]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/CONST_SR_8[uxn_stack_h_l282_c73_ca93]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/CONST_SR_8[uxn_stack_h_l282_c73_ca93]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/CONST_SR_8[uxn_stack_h_l282_c73_ca93]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/CONST_SR_8[uxn_stack_h_l282_c73_ca93]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/poke2_ram[uxn_opcodes_h_l685_c3_4437]/CONST_SR_8[uxn_ram_main_h_l60_c21_994a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/CONST_SR_8[uxn_stack_h_l282_c73_ca93]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/poke2_ram[uxn_opcodes_h_l627_c3_4511]/CONST_SR_8[uxn_ram_main_h_l60_c21_994a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/poke2_ram[uxn_opcodes_h_l565_c3_17ed]/CONST_SR_8[uxn_ram_main_h_l60_c21_994a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/CONST_SR_8[uxn_stack_h_l346_c51_e320]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/CONST_SR_8[uxn_stack_h_l247_c34_29d9]

MUX_uint1_t_uint16_t_uint16_t MaxInputWidth= 16 num_instances= 220 :
MUX_uint1_t_uint16_t_uint16_t main: uxn_eval MaxInputWidth= 16 num_instances= 220 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/MUX[uxn_opcodes_h_l296_c30_f842]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/MUX[uxn_opcodes_h_l354_c30_e54b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/MUX[uxn_opcodes_h_l26_c11_ba0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/pc_add[uxn_opcodes_h_l27_c2_3c6d]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/pc_get[uxn_opcodes_h_l26_c38_35d4]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/pc_add_s8[uxn_opcodes_h_l424_c3_b19f]/pc_get[uxn_pc_h_l59_c21_152a]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmi[uxn_opcodes_h_l1002_c39_2d52]/pc_add[uxn_opcodes_h_l32_c2_6eef]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmi[uxn_opcodes_h_l1002_c39_2d52]/pc_get[uxn_opcodes_h_l32_c19_8d8b]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/pc_add_s8[uxn_opcodes_h_l396_c3_5c10]/pc_get[uxn_pc_h_l59_c21_152a]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/pc_add[uxn_opcodes_h_l41_c9_6502]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/pc_get[uxn_opcodes_h_l39_c29_7103]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/pc_get[uxn_opcodes_h_l41_c26_ba1c]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/tmp_MUX[uxn_stack_h_l280_c2_3055]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/pc_get[uxn_opcodes_h_l470_c30_5077]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/tmp_MUX[uxn_stack_h_l280_c2_3055]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/pc_add_s8[uxn_opcodes_h_l455_c4_ec76]/pc_get[uxn_pc_h_l59_c21_152a]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/pc_get[uxn_opcodes_h_l452_c30_242c]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/tmp_MUX[uxn_stack_h_l280_c2_3055]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/pc_get[uxn_opcodes_h_l594_c9_9477]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t16_MUX[uxn_opcodes_h_l592_c2_6608]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/pc_get[uxn_opcodes_h_l579_c9_64da]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t16_MUX[uxn_opcodes_h_l577_c2_9e60]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/pc_add[uxn_opcodes_h_l61_c9_b17b]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/pc_get[uxn_opcodes_h_l58_c20_f558]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/tmp_MUX[uxn_stack_h_l280_c2_3055]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/pc_add[uxn_opcodes_h_l81_c9_628c]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/pc_get[uxn_opcodes_h_l78_c20_cd3b]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/tmp_MUX[uxn_stack_h_l280_c2_3055]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/pc_add[uxn_opcodes_h_l50_c9_30b0]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/pc_get[uxn_opcodes_h_l48_c47_a309]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/pc_add[uxn_opcodes_h_l70_c9_6ddc]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/pc_get[uxn_opcodes_h_l68_c47_8bcc]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/MUX[uxn_opcodes_h_l383_c30_9a96]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/MUX[uxn_opcodes_h_l325_c30_7d82]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/tmp_MUX[uxn_stack_h_l280_c2_3055]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/pc_get[uxn_opcodes_h_l626_c9_a6fd]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t16_MUX[uxn_opcodes_h_l624_c2_883e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/pc_get[uxn_opcodes_h_l610_c9_61c6]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t16_MUX[uxn_opcodes_h_l608_c2_3104]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/stack_data_ret_value_MUX[uxn_stack_h_l202_c2_bbd8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/pc_add[uxn_c_l37_c3_d56d]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]
uxn_eval/pc_get[uxn_c_l29_c7_ffa7]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/MUX[uxn_pc_h_l38_c13_8954]

MUX_uint1_t_uint1_t_uint1_t MaxInputWidth= 1 num_instances= 2379 :
MUX_uint1_t_uint1_t_uint1_t main: uxn_eval MaxInputWidth= 1 num_instances= 2379 :
uxn_eval/MUX[uxn_c_l30_c15_2e54]
uxn_eval/MUX[uxn_c_l32_c22_68af]
uxn_eval/MUX[uxn_c_l39_c7_c665]
uxn_eval/TRUE_CLOCK_ENABLE_MUX[uxn_c_l35_c1_8013]
uxn_eval/error_MUX[uxn_c_l35_c2_5987]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1001_c7_330c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1002_c7_570b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1003_c7_db9b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1004_c7_0f5b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1005_c7_d021]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1006_c7_1089]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1007_c7_35d0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1008_c7_ec40]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1009_c7_6cc6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1010_c7_92e8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1011_c7_e581]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1012_c7_7e5e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1013_c7_2181]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1014_c7_039d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1015_c7_c848]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1016_c7_15d0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1017_c7_dcaf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1018_c7_a1e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1019_c7_7f82]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1020_c7_fed0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1021_c7_48ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1022_c7_0224]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1023_c7_3e0c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1024_c7_64ab]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1025_c7_12f4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1026_c7_78e8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1027_c7_5bd6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1028_c7_bee8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1029_c7_7790]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1030_c7_6654]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1031_c7_503a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1032_c7_aac0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1033_c7_fd73]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1034_c7_9bd9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1035_c7_14fa]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1036_c7_1dcb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1037_c7_bc14]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1038_c7_a3f0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1039_c7_fbd1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1040_c7_2e9a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1041_c7_6f18]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1042_c7_4e20]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1043_c7_d00f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1044_c7_d6be]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1045_c7_6655]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1046_c7_f181]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1047_c7_1eda]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1048_c7_4547]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1049_c7_ef51]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1050_c7_5874]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1051_c7_ca7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1052_c7_592e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1053_c7_e2a2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1054_c7_65f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1055_c7_ddfe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1056_c7_0f6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1057_c7_06f5]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1058_c7_20b5]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1059_c7_936c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1060_c7_176f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1061_c7_257c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1062_c7_eceb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1063_c7_38f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1064_c7_0913]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1065_c7_4972]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1066_c7_37b1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1067_c7_1642]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1068_c7_39d1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1069_c7_a791]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1001_c1_6c68]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1002_c1_b5e4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1003_c1_7702]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1004_c1_45fb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1005_c1_2ff8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1006_c1_f047]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1007_c1_6d3b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1008_c1_12ad]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1009_c1_9f48]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1010_c1_dc78]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1011_c1_9b2d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1012_c1_7198]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1013_c1_d3f5]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1014_c1_5652]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1015_c1_5325]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1016_c1_0fc1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1017_c1_7d09]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1018_c1_7046]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1019_c1_52f9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1020_c1_beca]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1021_c1_f464]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1022_c1_0198]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1023_c1_25c6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1024_c1_cc25]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1025_c1_f553]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1026_c1_26e5]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1027_c1_9b18]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1028_c1_88e7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1029_c1_ac71]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1030_c1_6e45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1031_c1_7f80]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1032_c1_4576]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1033_c1_ca7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1034_c1_e34d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1035_c1_50ec]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1036_c1_6e51]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1037_c1_a911]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1038_c1_ede8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1039_c1_5df6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1040_c1_c65c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1041_c1_1d5e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1042_c1_da38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1043_c1_3cb3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1044_c1_b069]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1045_c1_37fb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1046_c1_438c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1047_c1_8df1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1048_c1_e15c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1049_c1_2c74]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1050_c1_8670]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1051_c1_55cc]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1052_c1_603f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1053_c1_0768]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1054_c1_d30b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1055_c1_fd47]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1056_c1_c108]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1057_c1_beac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1058_c1_fbd3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1059_c1_8bcb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1060_c1_aeb0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1061_c1_5f1d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1062_c1_cc94]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1063_c1_b1ce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1064_c1_1485]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1065_c1_c770]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1066_c1_a595]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1067_c1_f319]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1068_c1_74da]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l1069_c1_3875]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l770_c1_4cfc]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/result_MUX[uxn_opcodes_h_l769_c2_d115]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l755_c1_f05b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/put_stack[uxn_opcodes_h_l756_c3_0381]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/put_stack[uxn_opcodes_h_l756_c3_0381]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/result_MUX[uxn_opcodes_h_l754_c2_ef42]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l894_c1_bc38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/result_MUX[uxn_opcodes_h_l893_c2_7edd]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l879_c1_c1d9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/put_stack[uxn_opcodes_h_l880_c3_c745]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/put_stack[uxn_opcodes_h_l880_c3_c745]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/result_MUX[uxn_opcodes_h_l878_c2_b4e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l710_c1_db85]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/put_stack[uxn_device_h_l61_c2_5295]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/put_stack[uxn_device_h_l61_c2_5295]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/uxn_dei[uxn_device_h_l60_c21_32cc]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l45_c7_31fc]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/uxn_dei[uxn_device_h_l60_c21_32cc]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l48_c1_4355]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/uxn_dei[uxn_device_h_l60_c21_32cc]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l42_c1_857b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/uxn_dei[uxn_device_h_l60_c21_32cc]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l45_c1_7017]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/put_stack[uxn_device_h_l61_c2_5295]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/put_stack[uxn_device_h_l61_c2_5295]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/uxn_dei[uxn_device_h_l60_c21_32cc]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l45_c7_31fc]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/uxn_dei[uxn_device_h_l60_c21_32cc]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l48_c1_4355]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/uxn_dei[uxn_device_h_l60_c21_32cc]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l42_c1_857b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/uxn_dei[uxn_device_h_l60_c21_32cc]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l45_c1_7017]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/result_MUX[uxn_opcodes_h_l709_c2_5206]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l697_c1_e973]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/put_stack[uxn_device_h_l61_c2_5295]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/put_stack[uxn_device_h_l61_c2_5295]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/uxn_dei[uxn_device_h_l60_c21_32cc]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l45_c7_31fc]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/uxn_dei[uxn_device_h_l60_c21_32cc]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l48_c1_4355]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/uxn_dei[uxn_device_h_l60_c21_32cc]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l42_c1_857b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/uxn_dei[uxn_device_h_l60_c21_32cc]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l45_c1_7017]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/result_MUX[uxn_opcodes_h_l696_c2_f029]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l740_c1_b14c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l148_c1_a81a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l130_c7_6c77]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l133_c7_8c1d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l136_c7_060e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l139_c7_94c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/MUX[uxn_device_h_l116_c27_14d7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/MUX[uxn_device_h_l117_c27_8d5c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l114_c1_6338]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l118_c1_e187]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l130_c1_17be]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l133_c1_ef73]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l136_c1_0648]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l139_c1_8355]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/port_range_palette_hi_MUX[uxn_device_h_l114_c2_1b43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/port_range_palette_lo_MUX[uxn_device_h_l114_c2_1b43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l148_c1_a81a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l130_c7_6c77]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l133_c7_8c1d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l136_c7_060e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l139_c7_94c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/MUX[uxn_device_h_l116_c27_14d7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/MUX[uxn_device_h_l117_c27_8d5c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l114_c1_6338]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l118_c1_e187]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l130_c1_17be]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l133_c1_ef73]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l136_c1_0648]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l139_c1_8355]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/port_range_palette_hi_MUX[uxn_device_h_l114_c2_1b43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/port_range_palette_lo_MUX[uxn_device_h_l114_c2_1b43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/result_MUX[uxn_opcodes_h_l739_c2_45b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l725_c1_fe41]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l148_c1_a81a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l130_c7_6c77]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l133_c7_8c1d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l136_c7_060e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/FALSE_CLOCK_ENABLE_MUX[uxn_device_h_l139_c7_94c8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/MUX[uxn_device_h_l116_c27_14d7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/MUX[uxn_device_h_l117_c27_8d5c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l114_c1_6338]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l118_c1_e187]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l130_c1_17be]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l133_c1_ef73]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l136_c1_0648]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/TRUE_CLOCK_ENABLE_MUX[uxn_device_h_l139_c1_8355]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/port_range_palette_hi_MUX[uxn_device_h_l114_c2_1b43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/port_range_palette_lo_MUX[uxn_device_h_l114_c2_1b43]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/result_MUX[uxn_opcodes_h_l724_c2_fd05]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l861_c7_0060]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l865_c1_acf1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l861_c1_0779]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/result_MUX[uxn_opcodes_h_l860_c2_f36c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/result_MUX[uxn_opcodes_h_l861_c7_0060]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/result_MUX[uxn_opcodes_h_l863_c3_cc5f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l842_c7_07f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l846_c1_0aef]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l842_c1_09c1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/put_stack[uxn_opcodes_h_l847_c3_51e5]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/put_stack[uxn_opcodes_h_l847_c3_51e5]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/result_MUX[uxn_opcodes_h_l841_c2_ee4d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/result_MUX[uxn_opcodes_h_l842_c7_07f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/result_MUX[uxn_opcodes_h_l844_c3_939c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l232_c1_73a4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/result_MUX[uxn_opcodes_h_l231_c2_d511]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l217_c1_2eaa]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l218_c3_0f0c]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l218_c3_0f0c]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l219_c3_777c]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l219_c3_777c]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/result_MUX[uxn_opcodes_h_l216_c2_4676]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l952_c1_4101]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/result_MUX[uxn_opcodes_h_l951_c2_f56c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l937_c1_caf7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/put_stack[uxn_opcodes_h_l938_c3_70ad]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/put_stack[uxn_opcodes_h_l938_c3_70ad]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/result_MUX[uxn_opcodes_h_l936_c2_d99f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l295_c1_df57]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/result_MUX[uxn_opcodes_h_l294_c2_38cd]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l280_c1_224c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/put_stack[uxn_opcodes_h_l281_c3_a375]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/put_stack[uxn_opcodes_h_l281_c3_a375]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/result_MUX[uxn_opcodes_h_l279_c2_cf11]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l353_c1_5fdc]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/result_MUX[uxn_opcodes_h_l352_c2_96e9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l338_c1_ef1e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/put_stack[uxn_opcodes_h_l339_c3_517d]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/put_stack[uxn_opcodes_h_l339_c3_517d]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/result_MUX[uxn_opcodes_h_l337_c2_f185]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l102_c1_99ae]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/result_MUX[uxn_opcodes_h_l101_c2_4c05]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l91_c1_76e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/put_stack[uxn_opcodes_h_l91_c9_2f9b]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/put_stack[uxn_opcodes_h_l91_c9_2f9b]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/result_MUX[uxn_opcodes_h_l90_c2_eb97]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l438_c7_cbb0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l438_c1_4a4e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/result_MUX[uxn_opcodes_h_l437_c2_79ba]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/result_MUX[uxn_opcodes_h_l438_c7_cbb0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l423_c7_6bf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/TRUE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l423_c1_6c4c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/result_MUX[uxn_opcodes_h_l422_c2_8835]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/result_MUX[uxn_opcodes_h_l423_c7_6bf8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l409_c1_5694]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/result_MUX[uxn_opcodes_h_l408_c2_a361]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l395_c1_8c8f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/result_MUX[uxn_opcodes_h_l394_c2_f401]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l41_c1_e69d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l272_c1_07fb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l280_c1_ae46]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt_return_MUX[uxn_stack_h_l272_c2_4744]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_data_set[uxn_stack_h_l282_c3_0900]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_data_set[uxn_stack_h_l282_c3_0900]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_data_set[uxn_stack_h_l283_c3_e806]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_data_set[uxn_stack_h_l283_c3_e806]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/result_MUX[uxn_opcodes_h_l40_c2_8e85]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l469_c1_074b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l472_c1_54b6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l272_c1_07fb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l280_c1_ae46]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt_return_MUX[uxn_stack_h_l272_c2_4744]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_data_set[uxn_stack_h_l282_c3_0900]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_data_set[uxn_stack_h_l282_c3_0900]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_data_set[uxn_stack_h_l283_c3_e806]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_data_set[uxn_stack_h_l283_c3_e806]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/result_MUX[uxn_opcodes_h_l468_c2_fba3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/result_MUX[uxn_opcodes_h_l471_c3_ea41]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l451_c1_0d8a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l454_c1_d5e0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l272_c1_07fb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l280_c1_ae46]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt_return_MUX[uxn_stack_h_l272_c2_4744]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_data_set[uxn_stack_h_l282_c3_0900]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_data_set[uxn_stack_h_l282_c3_0900]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_data_set[uxn_stack_h_l283_c3_e806]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_data_set[uxn_stack_h_l283_c3_e806]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/result_MUX[uxn_opcodes_h_l450_c2_2701]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/result_MUX[uxn_opcodes_h_l453_c3_f68b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l654_c1_9617]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/put_stack[uxn_opcodes_h_l655_c3_7ec9]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/put_stack[uxn_opcodes_h_l655_c3_7ec9]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/result_MUX[uxn_opcodes_h_l653_c2_33ad]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l640_c1_abd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/put_stack[uxn_opcodes_h_l641_c3_a0e0]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/put_stack[uxn_opcodes_h_l641_c3_a0e0]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/result_MUX[uxn_opcodes_h_l639_c2_1d8b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l593_c1_ac68]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/result_MUX[uxn_opcodes_h_l592_c2_6608]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l578_c1_be67]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/put_stack[uxn_opcodes_h_l580_c3_e650]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/put_stack[uxn_opcodes_h_l580_c3_e650]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/result_MUX[uxn_opcodes_h_l577_c2_9e60]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l532_c1_0438]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/result_MUX[uxn_opcodes_h_l531_c2_8d80]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l517_c1_27ba]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/put_stack[uxn_opcodes_h_l518_c3_9144]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/put_stack[uxn_opcodes_h_l518_c3_9144]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/result_MUX[uxn_opcodes_h_l516_c2_447f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l61_c1_1bb0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l272_c1_07fb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l280_c1_ae46]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt_return_MUX[uxn_stack_h_l272_c2_4744]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_data_set[uxn_stack_h_l282_c3_0900]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_data_set[uxn_stack_h_l282_c3_0900]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_data_set[uxn_stack_h_l283_c3_e806]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_data_set[uxn_stack_h_l283_c3_e806]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/result_MUX[uxn_opcodes_h_l60_c2_2693]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l81_c1_242e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l272_c1_07fb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l280_c1_ae46]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt_return_MUX[uxn_stack_h_l272_c2_4744]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_data_set[uxn_stack_h_l282_c3_0900]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_data_set[uxn_stack_h_l282_c3_0900]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_data_set[uxn_stack_h_l283_c3_e806]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_data_set[uxn_stack_h_l283_c3_e806]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/result_MUX[uxn_opcodes_h_l80_c2_e3bb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l50_c1_40b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l295_c1_67f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l303_c1_74f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt_return_MUX[uxn_stack_h_l295_c2_97a4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_data_set[uxn_stack_h_l304_c3_1828]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_data_set[uxn_stack_h_l304_c3_1828]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/result_MUX[uxn_opcodes_h_l49_c2_a9b4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l70_c1_17f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l295_c1_67f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l303_c1_74f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt_return_MUX[uxn_stack_h_l295_c2_97a4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_data_set[uxn_stack_h_l304_c3_1828]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_data_set[uxn_stack_h_l304_c3_1828]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/result_MUX[uxn_opcodes_h_l69_c2_7264]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l382_c1_5422]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/result_MUX[uxn_opcodes_h_l381_c2_1ae2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l367_c1_3f61]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/put_stack[uxn_opcodes_h_l368_c3_ecbb]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/put_stack[uxn_opcodes_h_l368_c3_ecbb]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/result_MUX[uxn_opcodes_h_l366_c2_46bc]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l828_c1_efa2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/result_MUX[uxn_opcodes_h_l827_c2_0c20]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l813_c1_5dfa]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/put_stack[uxn_opcodes_h_l814_c3_855a]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/put_stack[uxn_opcodes_h_l814_c3_855a]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/result_MUX[uxn_opcodes_h_l812_c2_69cc]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l324_c1_5731]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/result_MUX[uxn_opcodes_h_l323_c2_e0b7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l309_c1_8181]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/put_stack[uxn_opcodes_h_l310_c3_39f3]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/put_stack[uxn_opcodes_h_l310_c3_39f3]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/result_MUX[uxn_opcodes_h_l308_c2_65c7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l141_c1_eb61]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/result_MUX[uxn_opcodes_h_l140_c2_ece3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l130_c1_5599]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/put_stack[uxn_opcodes_h_l130_c9_9a83]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/put_stack[uxn_opcodes_h_l130_c9_9a83]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/result_MUX[uxn_opcodes_h_l129_c2_5773]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l923_c1_814a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/result_MUX[uxn_opcodes_h_l922_c2_d3af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l908_c1_9507]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/put_stack[uxn_opcodes_h_l909_c3_ddaf]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/put_stack[uxn_opcodes_h_l909_c3_ddaf]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/result_MUX[uxn_opcodes_h_l907_c2_ac26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l264_c1_f5f7]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/result_MUX[uxn_opcodes_h_l263_c2_994b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l247_c1_109e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l248_c3_e257]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l248_c3_e257]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l249_c3_b3b5]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l249_c3_b3b5]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l250_c3_a22f]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l250_c3_a22f]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/result_MUX[uxn_opcodes_h_l246_c2_44d8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/result_MUX[uxn_opcodes_h_l119_c2_3037]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/result_MUX[uxn_opcodes_h_l110_c2_06ad]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l202_c1_6b5d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/result_MUX[uxn_opcodes_h_l201_c2_3cd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l184_c1_698f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l185_c3_807b]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l185_c3_807b]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l186_c3_af12]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l186_c3_af12]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l187_c3_8a53]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l187_c3_8a53]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/result_MUX[uxn_opcodes_h_l183_c2_4a2d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l981_c1_cef9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/result_MUX[uxn_opcodes_h_l980_c2_7943]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l966_c1_9dd9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/put_stack[uxn_opcodes_h_l967_c3_8640]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/put_stack[uxn_opcodes_h_l967_c3_8640]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/result_MUX[uxn_opcodes_h_l965_c2_e503]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l684_c1_6a19]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/result_MUX[uxn_opcodes_h_l683_c2_94de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l669_c1_cabb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/result_MUX[uxn_opcodes_h_l668_c2_50f4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l501_c1_27b6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/MUX[uxn_opcodes_h_l502_c22_114c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l272_c1_07fb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l280_c1_ae46]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt_return_MUX[uxn_stack_h_l272_c2_4744]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_data_set[uxn_stack_h_l282_c3_0900]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_data_set[uxn_stack_h_l282_c3_0900]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_data_set[uxn_stack_h_l283_c3_e806]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_data_set[uxn_stack_h_l283_c3_e806]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/result_MUX[uxn_opcodes_h_l500_c2_9f3a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/result_MUX[uxn_opcodes_h_l503_c3_123a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l486_c1_e5d3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/MUX[uxn_opcodes_h_l487_c21_8c71]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l295_c1_67f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l303_c1_74f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt_return_MUX[uxn_stack_h_l295_c2_97a4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_data_set[uxn_stack_h_l304_c3_1828]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_data_set[uxn_stack_h_l304_c3_1828]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/result_MUX[uxn_opcodes_h_l485_c2_eed9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/result_MUX[uxn_opcodes_h_l488_c3_1a45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l625_c1_84b9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/result_MUX[uxn_opcodes_h_l624_c2_883e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l609_c1_b05e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/result_MUX[uxn_opcodes_h_l608_c2_3104]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l564_c1_4a9e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/result_MUX[uxn_opcodes_h_l563_c2_32d0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l548_c1_4a44]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/result_MUX[uxn_opcodes_h_l547_c2_aead]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l799_c1_368d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/result_MUX[uxn_opcodes_h_l798_c2_e7bd]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l784_c1_7fc0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/put_stack[uxn_opcodes_h_l785_c3_a6af]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/put_stack[uxn_opcodes_h_l785_c3_a6af]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/result_MUX[uxn_opcodes_h_l783_c2_8183]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l168_c1_129d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/stack_data_set[uxn_stack_h_l346_c2_2414]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/stack_data_set[uxn_stack_h_l346_c2_2414]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/stack_data_set[uxn_stack_h_l347_c2_e2b4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/result_MUX[uxn_opcodes_h_l167_c2_ef6b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l204_c1_9965]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l202_c1_8567]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/FALSE_CLOCK_ENABLE_MUX[uxn_opcodes_h_l152_c1_48af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l153_c3_0f02]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l153_c3_0f02]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l154_c3_f7c2]/stack_data_set[uxn_stack_h_l338_c2_b057]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l154_c3_f7c2]/stack_data_set[uxn_stack_h_l338_c2_b057]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/result_MUX[uxn_opcodes_h_l151_c2_eea5]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l314_c1_c469]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l323_c1_7e87]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l328_c1_4c38]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l245_c1_39c3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l247_c3_7b5e]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l248_c3_c368]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l249_c3_703a]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l184_c1_4d1f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/stack_data_set[uxn_stack_h_l250_c3_0bee]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l182_c1_dc45]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt_return_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt_return_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/FALSE_CLOCK_ENABLE_MUX[uxn_stack_h_l193_c1_a30a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/TRUE_CLOCK_ENABLE_MUX[uxn_stack_h_l191_c1_dd0d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1000_c2_d84a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1001_c7_330c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1002_c7_570b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1003_c7_db9b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1004_c7_0f5b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1005_c7_d021]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1006_c7_1089]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1007_c7_35d0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1008_c7_ec40]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1009_c7_6cc6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1010_c7_92e8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1011_c7_e581]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1012_c7_7e5e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1013_c7_2181]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1014_c7_039d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1015_c7_c848]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1016_c7_15d0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1017_c7_dcaf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1018_c7_a1e6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1019_c7_7f82]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1020_c7_fed0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1021_c7_48ee]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1022_c7_0224]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1023_c7_3e0c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1024_c7_64ab]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1025_c7_12f4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1026_c7_78e8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1027_c7_5bd6]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1028_c7_bee8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1029_c7_7790]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1030_c7_6654]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1031_c7_503a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1032_c7_aac0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1033_c7_fd73]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1034_c7_9bd9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1035_c7_14fa]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1036_c7_1dcb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1037_c7_bc14]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1038_c7_a3f0]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1039_c7_fbd1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1040_c7_2e9a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1041_c7_6f18]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1042_c7_4e20]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1043_c7_d00f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1044_c7_d6be]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1045_c7_6655]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1046_c7_f181]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1047_c7_1eda]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1048_c7_4547]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1049_c7_ef51]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1050_c7_5874]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1051_c7_ca7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1052_c7_592e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1053_c7_e2a2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1054_c7_65f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1055_c7_ddfe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1056_c7_0f6c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1057_c7_06f5]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1058_c7_20b5]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1059_c7_936c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1060_c7_176f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1061_c7_257c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1062_c7_eceb]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1063_c7_38f2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1064_c7_0913]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1065_c7_4972]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1066_c7_37b1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1067_c7_1642]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1068_c7_39d1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/result_MUX[uxn_opcodes_h_l1069_c7_a791]
uxn_eval/s_MUX[uxn_c_l35_c2_5987]

MUX_uint1_t_uint32_t_uint32_t MaxInputWidth= 32 num_instances= 3 :
MUX_uint1_t_uint32_t_uint32_t main: uxn_eval MaxInputWidth= 32 num_instances= 3 :
uxn_eval/clock_cycle_counter_MUX[uxn_c_l60_c2_7e1d]
uxn_eval/pixel_counter_MUX[uxn_c_l53_c2_2770]
uxn_eval/seconds_counter_MUX[uxn_c_l60_c2_7e1d]

MUX_uint1_t_uint8_t_uint8_t MaxInputWidth= 8 num_instances= 1630 :
MUX_uint1_t_uint8_t_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1630 :
uxn_eval/MUX[uxn_c_l38_c7_83ff]
uxn_eval/MUX[uxn_c_l40_c11_f075]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/put_stack[uxn_opcodes_h_l756_c3_0381]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/put_stack[uxn_opcodes_h_l756_c3_0381]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/put_stack[uxn_opcodes_h_l880_c3_c745]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/put_stack[uxn_opcodes_h_l880_c3_c745]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/MUX[uxn_device_h_l60_c10_46c1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/uxn_dei[uxn_device_h_l60_c21_32cc]/result_MUX[uxn_device_h_l42_c2_d547]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/uxn_dei[uxn_device_h_l60_c21_32cc]/result_MUX[uxn_device_h_l45_c7_31fc]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/MUX[uxn_device_h_l60_c10_46c1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/uxn_dei[uxn_device_h_l60_c21_32cc]/result_MUX[uxn_device_h_l42_c2_d547]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/uxn_dei[uxn_device_h_l60_c21_32cc]/result_MUX[uxn_device_h_l45_c7_31fc]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/MUX[uxn_device_h_l60_c10_46c1]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/uxn_dei[uxn_device_h_l60_c21_32cc]/result_MUX[uxn_device_h_l42_c2_d547]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/uxn_dei[uxn_device_h_l60_c21_32cc]/result_MUX[uxn_device_h_l45_c7_31fc]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/tmp8_MUX[uxn_opcodes_h_l860_c2_f36c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/tmp8_MUX[uxn_opcodes_h_l861_c7_0060]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/put_stack[uxn_opcodes_h_l847_c3_51e5]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/put_stack[uxn_opcodes_h_l847_c3_51e5]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/tmp8_MUX[uxn_opcodes_h_l841_c2_ee4d]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/tmp8_MUX[uxn_opcodes_h_l842_c7_07f8]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l218_c3_0f0c]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l218_c3_0f0c]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l219_c3_777c]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l219_c3_777c]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/put_stack[uxn_opcodes_h_l938_c3_70ad]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/put_stack[uxn_opcodes_h_l938_c3_70ad]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/MUX[uxn_opcodes_h_l281_c29_700c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/put_stack[uxn_opcodes_h_l281_c3_a375]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/put_stack[uxn_opcodes_h_l281_c3_a375]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/MUX[uxn_opcodes_h_l339_c29_6971]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/put_stack[uxn_opcodes_h_l339_c3_517d]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/put_stack[uxn_opcodes_h_l339_c3_517d]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/put_stack[uxn_opcodes_h_l91_c9_2f9b]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/put_stack[uxn_opcodes_h_l91_c9_2f9b]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/peek2_ram[uxn_opcodes_h_l26_c28_4141]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/MUX[uxn_ram_main_h_l47_c13_c931]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/peek2_ram[uxn_opcodes_h_l26_c28_4141]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/MUX[uxn_ram_main_h_l48_c13_8b7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_get[uxn_opcodes_h_l25_c37_d84f]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_get[uxn_opcodes_h_l25_c37_d84f]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_move[uxn_opcodes_h_l24_c2_09a5]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_move[uxn_opcodes_h_l24_c2_09a5]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_move[uxn_opcodes_h_l24_c2_09a5]/stack_ptr_new_MUX[uxn_stack_h_l225_c2_3c84]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmi[uxn_opcodes_h_l1002_c39_2d52]/peek2_ram[uxn_opcodes_h_l32_c9_685a]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/MUX[uxn_ram_main_h_l47_c13_c931]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmi[uxn_opcodes_h_l1002_c39_2d52]/peek2_ram[uxn_opcodes_h_l32_c9_685a]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/MUX[uxn_ram_main_h_l48_c13_8b7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/peek2_ram[uxn_opcodes_h_l41_c16_6060]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/MUX[uxn_ram_main_h_l47_c13_c931]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/peek2_ram[uxn_opcodes_h_l41_c16_6060]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/MUX[uxn_ram_main_h_l48_c13_8b7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/result_MUX[uxn_stack_h_l272_c2_4744]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_ptr_new_MUX[uxn_stack_h_l225_c2_3c84]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/result_MUX[uxn_stack_h_l272_c2_4744]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_ptr_new_MUX[uxn_stack_h_l225_c2_3c84]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/tmp8_MUX[uxn_opcodes_h_l468_c2_fba3]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/result_MUX[uxn_stack_h_l272_c2_4744]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_ptr_new_MUX[uxn_stack_h_l225_c2_3c84]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/tmp8_MUX[uxn_opcodes_h_l450_c2_2701]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/peek2_ram[uxn_opcodes_h_l655_c29_3563]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/MUX[uxn_ram_main_h_l47_c13_c931]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/peek2_ram[uxn_opcodes_h_l655_c29_3563]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/MUX[uxn_ram_main_h_l48_c13_8b7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/put_stack[uxn_opcodes_h_l655_c3_7ec9]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/put_stack[uxn_opcodes_h_l655_c3_7ec9]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/peek_ram[uxn_opcodes_h_l641_c29_4dc8]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/MUX[uxn_ram_main_h_l47_c13_c931]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/peek_ram[uxn_opcodes_h_l641_c29_4dc8]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/MUX[uxn_ram_main_h_l48_c13_8b7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/put_stack[uxn_opcodes_h_l641_c3_a0e0]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/put_stack[uxn_opcodes_h_l641_c3_a0e0]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/peek2_ram[uxn_opcodes_h_l595_c30_4a27]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/MUX[uxn_ram_main_h_l47_c13_c931]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/peek2_ram[uxn_opcodes_h_l595_c30_4a27]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/MUX[uxn_ram_main_h_l48_c13_8b7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/peek_ram[uxn_opcodes_h_l580_c29_cc54]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/MUX[uxn_ram_main_h_l47_c13_c931]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/peek_ram[uxn_opcodes_h_l580_c29_cc54]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/MUX[uxn_ram_main_h_l48_c13_8b7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/put_stack[uxn_opcodes_h_l580_c3_e650]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/put_stack[uxn_opcodes_h_l580_c3_e650]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/peek2_ram[uxn_opcodes_h_l533_c30_437e]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/MUX[uxn_ram_main_h_l47_c13_c931]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/peek2_ram[uxn_opcodes_h_l533_c30_437e]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/MUX[uxn_ram_main_h_l48_c13_8b7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/peek_ram[uxn_opcodes_h_l518_c29_422f]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/MUX[uxn_ram_main_h_l47_c13_c931]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/peek_ram[uxn_opcodes_h_l518_c29_422f]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/MUX[uxn_ram_main_h_l48_c13_8b7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/put_stack[uxn_opcodes_h_l518_c3_9144]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/put_stack[uxn_opcodes_h_l518_c3_9144]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/peek2_ram[uxn_opcodes_h_l58_c10_9c98]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/MUX[uxn_ram_main_h_l47_c13_c931]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/peek2_ram[uxn_opcodes_h_l58_c10_9c98]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/MUX[uxn_ram_main_h_l48_c13_8b7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/result_MUX[uxn_stack_h_l272_c2_4744]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_ptr_new_MUX[uxn_stack_h_l225_c2_3c84]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/peek2_ram[uxn_opcodes_h_l78_c10_0c6a]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/MUX[uxn_ram_main_h_l47_c13_c931]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/peek2_ram[uxn_opcodes_h_l78_c10_0c6a]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/MUX[uxn_ram_main_h_l48_c13_8b7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/result_MUX[uxn_stack_h_l272_c2_4744]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_ptr_new_MUX[uxn_stack_h_l225_c2_3c84]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/peek_ram[uxn_opcodes_h_l48_c38_9d11]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/MUX[uxn_ram_main_h_l47_c13_c931]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/peek_ram[uxn_opcodes_h_l48_c38_9d11]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/MUX[uxn_ram_main_h_l48_c13_8b7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/result_MUX[uxn_stack_h_l295_c2_97a4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_ptr_new_MUX[uxn_stack_h_l225_c2_3c84]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/peek_ram[uxn_opcodes_h_l68_c38_c565]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/MUX[uxn_ram_main_h_l47_c13_c931]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/peek_ram[uxn_opcodes_h_l68_c38_c565]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/MUX[uxn_ram_main_h_l48_c13_8b7b]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/result_MUX[uxn_stack_h_l295_c2_97a4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_ptr_new_MUX[uxn_stack_h_l225_c2_3c84]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/MUX[uxn_opcodes_h_l368_c29_9599]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/put_stack[uxn_opcodes_h_l368_c3_ecbb]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/put_stack[uxn_opcodes_h_l368_c3_ecbb]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/put_stack[uxn_opcodes_h_l814_c3_855a]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/put_stack[uxn_opcodes_h_l814_c3_855a]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/MUX[uxn_opcodes_h_l310_c29_90e5]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/put_stack[uxn_opcodes_h_l310_c3_39f3]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/put_stack[uxn_opcodes_h_l310_c3_39f3]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/put_stack[uxn_opcodes_h_l130_c9_9a83]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/put_stack[uxn_opcodes_h_l130_c9_9a83]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/put_stack[uxn_opcodes_h_l909_c3_ddaf]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/put_stack[uxn_opcodes_h_l909_c3_ddaf]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l248_c3_e257]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l248_c3_e257]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l249_c3_b3b5]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l249_c3_b3b5]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l250_c3_a22f]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l250_c3_a22f]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/stack_pointer_get[uxn_registers_h_l32_c34_9263]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/stack_pointer_get[uxn_registers_h_l32_c34_9263]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l185_c3_807b]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l185_c3_807b]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l186_c3_af12]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l186_c3_af12]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l187_c3_8a53]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l187_c3_8a53]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/put_stack[uxn_opcodes_h_l967_c3_8640]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/put_stack[uxn_opcodes_h_l967_c3_8640]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/result_MUX[uxn_stack_h_l272_c2_4744]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_ptr_new_MUX[uxn_stack_h_l225_c2_3c84]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/tmp8_MUX[uxn_opcodes_h_l500_c2_9f3a]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/result_MUX[uxn_stack_h_l295_c2_97a4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_ptr_new_MUX[uxn_stack_h_l225_c2_3c84]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/tmp8_MUX[uxn_opcodes_h_l485_c2_eed9]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/put_stack[uxn_opcodes_h_l785_c3_a6af]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/put_stack[uxn_opcodes_h_l785_c3_a6af]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l153_c3_0f02]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l153_c3_0f02]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l154_c3_f7c2]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l154_c3_f7c2]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/result_MUX[uxn_stack_h_l245_c2_200c]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/result_MUX[uxn_stack_h_l314_c2_6fce]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/result_MUX[uxn_stack_h_l323_c2_bcd2]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l112_c13_59af]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/MUX[uxn_stack_h_l113_c13_829e]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l75_c13_d45f]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/MUX[uxn_stack_h_l76_c13_9a26]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/stack_data_ret_value_MUX[uxn_stack_h_l191_c2_45de]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l147_c13_bd62]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/MUX[uxn_stack_h_l148_c13_1aac]
uxn_eval/ins_MUX[uxn_c_l35_c2_5987]
uxn_eval/k_MUX[uxn_c_l35_c2_5987]
uxn_eval/opc_MUX[uxn_c_l35_c2_5987]
uxn_eval/peek_dev[uxn_c_l31_c17_69c0]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l48_c13_a382]
uxn_eval/peek_dev[uxn_c_l31_c17_69c0]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/MUX[uxn_ram_device_h_l49_c13_663f]
uxn_eval/peek_ram[uxn_c_l36_c9_1d74]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/MUX[uxn_ram_main_h_l47_c13_c931]
uxn_eval/peek_ram[uxn_c_l36_c9_1d74]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/MUX[uxn_ram_main_h_l48_c13_8b7b]

UNARY_OP_NOT_uint8_t MaxInputWidth= 8 num_instances= 1 :
UNARY_OP_NOT_uint8_t main: uxn_eval MaxInputWidth= 8 num_instances= 1 :
uxn_eval/UNARY_OP_NOT[uxn_c_l40_c11_a981]

__vhdl__ MaxInputWidth= 0 num_instances= 795 :
__vhdl__ main: uxn_eval MaxInputWidth= 0 num_instances= 795 :
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/n2_register[uxn_opcodes_h_l767_c8_8f9f]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/put2_stack[uxn_opcodes_h_l771_c3_0a9e]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/set[uxn_opcodes_h_l768_c9_6309]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add2[uxn_opcodes_h_l1055_c39_7e65]/t2_register[uxn_opcodes_h_l766_c8_8207]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/n_register[uxn_opcodes_h_l752_c7_2678]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/put_stack[uxn_opcodes_h_l756_c3_0381]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/set[uxn_opcodes_h_l753_c9_9b3b]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_add[uxn_opcodes_h_l1054_c39_5242]/t_register[uxn_opcodes_h_l751_c7_769f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/n2_register[uxn_opcodes_h_l891_c8_55d1]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/put2_stack[uxn_opcodes_h_l895_c3_b168]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/set[uxn_opcodes_h_l892_c9_fa4d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and2[uxn_opcodes_h_l1063_c39_0978]/t2_register[uxn_opcodes_h_l890_c8_face]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/n_register[uxn_opcodes_h_l876_c7_fff2]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/put_stack[uxn_opcodes_h_l880_c3_c745]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/set[uxn_opcodes_h_l877_c9_afac]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_and[uxn_opcodes_h_l1062_c39_7825]/t_register[uxn_opcodes_h_l875_c7_e0e4]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l711_c3_7c4b]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/dei[uxn_opcodes_h_l712_c3_922a]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/set[uxn_opcodes_h_l708_c9_98fc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei2[uxn_opcodes_h_l1051_c39_89d8]/t_register[uxn_opcodes_h_l707_c7_fd5c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/peek_dev[uxn_device_h_l60_c37_7c45]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/put_stack[uxn_device_h_l61_c2_5295]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/dei[uxn_opcodes_h_l698_c3_6070]/uxn_dei[uxn_device_h_l60_c21_32cc]/peek_dev[uxn_device_h_l49_c12_7508]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/set[uxn_opcodes_h_l695_c9_c8c7]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dei[uxn_opcodes_h_l1050_c39_4132]/t_register[uxn_opcodes_h_l694_c7_2b24]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l741_c3_b8ad]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/deo[uxn_opcodes_h_l742_c3_d0b9]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/l_register[uxn_opcodes_h_l737_c7_05f3]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/n_register[uxn_opcodes_h_l736_c7_fae8]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/set[uxn_opcodes_h_l738_c9_3de5]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo2[uxn_opcodes_h_l1053_c39_d9c5]/t_register[uxn_opcodes_h_l735_c7_8b81]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l115_c14_bad2]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l127_c19_40d7]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l131_c15_3e2d]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l134_c14_49ef]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l137_c15_ea7f]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/deo[uxn_opcodes_h_l726_c3_df39]/uxn_deo[uxn_device_h_l149_c3_d4da]/peek_dev[uxn_device_h_l140_c15_46c5]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/n_register[uxn_opcodes_h_l722_c7_4609]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/set[uxn_opcodes_h_l723_c9_774c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_deo[uxn_opcodes_h_l1052_c39_817e]/t_register[uxn_opcodes_h_l721_c7_2a0d]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/halt[uxn_opcodes_h_l862_c10_5418]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/n2_register[uxn_opcodes_h_l858_c8_b45f]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/put2_stack[uxn_opcodes_h_l866_c3_19a1]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/set[uxn_opcodes_h_l859_c9_5733]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div2[uxn_opcodes_h_l1061_c39_610f]/t2_register[uxn_opcodes_h_l857_c8_f099]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/halt[uxn_opcodes_h_l843_c10_09dd]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/n_register[uxn_opcodes_h_l839_c7_3d8b]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/put_stack[uxn_opcodes_h_l847_c3_51e5]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/set[uxn_opcodes_h_l840_c9_bdfd]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_div[uxn_opcodes_h_l1060_c39_71b7]/t_register[uxn_opcodes_h_l838_c7_f5b1]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l233_c3_fa62]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/put2_stack[uxn_opcodes_h_l234_c3_fc27]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/set[uxn_opcodes_h_l230_c9_0463]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup2[uxn_opcodes_h_l1019_c39_1bd0]/t2_register[uxn_opcodes_h_l229_c8_97b8]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l218_c3_0f0c]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/put_stack[uxn_opcodes_h_l219_c3_777c]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/set[uxn_opcodes_h_l215_c9_43ee]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_dup[uxn_opcodes_h_l1018_c39_970e]/t_register[uxn_opcodes_h_l214_c7_69e7]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/n2_register[uxn_opcodes_h_l949_c8_a156]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/put2_stack[uxn_opcodes_h_l953_c3_81e1]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/set[uxn_opcodes_h_l950_c9_e13a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor2[uxn_opcodes_h_l1067_c39_449e]/t2_register[uxn_opcodes_h_l948_c8_e45e]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/n_register[uxn_opcodes_h_l934_c7_015d]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/put_stack[uxn_opcodes_h_l938_c3_70ad]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/set[uxn_opcodes_h_l935_c9_0e39]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_eor[uxn_opcodes_h_l1066_c39_0087]/t_register[uxn_opcodes_h_l933_c7_09eb]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/n2_register[uxn_opcodes_h_l292_c8_6bba]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/put2_stack[uxn_opcodes_h_l296_c3_1363]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/set[uxn_opcodes_h_l293_c9_cae0]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ2[uxn_opcodes_h_l1023_c39_31ce]/t2_register[uxn_opcodes_h_l291_c8_a087]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/n_register[uxn_opcodes_h_l277_c7_17a4]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/put_stack[uxn_opcodes_h_l281_c3_a375]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/set[uxn_opcodes_h_l278_c9_0c19]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_equ[uxn_opcodes_h_l1022_c39_435f]/t_register[uxn_opcodes_h_l276_c7_215c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/n2_register[uxn_opcodes_h_l350_c8_c04b]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/put2_stack[uxn_opcodes_h_l354_c3_001c]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/set[uxn_opcodes_h_l351_c9_658c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth2[uxn_opcodes_h_l1027_c39_1cc0]/t2_register[uxn_opcodes_h_l349_c8_889a]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/n_register[uxn_opcodes_h_l335_c7_e761]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/put_stack[uxn_opcodes_h_l339_c3_517d]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/set[uxn_opcodes_h_l336_c9_4aa3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_gth[uxn_opcodes_h_l1026_c39_09d0]/t_register[uxn_opcodes_h_l334_c7_7f8f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/put2_stack[uxn_opcodes_h_l102_c9_35ee]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/set[uxn_opcodes_h_l100_c9_37b8]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc2[uxn_opcodes_h_l1009_c39_2fc4]/t2_register[uxn_opcodes_h_l99_c8_280c]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/put_stack[uxn_opcodes_h_l91_c9_2f9b]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/set[uxn_opcodes_h_l89_c9_f825]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_inc[uxn_opcodes_h_l1008_c39_96da]/t_register[uxn_opcodes_h_l88_c7_63c6]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/pc_add[uxn_opcodes_h_l27_c2_3c6d]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/pc_get[uxn_opcodes_h_l26_c38_35d4]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/peek2_ram[uxn_opcodes_h_l26_c28_4141]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/main_ram[uxn_ram_main_h_l36_c31_4e58]/__vhdl__[uxn_ram_main_h_l9_c353_1888]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_data_get[uxn_opcodes_h_l25_c9_c37d]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_get[uxn_opcodes_h_l25_c37_d84f]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jci[uxn_opcodes_h_l1001_c39_748b]/stack_pointer_move[uxn_opcodes_h_l24_c2_09a5]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/l_register[uxn_opcodes_h_l435_c7_20c1]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/set[uxn_opcodes_h_l436_c9_d5c2]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn2[uxn_opcodes_h_l1033_c39_fb1d]/t2_register[uxn_opcodes_h_l434_c8_389c]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/n_register[uxn_opcodes_h_l420_c7_e21c]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/pc_add_s8[uxn_opcodes_h_l424_c3_b19f]/pc_get[uxn_pc_h_l59_c21_152a]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/set[uxn_opcodes_h_l421_c9_9fb9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jcn[uxn_opcodes_h_l1032_c39_d4ae]/t_register[uxn_opcodes_h_l419_c7_eb69]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmi[uxn_opcodes_h_l1002_c39_2d52]/pc_add[uxn_opcodes_h_l32_c2_6eef]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmi[uxn_opcodes_h_l1002_c39_2d52]/pc_get[uxn_opcodes_h_l32_c19_8d8b]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmi[uxn_opcodes_h_l1002_c39_2d52]/peek2_ram[uxn_opcodes_h_l32_c9_685a]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/main_ram[uxn_ram_main_h_l36_c31_4e58]/__vhdl__[uxn_ram_main_h_l9_c353_1888]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/set[uxn_opcodes_h_l407_c9_b9c9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp2[uxn_opcodes_h_l1031_c39_9cbb]/t2_register[uxn_opcodes_h_l406_c8_c340]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/pc_add_s8[uxn_opcodes_h_l396_c3_5c10]/pc_get[uxn_pc_h_l59_c21_152a]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/set[uxn_opcodes_h_l393_c9_3618]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jmp[uxn_opcodes_h_l1030_c39_7910]/t_register[uxn_opcodes_h_l392_c7_c46e]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/pc_add[uxn_opcodes_h_l41_c9_6502]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/pc_get[uxn_opcodes_h_l39_c29_7103]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/pc_get[uxn_opcodes_h_l41_c26_ba1c]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/peek2_ram[uxn_opcodes_h_l41_c16_6060]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/main_ram[uxn_ram_main_h_l36_c31_4e58]/__vhdl__[uxn_ram_main_h_l9_c353_1888]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsi[uxn_opcodes_h_l1003_c39_ba6a]/push2_stack[uxn_opcodes_h_l39_c9_e345]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/pc_get[uxn_opcodes_h_l470_c30_5077]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/push2_stack[uxn_opcodes_h_l470_c10_4246]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/set[uxn_opcodes_h_l467_c9_b6a4]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr2[uxn_opcodes_h_l1035_c39_2238]/t2_register[uxn_opcodes_h_l466_c8_e2cf]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/pc_add_s8[uxn_opcodes_h_l455_c4_ec76]/pc_get[uxn_pc_h_l59_c21_152a]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/pc_get[uxn_opcodes_h_l452_c30_242c]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/push2_stack[uxn_opcodes_h_l452_c10_67c6]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/set[uxn_opcodes_h_l449_c9_5b3a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_jsr[uxn_opcodes_h_l1034_c39_e8d9]/t_register[uxn_opcodes_h_l448_c7_424a]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/peek2_ram[uxn_opcodes_h_l655_c29_3563]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/main_ram[uxn_ram_main_h_l36_c31_4e58]/__vhdl__[uxn_ram_main_h_l9_c353_1888]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/put_stack[uxn_opcodes_h_l655_c3_7ec9]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/set[uxn_opcodes_h_l652_c9_8e7c]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda2[uxn_opcodes_h_l1047_c39_c237]/t2_register[uxn_opcodes_h_l651_c8_f2c3]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/peek_ram[uxn_opcodes_h_l641_c29_4dc8]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/main_ram[uxn_ram_main_h_l36_c31_4e58]/__vhdl__[uxn_ram_main_h_l9_c353_1888]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/put_stack[uxn_opcodes_h_l641_c3_a0e0]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/set[uxn_opcodes_h_l638_c9_1cb9]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lda[uxn_opcodes_h_l1046_c39_f8fa]/t2_register[uxn_opcodes_h_l637_c8_cd8d]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/pc_get[uxn_opcodes_h_l594_c9_9477]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/peek2_ram[uxn_opcodes_h_l595_c30_4a27]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/main_ram[uxn_ram_main_h_l36_c31_4e58]/__vhdl__[uxn_ram_main_h_l9_c353_1888]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/put2_stack[uxn_opcodes_h_l595_c3_bed7]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/set[uxn_opcodes_h_l591_c9_4c79]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr2[uxn_opcodes_h_l1043_c39_3860]/t_register[uxn_opcodes_h_l590_c7_a310]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/pc_get[uxn_opcodes_h_l579_c9_64da]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/peek_ram[uxn_opcodes_h_l580_c29_cc54]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/main_ram[uxn_ram_main_h_l36_c31_4e58]/__vhdl__[uxn_ram_main_h_l9_c353_1888]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/put_stack[uxn_opcodes_h_l580_c3_e650]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/set[uxn_opcodes_h_l576_c9_a48b]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldr[uxn_opcodes_h_l1042_c39_f212]/t_register[uxn_opcodes_h_l575_c7_dcde]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/peek2_ram[uxn_opcodes_h_l533_c30_437e]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/main_ram[uxn_ram_main_h_l36_c31_4e58]/__vhdl__[uxn_ram_main_h_l9_c353_1888]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/put2_stack[uxn_opcodes_h_l533_c3_34ae]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/set[uxn_opcodes_h_l530_c9_8ef1]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz2[uxn_opcodes_h_l1039_c39_bd81]/t_register[uxn_opcodes_h_l528_c7_d1a5]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/peek_ram[uxn_opcodes_h_l518_c29_422f]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/main_ram[uxn_ram_main_h_l36_c31_4e58]/__vhdl__[uxn_ram_main_h_l9_c353_1888]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/put_stack[uxn_opcodes_h_l518_c3_9144]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/set[uxn_opcodes_h_l515_c9_27cc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ldz[uxn_opcodes_h_l1038_c39_063f]/t_register[uxn_opcodes_h_l513_c7_0e76]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/pc_add[uxn_opcodes_h_l61_c9_b17b]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/pc_get[uxn_opcodes_h_l58_c20_f558]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/peek2_ram[uxn_opcodes_h_l58_c10_9c98]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/main_ram[uxn_ram_main_h_l36_c31_4e58]/__vhdl__[uxn_ram_main_h_l9_c353_1888]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2[uxn_opcodes_h_l1005_c39_de7d]/push2_stack[uxn_opcodes_h_l59_c9_b96f]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/pc_add[uxn_opcodes_h_l81_c9_628c]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/pc_get[uxn_opcodes_h_l78_c20_cd3b]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/peek2_ram[uxn_opcodes_h_l78_c10_0c6a]/main_ram_update[uxn_ram_main_h_l73_c9_f3dc]/main_ram[uxn_ram_main_h_l36_c31_4e58]/__vhdl__[uxn_ram_main_h_l9_c353_1888]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit2r[uxn_opcodes_h_l1007_c39_5de1]/push2_stack[uxn_opcodes_h_l79_c9_bd12]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/pc_add[uxn_opcodes_h_l50_c9_30b0]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/pc_get[uxn_opcodes_h_l48_c47_a309]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/peek_ram[uxn_opcodes_h_l48_c38_9d11]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/main_ram[uxn_ram_main_h_l36_c31_4e58]/__vhdl__[uxn_ram_main_h_l9_c353_1888]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lit[uxn_opcodes_h_l1004_c39_3236]/push_stack[uxn_opcodes_h_l48_c9_321d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/pc_add[uxn_opcodes_h_l70_c9_6ddc]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/pc_get[uxn_opcodes_h_l68_c47_8bcc]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/peek_ram[uxn_opcodes_h_l68_c38_c565]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/main_ram[uxn_ram_main_h_l36_c31_4e58]/__vhdl__[uxn_ram_main_h_l9_c353_1888]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_litr[uxn_opcodes_h_l1006_c39_7215]/push_stack[uxn_opcodes_h_l68_c9_c72c]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/n2_register[uxn_opcodes_h_l379_c8_c3f1]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/put2_stack[uxn_opcodes_h_l383_c3_745d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/set[uxn_opcodes_h_l380_c9_a925]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth2[uxn_opcodes_h_l1029_c39_cfff]/t2_register[uxn_opcodes_h_l378_c8_3478]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/n_register[uxn_opcodes_h_l364_c7_a793]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/put_stack[uxn_opcodes_h_l368_c3_ecbb]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/set[uxn_opcodes_h_l365_c9_69bf]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_lth[uxn_opcodes_h_l1028_c39_de13]/t_register[uxn_opcodes_h_l363_c7_a462]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/n2_register[uxn_opcodes_h_l825_c8_256b]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/put2_stack[uxn_opcodes_h_l829_c3_a730]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/set[uxn_opcodes_h_l826_c9_98b5]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul2[uxn_opcodes_h_l1059_c39_ff2a]/t2_register[uxn_opcodes_h_l824_c8_c4c3]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/n_register[uxn_opcodes_h_l810_c7_d437]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/put_stack[uxn_opcodes_h_l814_c3_855a]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/set[uxn_opcodes_h_l811_c9_8b59]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_mul[uxn_opcodes_h_l1058_c39_b973]/t_register[uxn_opcodes_h_l809_c7_a9d1]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/n2_register[uxn_opcodes_h_l321_c8_7b7e]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/put2_stack[uxn_opcodes_h_l325_c3_3dc7]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/set[uxn_opcodes_h_l322_c9_3628]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq2[uxn_opcodes_h_l1025_c39_e321]/t2_register[uxn_opcodes_h_l320_c8_5a69]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/n_register[uxn_opcodes_h_l306_c7_d067]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/put_stack[uxn_opcodes_h_l310_c3_39f3]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/set[uxn_opcodes_h_l307_c9_ead7]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_neq[uxn_opcodes_h_l1024_c39_1e84]/t_register[uxn_opcodes_h_l305_c7_4e0b]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/put2_stack[uxn_opcodes_h_l141_c9_c276]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/set[uxn_opcodes_h_l139_c9_2245]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip2[uxn_opcodes_h_l1013_c39_9591]/t2_register[uxn_opcodes_h_l138_c8_6a71]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/put_stack[uxn_opcodes_h_l130_c9_9a83]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/set[uxn_opcodes_h_l128_c9_d068]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_nip[uxn_opcodes_h_l1012_c39_f5f2]/t_register[uxn_opcodes_h_l127_c7_37d5]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/n2_register[uxn_opcodes_h_l920_c8_eb06]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/put2_stack[uxn_opcodes_h_l924_c3_db23]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/set[uxn_opcodes_h_l921_c9_dfa3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora2[uxn_opcodes_h_l1065_c39_bc0b]/t2_register[uxn_opcodes_h_l919_c8_b0ce]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/n_register[uxn_opcodes_h_l905_c7_156e]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/put_stack[uxn_opcodes_h_l909_c3_ddaf]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/set[uxn_opcodes_h_l906_c9_391d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ora[uxn_opcodes_h_l1064_c39_3e6d]/t_register[uxn_opcodes_h_l904_c7_4255]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/n2_register[uxn_opcodes_h_l261_c8_2465]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l265_c3_3c4d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l266_c3_3064]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/put2_stack[uxn_opcodes_h_l267_c3_4ddd]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/set[uxn_opcodes_h_l262_c9_e4c3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr2[uxn_opcodes_h_l1021_c39_fe5e]/t2_register[uxn_opcodes_h_l260_c8_3cfc]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/n_register[uxn_opcodes_h_l244_c7_65c9]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l248_c3_e257]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l249_c3_b3b5]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/put_stack[uxn_opcodes_h_l250_c3_a22f]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/set[uxn_opcodes_h_l245_c9_3f5e]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_ovr[uxn_opcodes_h_l1020_c39_57a1]/t_register[uxn_opcodes_h_l243_c7_0011]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop2[uxn_opcodes_h_l1011_c39_8632]/set[uxn_opcodes_h_l118_c9_0cb6]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_pop[uxn_opcodes_h_l1010_c39_bbce]/set[uxn_opcodes_h_l109_c9_8bee]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/peek2_stack[uxn_registers_h_l32_c9_3da8]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/l2_register[uxn_opcodes_h_l199_c8_393f]/stack_pointer_get[uxn_registers_h_l32_c34_9263]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/n2_register[uxn_opcodes_h_l198_c8_a2ae]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l203_c3_58a9]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l204_c3_0401]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/put2_stack[uxn_opcodes_h_l205_c3_14b9]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/set[uxn_opcodes_h_l200_c9_feae]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot2[uxn_opcodes_h_l1017_c39_191b]/t2_register[uxn_opcodes_h_l197_c8_ce9e]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/l_register[uxn_opcodes_h_l181_c7_ab3b]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/n_register[uxn_opcodes_h_l180_c7_5c4a]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l185_c3_807b]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l186_c3_af12]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/put_stack[uxn_opcodes_h_l187_c3_8a53]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/set[uxn_opcodes_h_l182_c9_d89a]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_rot[uxn_opcodes_h_l1016_c39_d840]/t_register[uxn_opcodes_h_l179_c7_4c51]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/h2_register[uxn_opcodes_h_l978_c8_1e39]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/put2_stack[uxn_opcodes_h_l982_c3_c68b]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/set[uxn_opcodes_h_l979_c9_6e09]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft2[uxn_opcodes_h_l1069_c39_d3ad]/t_register[uxn_opcodes_h_l977_c7_eacf]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/n_register[uxn_opcodes_h_l963_c7_61f0]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/put_stack[uxn_opcodes_h_l967_c3_8640]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/set[uxn_opcodes_h_l964_c9_e1a3]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sft[uxn_opcodes_h_l1068_c39_0666]/t_register[uxn_opcodes_h_l962_c7_d2de]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/n2_register[uxn_opcodes_h_l681_c8_7416]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/set[uxn_opcodes_h_l682_c9_6627]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta2[uxn_opcodes_h_l1049_c39_595f]/t2_register[uxn_opcodes_h_l680_c8_b387]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_data_get[uxn_registers_h_l16_c9_dd66]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/l_register[uxn_opcodes_h_l666_c7_dd18]/stack_pointer_get[uxn_registers_h_l16_c37_045c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/set[uxn_opcodes_h_l667_c9_a5cc]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sta[uxn_opcodes_h_l1048_c39_eb13]/t2_register[uxn_opcodes_h_l665_c8_1b0b]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/halt[uxn_stack_h_l273_c12_69bc]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_get[uxn_stack_h_l272_c6_61c2]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_get_uxn_stack_h_l282_l283_DUPLICATE_a8ac/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/push2_stack[uxn_opcodes_h_l502_c10_ca22]/stack_pointer_move[uxn_stack_h_l284_c3_7b18]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/set[uxn_opcodes_h_l499_c9_c6b1]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth2[uxn_opcodes_h_l1037_c39_8a61]/t2_register[uxn_opcodes_h_l498_c8_4251]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/halt[uxn_stack_h_l296_c12_ab95]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_get[uxn_stack_h_l295_c6_2445]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_get[uxn_stack_h_l304_c31_9813]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/push_stack[uxn_opcodes_h_l487_c10_ca1d]/stack_pointer_move[uxn_stack_h_l305_c3_878d]/stack_pointer_get[uxn_stack_h_l224_c23_8a57]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/set[uxn_opcodes_h_l484_c9_d0ad]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sth[uxn_opcodes_h_l1036_c39_de58]/t_register[uxn_opcodes_h_l483_c7_e7a4]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/h2_register[uxn_opcodes_h_l622_c8_38bf]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/pc_get[uxn_opcodes_h_l626_c9_a6fd]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/set[uxn_opcodes_h_l623_c9_1227]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str2[uxn_opcodes_h_l1045_c39_dfaa]/t_register[uxn_opcodes_h_l621_c7_baca]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/n_register[uxn_opcodes_h_l606_c7_1ceb]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/pc_get[uxn_opcodes_h_l610_c9_61c6]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/set[uxn_opcodes_h_l607_c9_8c7d]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_str[uxn_opcodes_h_l1044_c39_bab8]/t_register[uxn_opcodes_h_l605_c7_ba45]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/peek2_stack[uxn_registers_h_l20_c9_b75f]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/h2_register[uxn_opcodes_h_l561_c8_5cae]/stack_pointer_get[uxn_registers_h_l20_c34_989c]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/set[uxn_opcodes_h_l562_c9_b793]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz2[uxn_opcodes_h_l1041_c39_26f2]/t_register[uxn_opcodes_h_l559_c7_377c]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/n_register[uxn_opcodes_h_l544_c7_6872]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/set[uxn_opcodes_h_l546_c9_7c2f]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_stz[uxn_opcodes_h_l1040_c39_37e9]/t_register[uxn_opcodes_h_l543_c7_51bd]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/n2_register[uxn_opcodes_h_l796_c8_3149]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/put2_stack[uxn_opcodes_h_l800_c3_fa50]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/set[uxn_opcodes_h_l797_c9_a7bd]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub2[uxn_opcodes_h_l1057_c39_16bd]/t2_register[uxn_opcodes_h_l795_c8_bd96]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/n_register[uxn_opcodes_h_l781_c7_de16]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/put_stack[uxn_opcodes_h_l785_c3_a6af]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/set[uxn_opcodes_h_l782_c9_24d2]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_sub[uxn_opcodes_h_l1056_c39_c606]/t_register[uxn_opcodes_h_l780_c7_d84f]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/peek2_stack[uxn_registers_h_l28_c9_e958]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/n2_register[uxn_opcodes_h_l165_c8_0fa6]/stack_pointer_get[uxn_registers_h_l28_c34_9f7b]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l169_c3_852d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/put2_stack[uxn_opcodes_h_l170_c3_0b2d]/stack_pointer_get[uxn_stack_h_l344_c14_7906]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/set[uxn_opcodes_h_l166_c9_c051]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_r[uxn_stack_h_l205_c26_2ecd]/stack_r_ram_update[uxn_stack_h_l178_c9_7b4e]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/peek2_stack[uxn_registers_h_l24_c9_5461]/stack_data_get2[uxn_stack_h_l235_c9_2039]/peek2_stack_w[uxn_stack_h_l203_c26_e6e1]/stack_w_ram_update[uxn_stack_h_l174_c9_8448]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp2[uxn_opcodes_h_l1015_c39_fe14]/t2_register[uxn_opcodes_h_l164_c8_8bf9]/stack_pointer_get[uxn_registers_h_l24_c34_b6f7]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_data_get[uxn_registers_h_l12_c9_bcb4]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/n_register[uxn_opcodes_h_l149_c7_c939]/stack_pointer_get[uxn_registers_h_l12_c37_df99]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l153_c3_0f02]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/put_stack[uxn_opcodes_h_l154_c3_f7c2]/stack_pointer_get[uxn_stack_h_l337_c12_d6b0]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l315_c12_e349]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/pc_get[uxn_stack_h_l264_c28_5eef]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/halt[uxn_stack_h_l324_c12_85a5]/uxn_halt[uxn_stack_h_l264_c9_29bd]/peek2_dev[uxn_stack_h_l243_c17_be81]/device_ram_update[uxn_ram_device_h_l65_c9_596c]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/set[uxn_opcodes_h_l150_c9_9991]/stack_pointer_get_uxn_stack_h_l314_l322_DUPLICATE_13bf/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_r[uxn_stack_h_l194_c26_bc61]/stack_r_ram_update[uxn_stack_h_l161_c13_9087]/stack_r_ram[uxn_stack_h_l101_c42_0820]/__vhdl__[uxn_stack_h_l26_c365_9337]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_data_get[uxn_registers_h_l8_c9_b94c]/peek_stack_w[uxn_stack_h_l192_c26_2570]/stack_w_ram_update[uxn_stack_h_l155_c13_8724]/stack_w_ram[uxn_stack_h_l64_c42_f4d4]/__vhdl__[uxn_stack_h_l15_c365_4618]
uxn_eval/eval_opcode[uxn_c_l41_c11_ab04]/opc_swp[uxn_opcodes_h_l1014_c39_4c9d]/t_register[uxn_opcodes_h_l148_c7_debc]/stack_pointer_get[uxn_registers_h_l8_c37_58b8]/stack_p_ram_update[uxn_stack_h_l217_c13_e435]/stack_p_ram[uxn_stack_h_l138_c42_ae80]/__vhdl__[uxn_stack_h_l37_c333_06c4]
uxn_eval/pc_add[uxn_c_l37_c3_d56d]/pc_get[uxn_pc_h_l52_c21_2476]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/pc_get[uxn_c_l29_c7_ffa7]/prog_ctr_ram_update[uxn_pc_h_l43_c9_c6b8]/prog_ctr_ram[uxn_pc_h_l29_c44_a418]/__vhdl__[uxn_pc_h_l10_c341_cafe]
uxn_eval/peek_dev[uxn_c_l31_c17_69c0]/device_ram_update[uxn_ram_device_h_l56_c13_d4a8]/device_ram[uxn_ram_device_h_l37_c40_6d4f]/__vhdl__[uxn_ram_device_h_l10_c361_48bf]
uxn_eval/peek_ram[uxn_c_l36_c9_1d74]/main_ram_update[uxn_ram_main_h_l68_c13_33a2]/main_ram[uxn_ram_main_h_l36_c31_4e58]/__vhdl__[uxn_ram_main_h_l9_c353_1888]
uxn_eval/screen_ram_update[uxn_c_l44_c32_f451]/screen_ram[uxn_ram_screen_h_l36_c33_b03e]/__vhdl__[uxn_ram_screen_h_l11_c361_99b0]

