// Seed: 1683222061
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  assign module_1.type_3 = 0;
  assign id_4 = -1;
  wire id_5;
  assign id_4 = 1;
  supply1 id_6 = 1;
  assign id_4 = -1'h0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    input tri id_5,
    input uwire id_6,
    input wire id_7,
    output wire id_8,
    input wire id_9,
    id_38,
    output tri id_10,
    output tri1 id_11,
    output tri0 id_12,
    output supply1 id_13,
    output wire id_14,
    input wire id_15,
    id_39,
    input wire id_16,
    input uwire id_17,
    output wor id_18,
    input uwire id_19,
    output wor id_20,
    input supply0 id_21,
    input tri0 id_22,
    input supply0 id_23,
    output wor id_24,
    output tri1 id_25,
    input supply0 id_26,
    output tri1 id_27,
    input tri1 id_28,
    input wor id_29,
    input supply1 id_30,
    output wor id_31,
    output wire id_32,
    input uwire id_33,
    output supply0 id_34,
    input tri0 id_35,
    input tri0 id_36
);
  assign id_13 = -1;
  module_0 modCall_1 (
      id_38,
      id_39
  );
  wire id_40;
endmodule
