
GccBoardProject1.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00007c0c  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80009e00  80009e00  0000a200  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000007a0  8000a000  8000a000  0000a400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         00000534  00000008  8000a7a0  0000ac08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .balign       00000004  0000053c  8000acd4  0000b13c  2**0
                  ALLOC
  8 .bss          000002a0  00000540  00000540  00000000  2**2
                  ALLOC
  9 .heap         00002820  000007e0  000007e0  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  0000b13c  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 00000dc0  00000000  00000000  0000b170  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 000019da  00000000  00000000  0000bf30  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00028e01  00000000  00000000  0000d90a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00005bf0  00000000  00000000  0003670b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000f809  00000000  00000000  0003c2fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002064  00000000  00000000  0004bb04  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000576c  00000000  00000000  0004db68  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0000a733  00000000  00000000  000532d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 0084ac86  00000000  00000000  0005da07  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  00003000  00003000  00000000  2**0
                  ALLOC
 21 .debug_ranges 00000fa8  00000000  00000000  008a8690  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf d2 20 	sub	pc,pc,-11744

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf f2 24 	sub	pc,pc,-3548

Disassembly of section .text:

80002008 <twim_master_interrupt_handler>:
80002008:	4a e8       	lddpc	r8,800020c0 <twim_master_interrupt_handler+0xb8>
8000200a:	70 08       	ld.w	r8,r8[0x0]
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
8000200c:	70 79       	ld.w	r9,r8[0x1c]
8000200e:	4a ea       	lddpc	r10,800020c4 <twim_master_interrupt_handler+0xbc>
80002010:	74 0a       	ld.w	r10,r10[0x0]
80002012:	f5 e9 00 09 	and	r9,r10,r9
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
80002016:	12 9a       	mov	r10,r9
80002018:	e2 1a 07 00 	andl	r10,0x700,COH
8000201c:	c1 40       	breq	80002044 <twim_master_interrupt_handler+0x3c>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
8000201e:	e2 19 03 00 	andl	r9,0x300,COH
80002022:	f9 b9 01 fc 	movne	r9,-4
80002026:	f9 b9 00 fe 	moveq	r9,-2
8000202a:	4a 8a       	lddpc	r10,800020c8 <twim_master_interrupt_handler+0xc0>
8000202c:	95 09       	st.w	r10[0x0],r9
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
8000202e:	70 3a       	ld.w	r10,r8[0xc]
80002030:	30 09       	mov	r9,0
80002032:	f5 d9 d1 e1 	bfins	r10,r9,0xf,0x1
80002036:	91 3a       	st.w	r8[0xc],r10
		twim_inst->scr = ~0UL;
80002038:	3f fa       	mov	r10,-1
8000203a:	91 ba       	st.w	r8[0x2c],r10
		twim_inst->idr = ~0UL;
8000203c:	91 9a       	st.w	r8[0x24],r10
		twim_next = false;
8000203e:	4a 48       	lddpc	r8,800020cc <twim_master_interrupt_handler+0xc4>
80002040:	b0 89       	st.b	r8[0x0],r9
80002042:	d6 03       	rete
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
80002044:	f5 d9 c0 01 	bfextu	r10,r9,0x0,0x1
80002048:	c1 30       	breq	8000206e <twim_master_interrupt_handler+0x66>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
8000204a:	4a 2a       	lddpc	r10,800020d0 <twim_master_interrupt_handler+0xc8>
8000204c:	70 5b       	ld.w	r11,r8[0x14]
8000204e:	74 09       	ld.w	r9,r10[0x0]
80002050:	12 cb       	st.b	r9++,r11
		twim_rx_data++;
80002052:	95 09       	st.w	r10[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80002054:	4a 09       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xcc>
80002056:	72 0a       	ld.w	r10,r9[0x0]
80002058:	20 1a       	sub	r10,1
8000205a:	93 0a       	st.w	r9[0x0],r10
		// receive complete
		if (twim_rx_nb_bytes == 0) {
8000205c:	72 09       	ld.w	r9,r9[0x0]
8000205e:	58 09       	cp.w	r9,0
80002060:	c2 f1       	brne	800020be <twim_master_interrupt_handler+0xb6>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
80002062:	30 19       	mov	r9,1
80002064:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002066:	30 09       	mov	r9,0
80002068:	49 98       	lddpc	r8,800020cc <twim_master_interrupt_handler+0xc4>
8000206a:	b0 89       	st.b	r8[0x0],r9
8000206c:	d6 03       	rete
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
8000206e:	e2 19 00 02 	andl	r9,0x2,COH
80002072:	c2 60       	breq	800020be <twim_master_interrupt_handler+0xb6>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
80002074:	49 99       	lddpc	r9,800020d8 <twim_master_interrupt_handler+0xd0>
80002076:	72 09       	ld.w	r9,r9[0x0]
80002078:	58 09       	cp.w	r9,0
8000207a:	c0 71       	brne	80002088 <twim_master_interrupt_handler+0x80>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
8000207c:	30 29       	mov	r9,2
8000207e:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002080:	30 09       	mov	r9,0
80002082:	49 38       	lddpc	r8,800020cc <twim_master_interrupt_handler+0xc4>
80002084:	b0 89       	st.b	r8[0x0],r9
80002086:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80002088:	49 5a       	lddpc	r10,800020dc <twim_master_interrupt_handler+0xd4>
8000208a:	74 09       	ld.w	r9,r10[0x0]
8000208c:	13 3b       	ld.ub	r11,r9++
8000208e:	91 6b       	st.w	r8[0x18],r11
80002090:	95 09       	st.w	r10[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
80002092:	49 28       	lddpc	r8,800020d8 <twim_master_interrupt_handler+0xd0>
80002094:	70 09       	ld.w	r9,r8[0x0]
80002096:	20 19       	sub	r9,1
80002098:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
8000209a:	70 08       	ld.w	r8,r8[0x0]
8000209c:	58 08       	cp.w	r8,0
8000209e:	c1 01       	brne	800020be <twim_master_interrupt_handler+0xb6>
				// Check for next transfer
				if(twim_next) {
800020a0:	48 b8       	lddpc	r8,800020cc <twim_master_interrupt_handler+0xc4>
800020a2:	11 88       	ld.ub	r8,r8[0x0]
800020a4:	58 08       	cp.w	r8,0
800020a6:	c0 c0       	breq	800020be <twim_master_interrupt_handler+0xb6>
					twim_next = false;
800020a8:	30 09       	mov	r9,0
800020aa:	48 98       	lddpc	r8,800020cc <twim_master_interrupt_handler+0xc4>
800020ac:	b0 89       	st.b	r8[0x0],r9
					twim_tx_nb_bytes = twim_package->length;
800020ae:	48 d8       	lddpc	r8,800020e0 <twim_master_interrupt_handler+0xd8>
800020b0:	70 08       	ld.w	r8,r8[0x0]
800020b2:	70 3a       	ld.w	r10,r8[0xc]
800020b4:	48 99       	lddpc	r9,800020d8 <twim_master_interrupt_handler+0xd0>
800020b6:	93 0a       	st.w	r9[0x0],r10
					twim_tx_data = twim_package->buffer;
800020b8:	70 29       	ld.w	r9,r8[0x8]
800020ba:	48 98       	lddpc	r8,800020dc <twim_master_interrupt_handler+0xd4>
800020bc:	91 09       	st.w	r8[0x0],r9
800020be:	d6 03       	rete
800020c0:	00 00       	add	r0,r0
800020c2:	05 40       	ld.w	r0,--r2
800020c4:	00 00       	add	r0,r0
800020c6:	05 54       	ld.sh	r4,--r2
800020c8:	00 00       	add	r0,r0
800020ca:	05 4c       	ld.w	r12,--r2
800020cc:	00 00       	add	r0,r0
800020ce:	05 58       	ld.sh	r8,--r2
800020d0:	00 00       	add	r0,r0
800020d2:	05 44       	ld.w	r4,--r2
800020d4:	00 00       	add	r0,r0
800020d6:	05 48       	ld.w	r8,--r2
800020d8:	00 00       	add	r0,r0
800020da:	05 60       	ld.uh	r0,--r2
800020dc:	00 00       	add	r0,r0
800020de:	05 50       	ld.sh	r0,--r2
800020e0:	00 00       	add	r0,r0
800020e2:	05 5c       	ld.sh	r12,--r2

800020e4 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
800020e4:	eb cd 40 80 	pushm	r7,lr
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
800020e8:	f4 0b 0d 0a 	divu	r10,r10,r11
800020ec:	f4 08 16 01 	lsr	r8,r10,0x1
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800020f0:	e0 48 00 ff 	cp.w	r8,255
800020f4:	e0 8b 00 04 	brhi	800020fc <twim_set_speed+0x18>
800020f8:	30 09       	mov	r9,0
800020fa:	c1 a8       	rjmp	8000212e <twim_set_speed+0x4a>
800020fc:	30 09       	mov	r9,0
800020fe:	30 77       	mov	r7,7
80002100:	30 0e       	mov	lr,0
		// increase clock divider
		cwgr_exp++;
80002102:	2f f9       	sub	r9,-1
80002104:	5c 59       	castu.b	r9
		// divide f_prescaled value
		f_prescaled /= 2;
80002106:	a1 98       	lsr	r8,0x1
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80002108:	e0 48 00 ff 	cp.w	r8,255
8000210c:	5f bb       	srhi	r11
8000210e:	ee 09 18 00 	cp.b	r9,r7
80002112:	5f 8a       	srls	r10
80002114:	f7 ea 00 0a 	and	r10,r11,r10
80002118:	fc 0a 18 00 	cp.b	r10,lr
8000211c:	cf 31       	brne	80002102 <twim_set_speed+0x1e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
8000211e:	30 7a       	mov	r10,7
80002120:	f4 09 18 00 	cp.b	r9,r10
80002124:	e0 88 00 05 	brls	8000212e <twim_set_speed+0x4a>
80002128:	3f 8c       	mov	r12,-8
8000212a:	e3 cd 80 80 	ldm	sp++,r7,pc
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
8000212e:	f0 0a 16 01 	lsr	r10,r8,0x1
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
80002132:	f5 e8 11 0b 	or	r11,r10,r8<<0x10
80002136:	14 18       	sub	r8,r10
80002138:	f7 e8 10 88 	or	r8,r11,r8<<0x8
8000213c:	f1 e9 11 c9 	or	r9,r8,r9<<0x1c
80002140:	99 19       	st.w	r12[0x4],r9
80002142:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80002146:	d7 03       	nop

80002148 <twim_status>:
/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
	uint32_t status = twim_inst->sr;
80002148:	48 38       	lddpc	r8,80002154 <twim_status+0xc>
8000214a:	70 08       	ld.w	r8,r8[0x0]
8000214c:	70 7c       	ld.w	r12,r8[0x1c]
		) {
		return 1;
	} else {
		return 0;
	}
}
8000214e:	f9 dc c0 81 	bfextu	r12,r12,0x4,0x1
80002152:	5e fc       	retal	r12
80002154:	00 00       	add	r0,r0
80002156:	05 40       	ld.w	r0,--r2

80002158 <twim_disable_interrupt>:
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002158:	e1 b8 00 00 	mfsr	r8,0x0
	if (global_interrupt_enabled) {
8000215c:	e6 18 00 01 	andh	r8,0x1,COH
80002160:	c0 21       	brne	80002164 <twim_disable_interrupt+0xc>
		cpu_irq_disable ();
80002162:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80002164:	3f f8       	mov	r8,-1
80002166:	99 98       	st.w	r12[0x24],r8
	// Clear the status flags
	twim->scr = ~0UL;
80002168:	99 b8       	st.w	r12[0x2c],r8
}
8000216a:	5e fc       	retal	r12

8000216c <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
8000216c:	eb cd 40 fc 	pushm	r2-r7,lr
80002170:	16 94       	mov	r4,r11
80002172:	14 97       	mov	r7,r10
80002174:	12 93       	mov	r3,r9
80002176:	10 92       	mov	r2,r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002178:	30 15       	mov	r5,1
8000217a:	99 05       	st.w	r12[0x0],r5
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
8000217c:	e0 68 00 80 	mov	r8,128
80002180:	99 08       	st.w	r12[0x0],r8
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80002182:	30 28       	mov	r8,2
80002184:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80002186:	49 d6       	lddpc	r6,800021f8 <twim_write+0x8c>
80002188:	8d 0c       	st.w	r6[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
8000218a:	f0 1f 00 1d 	mcall	800021fc <twim_write+0x90>
	// get a pointer to applicative data
	twim_tx_data = buffer;
8000218e:	49 d8       	lddpc	r8,80002200 <twim_write+0x94>
80002190:	91 04       	st.w	r8[0x0],r4
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
80002192:	49 d8       	lddpc	r8,80002204 <twim_write+0x98>
80002194:	91 07       	st.w	r8[0x0],r7
	// Set next transfer to false
	twim_next = false;
80002196:	30 09       	mov	r9,0
80002198:	49 c8       	lddpc	r8,80002208 <twim_write+0x9c>
8000219a:	b0 89       	st.b	r8[0x0],r9
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000219c:	49 c9       	lddpc	r9,8000220c <twim_write+0xa0>
8000219e:	30 08       	mov	r8,0
800021a0:	93 08       	st.w	r9[0x0],r8
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
800021a2:	6c 08       	ld.w	r8,r6[0x0]
800021a4:	b1 67       	lsl	r7,0x10
800021a6:	e8 17 e0 00 	orl	r7,0xe000
800021aa:	ef e3 10 13 	or	r3,r7,r3<<0x1
800021ae:	e7 e2 10 b2 	or	r2,r3,r2<<0xb
800021b2:	91 32       	st.w	r8[0xc],r2
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
800021b4:	49 7a       	lddpc	r10,80002210 <twim_write+0xa4>
800021b6:	e0 6b 03 02 	mov	r11,770
800021ba:	95 0b       	st.w	r10[0x0],r11
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800021bc:	74 0a       	ld.w	r10,r10[0x0]
800021be:	91 8a       	st.w	r8[0x20],r10
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800021c0:	91 05       	st.w	r8[0x0],r5
	// Enable all interrupts
	cpu_irq_enable ();
800021c2:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021c4:	72 08       	ld.w	r8,r9[0x0]
800021c6:	58 08       	cp.w	r8,0
800021c8:	c0 80       	breq	800021d8 <twim_write+0x6c>
800021ca:	c0 b8       	rjmp	800021e0 <twim_write+0x74>
		cpu_relax();
800021cc:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021d0:	6e 08       	ld.w	r8,r7[0x0]
800021d2:	58 08       	cp.w	r8,0
800021d4:	c0 30       	breq	800021da <twim_write+0x6e>
800021d6:	c0 58       	rjmp	800021e0 <twim_write+0x74>
800021d8:	48 d7       	lddpc	r7,8000220c <twim_write+0xa0>
800021da:	f0 1f 00 0f 	mcall	80002214 <twim_write+0xa8>
800021de:	cf 70       	breq	800021cc <twim_write+0x60>
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021e0:	48 b8       	lddpc	r8,8000220c <twim_write+0xa0>
800021e2:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021e4:	5b c8       	cp.w	r8,-4
800021e6:	c0 70       	breq	800021f4 <twim_write+0x88>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021e8:	48 98       	lddpc	r8,8000220c <twim_write+0xa0>
800021ea:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021ec:	5b e8       	cp.w	r8,-2
800021ee:	c0 30       	breq	800021f4 <twim_write+0x88>
800021f0:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800021f4:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
800021f8:	00 00       	add	r0,r0
800021fa:	05 40       	ld.w	r0,--r2
800021fc:	80 00       	ld.sh	r0,r0[0x0]
800021fe:	21 58       	sub	r8,21
80002200:	00 00       	add	r0,r0
80002202:	05 50       	ld.sh	r0,--r2
80002204:	00 00       	add	r0,r0
80002206:	05 60       	ld.uh	r0,--r2
80002208:	00 00       	add	r0,r0
8000220a:	05 58       	ld.sh	r8,--r2
8000220c:	00 00       	add	r0,r0
8000220e:	05 4c       	ld.w	r12,--r2
80002210:	00 00       	add	r0,r0
80002212:	05 54       	ld.sh	r4,--r2
80002214:	80 00       	ld.sh	r0,r0[0x0]
80002216:	21 48       	sub	r8,20

80002218 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80002218:	d4 01       	pushm	lr
8000221a:	20 1d       	sub	sp,4
	uint8_t data[1] = { 0 };
8000221c:	30 08       	mov	r8,0
8000221e:	ba 88       	st.b	sp[0x0],r8
	return (twim_write (twim,data,0,chip_addr,0));
80002220:	30 08       	mov	r8,0
80002222:	16 99       	mov	r9,r11
80002224:	10 9a       	mov	r10,r8
80002226:	1a 9b       	mov	r11,sp
80002228:	f0 1f 00 02 	mcall	80002230 <twim_probe+0x18>
}
8000222c:	2f fd       	sub	sp,-4
8000222e:	d8 02       	popm	pc
80002230:	80 00       	ld.sh	r0,r0[0x0]
80002232:	21 6c       	sub	r12,22

80002234 <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
80002234:	eb cd 40 c0 	pushm	r6-r7,lr
80002238:	18 96       	mov	r6,r12
8000223a:	16 97       	mov	r7,r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
8000223c:	30 28       	mov	r8,2
8000223e:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80002240:	4b 78       	lddpc	r8,8000231c <twim_read_packet+0xe8>
80002242:	91 0c       	st.w	r8[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002244:	f0 1f 00 37 	mcall	80002320 <twim_read_packet+0xec>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
80002248:	6e 29       	ld.w	r9,r7[0x8]
8000224a:	4b 78       	lddpc	r8,80002324 <twim_read_packet+0xf0>
8000224c:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
8000224e:	6e 39       	ld.w	r9,r7[0xc]
80002250:	4b 68       	lddpc	r8,80002328 <twim_read_packet+0xf4>
80002252:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
80002254:	30 08       	mov	r8,0
80002256:	4b 6a       	lddpc	r10,8000232c <twim_read_packet+0xf8>
80002258:	b4 88       	st.b	r10[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000225a:	30 0b       	mov	r11,0
8000225c:	4b 5a       	lddpc	r10,80002330 <twim_read_packet+0xfc>
8000225e:	95 0b       	st.w	r10[0x0],r11
	//check if internal address access is performed
	if (package->addr_length) {
80002260:	0f fa       	ld.ub	r10,r7[0x7]
80002262:	f0 0a 18 00 	cp.b	r10,r8
80002266:	c2 50       	breq	800022b0 <twim_read_packet+0x7c>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80002268:	4a d8       	lddpc	r8,8000231c <twim_read_packet+0xe8>
8000226a:	70 08       	ld.w	r8,r8[0x0]
8000226c:	30 19       	mov	r9,1
8000226e:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
80002270:	e0 69 00 80 	mov	r9,128
80002274:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
80002276:	30 29       	mov	r9,2
80002278:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
8000227a:	ee ca ff fc 	sub	r10,r7,-4
8000227e:	4a e9       	lddpc	r9,80002334 <twim_read_packet+0x100>
80002280:	93 0a       	st.w	r9[0x0],r10
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
80002282:	0f f9       	ld.ub	r9,r7[0x7]
80002284:	4a da       	lddpc	r10,80002338 <twim_read_packet+0x104>
80002286:	95 09       	st.w	r10[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80002288:	e0 6b 07 03 	mov	r11,1795
8000228c:	4a ca       	lddpc	r10,8000233c <twim_read_packet+0x108>
8000228e:	95 0b       	st.w	r10[0x0],r11
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80002290:	6e 0a       	ld.w	r10,r7[0x0]
80002292:	a1 7a       	lsl	r10,0x1
80002294:	e8 1a a0 00 	orl	r10,0xa000
80002298:	f5 e9 11 09 	or	r9,r10,r9<<0x10
8000229c:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
8000229e:	6e 0a       	ld.w	r10,r7[0x0]
800022a0:	6e 39       	ld.w	r9,r7[0xc]
800022a2:	b1 69       	lsl	r9,0x10
800022a4:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800022a8:	e8 19 e0 01 	orl	r9,0xe001
800022ac:	91 49       	st.w	r8[0x10],r9
800022ae:	c1 18       	rjmp	800022d0 <twim_read_packet+0x9c>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
800022b0:	30 0a       	mov	r10,0
800022b2:	4a 28       	lddpc	r8,80002338 <twim_read_packet+0x104>
800022b4:	91 0a       	st.w	r8[0x0],r10
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
800022b6:	e0 6a 07 01 	mov	r10,1793
800022ba:	4a 18       	lddpc	r8,8000233c <twim_read_packet+0x108>
800022bc:	91 0a       	st.w	r8[0x0],r10
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800022be:	49 88       	lddpc	r8,8000231c <twim_read_packet+0xe8>
800022c0:	70 08       	ld.w	r8,r8[0x0]
800022c2:	6e 0a       	ld.w	r10,r7[0x0]
800022c4:	b1 69       	lsl	r9,0x10
800022c6:	f3 ea 10 19 	or	r9,r9,r10<<0x1
800022ca:	e8 19 e0 01 	orl	r9,0xe001
800022ce:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800022d0:	49 38       	lddpc	r8,8000231c <twim_read_packet+0xe8>
800022d2:	70 08       	ld.w	r8,r8[0x0]
800022d4:	49 a9       	lddpc	r9,8000233c <twim_read_packet+0x108>
800022d6:	72 09       	ld.w	r9,r9[0x0]
800022d8:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800022da:	30 18       	mov	r8,1
800022dc:	8d 08       	st.w	r6[0x0],r8
	// Enable all interrupts
	cpu_irq_enable ();
800022de:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800022e0:	49 48       	lddpc	r8,80002330 <twim_read_packet+0xfc>
800022e2:	70 08       	ld.w	r8,r8[0x0]
800022e4:	58 08       	cp.w	r8,0
800022e6:	c0 80       	breq	800022f6 <twim_read_packet+0xc2>
800022e8:	c0 b8       	rjmp	800022fe <twim_read_packet+0xca>
		cpu_relax();
800022ea:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800022ee:	6e 08       	ld.w	r8,r7[0x0]
800022f0:	58 08       	cp.w	r8,0
800022f2:	c0 30       	breq	800022f8 <twim_read_packet+0xc4>
800022f4:	c0 58       	rjmp	800022fe <twim_read_packet+0xca>
800022f6:	48 f7       	lddpc	r7,80002330 <twim_read_packet+0xfc>
800022f8:	f0 1f 00 12 	mcall	80002340 <twim_read_packet+0x10c>
800022fc:	cf 70       	breq	800022ea <twim_read_packet+0xb6>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800022fe:	30 28       	mov	r8,2
80002300:	8d 08       	st.w	r6[0x0],r8
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80002302:	48 c8       	lddpc	r8,80002330 <twim_read_packet+0xfc>
80002304:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
80002306:	5b c8       	cp.w	r8,-4
80002308:	c0 70       	breq	80002316 <twim_read_packet+0xe2>
			|| transfer_status == TWI_ARBITRATION_LOST) {
8000230a:	48 a8       	lddpc	r8,80002330 <twim_read_packet+0xfc>
8000230c:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
8000230e:	5b e8       	cp.w	r8,-2
80002310:	c0 30       	breq	80002316 <twim_read_packet+0xe2>
80002312:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80002316:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
8000231a:	00 00       	add	r0,r0
8000231c:	00 00       	add	r0,r0
8000231e:	05 40       	ld.w	r0,--r2
80002320:	80 00       	ld.sh	r0,r0[0x0]
80002322:	21 58       	sub	r8,21
80002324:	00 00       	add	r0,r0
80002326:	05 44       	ld.w	r4,--r2
80002328:	00 00       	add	r0,r0
8000232a:	05 48       	ld.w	r8,--r2
8000232c:	00 00       	add	r0,r0
8000232e:	05 58       	ld.sh	r8,--r2
80002330:	00 00       	add	r0,r0
80002332:	05 4c       	ld.w	r12,--r2
80002334:	00 00       	add	r0,r0
80002336:	05 50       	ld.sh	r0,--r2
80002338:	00 00       	add	r0,r0
8000233a:	05 60       	ld.uh	r0,--r2
8000233c:	00 00       	add	r0,r0
8000233e:	05 54       	ld.sh	r4,--r2
80002340:	80 00       	ld.sh	r0,r0[0x0]
80002342:	21 48       	sub	r8,20

80002344 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80002344:	eb cd 40 e0 	pushm	r5-r7,lr
80002348:	18 97       	mov	r7,r12
8000234a:	16 95       	mov	r5,r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
8000234c:	e1 b8 00 00 	mfsr	r8,0x0
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002350:	30 0a       	mov	r10,0
80002352:	4a 69       	lddpc	r9,800023e8 <twim_master_init+0xa4>
80002354:	93 0a       	st.w	r9[0x0],r10
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80002356:	e6 18 00 01 	andh	r8,0x1,COH
8000235a:	c0 b1       	brne	80002370 <twim_master_init+0x2c>
		cpu_irq_disable ();
8000235c:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
8000235e:	3f f8       	mov	r8,-1
80002360:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002362:	30 18       	mov	r8,1
80002364:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002366:	e0 68 00 80 	mov	r8,128
8000236a:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
8000236c:	d5 03       	csrf	0x10
8000236e:	c0 88       	rjmp	8000237e <twim_master_init+0x3a>
	transfer_status = TWI_SUCCESS;
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
		cpu_irq_disable ();
	}
	twim->idr = ~0UL;
80002370:	3f f8       	mov	r8,-1
80002372:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002374:	30 18       	mov	r8,1
80002376:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002378:	e0 68 00 80 	mov	r8,128
8000237c:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
	}
	// Clear SR
	twim->scr = ~0UL;
8000237e:	3f f8       	mov	r8,-1
80002380:	8f b8       	st.w	r7[0x2c],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002382:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80002386:	d3 03       	ssrf	0x10

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
	irq_register_handler(twim_master_interrupt_handler,
80002388:	30 1a       	mov	r10,1
8000238a:	e0 6b 02 80 	mov	r11,640
8000238e:	49 8c       	lddpc	r12,800023ec <twim_master_init+0xa8>
80002390:	f0 1f 00 18 	mcall	800023f0 <twim_master_init+0xac>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002394:	e6 16 00 01 	andh	r6,0x1,COH
80002398:	c0 21       	brne	8000239c <twim_master_init+0x58>
      cpu_irq_enable();
8000239a:	d5 03       	csrf	0x10
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);

	if (opt->smbus) {
8000239c:	eb 39 00 0c 	ld.ub	r9,r5[12]
800023a0:	30 08       	mov	r8,0
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
800023a2:	f0 09 18 00 	cp.b	r9,r8
800023a6:	f9 b8 01 10 	movne	r8,16
800023aa:	ef f8 1a 00 	st.wne	r7[0x0],r8
		twim->smbtr = (uint32_t) -1;
800023ae:	f9 b8 01 ff 	movne	r8,-1
800023b2:	ef f8 1a 02 	st.wne	r7[0x8],r8
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
800023b6:	6a 0a       	ld.w	r10,r5[0x0]
800023b8:	6a 1b       	ld.w	r11,r5[0x4]
800023ba:	0e 9c       	mov	r12,r7
800023bc:	f0 1f 00 0e 	mcall	800023f4 <twim_master_init+0xb0>
800023c0:	5b 8c       	cp.w	r12,-8
800023c2:	c1 00       	breq	800023e2 <twim_master_init+0x9e>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800023c4:	6a 2b       	ld.w	r11,r5[0x8]
800023c6:	0e 9c       	mov	r12,r7
800023c8:	f0 1f 00 0c 	mcall	800023f8 <twim_master_init+0xb4>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800023cc:	48 78       	lddpc	r8,800023e8 <twim_master_init+0xa4>
800023ce:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800023d0:	5b c8       	cp.w	r8,-4
800023d2:	c0 70       	breq	800023e0 <twim_master_init+0x9c>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800023d4:	48 58       	lddpc	r8,800023e8 <twim_master_init+0xa4>
800023d6:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800023d8:	5b e8       	cp.w	r8,-2
800023da:	c0 30       	breq	800023e0 <twim_master_init+0x9c>
800023dc:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800023e0:	3f fc       	mov	r12,-1
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
	}
	return STATUS_OK;
}
800023e2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800023e6:	00 00       	add	r0,r0
800023e8:	00 00       	add	r0,r0
800023ea:	05 4c       	ld.w	r12,--r2
800023ec:	80 00       	ld.sh	r0,r0[0x0]
800023ee:	20 08       	sub	r8,0
800023f0:	80 00       	ld.sh	r0,r0[0x0]
800023f2:	27 6c       	sub	r12,118
800023f4:	80 00       	ld.sh	r0,r0[0x0]
800023f6:	20 e4       	sub	r4,14
800023f8:	80 00       	ld.sh	r0,r0[0x0]
800023fa:	22 18       	sub	r8,33

800023fc <eic_init>:
#include "eic.h"



void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
800023fc:	eb cd 40 e0 	pushm	r5-r7,lr
	int i;
	for (i = 0; i < nb_lines; i++)
80002400:	58 0a       	cp.w	r10,0
80002402:	c6 30       	breq	800024c8 <eic_init+0xcc>
80002404:	30 08       	mov	r8,0
80002406:	10 97       	mov	r7,r8
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002408:	30 19       	mov	r9,1
8000240a:	30 1e       	mov	lr,1
8000240c:	f0 08 00 18 	add	r8,r8,r8<<0x1
80002410:	f6 08 00 18 	add	r8,r11,r8<<0x1
80002414:	11 96       	ld.ub	r6,r8[0x1]
80002416:	f2 06 18 00 	cp.b	r6,r9
8000241a:	c0 71       	brne	80002428 <eic_init+0x2c>
			? (eic->mode | (1 << opt[i].eic_line))
8000241c:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
8000241e:	11 86       	ld.ub	r6,r8[0x0]
80002420:	fc 06 09 46 	lsl	r6,lr,r6
80002424:	0a 46       	or	r6,r5
80002426:	c0 78       	rjmp	80002434 <eic_init+0x38>
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
80002428:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
8000242a:	11 86       	ld.ub	r6,r8[0x0]
8000242c:	fc 06 09 46 	lsl	r6,lr,r6
80002430:	5c d6       	com	r6
80002432:	0a 66       	and	r6,r5
80002434:	99 56       	st.w	r12[0x14],r6
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002436:	11 a6       	ld.ub	r6,r8[0x2]
80002438:	f2 06 18 00 	cp.b	r6,r9
8000243c:	c0 71       	brne	8000244a <eic_init+0x4e>
			? (eic->edge | (1 << opt[i].eic_line))
8000243e:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002440:	11 86       	ld.ub	r6,r8[0x0]
80002442:	fc 06 09 46 	lsl	r6,lr,r6
80002446:	0a 46       	or	r6,r5
80002448:	c0 78       	rjmp	80002456 <eic_init+0x5a>
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
8000244a:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
8000244c:	11 86       	ld.ub	r6,r8[0x0]
8000244e:	fc 06 09 46 	lsl	r6,lr,r6
80002452:	5c d6       	com	r6
80002454:	0a 66       	and	r6,r5
80002456:	99 66       	st.w	r12[0x18],r6
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80002458:	11 b6       	ld.ub	r6,r8[0x3]
8000245a:	f2 06 18 00 	cp.b	r6,r9
8000245e:	c0 71       	brne	8000246c <eic_init+0x70>
			? (eic->level | (1 << opt[i].eic_line))
80002460:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80002462:	11 86       	ld.ub	r6,r8[0x0]
80002464:	fc 06 09 46 	lsl	r6,lr,r6
80002468:	0a 46       	or	r6,r5
8000246a:	c0 78       	rjmp	80002478 <eic_init+0x7c>
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
8000246c:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000246e:	11 86       	ld.ub	r6,r8[0x0]
80002470:	fc 06 09 46 	lsl	r6,lr,r6
80002474:	5c d6       	com	r6
80002476:	0a 66       	and	r6,r5
80002478:	99 76       	st.w	r12[0x1c],r6
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
8000247a:	11 c6       	ld.ub	r6,r8[0x4]
8000247c:	f2 06 18 00 	cp.b	r6,r9
80002480:	c0 71       	brne	8000248e <eic_init+0x92>
			? (eic->filter | (1 << opt[i].eic_line))
80002482:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002484:	11 86       	ld.ub	r6,r8[0x0]
80002486:	fc 06 09 46 	lsl	r6,lr,r6
8000248a:	0a 46       	or	r6,r5
8000248c:	c0 78       	rjmp	8000249a <eic_init+0x9e>
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
8000248e:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002490:	11 86       	ld.ub	r6,r8[0x0]
80002492:	fc 06 09 46 	lsl	r6,lr,r6
80002496:	5c d6       	com	r6
80002498:	0a 66       	and	r6,r5
8000249a:	99 86       	st.w	r12[0x20],r6
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
8000249c:	11 d6       	ld.ub	r6,r8[0x5]
8000249e:	f2 06 18 00 	cp.b	r6,r9
800024a2:	c0 71       	brne	800024b0 <eic_init+0xb4>
			? (eic->async | (1 << opt[i].eic_line))
800024a4:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800024a6:	11 88       	ld.ub	r8,r8[0x0]
800024a8:	fc 08 09 48 	lsl	r8,lr,r8
800024ac:	0c 48       	or	r8,r6
800024ae:	c0 78       	rjmp	800024bc <eic_init+0xc0>
			? (eic->async | (1 << opt[i].eic_line))
			: (eic->async & ~(1 << opt[i].eic_line));
800024b0:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800024b2:	11 88       	ld.ub	r8,r8[0x0]
800024b4:	fc 08 09 48 	lsl	r8,lr,r8
800024b8:	5c d8       	com	r8
800024ba:	0c 68       	and	r8,r6
800024bc:	99 a8       	st.w	r12[0x28],r8


void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
	int i;
	for (i = 0; i < nb_lines; i++)
800024be:	2f f7       	sub	r7,-1
800024c0:	0e 98       	mov	r8,r7
800024c2:	0e 3a       	cp.w	r10,r7
800024c4:	fe 9b ff a4 	brhi	8000240c <eic_init+0x10>
800024c8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800024cc <eic_enable_line>:
}

void eic_enable_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->en = 1 << line_number;
800024cc:	30 18       	mov	r8,1
800024ce:	f0 0b 09 48 	lsl	r8,r8,r11
800024d2:	99 c8       	st.w	r12[0x30],r8
}
800024d4:	5e fc       	retal	r12

800024d6 <eic_enable_interrupt_line>:
}

void eic_enable_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->ier = 1 << line_number;
800024d6:	30 18       	mov	r8,1
800024d8:	f0 0b 09 48 	lsl	r8,r8,r11
800024dc:	99 08       	st.w	r12[0x0],r8
}
800024de:	5e fc       	retal	r12

800024e0 <eic_clear_interrupt_line>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800024e0:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800024e4:	d3 03       	ssrf	0x10

void eic_clear_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	eic->icr = 1 << line_number;
800024e6:	30 19       	mov	r9,1
800024e8:	f2 0b 09 4b 	lsl	r11,r9,r11
800024ec:	99 4b       	st.w	r12[0x10],r11
	eic->isr;
800024ee:	78 39       	ld.w	r9,r12[0xc]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800024f0:	e6 18 00 01 	andh	r8,0x1,COH
800024f4:	c0 21       	brne	800024f8 <eic_clear_interrupt_line+0x18>
      cpu_irq_enable();
800024f6:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
800024f8:	5e fc       	retal	r12
800024fa:	d7 03       	nop

800024fc <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800024fc:	f8 08 16 05 	lsr	r8,r12,0x5
80002500:	a9 78       	lsl	r8,0x9
80002502:	e0 28 d4 00 	sub	r8,54272

	/* Enable the correct function. */
	switch (function) {
80002506:	58 7b       	cp.w	r11,7
80002508:	e0 8b 00 05 	brhi	80002512 <gpio_enable_module_pin+0x16>
8000250c:	4a 09       	lddpc	r9,8000258c <gpio_enable_module_pin+0x90>
8000250e:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
80002512:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002514:	30 19       	mov	r9,1
80002516:	f2 0c 09 49 	lsl	r9,r9,r12
8000251a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000251c:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000251e:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002520:	c3 18       	rjmp	80002582 <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002522:	30 19       	mov	r9,1
80002524:	f2 0c 09 49 	lsl	r9,r9,r12
80002528:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000252a:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000252c:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000252e:	c2 a8       	rjmp	80002582 <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002530:	30 19       	mov	r9,1
80002532:	f2 0c 09 49 	lsl	r9,r9,r12
80002536:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002538:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000253a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000253c:	c2 38       	rjmp	80002582 <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000253e:	30 19       	mov	r9,1
80002540:	f2 0c 09 49 	lsl	r9,r9,r12
80002544:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002546:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002548:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000254a:	c1 c8       	rjmp	80002582 <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000254c:	30 19       	mov	r9,1
8000254e:	f2 0c 09 49 	lsl	r9,r9,r12
80002552:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002554:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002556:	91 d9       	st.w	r8[0x34],r9
		break;
80002558:	c1 58       	rjmp	80002582 <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000255a:	30 19       	mov	r9,1
8000255c:	f2 0c 09 49 	lsl	r9,r9,r12
80002560:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002562:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002564:	91 d9       	st.w	r8[0x34],r9
		break;
80002566:	c0 e8       	rjmp	80002582 <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002568:	30 19       	mov	r9,1
8000256a:	f2 0c 09 49 	lsl	r9,r9,r12
8000256e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002570:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002572:	91 d9       	st.w	r8[0x34],r9
		break;
80002574:	c0 78       	rjmp	80002582 <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002576:	30 19       	mov	r9,1
80002578:	f2 0c 09 49 	lsl	r9,r9,r12
8000257c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000257e:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002580:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002582:	30 19       	mov	r9,1
80002584:	f2 0c 09 4c 	lsl	r12,r9,r12
80002588:	91 2c       	st.w	r8[0x8],r12
8000258a:	5e fd       	retal	0
8000258c:	80 00       	ld.sh	r0,r0[0x0]
8000258e:	a0 00       	st.h	r0[0x0],r0

80002590 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002590:	d4 21       	pushm	r4-r7,lr
80002592:	18 97       	mov	r7,r12
80002594:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002596:	58 0b       	cp.w	r11,0
80002598:	c0 31       	brne	8000259e <gpio_enable_module+0xe>
8000259a:	30 05       	mov	r5,0
8000259c:	c0 d8       	rjmp	800025b6 <gpio_enable_module+0x26>
8000259e:	30 06       	mov	r6,0
800025a0:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800025a2:	6e 1b       	ld.w	r11,r7[0x4]
800025a4:	6e 0c       	ld.w	r12,r7[0x0]
800025a6:	f0 1f 00 06 	mcall	800025bc <gpio_enable_module+0x2c>
800025aa:	18 45       	or	r5,r12
		gpiomap++;
800025ac:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800025ae:	2f f6       	sub	r6,-1
800025b0:	0c 34       	cp.w	r4,r6
800025b2:	fe 9b ff f8 	brhi	800025a2 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800025b6:	0a 9c       	mov	r12,r5
800025b8:	d8 22       	popm	r4-r7,pc
800025ba:	00 00       	add	r0,r0
800025bc:	80 00       	ld.sh	r0,r0[0x0]
800025be:	24 fc       	sub	r12,79

800025c0 <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800025c0:	f8 08 16 05 	lsr	r8,r12,0x5
800025c4:	a9 78       	lsl	r8,0x9
800025c6:	e0 28 d4 00 	sub	r8,54272
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
	}

#endif
	if (flags & GPIO_PULL_UP) {
800025ca:	16 99       	mov	r9,r11
800025cc:	e2 19 00 04 	andl	r9,0x4,COH
800025d0:	c0 70       	breq	800025de <gpio_configure_pin+0x1e>
		gpio_port->puers = 1 << (pin & 0x1F);
800025d2:	30 19       	mov	r9,1
800025d4:	f2 0c 09 49 	lsl	r9,r9,r12
800025d8:	f1 49 00 74 	st.w	r8[116],r9
800025dc:	c0 68       	rjmp	800025e8 <gpio_configure_pin+0x28>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
800025de:	30 19       	mov	r9,1
800025e0:	f2 0c 09 49 	lsl	r9,r9,r12
800025e4:	f1 49 00 78 	st.w	r8[120],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
800025e8:	16 99       	mov	r9,r11
800025ea:	e2 19 00 80 	andl	r9,0x80,COH
800025ee:	c2 40       	breq	80002636 <gpio_configure_pin+0x76>
		if (flags & GPIO_BOTHEDGES) {
800025f0:	16 99       	mov	r9,r11
800025f2:	e2 19 01 80 	andl	r9,0x180,COH
800025f6:	c0 90       	breq	80002608 <gpio_configure_pin+0x48>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800025f8:	30 19       	mov	r9,1
800025fa:	f2 0c 09 49 	lsl	r9,r9,r12
800025fe:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80002602:	f1 49 00 b8 	st.w	r8[184],r9
80002606:	c1 88       	rjmp	80002636 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_RISING) {
80002608:	16 99       	mov	r9,r11
8000260a:	e2 19 02 80 	andl	r9,0x280,COH
8000260e:	c0 90       	breq	80002620 <gpio_configure_pin+0x60>
			gpio_port->imr0s = 1 << (pin & 0x1F);
80002610:	30 19       	mov	r9,1
80002612:	f2 0c 09 49 	lsl	r9,r9,r12
80002616:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
8000261a:	f1 49 00 b8 	st.w	r8[184],r9
8000261e:	c0 c8       	rjmp	80002636 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_FALLING) {
80002620:	16 99       	mov	r9,r11
80002622:	e2 19 03 80 	andl	r9,0x380,COH
80002626:	c0 80       	breq	80002636 <gpio_configure_pin+0x76>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80002628:	30 19       	mov	r9,1
8000262a:	f2 0c 09 49 	lsl	r9,r9,r12
8000262e:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
80002632:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
80002636:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
8000263a:	c1 50       	breq	80002664 <gpio_configure_pin+0xa4>
		if (flags & GPIO_INIT_HIGH) {
8000263c:	e2 1b 00 02 	andl	r11,0x2,COH
80002640:	c0 70       	breq	8000264e <gpio_configure_pin+0x8e>
			gpio_port->ovrs = 1 << (pin & 0x1F);
80002642:	30 19       	mov	r9,1
80002644:	f2 0c 09 49 	lsl	r9,r9,r12
80002648:	f1 49 00 54 	st.w	r8[84],r9
8000264c:	c0 68       	rjmp	80002658 <gpio_configure_pin+0x98>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
8000264e:	30 19       	mov	r9,1
80002650:	f2 0c 09 49 	lsl	r9,r9,r12
80002654:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80002658:	30 19       	mov	r9,1
8000265a:	f2 0c 09 49 	lsl	r9,r9,r12
8000265e:	f1 49 00 44 	st.w	r8[68],r9
80002662:	c0 68       	rjmp	8000266e <gpio_configure_pin+0xae>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
80002664:	30 19       	mov	r9,1
80002666:	f2 0c 09 49 	lsl	r9,r9,r12
8000266a:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000266e:	30 19       	mov	r9,1
80002670:	f2 0c 09 4c 	lsl	r12,r9,r12
80002674:	91 1c       	st.w	r8[0x4],r12
}
80002676:	5e fc       	retal	r12

80002678 <gpio_set_pin_high>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_high(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002678:	f8 08 16 05 	lsr	r8,r12,0x5
8000267c:	a9 78       	lsl	r8,0x9
8000267e:	e0 28 d4 00 	sub	r8,54272
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80002682:	30 19       	mov	r9,1
80002684:	f2 0c 09 4c 	lsl	r12,r9,r12
80002688:	f1 4c 00 54 	st.w	r8[84],r12
}
8000268c:	5e fc       	retal	r12

8000268e <gpio_set_pin_low>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_low(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000268e:	f8 08 16 05 	lsr	r8,r12,0x5
80002692:	a9 78       	lsl	r8,0x9
80002694:	e0 28 d4 00 	sub	r8,54272
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002698:	30 19       	mov	r9,1
8000269a:	f2 0c 09 4c 	lsl	r12,r9,r12
8000269e:	f1 4c 00 58 	st.w	r8[88],r12
}
800026a2:	5e fc       	retal	r12

800026a4 <gpio_toggle_pin>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_toggle_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800026a4:	f8 08 16 05 	lsr	r8,r12,0x5
800026a8:	a9 78       	lsl	r8,0x9
800026aa:	e0 28 d4 00 	sub	r8,54272
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
800026ae:	30 19       	mov	r9,1
800026b0:	f2 0c 09 4c 	lsl	r12,r9,r12
800026b4:	f1 4c 00 5c 	st.w	r8[92],r12
}
800026b8:	5e fc       	retal	r12

800026ba <gpio_configure_edge_detector>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800026ba:	f8 08 16 05 	lsr	r8,r12,0x5
800026be:	a9 78       	lsl	r8,0x9
800026c0:	e0 28 d4 00 	sub	r8,54272

	/* Configure the edge detector. */
	switch (mode) {
800026c4:	58 1b       	cp.w	r11,1
800026c6:	c0 d0       	breq	800026e0 <gpio_configure_edge_detector+0x26>
800026c8:	c0 43       	brcs	800026d0 <gpio_configure_edge_detector+0x16>
800026ca:	58 2b       	cp.w	r11,2
800026cc:	c1 20       	breq	800026f0 <gpio_configure_edge_detector+0x36>
800026ce:	5e ff       	retal	1
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
800026d0:	30 19       	mov	r9,1
800026d2:	f2 0c 09 4c 	lsl	r12,r9,r12
800026d6:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
800026da:	f1 4c 00 b8 	st.w	r8[184],r12
800026de:	5e fd       	retal	0
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
800026e0:	30 19       	mov	r9,1
800026e2:	f2 0c 09 4c 	lsl	r12,r9,r12
800026e6:	f1 4c 00 a4 	st.w	r8[164],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
800026ea:	f1 4c 00 b8 	st.w	r8[184],r12
800026ee:	5e fd       	retal	0
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
800026f0:	30 19       	mov	r9,1
800026f2:	f2 0c 09 4c 	lsl	r12,r9,r12
800026f6:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1s = 1 << (pin & 0x1F);
800026fa:	f1 4c 00 b4 	st.w	r8[180],r12
800026fe:	5e fd       	retal	0

80002700 <gpio_enable_pin_interrupt>:
 *             \ref GPIO_FALLING_EDGE).
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
80002700:	eb cd 40 c0 	pushm	r6-r7,lr
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002704:	f8 07 16 05 	lsr	r7,r12,0x5
80002708:	a9 77       	lsl	r7,0x9
8000270a:	e0 27 d4 00 	sub	r7,54272

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
8000270e:	30 16       	mov	r6,1
80002710:	ec 0c 09 46 	lsl	r6,r6,r12
80002714:	ef 46 00 c4 	st.w	r7[196],r6

	/* Configure the edge detector. */
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
80002718:	f0 1f 00 05 	mcall	8000272c <gpio_enable_pin_interrupt+0x2c>
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
8000271c:	58 1c       	cp.w	r12,1
8000271e:	ef f6 1a 25 	st.wne	r7[0x94],r6
80002722:	f9 bc 01 00 	movne	r12,0

	return GPIO_SUCCESS;
}
80002726:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000272a:	00 00       	add	r0,r0
8000272c:	80 00       	ld.sh	r0,r0[0x0]
8000272e:	26 ba       	sub	r10,107

80002730 <gpio_disable_pin_interrupt>:
 *
 * \param pin The pin number.
 */
void gpio_disable_pin_interrupt(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002730:	f8 08 16 05 	lsr	r8,r12,0x5
80002734:	a9 78       	lsl	r8,0x9
80002736:	e0 28 d4 00 	sub	r8,54272
	
	gpio_port->ierc = 1 << (pin & 0x1F);
8000273a:	30 19       	mov	r9,1
8000273c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002740:	f1 4c 00 98 	st.w	r8[152],r12
}
80002744:	5e fc       	retal	r12

80002746 <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002746:	f8 08 16 05 	lsr	r8,r12,0x5
8000274a:	a9 78       	lsl	r8,0x9
8000274c:	e0 28 d4 00 	sub	r8,54272
	/* Work around for the erratum - Disable the interrupt, clear it by
	 * writing */
	/* a one to GPIO.IFRC, then enable the interrupt. */

	/* Save interrupt enable register. */
	uint32_t const gpio_ier = gpio_port->ier;
80002750:	f0 f9 00 90 	ld.w	r9,r8[144]

	/* Disable interrupt. */
	gpio_port->ierc = gpio_ier;
80002754:	f1 49 00 98 	st.w	r8[152],r9

	/* Clear pin interrupt. */
	gpio_port->ifrc = 1 << (pin & 0x1F);
80002758:	30 1a       	mov	r10,1
8000275a:	f4 0c 09 4c 	lsl	r12,r10,r12
8000275e:	f1 4c 00 d8 	st.w	r8[216],r12

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
80002762:	f1 49 00 90 	st.w	r8[144],r9
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
#endif
}
80002766:	5e fc       	retal	r12

80002768 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80002768:	c0 08       	rjmp	80002768 <_unhandled_interrupt>
8000276a:	d7 03       	nop

8000276c <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
8000276c:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80002770:	49 99       	lddpc	r9,800027d4 <INTC_register_interrupt+0x68>
80002772:	f2 08 00 39 	add	r9,r9,r8<<0x3
80002776:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
8000277a:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
8000277c:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80002780:	58 0a       	cp.w	r10,0
80002782:	c0 91       	brne	80002794 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002784:	49 59       	lddpc	r9,800027d8 <INTC_register_interrupt+0x6c>
80002786:	49 6a       	lddpc	r10,800027dc <INTC_register_interrupt+0x70>
80002788:	12 1a       	sub	r10,r9
8000278a:	fe 79 10 00 	mov	r9,-61440
8000278e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002792:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80002794:	58 1a       	cp.w	r10,1
80002796:	c0 a1       	brne	800027aa <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80002798:	49 09       	lddpc	r9,800027d8 <INTC_register_interrupt+0x6c>
8000279a:	49 2a       	lddpc	r10,800027e0 <INTC_register_interrupt+0x74>
8000279c:	12 1a       	sub	r10,r9
8000279e:	bf aa       	sbr	r10,0x1e
800027a0:	fe 79 10 00 	mov	r9,-61440
800027a4:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800027a8:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
800027aa:	58 2a       	cp.w	r10,2
800027ac:	c0 a1       	brne	800027c0 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800027ae:	48 b9       	lddpc	r9,800027d8 <INTC_register_interrupt+0x6c>
800027b0:	48 da       	lddpc	r10,800027e4 <INTC_register_interrupt+0x78>
800027b2:	12 1a       	sub	r10,r9
800027b4:	bf ba       	sbr	r10,0x1f
800027b6:	fe 79 10 00 	mov	r9,-61440
800027ba:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800027be:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
800027c0:	48 69       	lddpc	r9,800027d8 <INTC_register_interrupt+0x6c>
800027c2:	48 aa       	lddpc	r10,800027e8 <INTC_register_interrupt+0x7c>
800027c4:	12 1a       	sub	r10,r9
800027c6:	ea 1a c0 00 	orh	r10,0xc000
800027ca:	fe 79 10 00 	mov	r9,-61440
800027ce:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800027d2:	5e fc       	retal	r12
800027d4:	80 00       	ld.sh	r0,r0[0x0]
800027d6:	a0 20       	st.h	r0[0x4],r0
800027d8:	80 00       	ld.sh	r0,r0[0x0]
800027da:	9e 00       	ld.sh	r0,pc[0x0]
800027dc:	80 00       	ld.sh	r0,r0[0x0]
800027de:	9f 04       	st.w	pc[0x0],r4
800027e0:	80 00       	ld.sh	r0,r0[0x0]
800027e2:	9f 12       	st.w	pc[0x4],r2
800027e4:	80 00       	ld.sh	r0,r0[0x0]
800027e6:	9f 20       	st.w	pc[0x8],r0
800027e8:	80 00       	ld.sh	r0,r0[0x0]
800027ea:	9f 2e       	st.w	pc[0x8],lr

800027ec <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
800027ec:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800027ee:	49 18       	lddpc	r8,80002830 <INTC_init_interrupts+0x44>
800027f0:	e3 b8 00 01 	mtsr	0x4,r8
800027f4:	49 0e       	lddpc	lr,80002834 <INTC_init_interrupts+0x48>
800027f6:	30 07       	mov	r7,0
800027f8:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800027fa:	49 0c       	lddpc	r12,80002838 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800027fc:	49 05       	lddpc	r5,8000283c <INTC_init_interrupts+0x50>
800027fe:	10 15       	sub	r5,r8
80002800:	fe 76 10 00 	mov	r6,-61440
80002804:	c1 08       	rjmp	80002824 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002806:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002808:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000280a:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
8000280c:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002810:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002812:	10 3a       	cp.w	r10,r8
80002814:	fe 9b ff fc 	brhi	8000280c <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002818:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
8000281c:	2f f7       	sub	r7,-1
8000281e:	2f 8e       	sub	lr,-8
80002820:	59 f7       	cp.w	r7,31
80002822:	c0 50       	breq	8000282c <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002824:	7c 08       	ld.w	r8,lr[0x0]
80002826:	58 08       	cp.w	r8,0
80002828:	ce f1       	brne	80002806 <INTC_init_interrupts+0x1a>
8000282a:	cf 7b       	rjmp	80002818 <INTC_init_interrupts+0x2c>
8000282c:	d8 22       	popm	r4-r7,pc
8000282e:	00 00       	add	r0,r0
80002830:	80 00       	ld.sh	r0,r0[0x0]
80002832:	9e 00       	ld.sh	r0,pc[0x0]
80002834:	80 00       	ld.sh	r0,r0[0x0]
80002836:	a0 20       	st.h	r0[0x4],r0
80002838:	80 00       	ld.sh	r0,r0[0x0]
8000283a:	27 68       	sub	r8,118
8000283c:	80 00       	ld.sh	r0,r0[0x0]
8000283e:	9f 04       	st.w	pc[0x0],r4

80002840 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002840:	fe 78 10 00 	mov	r8,-61440
80002844:	e0 69 00 83 	mov	r9,131
80002848:	f2 0c 01 0c 	sub	r12,r9,r12
8000284c:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002850:	f2 ca ff c0 	sub	r10,r9,-64
80002854:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002858:	58 08       	cp.w	r8,0
8000285a:	c0 21       	brne	8000285e <_get_interrupt_handler+0x1e>
8000285c:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000285e:	f0 08 12 00 	clz	r8,r8
80002862:	48 5a       	lddpc	r10,80002874 <_get_interrupt_handler+0x34>
80002864:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002868:	f0 08 11 1f 	rsub	r8,r8,31
8000286c:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000286e:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80002872:	5e fc       	retal	r12
80002874:	80 00       	ld.sh	r0,r0[0x0]
80002876:	a0 20       	st.h	r0[0x4],r0

80002878 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002878:	f8 c8 00 01 	sub	r8,r12,1
8000287c:	f0 0b 00 0b 	add	r11,r8,r11
80002880:	f6 0c 0d 0a 	divu	r10,r11,r12
80002884:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002886:	f4 c8 00 01 	sub	r8,r10,1
8000288a:	e0 48 00 fe 	cp.w	r8,254
8000288e:	e0 88 00 03 	brls	80002894 <getBaudDiv+0x1c>
80002892:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002894:	5c 8c       	casts.h	r12
}
80002896:	5e fc       	retal	r12

80002898 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80002898:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
8000289a:	30 18       	mov	r8,1
8000289c:	f0 0b 18 00 	cp.b	r11,r8
800028a0:	5f be       	srhi	lr
800028a2:	f0 0a 18 00 	cp.b	r10,r8
800028a6:	5f b8       	srhi	r8
800028a8:	fd e8 10 08 	or	r8,lr,r8
800028ac:	c0 30       	breq	800028b2 <spi_selectionMode+0x1a>
800028ae:	30 2c       	mov	r12,2
800028b0:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
800028b2:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
800028b4:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
800028b8:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
800028bc:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
800028c0:	99 18       	st.w	r12[0x4],r8
800028c2:	d8 0a       	popm	pc,r12=0

800028c4 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
800028c4:	78 18       	ld.w	r8,r12[0x4]
800028c6:	ea 18 00 0f 	orh	r8,0xf
800028ca:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
800028cc:	78 18       	ld.w	r8,r12[0x4]
800028ce:	e2 18 00 04 	andl	r8,0x4,COH
800028d2:	c0 f0       	breq	800028f0 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
800028d4:	30 e8       	mov	r8,14
800028d6:	f0 0b 18 00 	cp.b	r11,r8
800028da:	e0 8b 00 19 	brhi	8000290c <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
800028de:	78 18       	ld.w	r8,r12[0x4]
800028e0:	b1 6b       	lsl	r11,0x10
800028e2:	ea 1b ff f0 	orh	r11,0xfff0
800028e6:	e8 1b ff ff 	orl	r11,0xffff
800028ea:	10 6b       	and	r11,r8
800028ec:	99 1b       	st.w	r12[0x4],r11
800028ee:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
800028f0:	30 38       	mov	r8,3
800028f2:	f0 0b 18 00 	cp.b	r11,r8
800028f6:	e0 8b 00 0b 	brhi	8000290c <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
800028fa:	78 18       	ld.w	r8,r12[0x4]
800028fc:	2f 0b       	sub	r11,-16
800028fe:	30 19       	mov	r9,1
80002900:	f2 0b 09 4b 	lsl	r11,r9,r11
80002904:	5c db       	com	r11
80002906:	10 6b       	and	r11,r8
80002908:	99 1b       	st.w	r12[0x4],r11
8000290a:	5e fd       	retal	0
8000290c:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
8000290e:	5e fc       	retal	r12

80002910 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80002910:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002914:	c0 58       	rjmp	8000291e <spi_unselectChip+0xe>
		if (!timeout--) {
80002916:	58 08       	cp.w	r8,0
80002918:	c0 21       	brne	8000291c <spi_unselectChip+0xc>
8000291a:	5e ff       	retal	1
8000291c:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000291e:	78 49       	ld.w	r9,r12[0x10]
80002920:	e2 19 02 00 	andl	r9,0x200,COH
80002924:	cf 90       	breq	80002916 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002926:	78 18       	ld.w	r8,r12[0x4]
80002928:	ea 18 00 0f 	orh	r8,0xf
8000292c:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
8000292e:	fc 18 01 00 	movh	r8,0x100
80002932:	99 08       	st.w	r12[0x0],r8
80002934:	5e fd       	retal	0
80002936:	d7 03       	nop

80002938 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80002938:	eb cd 40 f8 	pushm	r3-r7,lr
8000293c:	18 95       	mov	r5,r12
8000293e:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002940:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002944:	30 38       	mov	r8,3
80002946:	f0 06 18 00 	cp.b	r6,r8
8000294a:	e0 8b 00 4d 	brhi	800029e4 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
8000294e:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002952:	30 18       	mov	r8,1
80002954:	f0 04 18 00 	cp.b	r4,r8
80002958:	e0 8b 00 46 	brhi	800029e4 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
8000295c:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002960:	30 78       	mov	r8,7
80002962:	f0 03 18 00 	cp.b	r3,r8
80002966:	e0 88 00 3f 	brls	800029e4 <spi_setupChipReg+0xac>
8000296a:	31 08       	mov	r8,16
8000296c:	f0 03 18 00 	cp.b	r3,r8
80002970:	e0 8b 00 3a 	brhi	800029e4 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80002974:	14 9b       	mov	r11,r10
80002976:	6e 1c       	ld.w	r12,r7[0x4]
80002978:	f0 1f 00 1d 	mcall	800029ec <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
8000297c:	c3 45       	brlt	800029e4 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
8000297e:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80002980:	ec 09 16 01 	lsr	r9,r6,0x1
80002984:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80002988:	ec 16 00 01 	eorl	r6,0x1
8000298c:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80002990:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80002994:	20 83       	sub	r3,8
80002996:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
8000299a:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
8000299e:	ef 39 00 09 	ld.ub	r9,r7[9]
800029a2:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
800029a6:	ef 39 00 0a 	ld.ub	r9,r7[10]
800029aa:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
800029ae:	0f 89       	ld.ub	r9,r7[0x0]
800029b0:	30 1a       	mov	r10,1
800029b2:	f4 09 18 00 	cp.b	r9,r10
800029b6:	c0 e0       	breq	800029d2 <spi_setupChipReg+0x9a>
800029b8:	c0 a3       	brcs	800029cc <spi_setupChipReg+0x94>
800029ba:	30 2a       	mov	r10,2
800029bc:	f4 09 18 00 	cp.b	r9,r10
800029c0:	c0 c0       	breq	800029d8 <spi_setupChipReg+0xa0>
800029c2:	30 3a       	mov	r10,3
800029c4:	f4 09 18 00 	cp.b	r9,r10
800029c8:	c0 e1       	brne	800029e4 <spi_setupChipReg+0xac>
800029ca:	c0 a8       	rjmp	800029de <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
800029cc:	8b c8       	st.w	r5[0x30],r8
800029ce:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
800029d2:	8b d8       	st.w	r5[0x34],r8
800029d4:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
800029d8:	8b e8       	st.w	r5[0x38],r8
800029da:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
800029de:	8b f8       	st.w	r5[0x3c],r8
800029e0:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
800029e4:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
800029e6:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800029ea:	00 00       	add	r0,r0
800029ec:	80 00       	ld.sh	r0,r0[0x0]
800029ee:	28 78       	sub	r8,-121

800029f0 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
800029f0:	30 18       	mov	r8,1
800029f2:	99 08       	st.w	r12[0x0],r8
}
800029f4:	5e fc       	retal	r12

800029f6 <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
800029f6:	76 09       	ld.w	r9,r11[0x0]
800029f8:	58 29       	cp.w	r9,2
800029fa:	e0 88 00 03 	brls	80002a00 <tc_init_waveform+0xa>
800029fe:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80002a00:	76 18       	ld.w	r8,r11[0x4]
80002a02:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80002a06:	af ba       	sbr	r10,0xf
80002a08:	10 9b       	mov	r11,r8
80002a0a:	e6 1b c0 00 	andh	r11,0xc000,COH
80002a0e:	16 4a       	or	r10,r11
80002a10:	10 9b       	mov	r11,r8
80002a12:	e6 1b 30 00 	andh	r11,0x3000,COH
80002a16:	16 4a       	or	r10,r11
80002a18:	10 9b       	mov	r11,r8
80002a1a:	e6 1b 0c 00 	andh	r11,0xc00,COH
80002a1e:	16 4a       	or	r10,r11
80002a20:	10 9b       	mov	r11,r8
80002a22:	e6 1b 03 00 	andh	r11,0x300,COH
80002a26:	16 4a       	or	r10,r11
80002a28:	10 9b       	mov	r11,r8
80002a2a:	e6 1b 00 c0 	andh	r11,0xc0,COH
80002a2e:	16 4a       	or	r10,r11
80002a30:	10 9b       	mov	r11,r8
80002a32:	e6 1b 00 30 	andh	r11,0x30,COH
80002a36:	16 4a       	or	r10,r11
80002a38:	10 9b       	mov	r11,r8
80002a3a:	e6 1b 00 0c 	andh	r11,0xc,COH
80002a3e:	16 4a       	or	r10,r11
80002a40:	10 9b       	mov	r11,r8
80002a42:	e6 1b 00 03 	andh	r11,0x3,COH
80002a46:	16 4a       	or	r10,r11
80002a48:	10 9b       	mov	r11,r8
80002a4a:	e2 1b 60 00 	andl	r11,0x6000,COH
80002a4e:	16 4a       	or	r10,r11
80002a50:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80002a54:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
80002a58:	10 9b       	mov	r11,r8
80002a5a:	e2 1b 0c 00 	andl	r11,0xc00,COH
80002a5e:	16 4a       	or	r10,r11
80002a60:	10 9b       	mov	r11,r8
80002a62:	e2 1b 03 00 	andl	r11,0x300,COH
80002a66:	16 4a       	or	r10,r11
80002a68:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
80002a6c:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80002a70:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80002a74:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
80002a78:	10 9b       	mov	r11,r8
80002a7a:	e2 1b 00 30 	andl	r11,0x30,COH
80002a7e:	16 4a       	or	r10,r11
80002a80:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002a84:	f5 e8 10 38 	or	r8,r10,r8<<0x3
80002a88:	a5 69       	lsl	r9,0x4
80002a8a:	2f f9       	sub	r9,-1
80002a8c:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80002a90:	5e fd       	retal	0

80002a92 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002a92:	58 2b       	cp.w	r11,2
80002a94:	e0 88 00 03 	brls	80002a9a <tc_start+0x8>
80002a98:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80002a9a:	a7 6b       	lsl	r11,0x6
80002a9c:	16 0c       	add	r12,r11
80002a9e:	30 58       	mov	r8,5
80002aa0:	99 08       	st.w	r12[0x0],r8
80002aa2:	5e fd       	retal	0

80002aa4 <tc_stop>:


int tc_stop(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002aa4:	58 2b       	cp.w	r11,2
80002aa6:	e0 88 00 03 	brls	80002aac <tc_stop+0x8>
80002aaa:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Disable the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_CLKDIS_MASK;
80002aac:	a7 6b       	lsl	r11,0x6
80002aae:	16 0c       	add	r12,r11
80002ab0:	30 28       	mov	r8,2
80002ab2:	99 08       	st.w	r12[0x0],r8
80002ab4:	5e fd       	retal	0

80002ab6 <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002ab6:	58 2b       	cp.w	r11,2
80002ab8:	e0 88 00 03 	brls	80002abe <tc_read_sr+0x8>
80002abc:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80002abe:	a7 6b       	lsl	r11,0x6
80002ac0:	2e 0b       	sub	r11,-32
80002ac2:	16 0c       	add	r12,r11
80002ac4:	78 0c       	ld.w	r12,r12[0x0]
}
80002ac6:	5e fc       	retal	r12

80002ac8 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002ac8:	58 2b       	cp.w	r11,2
80002aca:	e0 88 00 03 	brls	80002ad0 <tc_write_rc+0x8>
80002ace:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80002ad0:	f6 08 15 04 	lsl	r8,r11,0x4
80002ad4:	2f f8       	sub	r8,-1
80002ad6:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80002ada:	e2 18 80 00 	andl	r8,0x8000,COH
80002ade:	c0 c0       	breq	80002af6 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80002ae0:	a7 6b       	lsl	r11,0x6
80002ae2:	16 0c       	add	r12,r11
80002ae4:	2e 4c       	sub	r12,-28
80002ae6:	78 08       	ld.w	r8,r12[0x0]
80002ae8:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80002aec:	e0 18 00 00 	andl	r8,0x0
80002af0:	f3 e8 10 08 	or	r8,r9,r8
80002af4:	99 08       	st.w	r12[0x0],r8

  return value;
80002af6:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80002afa:	5e fc       	retal	r12

80002afc <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80002afc:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002b00:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002b04:	58 2b       	cp.w	r11,2
80002b06:	e0 88 00 04 	brls	80002b0e <tc_configure_interrupts+0x12>
80002b0a:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80002b0e:	ee 19 00 01 	eorh	r9,0x1
80002b12:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80002b16:	74 08       	ld.w	r8,r10[0x0]
80002b18:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80002b1c:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80002b20:	a7 6e       	lsl	lr,0x6
80002b22:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80002b26:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80002b2a:	0e 4e       	or	lr,r7
80002b2c:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80002b30:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80002b34:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80002b38:	fd e7 10 4e 	or	lr,lr,r7<<0x4
80002b3c:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80002b40:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80002b44:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80002b48:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80002b4c:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002b50:	fd e8 10 18 	or	r8,lr,r8<<0x1
80002b54:	f6 0e 15 06 	lsl	lr,r11,0x6
80002b58:	f8 0e 00 0e 	add	lr,r12,lr
80002b5c:	2d ce       	sub	lr,-36
80002b5e:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002b60:	58 09       	cp.w	r9,0
80002b62:	c0 20       	breq	80002b66 <tc_configure_interrupts+0x6a>
80002b64:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002b66:	74 08       	ld.w	r8,r10[0x0]
80002b68:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80002b6c:	e0 65 00 80 	mov	r5,128
80002b70:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80002b74:	74 08       	ld.w	r8,r10[0x0]
80002b76:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80002b7a:	f9 b4 00 40 	moveq	r4,64
80002b7e:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80002b82:	74 08       	ld.w	r8,r10[0x0]
80002b84:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80002b88:	f9 b3 00 20 	moveq	r3,32
80002b8c:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80002b90:	74 08       	ld.w	r8,r10[0x0]
80002b92:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80002b96:	f9 b2 00 10 	moveq	r2,16
80002b9a:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80002b9e:	74 08       	ld.w	r8,r10[0x0]
80002ba0:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002ba4:	f9 b6 00 08 	moveq	r6,8
80002ba8:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80002bac:	74 08       	ld.w	r8,r10[0x0]
80002bae:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80002bb2:	f9 b7 00 04 	moveq	r7,4
80002bb6:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80002bba:	74 08       	ld.w	r8,r10[0x0]
80002bbc:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002bc0:	f9 be 00 02 	moveq	lr,2
80002bc4:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002bc8:	74 08       	ld.w	r8,r10[0x0]
80002bca:	ec 18 00 01 	eorl	r8,0x1
80002bce:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002bd2:	eb e8 10 08 	or	r8,r5,r8
80002bd6:	08 48       	or	r8,r4
80002bd8:	06 48       	or	r8,r3
80002bda:	04 48       	or	r8,r2
80002bdc:	0c 48       	or	r8,r6
80002bde:	0e 48       	or	r8,r7
80002be0:	1c 48       	or	r8,lr
80002be2:	f6 0a 15 06 	lsl	r10,r11,0x6
80002be6:	f8 0a 00 0a 	add	r10,r12,r10
80002bea:	2d 8a       	sub	r10,-40
80002bec:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80002bee:	a7 6b       	lsl	r11,0x6
80002bf0:	2e 0b       	sub	r11,-32
80002bf2:	16 0c       	add	r12,r11
80002bf4:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002bf6:	58 09       	cp.w	r9,0
80002bf8:	c0 31       	brne	80002bfe <tc_configure_interrupts+0x102>
80002bfa:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80002bfe:	d5 03       	csrf	0x10
80002c00:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80002c04 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80002c04:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80002c06:	f6 08 15 04 	lsl	r8,r11,0x4
80002c0a:	14 38       	cp.w	r8,r10
80002c0c:	f9 b8 08 10 	movls	r8,16
80002c10:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80002c14:	f0 0b 02 4b 	mul	r11,r8,r11
80002c18:	f6 09 16 01 	lsr	r9,r11,0x1
80002c1c:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80002c20:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80002c24:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80002c28:	f2 cb 00 01 	sub	r11,r9,1
80002c2c:	e0 4b ff fe 	cp.w	r11,65534
80002c30:	e0 88 00 03 	brls	80002c36 <usart_set_async_baudrate+0x32>
80002c34:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80002c36:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80002c38:	e8 6e 00 00 	mov	lr,524288
80002c3c:	59 08       	cp.w	r8,16
80002c3e:	fc 08 17 10 	movne	r8,lr
80002c42:	f9 b8 00 00 	moveq	r8,0
80002c46:	e4 1b ff f7 	andh	r11,0xfff7
80002c4a:	e0 1b fe cf 	andl	r11,0xfecf
80002c4e:	16 48       	or	r8,r11
80002c50:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80002c52:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80002c56:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80002c5a:	99 89       	st.w	r12[0x20],r9
80002c5c:	d8 0a       	popm	pc,r12=0

80002c5e <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80002c5e:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80002c60:	e2 18 00 02 	andl	r8,0x2,COH
80002c64:	c0 31       	brne	80002c6a <usart_write_char+0xc>
80002c66:	30 2c       	mov	r12,2
80002c68:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80002c6a:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002c6e:	99 7b       	st.w	r12[0x1c],r11
80002c70:	5e fd       	retal	0
80002c72:	d7 03       	nop

80002c74 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80002c74:	eb cd 40 e0 	pushm	r5-r7,lr
80002c78:	18 96       	mov	r6,r12
80002c7a:	16 95       	mov	r5,r11
80002c7c:	e0 67 27 0f 	mov	r7,9999
80002c80:	c0 68       	rjmp	80002c8c <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80002c82:	58 07       	cp.w	r7,0
80002c84:	c0 31       	brne	80002c8a <usart_putchar+0x16>
80002c86:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80002c8a:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80002c8c:	0a 9b       	mov	r11,r5
80002c8e:	0c 9c       	mov	r12,r6
80002c90:	f0 1f 00 03 	mcall	80002c9c <usart_putchar+0x28>
80002c94:	cf 71       	brne	80002c82 <usart_putchar+0xe>

  return USART_SUCCESS;
}
80002c96:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002c9a:	00 00       	add	r0,r0
80002c9c:	80 00       	ld.sh	r0,r0[0x0]
80002c9e:	2c 5e       	sub	lr,-59

80002ca0 <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, int *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
80002ca0:	78 58       	ld.w	r8,r12[0x14]
80002ca2:	e2 18 00 e0 	andl	r8,0xe0,COH
80002ca6:	c0 30       	breq	80002cac <usart_read_char+0xc>
80002ca8:	30 4c       	mov	r12,4
80002caa:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
80002cac:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
80002cae:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002cb2:	c0 31       	brne	80002cb8 <usart_read_char+0x18>
80002cb4:	30 3c       	mov	r12,3
80002cb6:	5e fc       	retal	r12
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
80002cb8:	78 68       	ld.w	r8,r12[0x18]
80002cba:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
80002cbe:	97 08       	st.w	r11[0x0],r8
80002cc0:	5e fd       	retal	0
80002cc2:	d7 03       	nop

80002cc4 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80002cc4:	eb cd 40 c0 	pushm	r6-r7,lr
80002cc8:	18 96       	mov	r6,r12
80002cca:	16 97       	mov	r7,r11
  while (*string != '\0')
80002ccc:	17 8b       	ld.ub	r11,r11[0x0]
80002cce:	58 0b       	cp.w	r11,0
80002cd0:	c0 80       	breq	80002ce0 <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80002cd2:	2f f7       	sub	r7,-1
80002cd4:	0c 9c       	mov	r12,r6
80002cd6:	f0 1f 00 04 	mcall	80002ce4 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80002cda:	0f 8b       	ld.ub	r11,r7[0x0]
80002cdc:	58 0b       	cp.w	r11,0
80002cde:	cf a1       	brne	80002cd2 <usart_write_line+0xe>
80002ce0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002ce4:	80 00       	ld.sh	r0,r0[0x0]
80002ce6:	2c 74       	sub	r4,-57

80002ce8 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80002ce8:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80002cec:	e6 18 00 01 	andh	r8,0x1,COH
80002cf0:	c0 71       	brne	80002cfe <usart_reset+0x16>
80002cf2:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80002cf4:	3f f8       	mov	r8,-1
80002cf6:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002cf8:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80002cfa:	d5 03       	csrf	0x10
80002cfc:	c0 48       	rjmp	80002d04 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80002cfe:	3f f8       	mov	r8,-1
80002d00:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002d02:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80002d04:	30 08       	mov	r8,0
80002d06:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80002d08:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80002d0a:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80002d0c:	e8 68 61 0c 	mov	r8,549132
80002d10:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80002d12:	5e fc       	retal	r12

80002d14 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80002d14:	eb cd 40 e0 	pushm	r5-r7,lr
80002d18:	18 96       	mov	r6,r12
80002d1a:	16 97       	mov	r7,r11
80002d1c:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80002d1e:	f0 1f 00 2f 	mcall	80002dd8 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80002d22:	58 07       	cp.w	r7,0
80002d24:	c5 80       	breq	80002dd4 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80002d26:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002d28:	30 49       	mov	r9,4
80002d2a:	f2 08 18 00 	cp.b	r8,r9
80002d2e:	e0 88 00 53 	brls	80002dd4 <usart_init_rs232+0xc0>
80002d32:	30 99       	mov	r9,9
80002d34:	f2 08 18 00 	cp.b	r8,r9
80002d38:	e0 8b 00 4e 	brhi	80002dd4 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80002d3c:	0f d9       	ld.ub	r9,r7[0x5]
80002d3e:	30 78       	mov	r8,7
80002d40:	f0 09 18 00 	cp.b	r9,r8
80002d44:	e0 8b 00 48 	brhi	80002dd4 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80002d48:	8e 39       	ld.sh	r9,r7[0x6]
80002d4a:	e0 68 01 01 	mov	r8,257
80002d4e:	f0 09 19 00 	cp.h	r9,r8
80002d52:	e0 8b 00 41 	brhi	80002dd4 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80002d56:	ef 39 00 08 	ld.ub	r9,r7[8]
80002d5a:	30 38       	mov	r8,3
80002d5c:	f0 09 18 00 	cp.b	r9,r8
80002d60:	e0 8b 00 3a 	brhi	80002dd4 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80002d64:	0a 9a       	mov	r10,r5
80002d66:	6e 0b       	ld.w	r11,r7[0x0]
80002d68:	0c 9c       	mov	r12,r6
80002d6a:	f0 1f 00 1d 	mcall	80002ddc <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002d6e:	58 1c       	cp.w	r12,1
80002d70:	c3 20       	breq	80002dd4 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80002d72:	0f c8       	ld.ub	r8,r7[0x4]
80002d74:	30 99       	mov	r9,9
80002d76:	f2 08 18 00 	cp.b	r8,r9
80002d7a:	c0 51       	brne	80002d84 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80002d7c:	6c 18       	ld.w	r8,r6[0x4]
80002d7e:	b1 b8       	sbr	r8,0x11
80002d80:	8d 18       	st.w	r6[0x4],r8
80002d82:	c0 68       	rjmp	80002d8e <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80002d84:	6c 19       	ld.w	r9,r6[0x4]
80002d86:	20 58       	sub	r8,5
80002d88:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80002d8c:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80002d8e:	6c 19       	ld.w	r9,r6[0x4]
80002d90:	ef 3a 00 08 	ld.ub	r10,r7[8]
80002d94:	0f d8       	ld.ub	r8,r7[0x5]
80002d96:	a9 78       	lsl	r8,0x9
80002d98:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80002d9c:	12 48       	or	r8,r9
80002d9e:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80002da0:	8e 38       	ld.sh	r8,r7[0x6]
80002da2:	30 29       	mov	r9,2
80002da4:	f2 08 19 00 	cp.h	r8,r9
80002da8:	e0 88 00 09 	brls	80002dba <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80002dac:	6c 18       	ld.w	r8,r6[0x4]
80002dae:	ad b8       	sbr	r8,0xd
80002db0:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80002db2:	8e b8       	ld.uh	r8,r7[0x6]
80002db4:	20 28       	sub	r8,2
80002db6:	8d a8       	st.w	r6[0x28],r8
80002db8:	c0 68       	rjmp	80002dc4 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80002dba:	6c 19       	ld.w	r9,r6[0x4]
80002dbc:	5c 78       	castu.h	r8
80002dbe:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80002dc2:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80002dc4:	6c 18       	ld.w	r8,r6[0x4]
80002dc6:	e0 18 ff f0 	andl	r8,0xfff0
80002dca:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80002dcc:	35 08       	mov	r8,80
80002dce:	8d 08       	st.w	r6[0x0],r8
80002dd0:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80002dd4:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002dd8:	80 00       	ld.sh	r0,r0[0x0]
80002dda:	2c e8       	sub	r8,-50
80002ddc:	80 00       	ld.sh	r0,r0[0x0]
80002dde:	2c 04       	sub	r4,-64

80002de0 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80002de0:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80002de4:	fe c0 8f e4 	sub	r0,pc,-28700

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80002de8:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80002dec:	d5 53       	csrf	0x15
  cp      r0, r1
80002dee:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80002df0:	e0 61 05 40 	mov	r1,1344
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80002df4:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80002df6:	c0 72       	brcc	80002e04 <idata_load_loop_end>
  cp      r0, r1
80002df8:	fe c2 86 58 	sub	r2,pc,-31144

80002dfc <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80002dfc:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80002dfe:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80002e00:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80002e02:	cf d3       	brcs	80002dfc <idata_load_loop>

80002e04 <idata_load_loop_end>:
  mov     r2, 0
80002e04:	e0 60 05 40 	mov	r0,1344
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80002e08:	e0 61 07 e0 	mov	r1,2016
  cp      r0, r1
  brlo    udata_clear_loop
80002e0c:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80002e0e:	c0 62       	brcc	80002e1a <udata_clear_loop_end>
80002e10:	30 02       	mov	r2,0
80002e12:	30 03       	mov	r3,0

80002e14 <udata_clear_loop>:
80002e14:	a1 22       	st.d	r0++,r2
80002e16:	02 30       	cp.w	r0,r1
80002e18:	cf e3       	brcs	80002e14 <udata_clear_loop>

80002e1a <udata_clear_loop_end>:
80002e1a:	fe cf ee 46 	sub	pc,pc,-4538
80002e1e:	d7 03       	nop

80002e20 <switch_pll_on>:

	return TRX_SUCCESS;
}

static void switch_pll_on(void)
{
80002e20:	eb cd 40 e0 	pushm	r5-r7,lr
	trx_irq_reason_t irq_status;
	uint8_t poll_counter = 0;

	/* Check if trx is in TRX_OFF; only from PLL_ON the following procedure is applicable */
	if (pal_trx_bit_read(SR_TRX_STATUS) != TRX_OFF) {
80002e24:	30 0a       	mov	r10,0
80002e26:	31 fb       	mov	r11,31
80002e28:	30 1c       	mov	r12,1
80002e2a:	f0 1f 00 19 	mcall	80002e8c <switch_pll_on+0x6c>
80002e2e:	30 88       	mov	r8,8
80002e30:	f0 0c 18 00 	cp.b	r12,r8
80002e34:	c2 a1       	brne	80002e88 <switch_pll_on+0x68>
		Assert("Switch PLL_ON failed, because trx is not in TRX_OFF" ==
				0);
		return;
	}

	pal_trx_reg_read(RG_IRQ_STATUS);	/* clear PLL lock bit */
80002e36:	30 fc       	mov	r12,15
80002e38:	f0 1f 00 16 	mcall	80002e90 <switch_pll_on+0x70>

	/* Switch PLL on */
	pal_trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
80002e3c:	30 9b       	mov	r11,9
80002e3e:	30 2c       	mov	r12,2
80002e40:	f0 1f 00 15 	mcall	80002e94 <switch_pll_on+0x74>
80002e44:	30 07       	mov	r7,0

	/* Check if PLL has been locked. */
	do {
		irq_status = (trx_irq_reason_t) pal_trx_reg_read(RG_IRQ_STATUS);
80002e46:	30 f5       	mov	r5,15

		/* Wait a time interval of typical value for state change. */
		DELAY_US(TRX_OFF_TO_PLL_ON_TIME_US);

		poll_counter++;
	} while (poll_counter < PLL_LOCK_ATTEMPTS);
80002e48:	30 36       	mov	r6,3
	/* Switch PLL on */
	pal_trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);

	/* Check if PLL has been locked. */
	do {
		irq_status = (trx_irq_reason_t) pal_trx_reg_read(RG_IRQ_STATUS);
80002e4a:	0a 9c       	mov	r12,r5
80002e4c:	f0 1f 00 11 	mcall	80002e90 <switch_pll_on+0x70>

		if (irq_status & TRX_IRQ_PLL_LOCK) {
80002e50:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002e54:	c1 a1       	brne	80002e88 <switch_pll_on+0x68>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002e56:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002e5a:	f0 ca ff e9 	sub	r10,r8,-23
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002e5e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002e62:	14 38       	cp.w	r8,r10
80002e64:	e0 88 00 08 	brls	80002e74 <switch_pll_on+0x54>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002e68:	12 38       	cp.w	r8,r9
80002e6a:	fe 98 ff fa 	brls	80002e5e <switch_pll_on+0x3e>
80002e6e:	12 3a       	cp.w	r10,r9
80002e70:	c0 73       	brcs	80002e7e <switch_pll_on+0x5e>
80002e72:	cf 6b       	rjmp	80002e5e <switch_pll_on+0x3e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002e74:	12 38       	cp.w	r8,r9
80002e76:	e0 8b 00 04 	brhi	80002e7e <switch_pll_on+0x5e>
80002e7a:	12 3a       	cp.w	r10,r9
80002e7c:	cf 12       	brcc	80002e5e <switch_pll_on+0x3e>
		}

		/* Wait a time interval of typical value for state change. */
		DELAY_US(TRX_OFF_TO_PLL_ON_TIME_US);

		poll_counter++;
80002e7e:	2f f7       	sub	r7,-1
80002e80:	5c 57       	castu.b	r7
	} while (poll_counter < PLL_LOCK_ATTEMPTS);
80002e82:	ec 07 18 00 	cp.b	r7,r6
80002e86:	ce 21       	brne	80002e4a <switch_pll_on+0x2a>
80002e88:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002e8c:	80 00       	ld.sh	r0,r0[0x0]
80002e8e:	37 14       	mov	r4,113
80002e90:	80 00       	ld.sh	r0,r0[0x0]
80002e92:	36 28       	mov	r8,98
80002e94:	80 00       	ld.sh	r0,r0[0x0]
80002e96:	35 54       	mov	r4,85

80002e98 <set_trx_state>:
	/* The TRX_END interrupt of the transceiver is enabled. */
	pal_trx_reg_write(RG_IRQ_MASK, TRX_IRQ_DEFAULT);
}

static tal_trx_status_t set_trx_state(trx_cmd_t trx_cmd)
{
80002e98:	eb cd 40 f8 	pushm	r3-r7,lr
80002e9c:	18 97       	mov	r7,r12
	tal_trx_status = (tal_trx_status_t) pal_trx_bit_read(SR_TRX_STATUS);
80002e9e:	30 0a       	mov	r10,0
80002ea0:	31 fb       	mov	r11,31
80002ea2:	30 1c       	mov	r12,1
80002ea4:	f0 1f 00 4e 	mcall	80002fdc <set_trx_state+0x144>
80002ea8:	4c e8       	lddpc	r8,80002fe0 <set_trx_state+0x148>
80002eaa:	b0 8c       	st.b	r8[0x0],r12
	/*
	 * State transition is handled among FORCE_TRX_OFF, RX_ON and PLL_ON.
	 * These are the essential states required for a basic transmission
	 * and reception.
	 */
	switch (trx_cmd) {	/* requested state */
80002eac:	30 68       	mov	r8,6
80002eae:	f0 07 18 00 	cp.b	r7,r8
80002eb2:	c4 a0       	breq	80002f46 <set_trx_state+0xae>
80002eb4:	30 98       	mov	r8,9
80002eb6:	f0 07 18 00 	cp.b	r7,r8
80002eba:	c2 20       	breq	80002efe <set_trx_state+0x66>
80002ebc:	30 38       	mov	r8,3
80002ebe:	f0 07 18 00 	cp.b	r7,r8
80002ec2:	c7 d1       	brne	80002fbc <set_trx_state+0x124>
	case CMD_FORCE_TRX_OFF:
		/* Handling FORCE_TRX_OFF state */
		switch (tal_trx_status) {
80002ec4:	30 88       	mov	r8,8
80002ec6:	f0 0c 18 00 	cp.b	r12,r8
80002eca:	c7 90       	breq	80002fbc <set_trx_state+0x124>
		case TRX_OFF:
			/* Do nothing - maintain the previous state */
			break;

		default:
			pal_trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF);
80002ecc:	30 3b       	mov	r11,3
80002ece:	30 2c       	mov	r12,2
80002ed0:	f0 1f 00 45 	mcall	80002fe4 <set_trx_state+0x14c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002ed4:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002ed8:	f0 ca ff ff 	sub	r10,r8,-1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002edc:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002ee0:	14 38       	cp.w	r8,r10
80002ee2:	e0 88 00 08 	brls	80002ef2 <set_trx_state+0x5a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002ee6:	12 38       	cp.w	r8,r9
80002ee8:	fe 98 ff fa 	brls	80002edc <set_trx_state+0x44>
80002eec:	12 3a       	cp.w	r10,r9
80002eee:	c6 73       	brcs	80002fbc <set_trx_state+0x124>
80002ef0:	cf 6b       	rjmp	80002edc <set_trx_state+0x44>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002ef2:	12 38       	cp.w	r8,r9
80002ef4:	e0 8b 00 64 	brhi	80002fbc <set_trx_state+0x124>
80002ef8:	12 3a       	cp.w	r10,r9
80002efa:	c6 13       	brcs	80002fbc <set_trx_state+0x124>
80002efc:	cf 0b       	rjmp	80002edc <set_trx_state+0x44>
		}
		break;

	case CMD_PLL_ON:
		/* Handling PLL_ON state */
		switch (tal_trx_status) {
80002efe:	30 68       	mov	r8,6
80002f00:	f0 0c 18 00 	cp.b	r12,r8
80002f04:	c0 80       	breq	80002f14 <set_trx_state+0x7c>
80002f06:	30 88       	mov	r8,8
80002f08:	f0 0c 18 00 	cp.b	r12,r8
80002f0c:	c5 81       	brne	80002fbc <set_trx_state+0x124>
		case PLL_ON:
			/* Do nothing - maintain the previous state */
			break;

		case TRX_OFF:
			switch_pll_on();
80002f0e:	f0 1f 00 37 	mcall	80002fe8 <set_trx_state+0x150>
			break;
80002f12:	c5 58       	rjmp	80002fbc <set_trx_state+0x124>

		case RX_ON:
			pal_trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
80002f14:	30 9b       	mov	r11,9
80002f16:	30 2c       	mov	r12,2
80002f18:	f0 1f 00 33 	mcall	80002fe4 <set_trx_state+0x14c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002f1c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002f20:	f0 ca ff ff 	sub	r10,r8,-1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002f24:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002f28:	14 38       	cp.w	r8,r10
80002f2a:	e0 88 00 08 	brls	80002f3a <set_trx_state+0xa2>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002f2e:	12 38       	cp.w	r8,r9
80002f30:	fe 98 ff fa 	brls	80002f24 <set_trx_state+0x8c>
80002f34:	12 3a       	cp.w	r10,r9
80002f36:	c4 33       	brcs	80002fbc <set_trx_state+0x124>
80002f38:	cf 6b       	rjmp	80002f24 <set_trx_state+0x8c>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002f3a:	12 38       	cp.w	r8,r9
80002f3c:	e0 8b 00 40 	brhi	80002fbc <set_trx_state+0x124>
80002f40:	12 3a       	cp.w	r10,r9
80002f42:	c3 d3       	brcs	80002fbc <set_trx_state+0x124>
80002f44:	cf 0b       	rjmp	80002f24 <set_trx_state+0x8c>
		}
		break;

	case CMD_RX_ON:
		/* Handling the RX_ON state */
		switch (tal_trx_status) {
80002f46:	30 88       	mov	r8,8
80002f48:	f0 0c 18 00 	cp.b	r12,r8
80002f4c:	c1 e0       	breq	80002f88 <set_trx_state+0xf0>
80002f4e:	30 98       	mov	r8,9
80002f50:	f0 0c 18 00 	cp.b	r12,r8
80002f54:	c3 41       	brne	80002fbc <set_trx_state+0x124>
		case RX_ON:
			/* Do nothing - maintain the previous state */
			break;

		case PLL_ON:
			pal_trx_reg_write(RG_TRX_STATE, CMD_RX_ON);
80002f56:	30 6b       	mov	r11,6
80002f58:	30 2c       	mov	r12,2
80002f5a:	f0 1f 00 23 	mcall	80002fe4 <set_trx_state+0x14c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002f5e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002f62:	f0 ca ff ff 	sub	r10,r8,-1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002f66:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002f6a:	14 38       	cp.w	r8,r10
80002f6c:	e0 88 00 08 	brls	80002f7c <set_trx_state+0xe4>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002f70:	12 38       	cp.w	r8,r9
80002f72:	fe 98 ff fa 	brls	80002f66 <set_trx_state+0xce>
80002f76:	12 3a       	cp.w	r10,r9
80002f78:	c2 23       	brcs	80002fbc <set_trx_state+0x124>
80002f7a:	cf 6b       	rjmp	80002f66 <set_trx_state+0xce>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002f7c:	12 38       	cp.w	r8,r9
80002f7e:	e0 8b 00 1f 	brhi	80002fbc <set_trx_state+0x124>
80002f82:	12 3a       	cp.w	r10,r9
80002f84:	c1 c3       	brcs	80002fbc <set_trx_state+0x124>
80002f86:	cf 0b       	rjmp	80002f66 <set_trx_state+0xce>
			PAL_WAIT_1_US();
			break;

		case TRX_OFF:
			switch_pll_on();
80002f88:	f0 1f 00 18 	mcall	80002fe8 <set_trx_state+0x150>
			pal_trx_reg_write(RG_TRX_STATE, CMD_RX_ON);
80002f8c:	30 6b       	mov	r11,6
80002f8e:	30 2c       	mov	r12,2
80002f90:	f0 1f 00 15 	mcall	80002fe4 <set_trx_state+0x14c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002f94:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002f98:	f0 ca ff ff 	sub	r10,r8,-1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002f9c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002fa0:	14 38       	cp.w	r8,r10
80002fa2:	e0 88 00 08 	brls	80002fb2 <set_trx_state+0x11a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002fa6:	12 38       	cp.w	r8,r9
80002fa8:	fe 98 ff fa 	brls	80002f9c <set_trx_state+0x104>
80002fac:	12 3a       	cp.w	r10,r9
80002fae:	c0 73       	brcs	80002fbc <set_trx_state+0x124>
80002fb0:	cf 6b       	rjmp	80002f9c <set_trx_state+0x104>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002fb2:	12 38       	cp.w	r8,r9
80002fb4:	e0 8b 00 04 	brhi	80002fbc <set_trx_state+0x124>
80002fb8:	12 3a       	cp.w	r10,r9
80002fba:	cf 12       	brcc	80002f9c <set_trx_state+0x104>
		break;
	}

	/* Hold till the state transition is complete */
	do {
		tal_trx_status = (tal_trx_status_t)
80002fbc:	30 06       	mov	r6,0
80002fbe:	31 f5       	mov	r5,31
80002fc0:	30 14       	mov	r4,1
80002fc2:	48 83       	lddpc	r3,80002fe0 <set_trx_state+0x148>
				pal_trx_bit_read(SR_TRX_STATUS);
	} while (tal_trx_status == STATE_TRANSITION_IN_PROGRESS);
80002fc4:	31 f7       	mov	r7,31
		break;
	}

	/* Hold till the state transition is complete */
	do {
		tal_trx_status = (tal_trx_status_t)
80002fc6:	0c 9a       	mov	r10,r6
80002fc8:	0a 9b       	mov	r11,r5
80002fca:	08 9c       	mov	r12,r4
80002fcc:	f0 1f 00 04 	mcall	80002fdc <set_trx_state+0x144>
80002fd0:	a6 8c       	st.b	r3[0x0],r12
				pal_trx_bit_read(SR_TRX_STATUS);
	} while (tal_trx_status == STATE_TRANSITION_IN_PROGRESS);
80002fd2:	ee 0c 18 00 	cp.b	r12,r7
80002fd6:	cf 80       	breq	80002fc6 <set_trx_state+0x12e>

	return tal_trx_status;
}
80002fd8:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002fdc:	80 00       	ld.sh	r0,r0[0x0]
80002fde:	37 14       	mov	r4,113
80002fe0:	00 00       	add	r0,r0
80002fe2:	06 45       	or	r5,r3
80002fe4:	80 00       	ld.sh	r0,r0[0x0]
80002fe6:	35 54       	mov	r4,85
80002fe8:	80 00       	ld.sh	r0,r0[0x0]
80002fea:	2e 20       	sub	r0,-30

80002fec <tx_frame_config>:
	 */
	set_trx_state(CMD_RX_ON);
}

void tx_frame_config(void)
{
80002fec:	eb cd 40 c0 	pushm	r6-r7,lr
	tal_trx_status_t trx_status;

	/* Set trx to PLL_ON state to initiate transmission procedure */
	do {
		trx_status = set_trx_state(CMD_PLL_ON);
80002ff0:	30 96       	mov	r6,9
	} while (trx_status != PLL_ON);
80002ff2:	30 97       	mov	r7,9
{
	tal_trx_status_t trx_status;

	/* Set trx to PLL_ON state to initiate transmission procedure */
	do {
		trx_status = set_trx_state(CMD_PLL_ON);
80002ff4:	0c 9c       	mov	r12,r6
80002ff6:	f0 1f 00 0a 	mcall	8000301c <tx_frame_config+0x30>
	} while (trx_status != PLL_ON);
80002ffa:	ee 0c 18 00 	cp.b	r12,r7
80002ffe:	cf b1       	brne	80002ff4 <tx_frame_config+0x8>

	tal_state = TAL_TX_AUTO;
80003000:	30 19       	mov	r9,1
80003002:	48 88       	lddpc	r8,80003020 <tx_frame_config+0x34>
80003004:	b0 89       	st.b	r8[0x0],r9

	/* Toggle the SLP_TR pin triggering transmission. */
	SLP_TR_HIGH();
80003006:	31 3c       	mov	r12,19
80003008:	f0 1f 00 07 	mcall	80003024 <tx_frame_config+0x38>
	WAIT_65_NS();
8000300c:	d7 03       	nop
8000300e:	d7 03       	nop
	SLP_TR_LOW();
80003010:	31 3c       	mov	r12,19
80003012:	f0 1f 00 06 	mcall	80003028 <tx_frame_config+0x3c>
}
80003016:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000301a:	00 00       	add	r0,r0
8000301c:	80 00       	ld.sh	r0,r0[0x0]
8000301e:	2e 98       	sub	r8,-23
80003020:	00 00       	add	r0,r0
80003022:	06 44       	or	r4,r3
80003024:	80 00       	ld.sh	r0,r0[0x0]
80003026:	26 78       	sub	r8,103
80003028:	80 00       	ld.sh	r0,r0[0x0]
8000302a:	26 8e       	sub	lr,104

8000302c <trx_irq_handler_cb>:

	return tal_trx_status;
}

void trx_irq_handler_cb(void)
{
8000302c:	d4 01       	pushm	lr
8000302e:	20 1d       	sub	sp,4
	trx_irq_reason_t trx_irq_cause;

	trx_irq_cause = (trx_irq_reason_t) pal_trx_reg_read(RG_IRQ_STATUS);
80003030:	30 fc       	mov	r12,15
80003032:	f0 1f 00 19 	mcall	80003094 <trx_irq_handler_cb+0x68>

	if (trx_irq_cause & TRX_IRQ_TRX_END) {
80003036:	e2 1c 00 08 	andl	r12,0x8,COH
8000303a:	c2 b0       	breq	80003090 <trx_irq_handler_cb+0x64>
		/*
		 * TRX_END reason depends on if the trx is currently used for
		 * transmission or reception.
		 */
		if (tal_state == TAL_TX_AUTO) {
8000303c:	49 78       	lddpc	r8,80003098 <trx_irq_handler_cb+0x6c>
8000303e:	11 89       	ld.ub	r9,r8[0x0]
80003040:	30 18       	mov	r8,1
80003042:	f0 09 18 00 	cp.b	r9,r8
80003046:	c0 81       	brne	80003056 <trx_irq_handler_cb+0x2a>
}

static void handle_tx_end_irq(void)
{
	// Trx has handled the entire transmission incl. CSMA
	tal_state = TAL_TX_END;	// Further handling is done by tx_end_handling()
80003048:	30 29       	mov	r9,2
8000304a:	49 48       	lddpc	r8,80003098 <trx_irq_handler_cb+0x6c>
8000304c:	b0 89       	st.b	r8[0x0],r9

	/*
	 * After transmission has finished, switch receiver on again.
	 */
	set_trx_state(CMD_RX_ON);
8000304e:	30 6c       	mov	r12,6
80003050:	f0 1f 00 13 	mcall	8000309c <trx_irq_handler_cb+0x70>
80003054:	c1 e8       	rjmp	80003090 <trx_irq_handler_cb+0x64>
	uint8_t phy_frame_len;

	uint8_t *rx_frame_ptr = at86rfx_rx_buffer;

	/* Perform FCS check for frame validation */
	if (CRC16_NOT_VALID == pal_trx_bit_read(SR_RX_CRC_VALID)) {
80003056:	30 7a       	mov	r10,7
80003058:	e0 6b 00 80 	mov	r11,128
8000305c:	30 6c       	mov	r12,6
8000305e:	f0 1f 00 11 	mcall	800030a0 <trx_irq_handler_cb+0x74>
80003062:	c1 70       	breq	80003090 <trx_irq_handler_cb+0x64>
		return;
	}

	/* Get frame length from transceiver. */
	pal_trx_frame_read(&phy_frame_len, LENGTH_FIELD_LEN);
80003064:	30 1b       	mov	r11,1
80003066:	fa cc ff fd 	sub	r12,sp,-3
8000306a:	f0 1f 00 0f 	mcall	800030a4 <trx_irq_handler_cb+0x78>

	/* Check for valid frame length. */
	if (phy_frame_len > PHY_MAX_LENGTH) {
8000306e:	1b b8       	ld.ub	r8,sp[0x3]
80003070:	30 09       	mov	r9,0
80003072:	f2 08 18 00 	cp.b	r8,r9
80003076:	c0 d5       	brlt	80003090 <trx_irq_handler_cb+0x64>
		return;
	}

	/* Frame read from transceiver buffer. */
	pal_trx_frame_read(rx_frame_ptr, LENGTH_FIELD_LEN + phy_frame_len);
80003078:	2f f8       	sub	r8,-1
8000307a:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
8000307e:	48 bc       	lddpc	r12,800030a8 <trx_irq_handler_cb+0x7c>
80003080:	f0 1f 00 09 	mcall	800030a4 <trx_irq_handler_cb+0x78>

	/* Set flag indicating received frame to be handled. */
	at86rfx_frame_rx = true;
80003084:	30 19       	mov	r9,1
80003086:	48 a8       	lddpc	r8,800030ac <trx_irq_handler_cb+0x80>
80003088:	b0 89       	st.b	r8[0x0],r9

	set_trx_state(CMD_RX_ON);
8000308a:	30 6c       	mov	r12,6
8000308c:	f0 1f 00 04 	mcall	8000309c <trx_irq_handler_cb+0x70>
		} else {	/* Other tal_state than TAL_TX_... */
			/* Handle rx interrupt. */
			handle_received_frame_irq();
		}
	}
}
80003090:	2f fd       	sub	sp,-4
80003092:	d8 02       	popm	pc
80003094:	80 00       	ld.sh	r0,r0[0x0]
80003096:	36 28       	mov	r8,98
80003098:	00 00       	add	r0,r0
8000309a:	06 44       	or	r4,r3
8000309c:	80 00       	ld.sh	r0,r0[0x0]
8000309e:	2e 98       	sub	r8,-23
800030a0:	80 00       	ld.sh	r0,r0[0x0]
800030a2:	37 14       	mov	r4,113
800030a4:	80 00       	ld.sh	r0,r0[0x0]
800030a6:	35 c0       	mov	r0,92
800030a8:	00 00       	add	r0,r0
800030aa:	06 90       	mov	r0,r3
800030ac:	00 00       	add	r0,r0
800030ae:	06 46       	or	r6,r3

800030b0 <tal_init>:
 */
static void tx_end_handling(void);


trx_retval_t tal_init(void)
{
800030b0:	eb cd 40 fc 	pushm	r2-r7,lr
{
	tal_trx_status_t trx_status;
	uint8_t poll_counter = 0;

	/* Ensure control lines have correct levels. */
	RST_HIGH();
800030b4:	31 1c       	mov	r12,17
800030b6:	f0 1f 00 bc 	mcall	800033a4 <tal_init+0x2f4>
	SLP_TR_LOW();
800030ba:	31 3c       	mov	r12,19
800030bc:	f0 1f 00 bb 	mcall	800033a8 <tal_init+0x2f8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800030c0:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800030c4:	f0 ca ff da 	sub	r10,r8,-38
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800030c8:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800030cc:	14 38       	cp.w	r8,r10
800030ce:	e0 88 00 09 	brls	800030e0 <tal_init+0x30>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800030d2:	12 38       	cp.w	r8,r9
800030d4:	fe 98 ff fa 	brls	800030c8 <tal_init+0x18>
800030d8:	12 3a       	cp.w	r10,r9
800030da:	e0 83 01 27 	brlo	80003328 <tal_init+0x278>
800030de:	cf 5b       	rjmp	800030c8 <tal_init+0x18>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800030e0:	12 38       	cp.w	r8,r9
800030e2:	e0 8b 01 23 	brhi	80003328 <tal_init+0x278>
800030e6:	12 3a       	cp.w	r10,r9
800030e8:	e0 83 01 20 	brlo	80003328 <tal_init+0x278>
800030ec:	ce eb       	rjmp	800030c8 <tal_init+0x18>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800030ee:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800030f2:	14 38       	cp.w	r8,r10
800030f4:	e0 88 00 09 	brls	80003106 <tal_init+0x56>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800030f8:	12 38       	cp.w	r8,r9
800030fa:	fe 98 ff fa 	brls	800030ee <tal_init+0x3e>
800030fe:	12 3a       	cp.w	r10,r9
80003100:	e0 83 01 1c 	brlo	80003338 <tal_init+0x288>
80003104:	cf 5b       	rjmp	800030ee <tal_init+0x3e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003106:	12 38       	cp.w	r8,r9
80003108:	e0 8b 01 18 	brhi	80003338 <tal_init+0x288>
8000310c:	12 3a       	cp.w	r10,r9
8000310e:	e0 83 01 15 	brlo	80003338 <tal_init+0x288>
80003112:	ce eb       	rjmp	800030ee <tal_init+0x3e>
		if (poll_counter == P_ON_TO_CLKM_ATTEMPTS) {
			return TRX_FAILURE;
		}
		/* Wait a short time interval. */
		DELAY_US(TRX_POLL_WAIT_TIME_US);
		poll_counter++;
80003114:	2f f5       	sub	r5,-1
80003116:	5c 55       	castu.b	r5
	RST_HIGH();

	/* Verify that TRX_OFF can be written */
	do {
		/* Wait not more than max. value of TR1. */
		if (poll_counter == P_ON_TO_CLKM_ATTEMPTS) {
80003118:	e8 05 18 00 	cp.b	r5,r4
8000311c:	e0 80 01 04 	breq	80003324 <tal_init+0x274>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003120:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003124:	f0 ca ff f4 	sub	r10,r8,-12
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003128:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000312c:	14 38       	cp.w	r8,r10
8000312e:	e0 88 00 09 	brls	80003140 <tal_init+0x90>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003132:	12 38       	cp.w	r8,r9
80003134:	fe 98 ff fa 	brls	80003128 <tal_init+0x78>
80003138:	12 3a       	cp.w	r10,r9
8000313a:	e0 83 01 07 	brlo	80003348 <tal_init+0x298>
8000313e:	cf 5b       	rjmp	80003128 <tal_init+0x78>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003140:	12 38       	cp.w	r8,r9
80003142:	e0 8b 01 03 	brhi	80003348 <tal_init+0x298>
80003146:	12 3a       	cp.w	r10,r9
80003148:	e0 83 01 00 	brlo	80003348 <tal_init+0x298>
8000314c:	ce eb       	rjmp	80003128 <tal_init+0x78>
		/* Check if AT86RF212 is connected; omit manufacturer id check */
	}
	while (pal_trx_reg_read(RG_PART_NUM) != PART_NUM_AT86RF212);

	/* Set trx to off mode */
	pal_trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF);
8000314e:	30 3b       	mov	r11,3
80003150:	30 2c       	mov	r12,2
80003152:	f0 1f 00 97 	mcall	800033ac <tal_init+0x2fc>
80003156:	30 07       	mov	r7,0
	poll_counter = 0;
	do {
		/* Wait a short time interval. */
		DELAY_US(TRX_POLL_WAIT_TIME_US);

		trx_status = (tal_trx_status_t) pal_trx_bit_read(SR_TRX_STATUS);
80003158:	0e 95       	mov	r5,r7
8000315a:	31 f4       	mov	r4,31
8000315c:	30 13       	mov	r3,1

		/* Wait not more than max attempts for state transition */
		if (poll_counter == SLEEP_TO_TRX_OFF_ATTEMPTS) {
8000315e:	30 a6       	mov	r6,10
			return TRX_FAILURE;
		}
		poll_counter++;
	} while (trx_status != TRX_OFF);
80003160:	30 82       	mov	r2,8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003162:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003166:	f0 ca ff f4 	sub	r10,r8,-12
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000316a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000316e:	14 38       	cp.w	r8,r10
80003170:	e0 88 00 09 	brls	80003182 <tal_init+0xd2>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003174:	12 38       	cp.w	r8,r9
80003176:	fe 98 ff fa 	brls	8000316a <tal_init+0xba>
8000317a:	12 3a       	cp.w	r10,r9
8000317c:	e0 83 00 ee 	brlo	80003358 <tal_init+0x2a8>
80003180:	cf 5b       	rjmp	8000316a <tal_init+0xba>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003182:	12 38       	cp.w	r8,r9
80003184:	e0 8b 00 ea 	brhi	80003358 <tal_init+0x2a8>
80003188:	12 3a       	cp.w	r10,r9
8000318a:	e0 83 00 e7 	brlo	80003358 <tal_init+0x2a8>
8000318e:	ce eb       	rjmp	8000316a <tal_init+0xba>
80003190:	e4 0c 18 00 	cp.b	r12,r2
80003194:	c0 40       	breq	8000319c <tal_init+0xec>

		/* Wait not more than max attempts for state transition */
		if (poll_counter == SLEEP_TO_TRX_OFF_ATTEMPTS) {
			return TRX_FAILURE;
		}
		poll_counter++;
80003196:	2f f7       	sub	r7,-1
80003198:	5c 57       	castu.b	r7
8000319a:	ce 4b       	rjmp	80003162 <tal_init+0xb2>
	} while (trx_status != TRX_OFF);

	tal_trx_status = TRX_OFF;
8000319c:	30 89       	mov	r9,8
8000319e:	fe f8 02 12 	ld.w	r8,pc[530]
800031a2:	b0 89       	st.b	r8[0x0],r9
{
	tal_trx_status_t trx_status;
	uint8_t poll_counter = 0;

	/* trx might sleep, so wake it up */
	SLP_TR_LOW();
800031a4:	31 3c       	mov	r12,19
800031a6:	f0 1f 00 81 	mcall	800033a8 <tal_init+0x2f8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800031aa:	e1 b9 00 42 	mfsr	r9,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800031ae:	f2 ca ff d4 	sub	r10,r9,-44
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800031b2:	e1 b8 00 42 	mfsr	r8,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800031b6:	14 39       	cp.w	r9,r10
800031b8:	e0 88 00 09 	brls	800031ca <tal_init+0x11a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800031bc:	10 39       	cp.w	r9,r8
800031be:	fe 98 ff fa 	brls	800031b2 <tal_init+0x102>
800031c2:	10 3a       	cp.w	r10,r8
800031c4:	e0 83 00 d4 	brlo	8000336c <tal_init+0x2bc>
800031c8:	cf 5b       	rjmp	800031b2 <tal_init+0x102>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800031ca:	10 39       	cp.w	r9,r8
800031cc:	e0 8b 00 d0 	brhi	8000336c <tal_init+0x2bc>
800031d0:	10 3a       	cp.w	r10,r8
800031d2:	e0 83 00 cd 	brlo	8000336c <tal_init+0x2bc>
800031d6:	ce eb       	rjmp	800031b2 <tal_init+0x102>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800031d8:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800031dc:	14 38       	cp.w	r8,r10
800031de:	e0 88 00 09 	brls	800031f0 <tal_init+0x140>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800031e2:	12 38       	cp.w	r8,r9
800031e4:	fe 98 ff fa 	brls	800031d8 <tal_init+0x128>
800031e8:	12 3a       	cp.w	r10,r9
800031ea:	e0 83 00 c9 	brlo	8000337c <tal_init+0x2cc>
800031ee:	cf 5b       	rjmp	800031d8 <tal_init+0x128>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800031f0:	12 38       	cp.w	r8,r9
800031f2:	e0 8b 00 c5 	brhi	8000337c <tal_init+0x2cc>
800031f6:	12 3a       	cp.w	r10,r9
800031f8:	e0 83 00 c2 	brlo	8000337c <tal_init+0x2cc>
800031fc:	ce eb       	rjmp	800031d8 <tal_init+0x128>

		/* Wait not more than max. */
		if (poll_counter == SLEEP_TO_TRX_OFF_ATTEMPTS) {
			return TRX_FAILURE;
		}
		poll_counter++;
800031fe:	2f f7       	sub	r7,-1
80003200:	5c 57       	castu.b	r7
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003202:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003206:	f0 ca ff f4 	sub	r10,r8,-12
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000320a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000320e:	14 38       	cp.w	r8,r10
80003210:	e0 88 00 09 	brls	80003222 <tal_init+0x172>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003214:	12 38       	cp.w	r8,r9
80003216:	fe 98 ff fa 	brls	8000320a <tal_init+0x15a>
8000321a:	12 3a       	cp.w	r10,r9
8000321c:	e0 83 00 ba 	brlo	80003390 <tal_init+0x2e0>
80003220:	cf 5b       	rjmp	8000320a <tal_init+0x15a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003222:	12 38       	cp.w	r8,r9
80003224:	e0 8b 00 b6 	brhi	80003390 <tal_init+0x2e0>
80003228:	12 3a       	cp.w	r10,r9
8000322a:	e0 83 00 b3 	brlo	80003390 <tal_init+0x2e0>
8000322e:	ce eb       	rjmp	8000320a <tal_init+0x15a>
	} while (trx_status != TRX_OFF);
80003230:	e4 0c 18 00 	cp.b	r12,r2
80003234:	ce 51       	brne	800031fe <tal_init+0x14e>

	tal_trx_status = TRX_OFF;
80003236:	30 89       	mov	r9,8
80003238:	4d e8       	lddpc	r8,800033b0 <tal_init+0x300>
8000323a:	b0 89       	st.b	r8[0x0],r9
}

static void trx_config(void)
{
	/* Set pin driver strength */
	pal_trx_bit_write(SR_PAD_IO_CLKM, PAD_CLKM_2_MA);
8000323c:	30 09       	mov	r9,0
8000323e:	30 4a       	mov	r10,4
80003240:	33 0b       	mov	r11,48
80003242:	30 3c       	mov	r12,3
80003244:	f0 1f 00 5c 	mcall	800033b4 <tal_init+0x304>
	pal_trx_bit_write(SR_CLKM_SHA_SEL, CLKM_SHA_DISABLE);
80003248:	30 09       	mov	r9,0
8000324a:	30 3a       	mov	r10,3
8000324c:	30 8b       	mov	r11,8
8000324e:	14 9c       	mov	r12,r10
80003250:	f0 1f 00 59 	mcall	800033b4 <tal_init+0x304>
	pal_trx_bit_write(SR_CLKM_CTRL, CLKM_1MHZ);
80003254:	30 19       	mov	r9,1
80003256:	30 0a       	mov	r10,0
80003258:	30 7b       	mov	r11,7
8000325a:	30 3c       	mov	r12,3
8000325c:	f0 1f 00 56 	mcall	800033b4 <tal_init+0x304>

	/* ACKs for data requests, indicate pending data */
	pal_trx_bit_write(SR_AACK_SET_PD, SET_PD);
80003260:	30 19       	mov	r9,1
80003262:	30 5a       	mov	r10,5
80003264:	32 0b       	mov	r11,32
80003266:	32 ec       	mov	r12,46
80003268:	f0 1f 00 53 	mcall	800033b4 <tal_init+0x304>

	/* Enable buffer protection mode */
	pal_trx_bit_write(SR_RX_SAFE_MODE, RX_SAFE_MODE_ENABLE);
8000326c:	30 19       	mov	r9,1
8000326e:	30 7a       	mov	r10,7
80003270:	e0 6b 00 80 	mov	r11,128
80003274:	30 cc       	mov	r12,12
80003276:	f0 1f 00 50 	mcall	800033b4 <tal_init+0x304>

	/* Enable poll mode */
	pal_trx_bit_write(SR_IRQ_MASK_MODE, IRQ_MASK_MODE_ON);
8000327a:	30 19       	mov	r9,1
8000327c:	12 9a       	mov	r10,r9
8000327e:	30 2b       	mov	r11,2
80003280:	30 4c       	mov	r12,4
80003282:	f0 1f 00 4d 	mcall	800033b4 <tal_init+0x304>

	/* The TRX_END interrupt of the transceiver is enabled. */
	pal_trx_reg_write(RG_IRQ_MASK, TRX_IRQ_DEFAULT);
80003286:	30 8b       	mov	r11,8
80003288:	30 ec       	mov	r12,14
8000328a:	f0 1f 00 49 	mcall	800033ac <tal_init+0x2fc>
static void generate_rand_seed(void)
{
	uint16_t seed = 0;
	uint8_t cur_random_val = 0;

	set_trx_state(CMD_RX_ON);
8000328e:	30 6c       	mov	r12,6
80003290:	f0 1f 00 4a 	mcall	800033b8 <tal_init+0x308>

	/*
	 * We need to disable TRX IRQs while generating random values in RX_ON,
	 * we do not want to receive frames at this point of time at all.
	 */
	ENTER_TRX_REGION();
80003294:	31 4c       	mov	r12,20
80003296:	f0 1f 00 4a 	mcall	800033bc <tal_init+0x30c>
8000329a:	30 07       	mov	r7,0
8000329c:	0e 96       	mov	r6,r7
	/*
	 * The 16-bit random value is generated from various 2-bit random values.
	 */
	for (uint8_t i = 0; i < 8; i++) {
		/* Now we can safely read the 2-bit random number. */
		cur_random_val = pal_trx_bit_read(SR_RND_VALUE);
8000329e:	30 54       	mov	r4,5
800032a0:	36 03       	mov	r3,96
800032a2:	30 62       	mov	r2,6
	ENTER_TRX_REGION();

	/*
	 * The 16-bit random value is generated from various 2-bit random values.
	 */
	for (uint8_t i = 0; i < 8; i++) {
800032a4:	30 85       	mov	r5,8
		/* Now we can safely read the 2-bit random number. */
		cur_random_val = pal_trx_bit_read(SR_RND_VALUE);
800032a6:	08 9a       	mov	r10,r4
800032a8:	06 9b       	mov	r11,r3
800032aa:	04 9c       	mov	r12,r2
800032ac:	f0 1f 00 45 	mcall	800033c0 <tal_init+0x310>
		seed = seed << 2;
		seed |= cur_random_val;
800032b0:	f9 e6 10 26 	or	r6,r12,r6<<0x2
800032b4:	5c 86       	casts.h	r6
	ENTER_TRX_REGION();

	/*
	 * The 16-bit random value is generated from various 2-bit random values.
	 */
	for (uint8_t i = 0; i < 8; i++) {
800032b6:	2f f7       	sub	r7,-1
800032b8:	5c 57       	castu.b	r7
800032ba:	ea 07 18 00 	cp.b	r7,r5
800032be:	cf 41       	brne	800032a6 <tal_init+0x1f6>
		cur_random_val = pal_trx_bit_read(SR_RND_VALUE);
		seed = seed << 2;
		seed |= cur_random_val;
	}

	set_trx_state(CMD_FORCE_TRX_OFF);
800032c0:	30 3c       	mov	r12,3
800032c2:	f0 1f 00 3e 	mcall	800033b8 <tal_init+0x308>

	/*
	 * Now we need to clear potential pending TRX IRQs and
	 * enable the TRX IRQs again.
	 */
	pal_trx_reg_read(RG_IRQ_STATUS);
800032c6:	30 fc       	mov	r12,15
800032c8:	f0 1f 00 3f 	mcall	800033c4 <tal_init+0x314>
	CLEAR_TRX_IRQ();
800032cc:	31 4c       	mov	r12,20
800032ce:	f0 1f 00 3f 	mcall	800033c8 <tal_init+0x318>
	LEAVE_TRX_REGION();
800032d2:	30 1b       	mov	r11,1
800032d4:	31 4c       	mov	r12,20
800032d6:	f0 1f 00 3e 	mcall	800033cc <tal_init+0x31c>

	/* Set the seed for the random number generator. */
	srand(seed);
800032da:	f9 d6 c0 10 	bfextu	r12,r6,0x0,0x10
800032de:	f0 1f 00 3d 	mcall	800033d0 <tal_init+0x320>
	 * This is required (for example) as seed for the CSMA-CA algorithm.
	 */
	generate_rand_seed();

	/* Reset TAL variables. */
	tal_state = TAL_IDLE;
800032e2:	30 09       	mov	r9,0
800032e4:	4b c8       	lddpc	r8,800033d4 <tal_init+0x324>
800032e6:	b0 89       	st.b	r8[0x0],r9
	if (internal_tal_reset() != TRX_SUCCESS) {
		return TRX_FAILURE;
	}

	/* Set the default CCA mode. */
	pal_trx_bit_write(SR_CCA_MODE, CCA_MODE_DEFAULT);
800032e8:	30 19       	mov	r9,1
800032ea:	30 5a       	mov	r10,5
800032ec:	36 0b       	mov	r11,96
800032ee:	30 8c       	mov	r12,8
800032f0:	f0 1f 00 31 	mcall	800033b4 <tal_init+0x304>

	/* Default configuration to perform auto CSMA-CA */
	pal_trx_reg_write(RG_CSMA_BE, ((MAXBE_DEFAULT << 4) | MINBE_DEFAULT));
800032f4:	35 3b       	mov	r11,83
800032f6:	32 fc       	mov	r12,47
800032f8:	f0 1f 00 2d 	mcall	800033ac <tal_init+0x2fc>
	pal_trx_bit_write(SR_MAX_CSMA_RETRIES, MAX_CSMA_BACKOFFS_DEFAULT);
800032fc:	30 49       	mov	r9,4
800032fe:	30 1a       	mov	r10,1
80003300:	30 eb       	mov	r11,14
80003302:	32 cc       	mov	r12,44
80003304:	f0 1f 00 2c 	mcall	800033b4 <tal_init+0x304>

	/* Set the trx in promiscuous mode to receive all frame with CRC OK */
	pal_trx_bit_write(SR_AACK_PROM_MODE, PROM_MODE_ENABLE);
80003308:	30 19       	mov	r9,1
8000330a:	12 9a       	mov	r10,r9
8000330c:	30 2b       	mov	r11,2
8000330e:	31 7c       	mov	r12,23
80003310:	f0 1f 00 29 	mcall	800033b4 <tal_init+0x304>

	/* Configuration to perform auto CRC for transmission */
	pal_trx_bit_write(SR_TX_AUTO_CRC_ON, TX_AUTO_CRC_ENABLE);
80003314:	30 19       	mov	r9,1
80003316:	30 5a       	mov	r10,5
80003318:	32 0b       	mov	r11,32
8000331a:	30 4c       	mov	r12,4
8000331c:	f0 1f 00 26 	mcall	800033b4 <tal_init+0x304>
80003320:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

	return TRX_SUCCESS;
80003324:	e3 cf 90 fc 	ldm	sp++,r2-r7,pc,r12=1

	/* Wait typical time. */
	DELAY_US(P_ON_TO_CLKM_AVAILABLE_TYP_US);

	/* Apply reset pulse */
	RST_LOW();
80003328:	31 1c       	mov	r12,17
8000332a:	f0 1f 00 20 	mcall	800033a8 <tal_init+0x2f8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000332e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003332:	f0 ca ff ff 	sub	r10,r8,-1
80003336:	cd ca       	rjmp	800030ee <tal_init+0x3e>
	DELAY_US(RST_PULSE_WIDTH_US);
	RST_HIGH();
80003338:	31 1c       	mov	r12,17
8000333a:	f0 1f 00 1b 	mcall	800033a4 <tal_init+0x2f4>
8000333e:	30 05       	mov	r5,0
		/* Wait a short time interval. */
		DELAY_US(TRX_POLL_WAIT_TIME_US);
		poll_counter++;
		/* Check if AT86RF212 is connected; omit manufacturer id check */
	}
	while (pal_trx_reg_read(RG_PART_NUM) != PART_NUM_AT86RF212);
80003340:	31 c6       	mov	r6,28
80003342:	30 77       	mov	r7,7
	RST_HIGH();

	/* Verify that TRX_OFF can be written */
	do {
		/* Wait not more than max. value of TR1. */
		if (poll_counter == P_ON_TO_CLKM_ATTEMPTS) {
80003344:	30 a4       	mov	r4,10
80003346:	ce da       	rjmp	80003120 <tal_init+0x70>
		/* Wait a short time interval. */
		DELAY_US(TRX_POLL_WAIT_TIME_US);
		poll_counter++;
		/* Check if AT86RF212 is connected; omit manufacturer id check */
	}
	while (pal_trx_reg_read(RG_PART_NUM) != PART_NUM_AT86RF212);
80003348:	0c 9c       	mov	r12,r6
8000334a:	f0 1f 00 1f 	mcall	800033c4 <tal_init+0x314>
8000334e:	ee 0c 18 00 	cp.b	r12,r7
80003352:	fe 91 fe e1 	brne	80003114 <tal_init+0x64>
80003356:	cf ca       	rjmp	8000314e <tal_init+0x9e>
	poll_counter = 0;
	do {
		/* Wait a short time interval. */
		DELAY_US(TRX_POLL_WAIT_TIME_US);

		trx_status = (tal_trx_status_t) pal_trx_bit_read(SR_TRX_STATUS);
80003358:	0a 9a       	mov	r10,r5
8000335a:	08 9b       	mov	r11,r4
8000335c:	06 9c       	mov	r12,r3
8000335e:	f0 1f 00 19 	mcall	800033c0 <tal_init+0x310>

		/* Wait not more than max attempts for state transition */
		if (poll_counter == SLEEP_TO_TRX_OFF_ATTEMPTS) {
80003362:	ec 07 18 00 	cp.b	r7,r6
80003366:	fe 91 ff 15 	brne	80003190 <tal_init+0xe0>
8000336a:	cd db       	rjmp	80003324 <tal_init+0x274>
	/* trx might sleep, so wake it up */
	SLP_TR_LOW();
	DELAY_US(SLEEP_TO_TRX_OFF_TYP_US);

	/* Apply reset pulse */
	RST_LOW();
8000336c:	31 1c       	mov	r12,17
8000336e:	f0 1f 00 0f 	mcall	800033a8 <tal_init+0x2f8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003372:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003376:	f0 ca ff ff 	sub	r10,r8,-1
8000337a:	c2 fb       	rjmp	800031d8 <tal_init+0x128>
	DELAY_US(RST_PULSE_WIDTH_US);
	RST_HIGH();
8000337c:	31 1c       	mov	r12,17
8000337e:	f0 1f 00 0a 	mcall	800033a4 <tal_init+0x2f4>
80003382:	30 07       	mov	r7,0
	/* verify that trx has reached TRX_OFF */
	do {
		/* Wait a short time interval. */
		DELAY_US(TRX_POLL_WAIT_TIME_US);

		trx_status = (tal_trx_status_t) pal_trx_bit_read(SR_TRX_STATUS);
80003384:	0e 95       	mov	r5,r7
80003386:	31 f4       	mov	r4,31
80003388:	30 13       	mov	r3,1

		/* Wait not more than max. */
		if (poll_counter == SLEEP_TO_TRX_OFF_ATTEMPTS) {
8000338a:	30 a6       	mov	r6,10
			return TRX_FAILURE;
		}
		poll_counter++;
	} while (trx_status != TRX_OFF);
8000338c:	30 82       	mov	r2,8
8000338e:	c3 ab       	rjmp	80003202 <tal_init+0x152>
	/* verify that trx has reached TRX_OFF */
	do {
		/* Wait a short time interval. */
		DELAY_US(TRX_POLL_WAIT_TIME_US);

		trx_status = (tal_trx_status_t) pal_trx_bit_read(SR_TRX_STATUS);
80003390:	0a 9a       	mov	r10,r5
80003392:	08 9b       	mov	r11,r4
80003394:	06 9c       	mov	r12,r3
80003396:	f0 1f 00 0b 	mcall	800033c0 <tal_init+0x310>

		/* Wait not more than max. */
		if (poll_counter == SLEEP_TO_TRX_OFF_ATTEMPTS) {
8000339a:	ec 07 18 00 	cp.b	r7,r6
8000339e:	fe 91 ff 49 	brne	80003230 <tal_init+0x180>
800033a2:	cc 1b       	rjmp	80003324 <tal_init+0x274>
800033a4:	80 00       	ld.sh	r0,r0[0x0]
800033a6:	26 78       	sub	r8,103
800033a8:	80 00       	ld.sh	r0,r0[0x0]
800033aa:	26 8e       	sub	lr,104
800033ac:	80 00       	ld.sh	r0,r0[0x0]
800033ae:	35 54       	mov	r4,85
800033b0:	00 00       	add	r0,r0
800033b2:	06 45       	or	r5,r3
800033b4:	80 00       	ld.sh	r0,r0[0x0]
800033b6:	36 9c       	mov	r12,105
800033b8:	80 00       	ld.sh	r0,r0[0x0]
800033ba:	2e 98       	sub	r8,-23
800033bc:	80 00       	ld.sh	r0,r0[0x0]
800033be:	27 30       	sub	r0,115
800033c0:	80 00       	ld.sh	r0,r0[0x0]
800033c2:	37 14       	mov	r4,113
800033c4:	80 00       	ld.sh	r0,r0[0x0]
800033c6:	36 28       	mov	r8,98
800033c8:	80 00       	ld.sh	r0,r0[0x0]
800033ca:	27 46       	sub	r6,116
800033cc:	80 00       	ld.sh	r0,r0[0x0]
800033ce:	27 00       	sub	r0,112
800033d0:	80 00       	ld.sh	r0,r0[0x0]
800033d2:	47 04       	lddsp	r4,sp[0x1c0]
800033d4:	00 00       	add	r0,r0
800033d6:	06 44       	or	r4,r3

800033d8 <pal_trx_init>:

	return AT86RFX_SUCCESS;
}

void pal_trx_init(void)
{
800033d8:	eb cd 40 e0 	pushm	r5-r7,lr
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800033dc:	30 db       	mov	r11,13
800033de:	30 2c       	mov	r12,2
800033e0:	f0 1f 00 26 	mcall	80003478 <pal_trx_init+0xa0>
 * \param spi       Base address of the SPI instance.
 *
 */
static inline void spi_reset(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
800033e4:	fe 77 40 00 	mov	r7,-49152
800033e8:	e0 68 00 80 	mov	r8,128
800033ec:	8f 08       	st.w	r7[0x0],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_set_master_mode(volatile avr32_spi_t *spi)
{
	spi->MR.mstr = 1;
800033ee:	6e 18       	ld.w	r8,r7[0x4]
800033f0:	30 15       	mov	r5,1
800033f2:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
800033f6:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_modfault(volatile avr32_spi_t *spi)
{
	spi->MR.modfdis = 1;
800033f8:	6e 18       	ld.w	r8,r7[0x4]
800033fa:	f1 d5 d0 81 	bfins	r8,r5,0x4,0x1
800033fe:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_loopback(volatile avr32_spi_t *spi)
{
	spi->MR.llb = 0;
80003400:	6e 18       	ld.w	r8,r7[0x4]
80003402:	30 0a       	mov	r10,0
80003404:	f1 da d0 e1 	bfins	r8,r10,0x7,0x1
80003408:	8f 18       	st.w	r7[0x4],r8
 * \param chip_select Chip Select.
 */
static inline void spi_set_chipselect(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	spi->MR.pcs = chip_select;
8000340a:	6e 18       	ld.w	r8,r7[0x4]
8000340c:	30 f9       	mov	r9,15
8000340e:	f1 d9 d2 04 	bfins	r8,r9,0x10,0x4
80003412:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_disable_variable_chipselect(volatile avr32_spi_t *spi)
{
	spi->MR.ps = 0;
80003414:	6e 18       	ld.w	r8,r7[0x4]
80003416:	f1 da d0 21 	bfins	r8,r10,0x1,0x1
8000341a:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_chipselect_decoding(volatile avr32_spi_t *spi)
{
	spi->MR.pcsdec = 0;
8000341c:	6e 18       	ld.w	r8,r7[0x4]
8000341e:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
80003422:	8f 18       	st.w	r7[0x4],r8
 * \param spi         Base address of the SPI instance.
 * \param delay       Delay.
 */
static inline void spi_set_delay(volatile avr32_spi_t *spi, uint8_t delay)
{
	spi->MR.dlybcs = delay;
80003424:	6e 18       	ld.w	r8,r7[0x4]
80003426:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
8000342a:	8f 18       	st.w	r7[0x4],r8
	/* Initialize SPI in master mode to access the transceiver */
	spi_master_init(AT86RFX_SPI);
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0, AT86RFX_SPI_BAUDRATE, 0);
8000342c:	49 46       	lddpc	r6,8000347c <pal_trx_init+0xa4>
8000342e:	14 98       	mov	r8,r10
80003430:	ee 79 42 40 	mov	r9,1000000
80003434:	0c 9b       	mov	r11,r6
80003436:	0e 9c       	mov	r12,r7
80003438:	f0 1f 00 12 	mcall	80003480 <pal_trx_init+0xa8>
	spi_enable(AT86RFX_SPI);
8000343c:	0e 9c       	mov	r12,r7
8000343e:	f0 1f 00 12 	mcall	80003484 <pal_trx_init+0xac>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80003442:	0d 8b       	ld.ub	r11,r6[0x0]
80003444:	0e 9c       	mov	r12,r7
80003446:	f0 1f 00 11 	mcall	80003488 <pal_trx_init+0xb0>
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/* Initialize EXT_INT as interrupt for transceiver */
	gpio_enable_pin_interrupt(EXT_INT, GPIO_RISING_EDGE);
8000344a:	0a 9b       	mov	r11,r5
8000344c:	31 4c       	mov	r12,20
8000344e:	f0 1f 00 10 	mcall	8000348c <pal_trx_init+0xb4>
	gpio_clear_pin_interrupt_flag(EXT_INT);
80003452:	31 4c       	mov	r12,20
80003454:	f0 1f 00 0f 	mcall	80003490 <pal_trx_init+0xb8>
	irq_register_handler(ext_int_isr, AVR32_GPIO_IRQ_2, EXT_INT_ISR_PRIORITY);
80003458:	0a 9a       	mov	r10,r5
8000345a:	e0 6b 01 c2 	mov	r11,450
8000345e:	48 ec       	lddpc	r12,80003494 <pal_trx_init+0xbc>
80003460:	f0 1f 00 0e 	mcall	80003498 <pal_trx_init+0xc0>

	/* Initialize TRX_RST and SLP_TR as GPIO. */
	gpio_configure_pin(TRX_RST, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80003464:	30 3b       	mov	r11,3
80003466:	31 1c       	mov	r12,17
80003468:	f0 1f 00 0d 	mcall	8000349c <pal_trx_init+0xc4>
	gpio_configure_pin(SLP_TR, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000346c:	30 3b       	mov	r11,3
8000346e:	31 3c       	mov	r12,19
80003470:	f0 1f 00 0b 	mcall	8000349c <pal_trx_init+0xc4>
}
80003474:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003478:	80 00       	ld.sh	r0,r0[0x0]
8000347a:	37 48       	mov	r8,116
8000347c:	00 00       	add	r0,r0
8000347e:	00 08       	add	r8,r0
80003480:	80 00       	ld.sh	r0,r0[0x0]
80003482:	38 00       	mov	r0,-128
80003484:	80 00       	ld.sh	r0,r0[0x0]
80003486:	29 f0       	sub	r0,-97
80003488:	80 00       	ld.sh	r0,r0[0x0]
8000348a:	29 10       	sub	r0,-111
8000348c:	80 00       	ld.sh	r0,r0[0x0]
8000348e:	27 00       	sub	r0,112
80003490:	80 00       	ld.sh	r0,r0[0x0]
80003492:	27 46       	sub	r6,116
80003494:	80 00       	ld.sh	r0,r0[0x0]
80003496:	34 a0       	mov	r0,74
80003498:	80 00       	ld.sh	r0,r0[0x0]
8000349a:	27 6c       	sub	r12,118
8000349c:	80 00       	ld.sh	r0,r0[0x0]
8000349e:	25 c0       	sub	r0,92

800034a0 <ext_int_isr>:

/**
 * \brief ISR for transceiver's main interrupt
 */
ISR(ext_int_isr, EXT_INT_ISR_GROUP, EXT_INT_ISR_PRIORITY)
{
800034a0:	d4 01       	pushm	lr
	/*Clearing the AT86RFx interrupt */
	CLEAR_TRX_IRQ();
800034a2:	31 4c       	mov	r12,20
800034a4:	f0 1f 00 03 	mcall	800034b0 <ext_int_isr+0x10>
	/*Calling the interrupt routines */
	trx_irq_handler_cb();
800034a8:	f0 1f 00 03 	mcall	800034b4 <ext_int_isr+0x14>
}
800034ac:	d4 02       	popm	lr
800034ae:	d6 03       	rete
800034b0:	80 00       	ld.sh	r0,r0[0x0]
800034b2:	27 46       	sub	r6,116
800034b4:	80 00       	ld.sh	r0,r0[0x0]
800034b6:	30 2c       	mov	r12,2

800034b8 <pal_trx_frame_write>:
	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
}

void pal_trx_frame_write(uint8_t * data, uint8_t length)
{
800034b8:	eb cd 40 78 	pushm	r3-r6,lr
800034bc:	20 1d       	sub	sp,4
800034be:	18 94       	mov	r4,r12
800034c0:	16 95       	mov	r5,r11
	uint8_t temp;
	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
800034c2:	e1 b3 00 00 	mfsr	r3,0x0
800034c6:	d3 03       	ssrf	0x10
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
800034c8:	49 16       	lddpc	r6,8000350c <pal_trx_frame_write+0x54>
800034ca:	0d 8b       	ld.ub	r11,r6[0x0]
800034cc:	fe 7c 40 00 	mov	r12,-49152
800034d0:	f0 1f 00 10 	mcall	80003510 <pal_trx_frame_write+0x58>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	temp = TRX_CMD_FW;
800034d4:	fa cb ff fc 	sub	r11,sp,-4
800034d8:	36 08       	mov	r8,96
800034da:	16 f8       	st.b	--r11,r8

	/* Send the command byte */
	spi_write_packet(AT86RFX_SPI, &temp, 1);
800034dc:	30 1a       	mov	r10,1
800034de:	fe 7c 40 00 	mov	r12,-49152
800034e2:	f0 1f 00 0d 	mcall	80003514 <pal_trx_frame_write+0x5c>

	spi_write_packet(AT86RFX_SPI, data, length);
800034e6:	0a 9a       	mov	r10,r5
800034e8:	08 9b       	mov	r11,r4
800034ea:	fe 7c 40 00 	mov	r12,-49152
800034ee:	f0 1f 00 0a 	mcall	80003514 <pal_trx_frame_write+0x5c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
800034f2:	0d 8b       	ld.ub	r11,r6[0x0]
800034f4:	fe 7c 40 00 	mov	r12,-49152
800034f8:	f0 1f 00 08 	mcall	80003518 <pal_trx_frame_write+0x60>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
800034fc:	e6 13 00 01 	andh	r3,0x1,COH
80003500:	c0 21       	brne	80003504 <pal_trx_frame_write+0x4c>
80003502:	d5 03       	csrf	0x10
}
80003504:	2f fd       	sub	sp,-4
80003506:	e3 cd 80 78 	ldm	sp++,r3-r6,pc
8000350a:	00 00       	add	r0,r0
8000350c:	00 00       	add	r0,r0
8000350e:	00 08       	add	r8,r0
80003510:	80 00       	ld.sh	r0,r0[0x0]
80003512:	28 c4       	sub	r4,-116
80003514:	80 00       	ld.sh	r0,r0[0x0]
80003516:	37 d2       	mov	r2,125
80003518:	80 00       	ld.sh	r0,r0[0x0]
8000351a:	29 10       	sub	r0,-111

8000351c <at86rfx_tx_frame>:
	gpio_configure_pin(TRX_RST, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
	gpio_configure_pin(SLP_TR, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
}

void at86rfx_tx_frame(uint8_t * frame_tx)
{
8000351c:	eb cd 40 80 	pushm	r7,lr
80003520:	18 97       	mov	r7,r12
	DISABLE_TRX_IRQ();
80003522:	31 4c       	mov	r12,20
80003524:	f0 1f 00 08 	mcall	80003544 <at86rfx_tx_frame+0x28>

	tx_frame_config();
80003528:	f0 1f 00 08 	mcall	80003548 <at86rfx_tx_frame+0x2c>
	 * is
	 * 1 octet frame length octet
	 * + n octets frame (i.e. value of frame_tx[0])
	 * - 2 octets FCS. Shall be added automatically
	 */
	pal_trx_frame_write(frame_tx, frame_tx[0] - LENGTH_FIELD_LEN);
8000352c:	0f 8b       	ld.ub	r11,r7[0x0]
8000352e:	20 1b       	sub	r11,1
80003530:	5c 5b       	castu.b	r11
80003532:	0e 9c       	mov	r12,r7
80003534:	f0 1f 00 06 	mcall	8000354c <at86rfx_tx_frame+0x30>

	ENABLE_TRX_IRQ();
80003538:	30 1b       	mov	r11,1
8000353a:	31 4c       	mov	r12,20
8000353c:	f0 1f 00 05 	mcall	80003550 <at86rfx_tx_frame+0x34>
}
80003540:	e3 cd 80 80 	ldm	sp++,r7,pc
80003544:	80 00       	ld.sh	r0,r0[0x0]
80003546:	27 30       	sub	r0,115
80003548:	80 00       	ld.sh	r0,r0[0x0]
8000354a:	2f ec       	sub	r12,-2
8000354c:	80 00       	ld.sh	r0,r0[0x0]
8000354e:	34 b8       	mov	r8,75
80003550:	80 00       	ld.sh	r0,r0[0x0]
80003552:	27 00       	sub	r0,112

80003554 <pal_trx_reg_write>:

	return register_value;
}

void pal_trx_reg_write(uint8_t addr, uint8_t data)
{
80003554:	eb cd 40 c0 	pushm	r6-r7,lr
80003558:	20 2d       	sub	sp,8
8000355a:	ba cc       	st.b	sp[0x4],r12
8000355c:	ba 8b       	st.b	sp[0x0],r11
	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
8000355e:	e1 b6 00 00 	mfsr	r6,0x0
80003562:	d3 03       	ssrf	0x10

	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;
80003564:	1b c8       	ld.ub	r8,sp[0x4]
80003566:	ea 18 ff ff 	orh	r8,0xffff
8000356a:	e8 18 ff c0 	orl	r8,0xffc0
8000356e:	ba c8       	st.b	sp[0x4],r8
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003570:	49 07       	lddpc	r7,800035b0 <pal_trx_reg_write+0x5c>
80003572:	0f 8b       	ld.ub	r11,r7[0x0]
80003574:	fe 7c 40 00 	mov	r12,-49152
80003578:	f0 1f 00 0f 	mcall	800035b4 <pal_trx_reg_write+0x60>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/* Send the Read command byte */
	spi_write_packet(AT86RFX_SPI, &addr, 1);
8000357c:	30 1a       	mov	r10,1
8000357e:	fa cb ff fc 	sub	r11,sp,-4
80003582:	fe 7c 40 00 	mov	r12,-49152
80003586:	f0 1f 00 0d 	mcall	800035b8 <pal_trx_reg_write+0x64>

	/* Write the byte in the transceiver data register */
	spi_write_packet(AT86RFX_SPI, &data, 1);
8000358a:	30 1a       	mov	r10,1
8000358c:	1a 9b       	mov	r11,sp
8000358e:	fe 7c 40 00 	mov	r12,-49152
80003592:	f0 1f 00 0a 	mcall	800035b8 <pal_trx_reg_write+0x64>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80003596:	0f 8b       	ld.ub	r11,r7[0x0]
80003598:	fe 7c 40 00 	mov	r12,-49152
8000359c:	f0 1f 00 08 	mcall	800035bc <pal_trx_reg_write+0x68>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
800035a0:	e6 16 00 01 	andh	r6,0x1,COH
800035a4:	c0 21       	brne	800035a8 <pal_trx_reg_write+0x54>
800035a6:	d5 03       	csrf	0x10
}
800035a8:	2f ed       	sub	sp,-8
800035aa:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800035ae:	00 00       	add	r0,r0
800035b0:	00 00       	add	r0,r0
800035b2:	00 08       	add	r8,r0
800035b4:	80 00       	ld.sh	r0,r0[0x0]
800035b6:	28 c4       	sub	r4,-116
800035b8:	80 00       	ld.sh	r0,r0[0x0]
800035ba:	37 d2       	mov	r2,125
800035bc:	80 00       	ld.sh	r0,r0[0x0]
800035be:	29 10       	sub	r0,-111

800035c0 <pal_trx_frame_read>:

void pal_trx_frame_read(uint8_t * data, uint8_t length)
{
800035c0:	eb cd 40 78 	pushm	r3-r6,lr
800035c4:	20 1d       	sub	sp,4
800035c6:	18 94       	mov	r4,r12
800035c8:	16 95       	mov	r5,r11
	uint8_t temp;
	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
800035ca:	e1 b3 00 00 	mfsr	r3,0x0
800035ce:	d3 03       	ssrf	0x10
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
800035d0:	49 16       	lddpc	r6,80003614 <pal_trx_frame_read+0x54>
800035d2:	0d 8b       	ld.ub	r11,r6[0x0]
800035d4:	fe 7c 40 00 	mov	r12,-49152
800035d8:	f0 1f 00 10 	mcall	80003618 <pal_trx_frame_read+0x58>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	temp = TRX_CMD_FR;
800035dc:	fa cb ff fc 	sub	r11,sp,-4
800035e0:	32 08       	mov	r8,32
800035e2:	16 f8       	st.b	--r11,r8

	/* Send the command byte */
	spi_write_packet(AT86RFX_SPI, &temp, 1);
800035e4:	30 1a       	mov	r10,1
800035e6:	fe 7c 40 00 	mov	r12,-49152
800035ea:	f0 1f 00 0d 	mcall	8000361c <pal_trx_frame_read+0x5c>

	spi_read_packet(AT86RFX_SPI, data, length);
800035ee:	0a 9a       	mov	r10,r5
800035f0:	08 9b       	mov	r11,r4
800035f2:	fe 7c 40 00 	mov	r12,-49152
800035f6:	f0 1f 00 0b 	mcall	80003620 <pal_trx_frame_read+0x60>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
800035fa:	0d 8b       	ld.ub	r11,r6[0x0]
800035fc:	fe 7c 40 00 	mov	r12,-49152
80003600:	f0 1f 00 09 	mcall	80003624 <pal_trx_frame_read+0x64>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80003604:	e6 13 00 01 	andh	r3,0x1,COH
80003608:	c0 21       	brne	8000360c <pal_trx_frame_read+0x4c>
8000360a:	d5 03       	csrf	0x10
}
8000360c:	2f fd       	sub	sp,-4
8000360e:	e3 cd 80 78 	ldm	sp++,r3-r6,pc
80003612:	00 00       	add	r0,r0
80003614:	00 00       	add	r0,r0
80003616:	00 08       	add	r8,r0
80003618:	80 00       	ld.sh	r0,r0[0x0]
8000361a:	28 c4       	sub	r4,-116
8000361c:	80 00       	ld.sh	r0,r0[0x0]
8000361e:	37 d2       	mov	r2,125
80003620:	80 00       	ld.sh	r0,r0[0x0]
80003622:	37 82       	mov	r2,120
80003624:	80 00       	ld.sh	r0,r0[0x0]
80003626:	29 10       	sub	r0,-111

80003628 <pal_trx_reg_read>:
	/*Calling the interrupt routines */
	trx_irq_handler_cb();
}

uint8_t pal_trx_reg_read(uint8_t addr)
{
80003628:	eb cd 40 c0 	pushm	r6-r7,lr
8000362c:	20 2d       	sub	sp,8
8000362e:	ba 8c       	st.b	sp[0x0],r12
	uint8_t register_value = 0;
80003630:	30 08       	mov	r8,0
80003632:	ba f8       	st.b	sp[0x7],r8

	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80003634:	e1 b6 00 00 	mfsr	r6,0x0
80003638:	d3 03       	ssrf	0x10

	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;
8000363a:	1b 88       	ld.ub	r8,sp[0x0]
8000363c:	ea 18 ff ff 	orh	r8,0xffff
80003640:	e8 18 ff 80 	orl	r8,0xff80
80003644:	ba 88       	st.b	sp[0x0],r8
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80003646:	49 17       	lddpc	r7,80003688 <pal_trx_reg_read+0x60>
80003648:	0f 8b       	ld.ub	r11,r7[0x0]
8000364a:	fe 7c 40 00 	mov	r12,-49152
8000364e:	f0 1f 00 10 	mcall	8000368c <pal_trx_reg_read+0x64>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/* Send the Read command byte */
	spi_write_packet(AT86RFX_SPI, &addr, 1);
80003652:	30 1a       	mov	r10,1
80003654:	1a 9b       	mov	r11,sp
80003656:	fe 7c 40 00 	mov	r12,-49152
8000365a:	f0 1f 00 0e 	mcall	80003690 <pal_trx_reg_read+0x68>

	/* Do dummy read for initiating SPI read */
	spi_read_packet(AT86RFX_SPI, &register_value, 1);
8000365e:	30 1a       	mov	r10,1
80003660:	fa cb ff f9 	sub	r11,sp,-7
80003664:	fe 7c 40 00 	mov	r12,-49152
80003668:	f0 1f 00 0b 	mcall	80003694 <pal_trx_reg_read+0x6c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
8000366c:	0f 8b       	ld.ub	r11,r7[0x0]
8000366e:	fe 7c 40 00 	mov	r12,-49152
80003672:	f0 1f 00 0a 	mcall	80003698 <pal_trx_reg_read+0x70>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80003676:	e6 16 00 01 	andh	r6,0x1,COH
8000367a:	c0 21       	brne	8000367e <pal_trx_reg_read+0x56>
8000367c:	d5 03       	csrf	0x10

	return register_value;
}
8000367e:	1b fc       	ld.ub	r12,sp[0x7]
80003680:	2f ed       	sub	sp,-8
80003682:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003686:	00 00       	add	r0,r0
80003688:	00 00       	add	r0,r0
8000368a:	00 08       	add	r8,r0
8000368c:	80 00       	ld.sh	r0,r0[0x0]
8000368e:	28 c4       	sub	r4,-116
80003690:	80 00       	ld.sh	r0,r0[0x0]
80003692:	37 d2       	mov	r2,125
80003694:	80 00       	ld.sh	r0,r0[0x0]
80003696:	37 82       	mov	r2,120
80003698:	80 00       	ld.sh	r0,r0[0x0]
8000369a:	29 10       	sub	r0,-111

8000369c <pal_trx_bit_write>:
	return ret;
}

void pal_trx_bit_write(uint8_t reg_addr, uint8_t mask, uint8_t pos,
		uint8_t new_value)
{
8000369c:	d4 21       	pushm	r4-r7,lr
8000369e:	18 94       	mov	r4,r12
800036a0:	16 97       	mov	r7,r11
800036a2:	14 95       	mov	r5,r10
800036a4:	12 96       	mov	r6,r9
	uint8_t current_reg_value;
	current_reg_value = pal_trx_reg_read(reg_addr);
800036a6:	f0 1f 00 0a 	mcall	800036cc <pal_trx_bit_write+0x30>
	current_reg_value &= ~mask;
800036aa:	ee 08 11 ff 	rsub	r8,r7,-1
	new_value <<= pos;
800036ae:	ec 05 09 46 	lsl	r6,r6,r5
800036b2:	5c 56       	castu.b	r6
	new_value &= mask;
800036b4:	ed e7 00 07 	and	r7,r6,r7
	new_value |= current_reg_value;
	pal_trx_reg_write(reg_addr, new_value);
800036b8:	f9 e8 00 08 	and	r8,r12,r8
800036bc:	10 47       	or	r7,r8
800036be:	0e 9b       	mov	r11,r7
800036c0:	5c 5b       	castu.b	r11
800036c2:	08 9c       	mov	r12,r4
800036c4:	f0 1f 00 03 	mcall	800036d0 <pal_trx_bit_write+0x34>
}
800036c8:	d8 22       	popm	r4-r7,pc
800036ca:	00 00       	add	r0,r0
800036cc:	80 00       	ld.sh	r0,r0[0x0]
800036ce:	36 28       	mov	r8,98
800036d0:	80 00       	ld.sh	r0,r0[0x0]
800036d2:	35 54       	mov	r4,85

800036d4 <at86rfx_init>:

	handle_tal_state();
}

at86rfx_retval_t at86rfx_init(void)
{
800036d4:	d4 01       	pushm	lr
	pal_trx_init();
800036d6:	f0 1f 00 0b 	mcall	80003700 <at86rfx_init+0x2c>

	if (tal_init() != TRX_SUCCESS) {
800036da:	f0 1f 00 0b 	mcall	80003704 <at86rfx_init+0x30>
800036de:	c0 20       	breq	800036e2 <at86rfx_init+0xe>
800036e0:	da 0a       	popm	pc,r12=1
		return AT86RFX_FAILURE;
	}

	pal_trx_bit_write(SR_CHANNEL, CURRENT_CHANNEL_DEFAULT);
800036e2:	31 49       	mov	r9,20
800036e4:	30 0a       	mov	r10,0
800036e6:	31 fb       	mov	r11,31
800036e8:	30 8c       	mov	r12,8
800036ea:	f0 1f 00 08 	mcall	80003708 <at86rfx_init+0x34>

	/* Enable transceiver interrupts. */
	ENABLE_TRX_IRQ();
800036ee:	30 1b       	mov	r11,1
800036f0:	31 4c       	mov	r12,20
800036f2:	f0 1f 00 07 	mcall	8000370c <at86rfx_init+0x38>

	pal_trx_reg_write(RG_TRX_STATE, CMD_RX_ON);
800036f6:	30 6b       	mov	r11,6
800036f8:	30 2c       	mov	r12,2
800036fa:	f0 1f 00 06 	mcall	80003710 <at86rfx_init+0x3c>
800036fe:	d8 0a       	popm	pc,r12=0
80003700:	80 00       	ld.sh	r0,r0[0x0]
80003702:	33 d8       	mov	r8,61
80003704:	80 00       	ld.sh	r0,r0[0x0]
80003706:	30 b0       	mov	r0,11
80003708:	80 00       	ld.sh	r0,r0[0x0]
8000370a:	36 9c       	mov	r12,105
8000370c:	80 00       	ld.sh	r0,r0[0x0]
8000370e:	27 00       	sub	r0,112
80003710:	80 00       	ld.sh	r0,r0[0x0]
80003712:	35 54       	mov	r4,85

80003714 <pal_trx_bit_read>:
	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
}

uint8_t pal_trx_bit_read(uint8_t addr, uint8_t mask, uint8_t pos)
{
80003714:	eb cd 40 c0 	pushm	r6-r7,lr
80003718:	16 96       	mov	r6,r11
8000371a:	14 97       	mov	r7,r10
	uint8_t ret;
	ret = pal_trx_reg_read(addr);
8000371c:	f0 1f 00 06 	mcall	80003734 <pal_trx_bit_read+0x20>
	ret &= mask;
	ret >>= pos;
80003720:	f9 e6 00 06 	and	r6,r12,r6
80003724:	5c 56       	castu.b	r6
80003726:	ec 07 08 46 	asr	r6,r6,r7
8000372a:	0c 97       	mov	r7,r6
	return ret;
}
8000372c:	f9 d6 c0 08 	bfextu	r12,r6,0x0,0x8
80003730:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003734:	80 00       	ld.sh	r0,r0[0x0]
80003736:	36 28       	mov	r8,98

80003738 <sysclk_init>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003738:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
8000373c:	d3 03       	ssrf	0x10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000373e:	e6 18 00 01 	andh	r8,0x1,COH
80003742:	c0 21       	brne	80003746 <sysclk_init+0xe>
      cpu_irq_enable();
80003744:	d5 03       	csrf	0x10

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80003746:	5e fc       	retal	r12

80003748 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80003748:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000374a:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
8000374e:	d3 03       	ssrf	0x10
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80003750:	a3 6c       	lsl	r12,0x2
80003752:	fe 7a 14 20 	mov	r10,-60384
80003756:	f8 0a 00 08 	add	r8,r12,r10
8000375a:	70 0a       	ld.w	r10,r8[0x0]
	mask |= 1U << module_index;
8000375c:	30 1e       	mov	lr,1
8000375e:	fc 0b 09 4b 	lsl	r11,lr,r11
80003762:	14 4b       	or	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80003764:	32 0a       	mov	r10,32
80003766:	ea 1a aa 00 	orh	r10,0xaa00
8000376a:	14 0c       	add	r12,r10
8000376c:	fe 7a 14 00 	mov	r10,-60416
80003770:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
80003774:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003776:	12 98       	mov	r8,r9
80003778:	e6 18 00 01 	andh	r8,0x1,COH
8000377c:	c0 21       	brne	80003780 <sysclk_priv_enable_module+0x38>
      cpu_irq_enable();
8000377e:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80003780:	d8 02       	popm	pc

80003782 <spi_read_packet>:
#endif
}

status_code_t spi_read_packet(volatile avr32_spi_t *spi,
		uint8_t *data, size_t len)
{
80003782:	eb cd 40 80 	pushm	r7,lr
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
80003786:	58 0a       	cp.w	r10,0
80003788:	c0 61       	brne	80003794 <spi_read_packet+0x12>
8000378a:	c2 28       	rjmp	800037ce <spi_read_packet+0x4c>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
8000378c:	58 08       	cp.w	r8,0
8000378e:	c1 d0       	breq	800037c8 <spi_read_packet+0x46>
80003790:	20 18       	sub	r8,1
80003792:	c0 68       	rjmp	8000379e <spi_read_packet+0x1c>
80003794:	e0 6e 3a 98 	mov	lr,15000
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003798:	e0 67 00 ff 	mov	r7,255
8000379c:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
8000379e:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
800037a0:	e2 19 00 02 	andl	r9,0x2,COH
800037a4:	cf 40       	breq	8000378c <spi_read_packet+0xa>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
800037a6:	99 37       	st.w	r12[0xc],r7
800037a8:	1c 98       	mov	r8,lr
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
800037aa:	c0 48       	rjmp	800037b2 <spi_read_packet+0x30>
			if (!timeout--) {
800037ac:	58 08       	cp.w	r8,0
800037ae:	c0 d0       	breq	800037c8 <spi_read_packet+0x46>
800037b0:	20 18       	sub	r8,1
 *
 * \return \c 1 if the SPI Receiver is ready, otherwise \c 0.
 */
static inline bool spi_is_rx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr &
800037b2:	78 49       	ld.w	r9,r12[0x10]
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
800037b4:	e2 19 02 01 	andl	r9,0x201,COH
800037b8:	e0 49 02 01 	cp.w	r9,513
800037bc:	cf 81       	brne	800037ac <spi_read_packet+0x2a>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
800037be:	78 28       	ld.w	r8,r12[0x8]
			if (!timeout--) {
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(spi,&val);
		data[i] = val;
800037c0:	16 c8       	st.b	r11++,r8
		i++;
		len--;
800037c2:	20 1a       	sub	r10,1
		uint8_t *data, size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
800037c4:	ce c1       	brne	8000379c <spi_read_packet+0x1a>
800037c6:	c0 48       	rjmp	800037ce <spi_read_packet+0x4c>
800037c8:	3f dc       	mov	r12,-3
800037ca:	e3 cd 80 80 	ldm	sp++,r7,pc
800037ce:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

800037d2 <spi_write_packet>:
	return STATUS_OK;
}

status_code_t spi_write_packet(volatile avr32_spi_t *spi, const uint8_t *data,
		size_t len)
{
800037d2:	d4 01       	pushm	lr
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
800037d4:	58 0a       	cp.w	r10,0
800037d6:	c0 81       	brne	800037e6 <spi_write_packet+0x14>
800037d8:	c1 28       	rjmp	800037fc <spi_write_packet+0x2a>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
800037da:	58 08       	cp.w	r8,0
800037dc:	c0 31       	brne	800037e2 <spi_write_packet+0x10>
800037de:	3f dc       	mov	r12,-3
800037e0:	d8 02       	popm	pc
800037e2:	20 18       	sub	r8,1
800037e4:	c0 48       	rjmp	800037ec <spi_write_packet+0x1a>
800037e6:	e0 6e 3a 98 	mov	lr,15000
800037ea:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
800037ec:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
800037ee:	e2 19 00 02 	andl	r9,0x2,COH
800037f2:	cf 40       	breq	800037da <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
800037f4:	17 38       	ld.ub	r8,r11++
800037f6:	99 38       	st.w	r12[0xc],r8
			}
		}
		val = data[i];
		spi_write_single(spi,val);
		i++;
		len--;
800037f8:	20 1a       	sub	r10,1
		size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
800037fa:	cf 81       	brne	800037ea <spi_write_packet+0x18>
800037fc:	d8 0a       	popm	pc,r12=0
800037fe:	d7 03       	nop

80003800 <spi_master_setup_device>:
#endif

void spi_master_setup_device(volatile avr32_spi_t *spi,
		struct spi_device *device, spi_flags_t flags, uint32_t baud_rate,
		board_spi_select_id_t sel_id)
{
80003800:	eb cd 40 e0 	pushm	r5-r7,lr
80003804:	18 97       	mov	r7,r12
80003806:	16 96       	mov	r6,r11
80003808:	14 95       	mov	r5,r10
static inline void spi_set_chipselect_delay_bct(volatile avr32_spi_t *spi,
		uint8_t chip_select, uint8_t delay)
{
	Assert(chip_select <= 3);

	switch (chip_select) {
8000380a:	17 88       	ld.ub	r8,r11[0x0]
8000380c:	30 1a       	mov	r10,1
8000380e:	f4 08 18 00 	cp.b	r8,r10
80003812:	c1 10       	breq	80003834 <spi_master_setup_device+0x34>
80003814:	c0 a3       	brcs	80003828 <spi_master_setup_device+0x28>
80003816:	30 2a       	mov	r10,2
80003818:	f4 08 18 00 	cp.b	r8,r10
8000381c:	c1 20       	breq	80003840 <spi_master_setup_device+0x40>
8000381e:	30 3a       	mov	r10,3
80003820:	f4 08 18 00 	cp.b	r8,r10
80003824:	c1 91       	brne	80003856 <spi_master_setup_device+0x56>
80003826:	c1 38       	rjmp	8000384c <spi_master_setup_device+0x4c>
	case 0:
		spi->CSR0.dlybct = delay;
80003828:	78 c8       	ld.w	r8,r12[0x30]
8000382a:	30 0a       	mov	r10,0
8000382c:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
80003830:	99 c8       	st.w	r12[0x30],r8
80003832:	c1 28       	rjmp	80003856 <spi_master_setup_device+0x56>
		break;

	case 1:
		spi->CSR1.dlybct  = delay;
80003834:	78 d8       	ld.w	r8,r12[0x34]
80003836:	30 0a       	mov	r10,0
80003838:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
8000383c:	99 d8       	st.w	r12[0x34],r8
8000383e:	c0 c8       	rjmp	80003856 <spi_master_setup_device+0x56>
		break;

	case 2:
		spi->CSR2.dlybct  = delay;
80003840:	78 e8       	ld.w	r8,r12[0x38]
80003842:	30 0a       	mov	r10,0
80003844:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
80003848:	99 e8       	st.w	r12[0x38],r8
8000384a:	c0 68       	rjmp	80003856 <spi_master_setup_device+0x56>
		break;

	case 3:
		spi->CSR3.dlybct  = delay;
8000384c:	78 f8       	ld.w	r8,r12[0x3c]
8000384e:	30 0a       	mov	r10,0
80003850:	f1 da d3 08 	bfins	r8,r10,0x18,0x8
80003854:	99 f8       	st.w	r12[0x3c],r8
static inline void spi_set_chipselect_delay_bs(volatile avr32_spi_t *spi,
		uint8_t chip_select, uint8_t delay)
{
	Assert(chip_select <= 3);

	switch (chip_select) {
80003856:	0d 88       	ld.ub	r8,r6[0x0]
80003858:	30 1a       	mov	r10,1
8000385a:	f4 08 18 00 	cp.b	r8,r10
8000385e:	c1 10       	breq	80003880 <spi_master_setup_device+0x80>
80003860:	c0 a3       	brcs	80003874 <spi_master_setup_device+0x74>
80003862:	30 2a       	mov	r10,2
80003864:	f4 08 18 00 	cp.b	r8,r10
80003868:	c1 20       	breq	8000388c <spi_master_setup_device+0x8c>
8000386a:	30 3a       	mov	r10,3
8000386c:	f4 08 18 00 	cp.b	r8,r10
80003870:	c1 91       	brne	800038a2 <spi_master_setup_device+0xa2>
80003872:	c1 38       	rjmp	80003898 <spi_master_setup_device+0x98>
	case 0:
		spi->CSR0.dlybs = delay;
80003874:	6e c8       	ld.w	r8,r7[0x30]
80003876:	30 0a       	mov	r10,0
80003878:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
8000387c:	8f c8       	st.w	r7[0x30],r8
8000387e:	c1 28       	rjmp	800038a2 <spi_master_setup_device+0xa2>
		break;

	case 1:
		spi->CSR1.dlybs  = delay;
80003880:	6e d8       	ld.w	r8,r7[0x34]
80003882:	30 0a       	mov	r10,0
80003884:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80003888:	8f d8       	st.w	r7[0x34],r8
8000388a:	c0 c8       	rjmp	800038a2 <spi_master_setup_device+0xa2>
		break;

	case 2:
		spi->CSR2.dlybs  = delay;
8000388c:	6e e8       	ld.w	r8,r7[0x38]
8000388e:	30 0a       	mov	r10,0
80003890:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
80003894:	8f e8       	st.w	r7[0x38],r8
80003896:	c0 68       	rjmp	800038a2 <spi_master_setup_device+0xa2>
		break;

	case 3:
		spi->CSR3.dlybs  = delay;
80003898:	6e f8       	ld.w	r8,r7[0x3c]
8000389a:	30 0a       	mov	r10,0
8000389c:	f1 da d2 08 	bfins	r8,r10,0x10,0x8
800038a0:	8f f8       	st.w	r7[0x3c],r8
		uint8_t chip_select,
		uint8_t len)
{
	Assert((len >= 8) && (len <= 16));

	switch (chip_select) {
800038a2:	0d 88       	ld.ub	r8,r6[0x0]
800038a4:	30 1a       	mov	r10,1
800038a6:	f4 08 18 00 	cp.b	r8,r10
800038aa:	c1 10       	breq	800038cc <spi_master_setup_device+0xcc>
800038ac:	c0 a3       	brcs	800038c0 <spi_master_setup_device+0xc0>
800038ae:	30 2a       	mov	r10,2
800038b0:	f4 08 18 00 	cp.b	r8,r10
800038b4:	c1 20       	breq	800038d8 <spi_master_setup_device+0xd8>
800038b6:	30 3a       	mov	r10,3
800038b8:	f4 08 18 00 	cp.b	r8,r10
800038bc:	c1 91       	brne	800038ee <spi_master_setup_device+0xee>
800038be:	c1 38       	rjmp	800038e4 <spi_master_setup_device+0xe4>
	case 0:
		spi->CSR0.bits = len - 8;
800038c0:	6e c8       	ld.w	r8,r7[0x30]
800038c2:	30 0a       	mov	r10,0
800038c4:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
800038c8:	8f c8       	st.w	r7[0x30],r8
800038ca:	c1 28       	rjmp	800038ee <spi_master_setup_device+0xee>
		break;

	case 1:
		spi->CSR1.bits  = len - 8;
800038cc:	6e d8       	ld.w	r8,r7[0x34]
800038ce:	30 0a       	mov	r10,0
800038d0:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
800038d4:	8f d8       	st.w	r7[0x34],r8
800038d6:	c0 c8       	rjmp	800038ee <spi_master_setup_device+0xee>
		break;

	case 2:
		spi->CSR2.bits  = len - 8;
800038d8:	6e e8       	ld.w	r8,r7[0x38]
800038da:	30 0a       	mov	r10,0
800038dc:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
800038e0:	8f e8       	st.w	r7[0x38],r8
800038e2:	c0 68       	rjmp	800038ee <spi_master_setup_device+0xee>
		break;

	case 3:
		spi->CSR3.bits  = len - 8;
800038e4:	6e f8       	ld.w	r8,r7[0x3c]
800038e6:	30 0a       	mov	r10,0
800038e8:	f1 da d0 84 	bfins	r8,r10,0x4,0x4
800038ec:	8f f8       	st.w	r7[0x3c],r8
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
	/* Fallthroughs intended for modules sharing the same peripheral bus. */
	switch ((uintptr_t)module) {
800038ee:	fe 57 38 00 	cp.w	r7,-51200
800038f2:	c6 c0       	breq	800039ca <spi_master_setup_device+0x1ca>
800038f4:	e0 8b 00 36 	brhi	80003960 <spi_master_setup_device+0x160>
800038f8:	fe 57 18 00 	cp.w	r7,-59392
800038fc:	c6 70       	breq	800039ca <spi_master_setup_device+0x1ca>
800038fe:	e0 8b 00 18 	brhi	8000392e <spi_master_setup_device+0x12e>
80003902:	fe 47 08 00 	cp.w	r7,-129024
80003906:	c6 20       	breq	800039ca <spi_master_setup_device+0x1ca>
80003908:	e0 8b 00 09 	brhi	8000391a <spi_master_setup_device+0x11a>
8000390c:	fe 47 00 00 	cp.w	r7,-131072
80003910:	c5 d0       	breq	800039ca <spi_master_setup_device+0x1ca>
80003912:	fe 47 04 00 	cp.w	r7,-130048
80003916:	c5 81       	brne	800039c6 <spi_master_setup_device+0x1c6>
80003918:	c5 98       	rjmp	800039ca <spi_master_setup_device+0x1ca>
8000391a:	fe 57 10 00 	cp.w	r7,-61440
8000391e:	c5 60       	breq	800039ca <spi_master_setup_device+0x1ca>
80003920:	fe 57 14 00 	cp.w	r7,-60416
80003924:	c5 30       	breq	800039ca <spi_master_setup_device+0x1ca>
80003926:	fe 57 00 00 	cp.w	r7,-65536
8000392a:	c4 e1       	brne	800039c6 <spi_master_setup_device+0x1c6>
8000392c:	c4 f8       	rjmp	800039ca <spi_master_setup_device+0x1ca>
8000392e:	fe 57 28 00 	cp.w	r7,-55296
80003932:	c4 c0       	breq	800039ca <spi_master_setup_device+0x1ca>
80003934:	e0 8b 00 0c 	brhi	8000394c <spi_master_setup_device+0x14c>
80003938:	fe 57 20 00 	cp.w	r7,-57344
8000393c:	c4 70       	breq	800039ca <spi_master_setup_device+0x1ca>
8000393e:	fe 57 24 00 	cp.w	r7,-56320
80003942:	c4 40       	breq	800039ca <spi_master_setup_device+0x1ca>
80003944:	fe 57 1c 00 	cp.w	r7,-58368
80003948:	c3 f1       	brne	800039c6 <spi_master_setup_device+0x1c6>
8000394a:	c4 08       	rjmp	800039ca <spi_master_setup_device+0x1ca>
8000394c:	fe 57 30 00 	cp.w	r7,-53248
80003950:	c3 d0       	breq	800039ca <spi_master_setup_device+0x1ca>
80003952:	fe 57 34 00 	cp.w	r7,-52224
80003956:	c3 a0       	breq	800039ca <spi_master_setup_device+0x1ca>
80003958:	fe 57 2c 00 	cp.w	r7,-54272
8000395c:	c3 51       	brne	800039c6 <spi_master_setup_device+0x1c6>
8000395e:	c3 68       	rjmp	800039ca <spi_master_setup_device+0x1ca>
80003960:	fe 57 54 00 	cp.w	r7,-44032
80003964:	c3 30       	breq	800039ca <spi_master_setup_device+0x1ca>
80003966:	e0 8b 00 18 	brhi	80003996 <spi_master_setup_device+0x196>
8000396a:	fe 57 44 00 	cp.w	r7,-48128
8000396e:	c2 e0       	breq	800039ca <spi_master_setup_device+0x1ca>
80003970:	e0 8b 00 09 	brhi	80003982 <spi_master_setup_device+0x182>
80003974:	fe 57 3c 00 	cp.w	r7,-50176
80003978:	c2 90       	breq	800039ca <spi_master_setup_device+0x1ca>
8000397a:	fe 57 40 00 	cp.w	r7,-49152
8000397e:	c2 41       	brne	800039c6 <spi_master_setup_device+0x1c6>
80003980:	c2 58       	rjmp	800039ca <spi_master_setup_device+0x1ca>
80003982:	fe 57 4c 00 	cp.w	r7,-46080
80003986:	c2 20       	breq	800039ca <spi_master_setup_device+0x1ca>
80003988:	fe 57 50 00 	cp.w	r7,-45056
8000398c:	c1 f0       	breq	800039ca <spi_master_setup_device+0x1ca>
8000398e:	fe 57 48 00 	cp.w	r7,-47104
80003992:	c1 a1       	brne	800039c6 <spi_master_setup_device+0x1c6>
80003994:	c1 b8       	rjmp	800039ca <spi_master_setup_device+0x1ca>
80003996:	fe 57 64 00 	cp.w	r7,-39936
8000399a:	c1 80       	breq	800039ca <spi_master_setup_device+0x1ca>
8000399c:	e0 8b 00 0c 	brhi	800039b4 <spi_master_setup_device+0x1b4>
800039a0:	fe 57 5c 00 	cp.w	r7,-41984
800039a4:	c1 30       	breq	800039ca <spi_master_setup_device+0x1ca>
800039a6:	fe 57 60 00 	cp.w	r7,-40960
800039aa:	c1 00       	breq	800039ca <spi_master_setup_device+0x1ca>
800039ac:	fe 57 58 00 	cp.w	r7,-43008
800039b0:	c0 b1       	brne	800039c6 <spi_master_setup_device+0x1c6>
800039b2:	c0 c8       	rjmp	800039ca <spi_master_setup_device+0x1ca>
800039b4:	fe 57 6c 00 	cp.w	r7,-37888
800039b8:	c0 90       	breq	800039ca <spi_master_setup_device+0x1ca>
800039ba:	fe 57 70 00 	cp.w	r7,-36864
800039be:	c0 60       	breq	800039ca <spi_master_setup_device+0x1ca>
800039c0:	fe 57 68 00 	cp.w	r7,-38912
800039c4:	c0 30       	breq	800039ca <spi_master_setup_device+0x1ca>
800039c6:	30 0b       	mov	r11,0
800039c8:	c0 38       	rjmp	800039ce <spi_master_setup_device+0x1ce>
800039ca:	e0 7b c1 38 	mov	r11,115000
	spi_set_chipselect_delay_bct(spi,device->id,CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_chipselect_delay_bs(spi,device->id,CONFIG_SPI_MASTER_DELAY_BS);
	spi_set_bits_per_transfer(spi,device->id,
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_register(spi,device->id,
			getBaudDiv(baud_rate, sysclk_get_peripheral_bus_hz(spi)));
800039ce:	12 9c       	mov	r12,r9
800039d0:	f0 1f 00 4a 	mcall	80003af8 <spi_master_setup_device+0x2f8>
{
	spi_set_chipselect_delay_bct(spi,device->id,CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_chipselect_delay_bs(spi,device->id,CONFIG_SPI_MASTER_DELAY_BS);
	spi_set_bits_per_transfer(spi,device->id,
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_register(spi,device->id,
800039d4:	5c 5c       	castu.b	r12
 */
static inline void spi_set_baudrate_register(volatile avr32_spi_t *spi,
		uint8_t chip_select,
		uint8_t scbr)
{
	switch (chip_select) {
800039d6:	0d 88       	ld.ub	r8,r6[0x0]
800039d8:	30 19       	mov	r9,1
800039da:	f2 08 18 00 	cp.b	r8,r9
800039de:	c1 00       	breq	800039fe <spi_master_setup_device+0x1fe>
800039e0:	c0 a3       	brcs	800039f4 <spi_master_setup_device+0x1f4>
800039e2:	30 29       	mov	r9,2
800039e4:	f2 08 18 00 	cp.b	r8,r9
800039e8:	c1 00       	breq	80003a08 <spi_master_setup_device+0x208>
800039ea:	30 39       	mov	r9,3
800039ec:	f2 08 18 00 	cp.b	r8,r9
800039f0:	c1 51       	brne	80003a1a <spi_master_setup_device+0x21a>
800039f2:	c1 08       	rjmp	80003a12 <spi_master_setup_device+0x212>
	case 0:
		spi->CSR0.scbr = scbr;
800039f4:	6e c8       	ld.w	r8,r7[0x30]
800039f6:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
800039fa:	8f c8       	st.w	r7[0x30],r8
800039fc:	c0 f8       	rjmp	80003a1a <spi_master_setup_device+0x21a>
		break;

	case 1:
		spi->CSR1.scbr  = scbr;
800039fe:	6e d8       	ld.w	r8,r7[0x34]
80003a00:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
80003a04:	8f d8       	st.w	r7[0x34],r8
80003a06:	c0 a8       	rjmp	80003a1a <spi_master_setup_device+0x21a>
		break;

	case 2:
		spi->CSR2.scbr  = scbr;
80003a08:	6e e8       	ld.w	r8,r7[0x38]
80003a0a:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
80003a0e:	8f e8       	st.w	r7[0x38],r8
80003a10:	c0 58       	rjmp	80003a1a <spi_master_setup_device+0x21a>
		break;

	case 3:
		spi->CSR3.scbr  = scbr;
80003a12:	6e f8       	ld.w	r8,r7[0x3c]
80003a14:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
80003a18:	8f f8       	st.w	r7[0x3c],r8
 * \param chip_select Chip Select.
 */
static inline void spi_enable_active_mode(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	switch (chip_select) {
80003a1a:	0d 88       	ld.ub	r8,r6[0x0]
80003a1c:	30 19       	mov	r9,1
80003a1e:	f2 08 18 00 	cp.b	r8,r9
80003a22:	c1 10       	breq	80003a44 <spi_master_setup_device+0x244>
80003a24:	c0 a3       	brcs	80003a38 <spi_master_setup_device+0x238>
80003a26:	30 29       	mov	r9,2
80003a28:	f2 08 18 00 	cp.b	r8,r9
80003a2c:	c1 20       	breq	80003a50 <spi_master_setup_device+0x250>
80003a2e:	30 39       	mov	r9,3
80003a30:	f2 08 18 00 	cp.b	r8,r9
80003a34:	c1 91       	brne	80003a66 <spi_master_setup_device+0x266>
80003a36:	c1 38       	rjmp	80003a5c <spi_master_setup_device+0x25c>
	case 0:
		spi->CSR0.csaat = 1;
80003a38:	6e c8       	ld.w	r8,r7[0x30]
80003a3a:	30 19       	mov	r9,1
80003a3c:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80003a40:	8f c8       	st.w	r7[0x30],r8
80003a42:	c1 28       	rjmp	80003a66 <spi_master_setup_device+0x266>
		break;

	case 1:
		spi->CSR1.csaat  = 1;
80003a44:	6e d8       	ld.w	r8,r7[0x34]
80003a46:	30 19       	mov	r9,1
80003a48:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80003a4c:	8f d8       	st.w	r7[0x34],r8
80003a4e:	c0 c8       	rjmp	80003a66 <spi_master_setup_device+0x266>
		break;

	case 2:
		spi->CSR2.csaat  = 1;
80003a50:	6e e8       	ld.w	r8,r7[0x38]
80003a52:	30 19       	mov	r9,1
80003a54:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80003a58:	8f e8       	st.w	r7[0x38],r8
80003a5a:	c0 68       	rjmp	80003a66 <spi_master_setup_device+0x266>
		break;

	case 3:
		spi->CSR3.csaat  = 1;
80003a5c:	6e f8       	ld.w	r8,r7[0x3c]
80003a5e:	30 19       	mov	r9,1
80003a60:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80003a64:	8f f8       	st.w	r7[0x3c],r8
			getBaudDiv(baud_rate, sysclk_get_peripheral_bus_hz(spi)));
	spi_enable_active_mode(spi,device->id);
	spi_set_mode(spi,device->id,flags);
80003a66:	0a 9a       	mov	r10,r5
 * \param flags       SPI Mode.
 */
static inline void spi_set_mode(volatile avr32_spi_t *spi, uint8_t chip_select,
		uint8_t flags)
{
	switch (chip_select) {
80003a68:	0d 88       	ld.ub	r8,r6[0x0]
80003a6a:	30 19       	mov	r9,1
80003a6c:	f2 08 18 00 	cp.b	r8,r9
80003a70:	c1 90       	breq	80003aa2 <spi_master_setup_device+0x2a2>
80003a72:	c0 a3       	brcs	80003a86 <spi_master_setup_device+0x286>
80003a74:	30 29       	mov	r9,2
80003a76:	f2 08 18 00 	cp.b	r8,r9
80003a7a:	c2 20       	breq	80003abe <spi_master_setup_device+0x2be>
80003a7c:	30 39       	mov	r9,3
80003a7e:	f2 08 18 00 	cp.b	r8,r9
80003a82:	c3 81       	brne	80003af2 <spi_master_setup_device+0x2f2>
80003a84:	c2 b8       	rjmp	80003ada <spi_master_setup_device+0x2da>
	case 0:
		spi->CSR0.cpol = flags >> 1;
80003a86:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
80003a8a:	6e c8       	ld.w	r8,r7[0x30]
80003a8c:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
80003a90:	8f c8       	st.w	r7[0x30],r8
		spi->CSR0.ncpha = (flags & 0x1) ^ 0x1;
80003a92:	ec 1a 00 01 	eorl	r10,0x1
80003a96:	6e c8       	ld.w	r8,r7[0x30]
80003a98:	f1 da d0 21 	bfins	r8,r10,0x1,0x1
80003a9c:	8f c8       	st.w	r7[0x30],r8
80003a9e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
		break;

	case 1:
		spi->CSR1.cpol  = flags >> 1;
80003aa2:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
80003aa6:	6e d8       	ld.w	r8,r7[0x34]
80003aa8:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
80003aac:	8f d8       	st.w	r7[0x34],r8
		spi->CSR1.ncpha = (flags & 0x1) ^ 0x1;
80003aae:	ec 1a 00 01 	eorl	r10,0x1
80003ab2:	6e d8       	ld.w	r8,r7[0x34]
80003ab4:	f1 da d0 21 	bfins	r8,r10,0x1,0x1
80003ab8:	8f d8       	st.w	r7[0x34],r8
80003aba:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
		break;

	case 2:
		spi->CSR2.cpol  = flags >> 1;
80003abe:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
80003ac2:	6e e8       	ld.w	r8,r7[0x38]
80003ac4:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
80003ac8:	8f e8       	st.w	r7[0x38],r8
		spi->CSR2.ncpha = (flags & 0x1) ^ 0x1;
80003aca:	ec 1a 00 01 	eorl	r10,0x1
80003ace:	6e e8       	ld.w	r8,r7[0x38]
80003ad0:	f1 da d0 21 	bfins	r8,r10,0x1,0x1
80003ad4:	8f e8       	st.w	r7[0x38],r8
80003ad6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
		break;

	case 3:
		spi->CSR3.cpol  = flags >> 1;
80003ada:	eb d5 c0 21 	bfextu	r5,r5,0x1,0x1
80003ade:	6e f8       	ld.w	r8,r7[0x3c]
80003ae0:	f1 d5 d0 01 	bfins	r8,r5,0x0,0x1
80003ae4:	8f f8       	st.w	r7[0x3c],r8
		spi->CSR3.ncpha = (flags & 0x1) ^ 0x1;
80003ae6:	ec 1a 00 01 	eorl	r10,0x1
80003aea:	6e f8       	ld.w	r8,r7[0x3c]
80003aec:	f1 da d0 21 	bfins	r8,r10,0x1,0x1
80003af0:	8f f8       	st.w	r7[0x3c],r8
80003af2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003af6:	00 00       	add	r0,r0
80003af8:	80 00       	ld.sh	r0,r0[0x0]
80003afa:	28 78       	sub	r8,-121
	...

80003b08 <tc_irq>:
__interrupt
#endif

// Existe la variable timer_eneable que controla la ejecucion de los procesos dentro de la interrupcion
static void tc_irq(void)
{
80003b08:	d4 01       	pushm	lr
	// Clear the interrupt flag. This is a side effect of reading the TC SR.
	tc_read_sr(EXAMPLE_TC, EXAMPLE_TC_CHANNEL);
80003b0a:	30 0b       	mov	r11,0
80003b0c:	fe 7c 5c 00 	mov	r12,-41984
80003b10:	f0 1f 00 17 	mcall	80003b6c <tc_irq+0x64>

	tc_tick++;	// contador para controlar el tiempo de las interrupciones
80003b14:	49 78       	lddpc	r8,80003b70 <tc_irq+0x68>
80003b16:	70 09       	ld.w	r9,r8[0x0]
80003b18:	2f f9       	sub	r9,-1
80003b1a:	91 09       	st.w	r8[0x0],r9
	
	if (tc_tick < 20)
80003b1c:	70 08       	ld.w	r8,r8[0x0]
80003b1e:	59 38       	cp.w	r8,19
80003b20:	e0 8b 00 0c 	brhi	80003b38 <tc_irq+0x30>
	{
		// la funcion toggle pin (parece) que pone el pin en 1
		gpio_toggle_pin(AVR32_PIN_PB09); // PB09 = led 3
80003b24:	32 9c       	mov	r12,41
80003b26:	f0 1f 00 14 	mcall	80003b74 <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA04); // PA04 = led 1
80003b2a:	30 4c       	mov	r12,4
80003b2c:	f0 1f 00 12 	mcall	80003b74 <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA11); // PA11 = led 2 
80003b30:	30 bc       	mov	r12,11
80003b32:	f0 1f 00 11 	mcall	80003b74 <tc_irq+0x6c>
		return;
80003b36:	c1 98       	rjmp	80003b68 <tc_irq+0x60>
	}
	
	if (tc_tick == 21)	
80003b38:	48 e8       	lddpc	r8,80003b70 <tc_irq+0x68>
80003b3a:	70 08       	ld.w	r8,r8[0x0]
80003b3c:	59 58       	cp.w	r8,21
80003b3e:	c0 41       	brne	80003b46 <tc_irq+0x3e>
		gpio_toggle_pin(AVR32_PIN_PB09);
80003b40:	32 9c       	mov	r12,41
80003b42:	f0 1f 00 0d 	mcall	80003b74 <tc_irq+0x6c>
		
	if (tc_tick == 22)
80003b46:	48 b8       	lddpc	r8,80003b70 <tc_irq+0x68>
80003b48:	70 08       	ld.w	r8,r8[0x0]
80003b4a:	59 68       	cp.w	r8,22
80003b4c:	c0 41       	brne	80003b54 <tc_irq+0x4c>
		gpio_toggle_pin(AVR32_PIN_PA04);
80003b4e:	30 4c       	mov	r12,4
80003b50:	f0 1f 00 09 	mcall	80003b74 <tc_irq+0x6c>
	
	if (tc_tick == 23)
80003b54:	48 78       	lddpc	r8,80003b70 <tc_irq+0x68>
80003b56:	70 08       	ld.w	r8,r8[0x0]
80003b58:	59 78       	cp.w	r8,23
80003b5a:	c0 71       	brne	80003b68 <tc_irq+0x60>
	{
		gpio_toggle_pin(AVR32_PIN_PA11);	
80003b5c:	30 bc       	mov	r12,11
80003b5e:	f0 1f 00 06 	mcall	80003b74 <tc_irq+0x6c>
		tc_tick = 1;
80003b62:	30 19       	mov	r9,1
80003b64:	48 38       	lddpc	r8,80003b70 <tc_irq+0x68>
80003b66:	91 09       	st.w	r8[0x0],r9
		

	
	
	
}
80003b68:	d4 02       	popm	lr
80003b6a:	d6 03       	rete
80003b6c:	80 00       	ld.sh	r0,r0[0x0]
80003b6e:	2a b6       	sub	r6,-85
80003b70:	00 00       	add	r0,r0
80003b72:	00 2c       	rsub	r12,r0
80003b74:	80 00       	ld.sh	r0,r0[0x0]
80003b76:	26 a4       	sub	r4,106

80003b78 <eic_int_handler2>:

// Manejo INTERRUPCION externa 2 (RF)

// PA13/GPIO 13/GLOC-OUT[0]/GLOC-IN[7]/TC0-A0/SCIF-GCLK[2]/PWMA-PWMA[13]/CAT-SMP/EIC-EXTINT[2]/CAT-CSA[0]/XIN32_2
static void eic_int_handler2(void)
{
80003b78:	d4 01       	pushm	lr
		// Interrupt Line must be cleared to enable
		eic_clear_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);
80003b7a:	30 2b       	mov	r11,2
80003b7c:	fe 7c 24 00 	mov	r12,-56320
80003b80:	f0 1f 00 02 	mcall	80003b88 <eic_int_handler2+0x10>
		//IRQ2 Pin 26 MCU --> Pin 24 T
		
}
80003b84:	d4 02       	popm	lr
80003b86:	d6 03       	rete
80003b88:	80 00       	ld.sh	r0,r0[0x0]
80003b8a:	24 e0       	sub	r0,78

80003b8c <usart_int_handler_RS232>:
#endif


// Manejo INTERRUPCION UART
static void usart_int_handler_RS232(void)
{
80003b8c:	d4 01       	pushm	lr
80003b8e:	20 1d       	sub	sp,4
	// TDW sensor de temperatura -> RX UART2 Pin 24 MCU
	tc_stop(tc,EXAMPLE_TC_CHANNEL);
80003b90:	30 0b       	mov	r11,0
80003b92:	49 38       	lddpc	r8,80003bdc <usart_int_handler_RS232+0x50>
80003b94:	70 0c       	ld.w	r12,r8[0x0]
80003b96:	f0 1f 00 13 	mcall	80003be0 <usart_int_handler_RS232+0x54>
	
	int c=0;
80003b9a:	fa cb ff fc 	sub	r11,sp,-4
80003b9e:	30 08       	mov	r8,0
80003ba0:	16 d8       	st.w	--r11,r8
	 * as the call to usart_putchar will take enough time for this before
	 * the interrupt handler is left and the interrupt priority level is
	 * unmasked by the CPU.
	 */
		
	if (usart_read_char(&AVR32_USART2, &c) != USART_SUCCESS) //aqui lee el caracter por el puerto uart2
80003ba2:	1a 9b       	mov	r11,sp
80003ba4:	fe 7c 38 00 	mov	r12,-51200
80003ba8:	f0 1f 00 0f 	mcall	80003be4 <usart_int_handler_RS232+0x58>
80003bac:	c1 51       	brne	80003bd6 <usart_int_handler_RS232+0x4a>
		return;

	
		cola_PC[cola_PC_nw] = (char) c;
80003bae:	48 f9       	lddpc	r9,80003be8 <usart_int_handler_RS232+0x5c>
80003bb0:	72 08       	ld.w	r8,r9[0x0]
80003bb2:	40 0b       	lddsp	r11,sp[0x0]
80003bb4:	48 ea       	lddpc	r10,80003bec <usart_int_handler_RS232+0x60>
80003bb6:	f4 08 0b 0b 	st.b	r10[r8],r11
		cola_PC_nw++;	
80003bba:	2f f8       	sub	r8,-1
80003bbc:	93 08       	st.w	r9[0x0],r8
	
		if (cola_PC_nw >= tamano_cola)
80003bbe:	e0 48 00 c7 	cp.w	r8,199
80003bc2:	e0 8a 00 05 	brle	80003bcc <usart_int_handler_RS232+0x40>
			cola_PC_nw = 0;
80003bc6:	30 09       	mov	r9,0
80003bc8:	48 88       	lddpc	r8,80003be8 <usart_int_handler_RS232+0x5c>
80003bca:	91 09       	st.w	r8[0x0],r9
	
	tc_start(tc,EXAMPLE_TC_CHANNEL);
80003bcc:	30 0b       	mov	r11,0
80003bce:	48 48       	lddpc	r8,80003bdc <usart_int_handler_RS232+0x50>
80003bd0:	70 0c       	ld.w	r12,r8[0x0]
80003bd2:	f0 1f 00 08 	mcall	80003bf0 <usart_int_handler_RS232+0x64>
	return;

	
}
80003bd6:	2f fd       	sub	sp,-4
80003bd8:	d4 02       	popm	lr
80003bda:	d6 03       	rete
80003bdc:	00 00       	add	r0,r0
80003bde:	00 28       	rsub	r8,r0
80003be0:	80 00       	ld.sh	r0,r0[0x0]
80003be2:	2a a4       	sub	r4,-86
80003be4:	80 00       	ld.sh	r0,r0[0x0]
80003be6:	2c a0       	sub	r0,-54
80003be8:	00 00       	add	r0,r0
80003bea:	06 50       	eor	r0,r3
80003bec:	00 00       	add	r0,r0
80003bee:	07 14       	ld.sh	r4,r3++
80003bf0:	80 00       	ld.sh	r0,r0[0x0]
80003bf2:	2a 92       	sub	r2,-87

80003bf4 <iniciarAT86>:
	
	else
		sprintf(temps,"%s","X");
}
void iniciarAT86(void)
{
80003bf4:	eb cd 40 80 	pushm	r7,lr
//			01=4mA (minima corriente) <~~~~~~~~~~~ CAMBIAR ~~~~~~~~~~~
// Bit 3   R/W- CLKM_SHA_SEL -> The register bit CLKM_SHA_SEL defines whether a new clock rate
//			1-> CLKM clock rate change appears after SLEEP cycle
// Bit 2:0 R/W CLKM_CTRL -> These register bits set the clock rate of pin 17 (CLKM)
//			1 -> 1 MHz <~~~~~~~~~~~ CAMBIAR ~~~~~~~~~~~ pag 121 tabla 7-30 poner a cero
	clock = pal_trx_reg_read(TRX_CTRL_0);// 25  0001 1001
80003bf8:	30 3c       	mov	r12,3
80003bfa:	f0 1f 00 17 	mcall	80003c54 <iniciarAT86+0x60>
80003bfe:	49 78       	lddpc	r8,80003c58 <iniciarAT86+0x64>
80003c00:	b0 8c       	st.b	r8[0x0],r12
	pal_trx_reg_write(TRX_CTRL_0, 8); // 0000 1000
80003c02:	30 8b       	mov	r11,8
80003c04:	30 3c       	mov	r12,3
80003c06:	f0 1f 00 16 	mcall	80003c5c <iniciarAT86+0x68>
//			0 -> the PA linearity is decreased compared to the normal mode
// Bit 6:5  GC_PA  -> These register bits control the gain of the PA by changing its bias current.
//			11(3) -> 0dB
// Bit 4:0  TX_PWR -> These register bits control the transmitter output power
//			0000 -> ~~~~~~~~~~~~~~~~~VER~~~~~~~~~~~~~~~~~~~
	transmition_power =pal_trx_reg_read(PHY_TX_PWR);// 96 0110 0000
80003c0a:	30 5c       	mov	r12,5
80003c0c:	f0 1f 00 12 	mcall	80003c54 <iniciarAT86+0x60>
80003c10:	49 48       	lddpc	r8,80003c60 <iniciarAT86+0x6c>
80003c12:	b0 8c       	st.b	r8[0x0],r12
//				0->
// Bit 6:5 -R/W- CCA_MODE The CCA mode can be selected using register bits CCA_MODE.
//				01(1) -> Energy above threshold
// Bit 4:0 -R/W- CHANNEL -> Channel Assignment according to IEEE 802.15.4-2003/2006 
//				101(5) -> 914 Mhz
	phy_cc = pal_trx_reg_read(PHY_CC_CCA);//37  0010 0101
80003c14:	30 8c       	mov	r12,8
80003c16:	f0 1f 00 10 	mcall	80003c54 <iniciarAT86+0x60>
80003c1a:	49 38       	lddpc	r8,80003c64 <iniciarAT86+0x70>
80003c1c:	b0 8c       	st.b	r8[0x0],r12
//			0-> If set to 0 (reset value), BPSK transmission and reception is applied
// Bit 2  SUB_MODE
//			1-> If set to 1 (reset value), the chip rate is 1000 kchip/s for BPSK_OQPSK = 1 and 600 kchip/s for BPSK_OQPSK = 0.
// Bit 1:0  OQPSK_DATA_RATE
//			00-> 250 O-QPSK Data Rate [kbit/s] && SUB_MODE ==1
	control_tx = pal_trx_reg_read(TRX_CTRL_2);// 36 0010 0100
80003c1e:	30 cc       	mov	r12,12
80003c20:	f0 1f 00 0d 	mcall	80003c54 <iniciarAT86+0x60>
80003c24:	49 18       	lddpc	r8,80003c68 <iniciarAT86+0x74>
80003c26:	b0 8c       	st.b	r8[0x0],r12
//
// IRQ_MASK PAG 26 ->The IRQ_MASK register is used to enable or disable individual interrupts
// Bit 3 - MASK_TRX_END -
//         0-> disable ~~~~~~~~~~~~~~CAMBIAR a 1 ~~~~~~~~~~~~ 
	irq=pal_trx_reg_read(IRQ_MASK);// 0000 0000
80003c28:	30 ec       	mov	r12,14
80003c2a:	f0 1f 00 0b 	mcall	80003c54 <iniciarAT86+0x60>
80003c2e:	49 07       	lddpc	r7,80003c6c <iniciarAT86+0x78>
80003c30:	ae 8c       	st.b	r7[0x0],r12
//*******************************************************************************************************
// funcion para escribir un registro en el AT86
//
	pal_trx_reg_write(IRQ_MASK, 255); // 1 en el bit 3
80003c32:	e0 6b 00 ff 	mov	r11,255
80003c36:	30 ec       	mov	r12,14
80003c38:	f0 1f 00 09 	mcall	80003c5c <iniciarAT86+0x68>
//
	irq=pal_trx_reg_read(IRQ_MASK);// (8) leo de nuevo el registro para ver si lo escribe correctamente
80003c3c:	30 ec       	mov	r12,14
80003c3e:	f0 1f 00 06 	mcall	80003c54 <iniciarAT86+0x60>
80003c42:	ae 8c       	st.b	r7[0x0],r12
//
//*******************************************************************************************************
	
	status_AT86=pal_trx_reg_read(TRX_STATUS);
80003c44:	30 1c       	mov	r12,1
80003c46:	f0 1f 00 04 	mcall	80003c54 <iniciarAT86+0x60>
80003c4a:	48 a8       	lddpc	r8,80003c70 <iniciarAT86+0x7c>
80003c4c:	b0 8c       	st.b	r8[0x0],r12
}
80003c4e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c52:	00 00       	add	r0,r0
80003c54:	80 00       	ld.sh	r0,r0[0x0]
80003c56:	36 28       	mov	r8,98
80003c58:	00 00       	add	r0,r0
80003c5a:	06 55       	eor	r5,r3
80003c5c:	80 00       	ld.sh	r0,r0[0x0]
80003c5e:	35 54       	mov	r4,85
80003c60:	00 00       	add	r0,r0
80003c62:	06 54       	eor	r4,r3
80003c64:	00 00       	add	r0,r0
80003c66:	06 57       	eor	r7,r3
80003c68:	00 00       	add	r0,r0
80003c6a:	06 47       	or	r7,r3
80003c6c:	00 00       	add	r0,r0
80003c6e:	06 56       	eor	r6,r3
80003c70:	00 00       	add	r0,r0
80003c72:	06 48       	or	r8,r3

80003c74 <leer_temp>:
	int estado_usart2 = usart_init_rs232(&AVR32_USART2, &usart_opt, sysclk_get_peripheral_bus_hz(&AVR32_USART2));	
	return estado_usart2;
}

void leer_temp(char* temps)
{
80003c74:	eb cd 40 80 	pushm	r7,lr
80003c78:	20 6d       	sub	sp,24
80003c7a:	18 97       	mov	r7,r12
	double temp = 0;
	twim_package_t packet_received;
	uint8_t read_data[2];
	float temperature = 0;
	
	read_data[0] = read_data[1] = 0;
80003c7c:	30 08       	mov	r8,0
80003c7e:	ba 98       	st.b	sp[0x1],r8
80003c80:	ba 88       	st.b	sp[0x0],r8
	
	status_code_t status;
	// TWI chip address to communicate with
	packet_received.chip = TARGET_ADDRESS;
80003c82:	34 89       	mov	r9,72
80003c84:	50 19       	stdsp	sp[0x4],r9
	
	// Where to find the data to be written
	packet_received.buffer = read_data;
80003c86:	50 3d       	stdsp	sp[0xc],sp
	
	// How many bytes do we want to read
	packet_received.length = AT30TSE_TEMPERATURE_REG_SIZE;
80003c88:	30 29       	mov	r9,2
80003c8a:	50 49       	stdsp	sp[0x10],r9
	
	//! Transfer direction
	//packet_received.read = true;
	
	// Registry Address
	packet_received.addr[0] = AT30TSE_TEMPERATURE_REG;
80003c8c:	fb 68 00 08 	st.b	sp[8],r8
	
	// # of BYTES for Address
	packet_received.addr_length = 1;
80003c90:	30 18       	mov	r8,1
80003c92:	fb 68 00 0b 	st.b	sp[11],r8
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read (volatile avr32_twi_t *twim,
		const twi_package_t *package)
{
	return (twim_read_packet (twim, package));
80003c96:	fa cb ff fc 	sub	r11,sp,-4
80003c9a:	fe 7c 44 00 	mov	r12,-48128
80003c9e:	f0 1f 00 39 	mcall	80003d80 <leer_temp+0x10c>
	//print_dbg ("Reading data from TARGET\r\n");
	// Read data from TARGET
	status = twi_master_read(&AVR32_TWIM0, &packet_received);
	
	
	if (status == STATUS_OK)
80003ca2:	c6 61       	brne	80003d6e <leer_temp+0xfa>
	{
		uint16_t data = (read_data[0] << 8) | read_data[1];
80003ca4:	1b 89       	ld.ub	r9,sp[0x0]
80003ca6:	1b 98       	ld.ub	r8,sp[0x1]
80003ca8:	f1 e9 10 88 	or	r8,r8,r9<<0x8
80003cac:	5c 88       	casts.h	r8
		int8_t sign = 1;

		//Check if negative and clear sign bit.
		if (data & (1 << 15)) {
80003cae:	30 09       	mov	r9,0
80003cb0:	f2 08 19 00 	cp.h	r8,r9
80003cb4:	c0 35       	brlt	80003cba <leer_temp+0x46>
80003cb6:	30 1b       	mov	r11,1
80003cb8:	c0 58       	rjmp	80003cc2 <leer_temp+0x4e>
			sign *= -1;
			data &= ~(1 << 15);
80003cba:	f1 d8 c0 0f 	bfextu	r8,r8,0x0,0xf
80003cbe:	e0 6b 00 ff 	mov	r11,255
		}
		
		
		// Convert to temperature.
		switch (resolution) {
80003cc2:	4b 19       	lddpc	r9,80003d84 <leer_temp+0x110>
80003cc4:	13 89       	ld.ub	r9,r9[0x0]
80003cc6:	30 1a       	mov	r10,1
80003cc8:	f4 09 18 00 	cp.b	r9,r10
80003ccc:	c1 c0       	breq	80003d04 <leer_temp+0x90>
80003cce:	58 09       	cp.w	r9,0
80003cd0:	c0 b0       	breq	80003ce6 <leer_temp+0x72>
80003cd2:	30 2a       	mov	r10,2
80003cd4:	f4 09 18 00 	cp.b	r9,r10
80003cd8:	c2 50       	breq	80003d22 <leer_temp+0xae>
80003cda:	30 3a       	mov	r10,3
80003cdc:	f4 09 18 00 	cp.b	r9,r10
80003ce0:	c3 00       	breq	80003d40 <leer_temp+0xcc>
80003ce2:	30 0c       	mov	r12,0
80003ce4:	c3 c8       	rjmp	80003d5c <leer_temp+0xe8>
			case AT30TSE_CONFIG_RES_9_bit:
			data = (data >> 7);
			temperature = data * sign * 0.5;
80003ce6:	f1 d8 c0 e9 	bfextu	r8,r8,0x7,0x9
80003cea:	5c 6b       	casts.b	r11
80003cec:	f0 0b 02 4c 	mul	r12,r8,r11
80003cf0:	f0 1f 00 26 	mcall	80003d88 <leer_temp+0x114>
80003cf4:	30 08       	mov	r8,0
80003cf6:	fc 19 3f e0 	movh	r9,0x3fe0
80003cfa:	f0 1f 00 25 	mcall	80003d8c <leer_temp+0x118>
80003cfe:	f0 1f 00 25 	mcall	80003d90 <leer_temp+0x11c>
			break;
80003d02:	c2 d8       	rjmp	80003d5c <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_10_bit:
			data = (data >> 6);
			temperature = data * sign * 0.25;
80003d04:	f1 d8 c0 ca 	bfextu	r8,r8,0x6,0xa
80003d08:	5c 6b       	casts.b	r11
80003d0a:	f0 0b 02 4c 	mul	r12,r8,r11
80003d0e:	f0 1f 00 1f 	mcall	80003d88 <leer_temp+0x114>
80003d12:	30 08       	mov	r8,0
80003d14:	fc 19 3f d0 	movh	r9,0x3fd0
80003d18:	f0 1f 00 1d 	mcall	80003d8c <leer_temp+0x118>
80003d1c:	f0 1f 00 1d 	mcall	80003d90 <leer_temp+0x11c>
			break;
80003d20:	c1 e8       	rjmp	80003d5c <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_11_bit:
			data = (data >> 5);
			temperature = data * sign * 0.125;
80003d22:	f1 d8 c0 ab 	bfextu	r8,r8,0x5,0xb
80003d26:	5c 6b       	casts.b	r11
80003d28:	f0 0b 02 4c 	mul	r12,r8,r11
80003d2c:	f0 1f 00 17 	mcall	80003d88 <leer_temp+0x114>
80003d30:	30 08       	mov	r8,0
80003d32:	fc 19 3f c0 	movh	r9,0x3fc0
80003d36:	f0 1f 00 16 	mcall	80003d8c <leer_temp+0x118>
80003d3a:	f0 1f 00 16 	mcall	80003d90 <leer_temp+0x11c>
			break;
80003d3e:	c0 f8       	rjmp	80003d5c <leer_temp+0xe8>

			case AT30TSE_CONFIG_RES_12_bit:
			data = (data >> 4);
			temperature = data * sign * 0.0625;
80003d40:	f1 d8 c0 8c 	bfextu	r8,r8,0x4,0xc
80003d44:	5c 6b       	casts.b	r11
80003d46:	f0 0b 02 4c 	mul	r12,r8,r11
80003d4a:	f0 1f 00 10 	mcall	80003d88 <leer_temp+0x114>
80003d4e:	30 08       	mov	r8,0
80003d50:	fc 19 3f b0 	movh	r9,0x3fb0
80003d54:	f0 1f 00 0e 	mcall	80003d8c <leer_temp+0x118>
80003d58:	f0 1f 00 0e 	mcall	80003d90 <leer_temp+0x11c>
			default:
			break;
		}
		
		
		sprintf(temps,"%.1f",temperature);
80003d5c:	f0 1f 00 0e 	mcall	80003d94 <leer_temp+0x120>
80003d60:	bb 2b       	st.d	--sp,r10
80003d62:	48 eb       	lddpc	r11,80003d98 <leer_temp+0x124>
80003d64:	0e 9c       	mov	r12,r7
80003d66:	f0 1f 00 0e 	mcall	80003d9c <leer_temp+0x128>
80003d6a:	2f ed       	sub	sp,-8
80003d6c:	c0 68       	rjmp	80003d78 <leer_temp+0x104>
		
	}
	
	else
		sprintf(temps,"%s","X");
80003d6e:	30 2a       	mov	r10,2
80003d70:	48 cb       	lddpc	r11,80003da0 <leer_temp+0x12c>
80003d72:	0e 9c       	mov	r12,r7
80003d74:	f0 1f 00 0c 	mcall	80003da4 <leer_temp+0x130>
}
80003d78:	2f ad       	sub	sp,-24
80003d7a:	e3 cd 80 80 	ldm	sp++,r7,pc
80003d7e:	00 00       	add	r0,r0
80003d80:	80 00       	ld.sh	r0,r0[0x0]
80003d82:	22 34       	sub	r4,35
80003d84:	00 00       	add	r0,r0
80003d86:	00 36       	cp.w	r6,r0
80003d88:	80 00       	ld.sh	r0,r0[0x0]
80003d8a:	43 e4       	lddsp	r4,sp[0xf8]
80003d8c:	80 00       	ld.sh	r0,r0[0x0]
80003d8e:	42 08       	lddsp	r8,sp[0x80]
80003d90:	80 00       	ld.sh	r0,r0[0x0]
80003d92:	45 24       	lddsp	r4,sp[0x148]
80003d94:	80 00       	ld.sh	r0,r0[0x0]
80003d96:	44 c4       	lddsp	r4,sp[0x130]
80003d98:	80 00       	ld.sh	r0,r0[0x0]
80003d9a:	a1 2c       	st.d	r0++,r12
80003d9c:	80 00       	ld.sh	r0,r0[0x0]
80003d9e:	47 58       	lddsp	r8,sp[0x1d4]
80003da0:	80 00       	ld.sh	r0,r0[0x0]
80003da2:	a1 34       	mul	r4,r0
80003da4:	80 00       	ld.sh	r0,r0[0x0]
80003da6:	45 ae       	lddsp	lr,sp[0x168]

80003da8 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003da8:	d4 01       	pushm	lr
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003daa:	18 9b       	mov	r11,r12
80003dac:	30 2c       	mov	r12,2
80003dae:	f0 1f 00 02 	mcall	80003db4 <sysclk_enable_pba_module+0xc>
}
80003db2:	d8 02       	popm	pc
80003db4:	80 00       	ld.sh	r0,r0[0x0]
80003db6:	37 48       	mov	r8,116

80003db8 <rs_232_init_usart>:
	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
}


int rs_232_init_usart()
{
80003db8:	d4 01       	pushm	lr
		case AVR32_USART1_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART1);
			break;

		case AVR32_USART2_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART2);
80003dba:	30 bc       	mov	r12,11
80003dbc:	f0 1f 00 05 	mcall	80003dd0 <rs_232_init_usart+0x18>
	sysclk_enable_peripheral_clock(&AVR32_USART2);	
	int estado_usart2 = usart_init_rs232(&AVR32_USART2, &usart_opt, sysclk_get_peripheral_bus_hz(&AVR32_USART2));	
80003dc0:	e0 7a c1 38 	mov	r10,115000
80003dc4:	48 4b       	lddpc	r11,80003dd4 <rs_232_init_usart+0x1c>
80003dc6:	fe 7c 38 00 	mov	r12,-51200
80003dca:	f0 1f 00 04 	mcall	80003dd8 <rs_232_init_usart+0x20>
	return estado_usart2;
}
80003dce:	d8 02       	popm	pc
80003dd0:	80 00       	ld.sh	r0,r0[0x0]
80003dd2:	3d a8       	mov	r8,-38
80003dd4:	00 00       	add	r0,r0
80003dd6:	00 0c       	add	r12,r0
80003dd8:	80 00       	ld.sh	r0,r0[0x0]
80003dda:	2d 14       	sub	r4,-47

80003ddc <rs_232_init_pins>:
// 	

}

void rs_232_init_pins(void)
{
80003ddc:	d4 01       	pushm	lr
80003dde:	20 4d       	sub	sp,16
	gpio_map_t COMPORT0_GPIO_MAP =
	{
		{ USART2_RX_PIN, USART2_RX_FUNCTION },
		{ USART2_TX_PIN, USART2_TX_FUNCTION }
	};
80003de0:	48 88       	lddpc	r8,80003e00 <rs_232_init_pins+0x24>
80003de2:	1a 9c       	mov	r12,sp
80003de4:	70 09       	ld.w	r9,r8[0x0]
80003de6:	50 09       	stdsp	sp[0x0],r9
80003de8:	70 19       	ld.w	r9,r8[0x4]
80003dea:	50 19       	stdsp	sp[0x4],r9
80003dec:	70 29       	ld.w	r9,r8[0x8]
80003dee:	50 29       	stdsp	sp[0x8],r9
80003df0:	70 38       	ld.w	r8,r8[0xc]
80003df2:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
80003df4:	30 2b       	mov	r11,2
80003df6:	f0 1f 00 04 	mcall	80003e04 <rs_232_init_pins+0x28>
}
80003dfa:	2f cd       	sub	sp,-16
80003dfc:	d8 02       	popm	pc
80003dfe:	00 00       	add	r0,r0
80003e00:	80 00       	ld.sh	r0,r0[0x0]
80003e02:	a1 f8       	*unknown*
80003e04:	80 00       	ld.sh	r0,r0[0x0]
80003e06:	25 90       	sub	r0,89

80003e08 <init_i2c_pins>:
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
}

void init_i2c_pins(void)
{
80003e08:	d4 01       	pushm	lr
80003e0a:	20 4d       	sub	sp,16
	const gpio_map_t TWI_GPIO_MAP = {
		{AVR32_TWIMS0_TWCK_0_3_PIN, AVR32_TWIMS0_TWCK_0_3_FUNCTION},
		{AVR32_TWIMS0_TWD_0_1_PIN, AVR32_TWIMS0_TWD_0_1_FUNCTION}
	};
80003e0c:	48 88       	lddpc	r8,80003e2c <init_i2c_pins+0x24>
80003e0e:	1a 9c       	mov	r12,sp
80003e10:	70 09       	ld.w	r9,r8[0x0]
80003e12:	50 09       	stdsp	sp[0x0],r9
80003e14:	70 19       	ld.w	r9,r8[0x4]
80003e16:	50 19       	stdsp	sp[0x4],r9
80003e18:	70 29       	ld.w	r9,r8[0x8]
80003e1a:	50 29       	stdsp	sp[0x8],r9
80003e1c:	70 38       	ld.w	r8,r8[0xc]
80003e1e:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module (TWI_GPIO_MAP,
80003e20:	30 2b       	mov	r11,2
80003e22:	f0 1f 00 04 	mcall	80003e30 <init_i2c_pins+0x28>
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
80003e26:	2f cd       	sub	sp,-16
80003e28:	d8 02       	popm	pc
80003e2a:	00 00       	add	r0,r0
80003e2c:	80 00       	ld.sh	r0,r0[0x0]
80003e2e:	a1 1c       	ld.d	r12,--r0
80003e30:	80 00       	ld.sh	r0,r0[0x0]
80003e32:	25 90       	sub	r0,89

80003e34 <spi_init_pins>:
	tc_start(tc, EXAMPLE_TC_CHANNEL);
}


void spi_init_pins(void)
{
80003e34:	d4 01       	pushm	lr
80003e36:	20 8d       	sub	sp,32
	{
		{SPI_SCK_PIN,  SPI_SCK_FUNCTION },  // SPI Clock.
		{SPI_MISO_PIN, SPI_MISO_FUNCTION},  // MISO.
		{SPI_MOSI_PIN, SPI_MOSI_FUNCTION},  // MOSI.
		{SPI_CS_PIN, SPI_CS_FUNCTION}  // CS.
	};
80003e38:	48 d8       	lddpc	r8,80003e6c <spi_init_pins+0x38>
80003e3a:	1a 9c       	mov	r12,sp
80003e3c:	70 09       	ld.w	r9,r8[0x0]
80003e3e:	50 09       	stdsp	sp[0x0],r9
80003e40:	70 19       	ld.w	r9,r8[0x4]
80003e42:	50 19       	stdsp	sp[0x4],r9
80003e44:	70 29       	ld.w	r9,r8[0x8]
80003e46:	50 29       	stdsp	sp[0x8],r9
80003e48:	70 39       	ld.w	r9,r8[0xc]
80003e4a:	50 39       	stdsp	sp[0xc],r9
80003e4c:	fa c9 ff f0 	sub	r9,sp,-16
80003e50:	2f 08       	sub	r8,-16
80003e52:	70 0a       	ld.w	r10,r8[0x0]
80003e54:	93 0a       	st.w	r9[0x0],r10
80003e56:	70 1a       	ld.w	r10,r8[0x4]
80003e58:	93 1a       	st.w	r9[0x4],r10
80003e5a:	70 2a       	ld.w	r10,r8[0x8]
80003e5c:	93 2a       	st.w	r9[0x8],r10
80003e5e:	70 38       	ld.w	r8,r8[0xc]
80003e60:	93 38       	st.w	r9[0xc],r8

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
80003e62:	30 4b       	mov	r11,4
80003e64:	f0 1f 00 03 	mcall	80003e70 <spi_init_pins+0x3c>
}
80003e68:	2f 8d       	sub	sp,-32
80003e6a:	d8 02       	popm	pc
80003e6c:	80 00       	ld.sh	r0,r0[0x0]
80003e6e:	a1 d8       	cbr	r8,0x1
80003e70:	80 00       	ld.sh	r0,r0[0x0]
80003e72:	25 90       	sub	r0,89

80003e74 <led_init_pins>:
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
	spi_enable(AT86RFX_SPI);
}

void led_init_pins(void)
{
80003e74:	d4 01       	pushm	lr
		gpio_configure_pin(LED_1, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));	
80003e76:	30 5b       	mov	r11,5
80003e78:	30 4c       	mov	r12,4
80003e7a:	f0 1f 00 06 	mcall	80003e90 <led_init_pins+0x1c>
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
80003e7e:	30 5b       	mov	r11,5
80003e80:	30 bc       	mov	r12,11
80003e82:	f0 1f 00 04 	mcall	80003e90 <led_init_pins+0x1c>
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
80003e86:	30 5b       	mov	r11,5
80003e88:	32 9c       	mov	r12,41
80003e8a:	f0 1f 00 02 	mcall	80003e90 <led_init_pins+0x1c>
}
80003e8e:	d8 02       	popm	pc
80003e90:	80 00       	ld.sh	r0,r0[0x0]
80003e92:	25 c0       	sub	r0,92

80003e94 <init_rf_pins>:
		escribir_linea_pc("Sensor Temp:\tFAILED\r\n");
	}
} 

void init_rf_pins(void)
{
80003e94:	d4 01       	pushm	lr
	//Configuracion de los pines para SPI
	spi_init_pins();
80003e96:	f0 1f 00 08 	mcall	80003eb4 <init_rf_pins+0x20>

	//PIN para interrupcion externa RF PA13-> IRQ2
	gpio_configure_pin (AVR32_PIN_PA13, (GPIO_DIR_INPUT | GPIO_PULL_UP)); // PA13 IRQ2
80003e9a:	30 4b       	mov	r11,4
80003e9c:	30 dc       	mov	r12,13
80003e9e:	f0 1f 00 07 	mcall	80003eb8 <init_rf_pins+0x24>
	gpio_enable_module_pin(AVR32_EIC_EXTINT_2_0_PIN, AVR32_EIC_EXTINT_2_0_FUNCTION); // Habilito interrupcion externa con este pin
80003ea2:	30 6b       	mov	r11,6
80003ea4:	30 dc       	mov	r12,13
80003ea6:	f0 1f 00 06 	mcall	80003ebc <init_rf_pins+0x28>
//	gpio_enable_pin_interrupt(AT86RFX_IRQ_PIN, GPIO_RISING_EDGE);
	gpio_clear_pin_interrupt_flag(AT86RFX_IRQ_PIN);
80003eaa:	30 dc       	mov	r12,13
80003eac:	f0 1f 00 05 	mcall	80003ec0 <init_rf_pins+0x2c>

// 	gpio_configure_pin(AT86RFX_RST_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
// 	gpio_configure_pin(AT86RFX_SLP_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);	
// 	

}
80003eb0:	d8 02       	popm	pc
80003eb2:	00 00       	add	r0,r0
80003eb4:	80 00       	ld.sh	r0,r0[0x0]
80003eb6:	3e 34       	mov	r4,-29
80003eb8:	80 00       	ld.sh	r0,r0[0x0]
80003eba:	25 c0       	sub	r0,92
80003ebc:	80 00       	ld.sh	r0,r0[0x0]
80003ebe:	24 fc       	sub	r12,79
80003ec0:	80 00       	ld.sh	r0,r0[0x0]
80003ec2:	27 46       	sub	r6,116

80003ec4 <escribir_linea_pc>:
}



void escribir_linea_pc (char *str)
{
80003ec4:	d4 01       	pushm	lr
	usart_write_line(&AVR32_USART2,str);
80003ec6:	18 9b       	mov	r11,r12
80003ec8:	fe 7c 38 00 	mov	r12,-51200
80003ecc:	f0 1f 00 02 	mcall	80003ed4 <escribir_linea_pc+0x10>
}
80003ed0:	d8 02       	popm	pc
80003ed2:	00 00       	add	r0,r0
80003ed4:	80 00       	ld.sh	r0,r0[0x0]
80003ed6:	2c c4       	sub	r4,-52

80003ed8 <init_i2c_module>:
	gpio_enable_module (TWI_GPIO_MAP,
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
void init_i2c_module(void)
{
80003ed8:	d4 01       	pushm	lr
80003eda:	20 4d       	sub	sp,16
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003edc:	30 eb       	mov	r11,14
80003ede:	30 2c       	mov	r12,2
80003ee0:	f0 1f 00 0e 	mcall	80003f18 <init_i2c_module+0x40>
	{
		.pba_hz = sysclk_get_cpu_hz(),
		.speed = 10000,
		.chip = TARGET_ADDRESS,
		.smbus = 0,
	};
80003ee4:	e0 78 c1 38 	mov	r8,115000
80003ee8:	50 08       	stdsp	sp[0x0],r8
80003eea:	e0 68 27 10 	mov	r8,10000
80003eee:	50 18       	stdsp	sp[0x4],r8
80003ef0:	34 88       	mov	r8,72
80003ef2:	50 28       	stdsp	sp[0x8],r8
80003ef4:	30 08       	mov	r8,0
80003ef6:	fb 68 00 0c 	st.b	sp[12],r8
	
	// Initialize as master.
	int status = twim_master_init (&AVR32_TWIM0, &TWIM_OPTIONS);
80003efa:	1a 9b       	mov	r11,sp
80003efc:	fe 7c 44 00 	mov	r12,-48128
80003f00:	f0 1f 00 07 	mcall	80003f1c <init_i2c_module+0x44>
	
	// Check whether TARGET device is connected
	
	if (status == STATUS_OK) {
80003f04:	c0 51       	brne	80003f0e <init_i2c_module+0x36>
		// display test result to user
		escribir_linea_pc("Sensor Temp:\tPASS\r\n");
80003f06:	48 7c       	lddpc	r12,80003f20 <init_i2c_module+0x48>
80003f08:	f0 1f 00 07 	mcall	80003f24 <init_i2c_module+0x4c>
80003f0c:	c0 48       	rjmp	80003f14 <init_i2c_module+0x3c>
	} else {
		// display test result to user
		escribir_linea_pc("Sensor Temp:\tFAILED\r\n");
80003f0e:	48 7c       	lddpc	r12,80003f28 <init_i2c_module+0x50>
80003f10:	f0 1f 00 05 	mcall	80003f24 <init_i2c_module+0x4c>
	}
} 
80003f14:	2f cd       	sub	sp,-16
80003f16:	d8 02       	popm	pc
80003f18:	80 00       	ld.sh	r0,r0[0x0]
80003f1a:	37 48       	mov	r8,116
80003f1c:	80 00       	ld.sh	r0,r0[0x0]
80003f1e:	23 44       	sub	r4,52
80003f20:	80 00       	ld.sh	r0,r0[0x0]
80003f22:	a1 38       	mul	r8,r0
80003f24:	80 00       	ld.sh	r0,r0[0x0]
80003f26:	3e c4       	mov	r4,-20
80003f28:	80 00       	ld.sh	r0,r0[0x0]
80003f2a:	a1 4c       	asr	r12,0x0

80003f2c <spi_init_module>:
	};

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
}
void spi_init_module(void)
{
80003f2c:	eb cd 40 e0 	pushm	r5-r7,lr
80003f30:	20 4d       	sub	sp,16
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 0
	};
80003f32:	4a 48       	lddpc	r8,80003fc0 <spi_init_module+0x94>
80003f34:	1a 95       	mov	r5,sp
80003f36:	70 09       	ld.w	r9,r8[0x0]
80003f38:	50 09       	stdsp	sp[0x0],r9
80003f3a:	70 19       	ld.w	r9,r8[0x4]
80003f3c:	50 19       	stdsp	sp[0x4],r9
80003f3e:	70 29       	ld.w	r9,r8[0x8]
80003f40:	50 29       	stdsp	sp[0x8],r9
80003f42:	70 38       	ld.w	r8,r8[0xc]
80003f44:	50 38       	stdsp	sp[0xc],r8
80003f46:	30 db       	mov	r11,13
80003f48:	30 2c       	mov	r12,2
80003f4a:	f0 1f 00 1f 	mcall	80003fc4 <spi_init_module+0x98>
 * \param spi       Base address of the SPI instance.
 *
 */
static inline void spi_reset(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80003f4e:	fe 77 40 00 	mov	r7,-49152
80003f52:	e0 68 00 80 	mov	r8,128
80003f56:	8f 08       	st.w	r7[0x0],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_set_master_mode(volatile avr32_spi_t *spi)
{
	spi->MR.mstr = 1;
80003f58:	6e 18       	ld.w	r8,r7[0x4]
80003f5a:	30 19       	mov	r9,1
80003f5c:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
80003f60:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_modfault(volatile avr32_spi_t *spi)
{
	spi->MR.modfdis = 1;
80003f62:	6e 18       	ld.w	r8,r7[0x4]
80003f64:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
80003f68:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_loopback(volatile avr32_spi_t *spi)
{
	spi->MR.llb = 0;
80003f6a:	6e 18       	ld.w	r8,r7[0x4]
80003f6c:	30 06       	mov	r6,0
80003f6e:	f1 d6 d0 e1 	bfins	r8,r6,0x7,0x1
80003f72:	8f 18       	st.w	r7[0x4],r8
 * \param chip_select Chip Select.
 */
static inline void spi_set_chipselect(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	spi->MR.pcs = chip_select;
80003f74:	6e 18       	ld.w	r8,r7[0x4]
80003f76:	30 f9       	mov	r9,15
80003f78:	f1 d9 d2 04 	bfins	r8,r9,0x10,0x4
80003f7c:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_disable_variable_chipselect(volatile avr32_spi_t *spi)
{
	spi->MR.ps = 0;
80003f7e:	6e 18       	ld.w	r8,r7[0x4]
80003f80:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
80003f84:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_chipselect_decoding(volatile avr32_spi_t *spi)
{
	spi->MR.pcsdec = 0;
80003f86:	6e 18       	ld.w	r8,r7[0x4]
80003f88:	f1 d6 d0 41 	bfins	r8,r6,0x2,0x1
80003f8c:	8f 18       	st.w	r7[0x4],r8
 * \param spi         Base address of the SPI instance.
 * \param delay       Delay.
 */
static inline void spi_set_delay(volatile avr32_spi_t *spi, uint8_t delay)
{
	spi->MR.dlybcs = delay;
80003f8e:	6e 18       	ld.w	r8,r7[0x4]
80003f90:	f1 d6 d3 08 	bfins	r8,r6,0x18,0x8
80003f94:	8f 18       	st.w	r7[0x4],r8

	spi_master_init(AT86RFX_SPI);
	
	spiOptions.reg= SPI_CS;
80003f96:	30 38       	mov	r8,3
80003f98:	ba 88       	st.b	sp[0x0],r8
	spi_setupChipReg(AT86RFX_SPI, &spiOptions, sysclk_get_peripheral_bus_hz(&AVR32_SPI));
80003f9a:	e0 7a c1 38 	mov	r10,115000
80003f9e:	1a 9b       	mov	r11,sp
80003fa0:	0e 9c       	mov	r12,r7
80003fa2:	f0 1f 00 0a 	mcall	80003fc8 <spi_init_module+0x9c>
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
80003fa6:	0c 99       	mov	r9,r6
80003fa8:	0c 9a       	mov	r10,r6
80003faa:	0c 9b       	mov	r11,r6
80003fac:	0e 9c       	mov	r12,r7
80003fae:	f0 1f 00 08 	mcall	80003fcc <spi_init_module+0xa0>
	spi_enable(AT86RFX_SPI);
80003fb2:	0e 9c       	mov	r12,r7
80003fb4:	f0 1f 00 07 	mcall	80003fd0 <spi_init_module+0xa4>
}
80003fb8:	2f cd       	sub	sp,-16
80003fba:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003fbe:	00 00       	add	r0,r0
80003fc0:	80 00       	ld.sh	r0,r0[0x0]
80003fc2:	a2 08       	st.h	r1[0x0],r8
80003fc4:	80 00       	ld.sh	r0,r0[0x0]
80003fc6:	37 48       	mov	r8,116
80003fc8:	80 00       	ld.sh	r0,r0[0x0]
80003fca:	29 38       	sub	r8,-109
80003fcc:	80 00       	ld.sh	r0,r0[0x0]
80003fce:	28 98       	sub	r8,-119
80003fd0:	80 00       	ld.sh	r0,r0[0x0]
80003fd2:	29 f0       	sub	r0,-97

80003fd4 <main>:
    }
}

}*/
int main (void)
{
80003fd4:	d4 31       	pushm	r0-r7,lr
80003fd6:	20 3d       	sub	sp,12
	char temps[10] = "\0";
80003fd8:	4e 08       	lddpc	r8,80004158 <main+0x184>
80003fda:	90 08       	ld.sh	r8,r8[0x0]
80003fdc:	ba 08       	st.h	sp[0x0],r8
80003fde:	30 8a       	mov	r10,8
80003fe0:	30 0b       	mov	r11,0
80003fe2:	fa cc ff fe 	sub	r12,sp,-2
80003fe6:	f0 1f 00 5e 	mcall	8000415c <main+0x188>
	int i=0;
	
	//board_init();
	// configuracion del clock del sistema ver archivo "conf_clock.h"	
	sysclk_init();	
80003fea:	f0 1f 00 5e 	mcall	80004160 <main+0x18c>
	
	//Configuracion de los pines para los LEDS 
	led_init_pins();
80003fee:	f0 1f 00 5e 	mcall	80004164 <main+0x190>

	//Configuracion de los pines para el RS-232
	rs_232_init_pins();
80003ff2:	f0 1f 00 5e 	mcall	80004168 <main+0x194>
	
	//Configuracion pins para RF
	init_rf_pins();
80003ff6:	f0 1f 00 5e 	mcall	8000416c <main+0x198>
	
	//Inicializacion del SPI
	spi_init_module();
80003ffa:	f0 1f 00 5e 	mcall	80004170 <main+0x19c>
	
	//Inicializacion de la USART	
	int estado_rs_232 = rs_232_init_usart();
80003ffe:	f0 1f 00 5e 	mcall	80004174 <main+0x1a0>


static void inicializar_interrupciones()
{
	// Disable all interrupts.
	Disable_global_interrupt();
80004002:	d3 03       	ssrf	0x10
	// Initialize interrupt vectors.
	INTC_init_interrupts();
80004004:	f0 1f 00 5d 	mcall	80004178 <main+0x1a4>
	 * EXAMPLE_USART_IRQ is the IRQ of the interrupt handler to register.
	 * AVR32_INTC_INT0 is the interrupt priority level to assign to the
	 * group of this IRQ.
	 */
	
	INTC_register_interrupt(&usart_int_handler_RS232, AVR32_USART2_IRQ, AVR32_INTC_INT0);
80004008:	30 0a       	mov	r10,0
8000400a:	e0 6b 02 20 	mov	r11,544
8000400e:	4d cc       	lddpc	r12,8000417c <main+0x1a8>
80004010:	f0 1f 00 5c 	mcall	80004180 <main+0x1ac>

	INTC_register_interrupt(&eic_int_handler2, AVR32_EIC_IRQ_2, AVR32_INTC_INT2);
80004014:	30 2a       	mov	r10,2
80004016:	e0 6b 01 61 	mov	r11,353
8000401a:	4d bc       	lddpc	r12,80004184 <main+0x1b0>
8000401c:	f0 1f 00 59 	mcall	80004180 <main+0x1ac>
	
	// Register the TC interrupt handler to the interrupt controller.
	INTC_register_interrupt(&tc_irq, EXAMPLE_TC_IRQ, EXAMPLE_TC_IRQ_PRIORITY);
80004020:	30 3a       	mov	r10,3
80004022:	e0 6b 03 40 	mov	r11,832
80004026:	4d 9c       	lddpc	r12,80004188 <main+0x1b4>
80004028:	f0 1f 00 56 	mcall	80004180 <main+0x1ac>
	
	// INTERRUPCIONES EXTERNAS (#2)
	eic_init(&AVR32_EIC, &eic_options2,1);
8000402c:	30 1a       	mov	r10,1
8000402e:	4d 8b       	lddpc	r11,8000418c <main+0x1b8>
80004030:	fe 7c 24 00 	mov	r12,-56320
80004034:	f0 1f 00 57 	mcall	80004190 <main+0x1bc>

	// Enable External Interrupt Controller Line
	eic_enable_line(&AVR32_EIC, AVR32_EIC_INT2);
80004038:	30 2b       	mov	r11,2
8000403a:	fe 7c 24 00 	mov	r12,-56320
8000403e:	f0 1f 00 56 	mcall	80004194 <main+0x1c0>
	eic_enable_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);	
80004042:	30 2b       	mov	r11,2
80004044:	fe 7c 24 00 	mov	r12,-56320
80004048:	f0 1f 00 54 	mcall	80004198 <main+0x1c4>
	
	// Enable USART Rx interrupt.
	(&AVR32_USART2)->ier = AVR32_USART_IER_RXRDY_MASK;
8000404c:	30 19       	mov	r9,1
8000404e:	fe 78 38 00 	mov	r8,-51200
80004052:	91 29       	st.w	r8[0x8],r9
	
	// Enable all interrupts.
	Enable_global_interrupt();
80004054:	d5 03       	csrf	0x10
		
	//Inicializacion de las interrupciones
	inicializar_interrupciones();
	
	// Inicializacion del timer
	tc_init(tc);
80004056:	4d 28       	lddpc	r8,8000419c <main+0x1c8>
80004058:	70 07       	ld.w	r7,r8[0x0]
		.lovrs = 0,
		.covfs = 0
	};
	
	// Initialize the timer/counter.
	tc_init_waveform(tc, &waveform_opt);
8000405a:	4d 2b       	lddpc	r11,800041a0 <main+0x1cc>
8000405c:	0e 9c       	mov	r12,r7
8000405e:	f0 1f 00 52 	mcall	800041a4 <main+0x1d0>
	 * We want: (1 / (fPBA / 128)) * RC = 200 ms, hence RC = (fPBA / 128) / 5
	 * to get an interrupt every 10 ms.
	 */
	
		
	tc_write_rc(tc, EXAMPLE_TC_CHANNEL,((sysclk_get_pba_hz() / 128) /5));
80004062:	e0 6a 00 b3 	mov	r10,179
80004066:	30 0b       	mov	r11,0
80004068:	0e 9c       	mov	r12,r7
8000406a:	f0 1f 00 50 	mcall	800041a8 <main+0x1d4>
	// configure the timer interrupt
	tc_configure_interrupts(tc, EXAMPLE_TC_CHANNEL, &tc_interrupt);
8000406e:	4d 0a       	lddpc	r10,800041ac <main+0x1d8>
80004070:	30 0b       	mov	r11,0
80004072:	0e 9c       	mov	r12,r7
80004074:	f0 1f 00 4f 	mcall	800041b0 <main+0x1dc>
	// Start the timer/counter.
	tc_start(tc, EXAMPLE_TC_CHANNEL);
80004078:	30 0b       	mov	r11,0
8000407a:	0e 9c       	mov	r12,r7
8000407c:	f0 1f 00 4e 	mcall	800041b4 <main+0x1e0>
	//while (trx_init()!=TRX_SUCCESS);
	//at86rfx_init();
	//Inicializacion Modulo RF (Depurar!)

	while (at86rfx_init() != AT86RFX_SUCCESS) {
 	 		escribir_linea_pc("Modulo RF:\tFAILED\r\n");
80004080:	4c e7       	lddpc	r7,800041b8 <main+0x1e4>
80004082:	c0 48       	rjmp	8000408a <main+0xb6>
80004084:	0e 9c       	mov	r12,r7
80004086:	f0 1f 00 4e 	mcall	800041bc <main+0x1e8>
	// inicializacion de AT86RF212
	//while (trx_init()!=TRX_SUCCESS);
	//at86rfx_init();
	//Inicializacion Modulo RF (Depurar!)

	while (at86rfx_init() != AT86RFX_SUCCESS) {
8000408a:	f0 1f 00 4e 	mcall	800041c0 <main+0x1ec>
8000408e:	cf b1       	brne	80004084 <main+0xb0>
 	 		escribir_linea_pc("Modulo RF:\tFAILED\r\n");
 	 	}
 		escribir_linea_pc("Modulo RF:\tPASS\r\n");
80004090:	4c dc       	lddpc	r12,800041c4 <main+0x1f0>
80004092:	f0 1f 00 4b 	mcall	800041bc <main+0x1e8>
 	 
	register_value = pal_trx_reg_read(RG_PART_NUM);//pedido de identificacion del modulo. Debe devolver 0x07
80004096:	31 cc       	mov	r12,28
80004098:	f0 1f 00 4c 	mcall	800041c8 <main+0x1f4>
8000409c:	4c c8       	lddpc	r8,800041cc <main+0x1f8>
8000409e:	b0 8c       	st.b	r8[0x0],r12

	if (register_value == PART_NUM_AT86RF212) 
800040a0:	30 78       	mov	r8,7
800040a2:	f0 0c 18 00 	cp.b	r12,r8
800040a6:	c0 51       	brne	800040b0 <main+0xdc>
 		escribir_linea_pc("Modulo RF:\tPASS\r\n");
800040a8:	4c 7c       	lddpc	r12,800041c4 <main+0x1f0>
800040aa:	f0 1f 00 45 	mcall	800041bc <main+0x1e8>
800040ae:	c0 48       	rjmp	800040b6 <main+0xe2>
	else
		escribir_linea_pc("Modulo RF:\tFAILED\r\n"); 			
800040b0:	4c 2c       	lddpc	r12,800041b8 <main+0x1e4>
800040b2:	f0 1f 00 43 	mcall	800041bc <main+0x1e8>
	escribir_linea_pc(register_value);
800040b6:	4c 68       	lddpc	r8,800041cc <main+0x1f8>
800040b8:	11 8c       	ld.ub	r12,r8[0x0]
800040ba:	f0 1f 00 41 	mcall	800041bc <main+0x1e8>
	
	//Inicializacion del sensor de temp
	
	init_i2c_pins();
800040be:	f0 1f 00 45 	mcall	800041d0 <main+0x1fc>
	init_i2c_module();
800040c2:	f0 1f 00 45 	mcall	800041d4 <main+0x200>
	iniciarAT86();
800040c6:	f0 1f 00 45 	mcall	800041d8 <main+0x204>
	//------------------Fin de conguracion
	
	escribir_linea_pc("TESIS TUCUMAN 2015\n\r");
800040ca:	4c 5c       	lddpc	r12,800041dc <main+0x208>
800040cc:	f0 1f 00 3c 	mcall	800041bc <main+0x1e8>
	escribir_linea_pc("- - - B u e n a s - - - \n\r");
800040d0:	4c 4c       	lddpc	r12,800041e0 <main+0x20c>
800040d2:	f0 1f 00 3b 	mcall	800041bc <main+0x1e8>
	
	
	while(true)
	{
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          	irq_status=pal_trx_reg_read(IRQ_STATUS);
800040d6:	30 f5       	mov	r5,15
800040d8:	4c 34       	lddpc	r4,800041e4 <main+0x210>
	at86rfx_tx_frame(tx_buffer);
800040da:	4c 43       	lddpc	r3,800041e8 <main+0x214>
//	irq_status=pal_trx_reg_read(IRQ_STATUS);
		
		if (cola_PC_nr != cola_PC_nw )
800040dc:	4c 47       	lddpc	r7,800041ec <main+0x218>
800040de:	4c 56       	lddpc	r6,800041f0 <main+0x21c>
		{
			if (cola_PC[cola_PC_nr] == 't')
800040e0:	4c 51       	lddpc	r1,800041f4 <main+0x220>
800040e2:	37 42       	mov	r2,116
				escribir_linea_pc(temps);
				escribir_linea_pc("*C\r\n");
			}
			cola_PC_nr++;
			if (cola_PC_nr >= tamano_cola)
				cola_PC_nr = 0;
800040e4:	30 00       	mov	r0,0
	escribir_linea_pc("- - - B u e n a s - - - \n\r");
	
	
	while(true)
	{
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          	irq_status=pal_trx_reg_read(IRQ_STATUS);
800040e6:	0a 9c       	mov	r12,r5
800040e8:	f0 1f 00 38 	mcall	800041c8 <main+0x1f4>
800040ec:	a8 8c       	st.b	r4[0x0],r12
	at86rfx_tx_frame(tx_buffer);
800040ee:	06 9c       	mov	r12,r3
800040f0:	f0 1f 00 42 	mcall	800041f8 <main+0x224>
//	irq_status=pal_trx_reg_read(IRQ_STATUS);
		
		if (cola_PC_nr != cola_PC_nw )
800040f4:	6e 08       	ld.w	r8,r7[0x0]
800040f6:	6c 09       	ld.w	r9,r6[0x0]
800040f8:	12 38       	cp.w	r8,r9
800040fa:	c1 90       	breq	8000412c <main+0x158>
		{
			if (cola_PC[cola_PC_nr] == 't')
800040fc:	e2 08 07 08 	ld.ub	r8,r1[r8]
80004100:	e4 08 18 00 	cp.b	r8,r2
80004104:	c0 d1       	brne	8000411e <main+0x14a>
			{
				leer_temp(temps);
80004106:	1a 9c       	mov	r12,sp
80004108:	f0 1f 00 3d 	mcall	800041fc <main+0x228>
				escribir_linea_pc("Temp: ");
8000410c:	4b dc       	lddpc	r12,80004200 <main+0x22c>
8000410e:	f0 1f 00 2c 	mcall	800041bc <main+0x1e8>
				escribir_linea_pc(temps);
80004112:	1a 9c       	mov	r12,sp
80004114:	f0 1f 00 2a 	mcall	800041bc <main+0x1e8>
				escribir_linea_pc("*C\r\n");
80004118:	4b bc       	lddpc	r12,80004204 <main+0x230>
8000411a:	f0 1f 00 29 	mcall	800041bc <main+0x1e8>
			}
			cola_PC_nr++;
8000411e:	6e 08       	ld.w	r8,r7[0x0]
80004120:	2f f8       	sub	r8,-1
			if (cola_PC_nr >= tamano_cola)
				cola_PC_nr = 0;
80004122:	e0 48 00 c8 	cp.w	r8,200
80004126:	e0 08 17 40 	movge	r8,r0
8000412a:	8f 08       	st.w	r7[0x0],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000412c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004130:	f0 ca fb 82 	sub	r10,r8,-1150
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004134:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004138:	14 38       	cp.w	r8,r10
8000413a:	e0 88 00 08 	brls	8000414a <main+0x176>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000413e:	12 38       	cp.w	r8,r9
80004140:	fe 98 ff fa 	brls	80004134 <main+0x160>
80004144:	12 3a       	cp.w	r10,r9
80004146:	cd 03       	brcs	800040e6 <main+0x112>
80004148:	cf 6b       	rjmp	80004134 <main+0x160>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000414a:	12 38       	cp.w	r8,r9
8000414c:	fe 9b ff cd 	brhi	800040e6 <main+0x112>
80004150:	12 3a       	cp.w	r10,r9
80004152:	cc a3       	brcs	800040e6 <main+0x112>
80004154:	cf 0b       	rjmp	80004134 <main+0x160>
80004156:	00 00       	add	r0,r0
80004158:	80 00       	ld.sh	r0,r0[0x0]
8000415a:	3a fc       	mov	r12,-81
8000415c:	80 00       	ld.sh	r0,r0[0x0]
8000415e:	46 f6       	lddsp	r6,sp[0x1bc]
80004160:	80 00       	ld.sh	r0,r0[0x0]
80004162:	37 38       	mov	r8,115
80004164:	80 00       	ld.sh	r0,r0[0x0]
80004166:	3e 74       	mov	r4,-25
80004168:	80 00       	ld.sh	r0,r0[0x0]
8000416a:	3d dc       	mov	r12,-35
8000416c:	80 00       	ld.sh	r0,r0[0x0]
8000416e:	3e 94       	mov	r4,-23
80004170:	80 00       	ld.sh	r0,r0[0x0]
80004172:	3f 2c       	mov	r12,-14
80004174:	80 00       	ld.sh	r0,r0[0x0]
80004176:	3d b8       	mov	r8,-37
80004178:	80 00       	ld.sh	r0,r0[0x0]
8000417a:	27 ec       	sub	r12,126
8000417c:	80 00       	ld.sh	r0,r0[0x0]
8000417e:	3b 8c       	mov	r12,-72
80004180:	80 00       	ld.sh	r0,r0[0x0]
80004182:	27 6c       	sub	r12,118
80004184:	80 00       	ld.sh	r0,r0[0x0]
80004186:	3b 78       	mov	r8,-73
80004188:	80 00       	ld.sh	r0,r0[0x0]
8000418a:	3b 08       	mov	r8,-80
8000418c:	00 00       	add	r0,r0
8000418e:	00 30       	cp.w	r0,r0
80004190:	80 00       	ld.sh	r0,r0[0x0]
80004192:	23 fc       	sub	r12,63
80004194:	80 00       	ld.sh	r0,r0[0x0]
80004196:	24 cc       	sub	r12,76
80004198:	80 00       	ld.sh	r0,r0[0x0]
8000419a:	24 d6       	sub	r6,77
8000419c:	00 00       	add	r0,r0
8000419e:	00 28       	rsub	r8,r0
800041a0:	80 00       	ld.sh	r0,r0[0x0]
800041a2:	a1 d0       	cbr	r0,0x1
800041a4:	80 00       	ld.sh	r0,r0[0x0]
800041a6:	29 f6       	sub	r6,-97
800041a8:	80 00       	ld.sh	r0,r0[0x0]
800041aa:	2a c8       	sub	r8,-84
800041ac:	80 00       	ld.sh	r0,r0[0x0]
800041ae:	a1 18       	ld.d	r8,--r0
800041b0:	80 00       	ld.sh	r0,r0[0x0]
800041b2:	2a fc       	sub	r12,-81
800041b4:	80 00       	ld.sh	r0,r0[0x0]
800041b6:	2a 92       	sub	r2,-87
800041b8:	80 00       	ld.sh	r0,r0[0x0]
800041ba:	a1 64       	lsl	r4,0x0
800041bc:	80 00       	ld.sh	r0,r0[0x0]
800041be:	3e c4       	mov	r4,-20
800041c0:	80 00       	ld.sh	r0,r0[0x0]
800041c2:	36 d4       	mov	r4,109
800041c4:	80 00       	ld.sh	r0,r0[0x0]
800041c6:	a1 78       	lsl	r8,0x1
800041c8:	80 00       	ld.sh	r0,r0[0x0]
800041ca:	36 28       	mov	r8,98
800041cc:	00 00       	add	r0,r0
800041ce:	06 49       	or	r9,r3
800041d0:	80 00       	ld.sh	r0,r0[0x0]
800041d2:	3e 08       	mov	r8,-32
800041d4:	80 00       	ld.sh	r0,r0[0x0]
800041d6:	3e d8       	mov	r8,-19
800041d8:	80 00       	ld.sh	r0,r0[0x0]
800041da:	3b f4       	mov	r4,-65
800041dc:	80 00       	ld.sh	r0,r0[0x0]
800041de:	a1 8c       	lsr	r12,0x0
800041e0:	80 00       	ld.sh	r0,r0[0x0]
800041e2:	a1 a4       	sbr	r4,0x0
800041e4:	00 00       	add	r0,r0
800041e6:	06 4a       	or	r10,r3
800041e8:	00 00       	add	r0,r0
800041ea:	00 18       	sub	r8,r0
800041ec:	00 00       	add	r0,r0
800041ee:	06 4c       	or	r12,r3
800041f0:	00 00       	add	r0,r0
800041f2:	06 50       	eor	r0,r3
800041f4:	00 00       	add	r0,r0
800041f6:	07 14       	ld.sh	r4,r3++
800041f8:	80 00       	ld.sh	r0,r0[0x0]
800041fa:	35 1c       	mov	r12,81
800041fc:	80 00       	ld.sh	r0,r0[0x0]
800041fe:	3c 74       	mov	r4,-57
80004200:	80 00       	ld.sh	r0,r0[0x0]
80004202:	a1 c0       	cbr	r0,0x0
80004204:	80 00       	ld.sh	r0,r0[0x0]
80004206:	a1 c8       	cbr	r8,0x0

80004208 <__avr32_f64_mul>:
80004208:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
8000420c:	e0 80 00 dc 	breq	800043c4 <__avr32_f64_mul_op1_zero>
80004210:	d4 21       	pushm	r4-r7,lr
80004212:	f7 e9 20 0e 	eor	lr,r11,r9
80004216:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000421a:	30 15       	mov	r5,1
8000421c:	c4 30       	breq	800042a2 <__avr32_f64_mul_op1_subnormal>
8000421e:	ab 6b       	lsl	r11,0xa
80004220:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80004224:	ab 6a       	lsl	r10,0xa
80004226:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000422a:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000422e:	c5 c0       	breq	800042e6 <__avr32_f64_mul_op2_subnormal>
80004230:	a1 78       	lsl	r8,0x1
80004232:	5c f9       	rol	r9
80004234:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
80004238:	e0 47 07 ff 	cp.w	r7,2047
8000423c:	c7 70       	breq	8000432a <__avr32_f64_mul_op_nan_or_inf>
8000423e:	e0 46 07 ff 	cp.w	r6,2047
80004242:	c7 40       	breq	8000432a <__avr32_f64_mul_op_nan_or_inf>
80004244:	ee 06 00 0c 	add	r12,r7,r6
80004248:	e0 2c 03 fe 	sub	r12,1022
8000424c:	f6 08 06 44 	mulu.d	r4,r11,r8
80004250:	f4 09 07 44 	macu.d	r4,r10,r9
80004254:	f4 08 06 46 	mulu.d	r6,r10,r8
80004258:	f6 09 06 4a 	mulu.d	r10,r11,r9
8000425c:	08 07       	add	r7,r4
8000425e:	f4 05 00 4a 	adc	r10,r10,r5
80004262:	5c 0b       	acr	r11
80004264:	ed bb 00 14 	bld	r11,0x14
80004268:	c0 50       	breq	80004272 <__avr32_f64_mul+0x6a>
8000426a:	a1 77       	lsl	r7,0x1
8000426c:	5c fa       	rol	r10
8000426e:	5c fb       	rol	r11
80004270:	20 1c       	sub	r12,1
80004272:	58 0c       	cp.w	r12,0
80004274:	e0 8a 00 6f 	brle	80004352 <__avr32_f64_mul_res_subnormal>
80004278:	e0 4c 07 ff 	cp.w	r12,2047
8000427c:	e0 84 00 9c 	brge	800043b4 <__avr32_f64_mul_res_inf>
80004280:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80004284:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80004288:	ef e6 12 17 	or	r7,r7,r6>>0x1
8000428c:	ee 17 80 00 	eorh	r7,0x8000
80004290:	f1 b7 04 20 	satu	r7,0x1
80004294:	0e 0a       	add	r10,r7
80004296:	5c 0b       	acr	r11
80004298:	ed be 00 1f 	bld	lr,0x1f
8000429c:	ef bb 00 1f 	bst	r11,0x1f
800042a0:	d8 22       	popm	r4-r7,pc

800042a2 <__avr32_f64_mul_op1_subnormal>:
800042a2:	e4 1b 00 0f 	andh	r11,0xf
800042a6:	f4 0c 12 00 	clz	r12,r10
800042aa:	f6 06 12 00 	clz	r6,r11
800042ae:	f7 bc 03 e1 	sublo	r12,-31
800042b2:	f8 06 17 30 	movlo	r6,r12
800042b6:	f7 b6 02 01 	subhs	r6,1
800042ba:	e0 46 00 20 	cp.w	r6,32
800042be:	c0 d4       	brge	800042d8 <__avr32_f64_mul_op1_subnormal+0x36>
800042c0:	ec 0c 11 20 	rsub	r12,r6,32
800042c4:	f6 06 09 4b 	lsl	r11,r11,r6
800042c8:	f4 0c 0a 4c 	lsr	r12,r10,r12
800042cc:	18 4b       	or	r11,r12
800042ce:	f4 06 09 4a 	lsl	r10,r10,r6
800042d2:	20 b6       	sub	r6,11
800042d4:	0c 17       	sub	r7,r6
800042d6:	ca ab       	rjmp	8000422a <__avr32_f64_mul+0x22>
800042d8:	f4 06 09 4b 	lsl	r11,r10,r6
800042dc:	c6 40       	breq	800043a4 <__avr32_f64_mul_res_zero>
800042de:	30 0a       	mov	r10,0
800042e0:	20 b6       	sub	r6,11
800042e2:	0c 17       	sub	r7,r6
800042e4:	ca 3b       	rjmp	8000422a <__avr32_f64_mul+0x22>

800042e6 <__avr32_f64_mul_op2_subnormal>:
800042e6:	e4 19 00 0f 	andh	r9,0xf
800042ea:	f0 0c 12 00 	clz	r12,r8
800042ee:	f2 05 12 00 	clz	r5,r9
800042f2:	f7 bc 03 ea 	sublo	r12,-22
800042f6:	f8 05 17 30 	movlo	r5,r12
800042fa:	f7 b5 02 0a 	subhs	r5,10
800042fe:	e0 45 00 20 	cp.w	r5,32
80004302:	c0 d4       	brge	8000431c <__avr32_f64_mul_op2_subnormal+0x36>
80004304:	ea 0c 11 20 	rsub	r12,r5,32
80004308:	f2 05 09 49 	lsl	r9,r9,r5
8000430c:	f0 0c 0a 4c 	lsr	r12,r8,r12
80004310:	18 49       	or	r9,r12
80004312:	f0 05 09 48 	lsl	r8,r8,r5
80004316:	20 25       	sub	r5,2
80004318:	0a 16       	sub	r6,r5
8000431a:	c8 fb       	rjmp	80004238 <__avr32_f64_mul+0x30>
8000431c:	f0 05 09 49 	lsl	r9,r8,r5
80004320:	c4 20       	breq	800043a4 <__avr32_f64_mul_res_zero>
80004322:	30 08       	mov	r8,0
80004324:	20 25       	sub	r5,2
80004326:	0a 16       	sub	r6,r5
80004328:	c8 8b       	rjmp	80004238 <__avr32_f64_mul+0x30>

8000432a <__avr32_f64_mul_op_nan_or_inf>:
8000432a:	e4 19 00 0f 	andh	r9,0xf
8000432e:	e4 1b 00 0f 	andh	r11,0xf
80004332:	14 4b       	or	r11,r10
80004334:	10 49       	or	r9,r8
80004336:	e0 47 07 ff 	cp.w	r7,2047
8000433a:	c0 91       	brne	8000434c <__avr32_f64_mul_op1_not_naninf>
8000433c:	58 0b       	cp.w	r11,0
8000433e:	c3 81       	brne	800043ae <__avr32_f64_mul_res_nan>
80004340:	e0 46 07 ff 	cp.w	r6,2047
80004344:	c3 81       	brne	800043b4 <__avr32_f64_mul_res_inf>
80004346:	58 09       	cp.w	r9,0
80004348:	c3 60       	breq	800043b4 <__avr32_f64_mul_res_inf>
8000434a:	c3 28       	rjmp	800043ae <__avr32_f64_mul_res_nan>

8000434c <__avr32_f64_mul_op1_not_naninf>:
8000434c:	58 09       	cp.w	r9,0
8000434e:	c3 30       	breq	800043b4 <__avr32_f64_mul_res_inf>
80004350:	c2 f8       	rjmp	800043ae <__avr32_f64_mul_res_nan>

80004352 <__avr32_f64_mul_res_subnormal>:
80004352:	5c 3c       	neg	r12
80004354:	2f fc       	sub	r12,-1
80004356:	f1 bc 04 c0 	satu	r12,0x6
8000435a:	e0 4c 00 20 	cp.w	r12,32
8000435e:	c1 14       	brge	80004380 <__avr32_f64_mul_res_subnormal+0x2e>
80004360:	f8 08 11 20 	rsub	r8,r12,32
80004364:	0e 46       	or	r6,r7
80004366:	ee 0c 0a 47 	lsr	r7,r7,r12
8000436a:	f4 08 09 49 	lsl	r9,r10,r8
8000436e:	12 47       	or	r7,r9
80004370:	f4 0c 0a 4a 	lsr	r10,r10,r12
80004374:	f6 08 09 49 	lsl	r9,r11,r8
80004378:	12 4a       	or	r10,r9
8000437a:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000437e:	c8 3b       	rjmp	80004284 <__avr32_f64_mul+0x7c>
80004380:	f8 08 11 20 	rsub	r8,r12,32
80004384:	f9 b9 00 00 	moveq	r9,0
80004388:	c0 30       	breq	8000438e <__avr32_f64_mul_res_subnormal+0x3c>
8000438a:	f6 08 09 49 	lsl	r9,r11,r8
8000438e:	0e 46       	or	r6,r7
80004390:	ed ea 10 16 	or	r6,r6,r10<<0x1
80004394:	f4 0c 0a 4a 	lsr	r10,r10,r12
80004398:	f3 ea 10 07 	or	r7,r9,r10
8000439c:	f6 0c 0a 4a 	lsr	r10,r11,r12
800043a0:	30 0b       	mov	r11,0
800043a2:	c7 1b       	rjmp	80004284 <__avr32_f64_mul+0x7c>

800043a4 <__avr32_f64_mul_res_zero>:
800043a4:	1c 9b       	mov	r11,lr
800043a6:	e6 1b 80 00 	andh	r11,0x8000,COH
800043aa:	30 0a       	mov	r10,0
800043ac:	d8 22       	popm	r4-r7,pc

800043ae <__avr32_f64_mul_res_nan>:
800043ae:	3f fb       	mov	r11,-1
800043b0:	3f fa       	mov	r10,-1
800043b2:	d8 22       	popm	r4-r7,pc

800043b4 <__avr32_f64_mul_res_inf>:
800043b4:	f0 6b 00 00 	mov	r11,-1048576
800043b8:	ed be 00 1f 	bld	lr,0x1f
800043bc:	ef bb 00 1f 	bst	r11,0x1f
800043c0:	30 0a       	mov	r10,0
800043c2:	d8 22       	popm	r4-r7,pc

800043c4 <__avr32_f64_mul_op1_zero>:
800043c4:	f7 e9 20 0b 	eor	r11,r11,r9
800043c8:	e6 1b 80 00 	andh	r11,0x8000,COH
800043cc:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
800043d0:	e0 4c 07 ff 	cp.w	r12,2047
800043d4:	5e 1c       	retne	r12
800043d6:	3f fa       	mov	r10,-1
800043d8:	3f fb       	mov	r11,-1
800043da:	5e fc       	retal	r12

800043dc <__avr32_u32_to_f64>:
800043dc:	f8 cb 00 00 	sub	r11,r12,0
800043e0:	30 0c       	mov	r12,0
800043e2:	c0 38       	rjmp	800043e8 <__avr32_s32_to_f64+0x4>

800043e4 <__avr32_s32_to_f64>:
800043e4:	18 9b       	mov	r11,r12
800043e6:	5c 4b       	abs	r11
800043e8:	30 0a       	mov	r10,0
800043ea:	5e 0b       	reteq	r11
800043ec:	d4 01       	pushm	lr
800043ee:	e0 69 04 1e 	mov	r9,1054
800043f2:	f6 08 12 00 	clz	r8,r11
800043f6:	c1 70       	breq	80004424 <__avr32_s32_to_f64+0x40>
800043f8:	c0 c3       	brcs	80004410 <__avr32_s32_to_f64+0x2c>
800043fa:	f0 0e 11 20 	rsub	lr,r8,32
800043fe:	f6 08 09 4b 	lsl	r11,r11,r8
80004402:	f4 0e 0a 4e 	lsr	lr,r10,lr
80004406:	1c 4b       	or	r11,lr
80004408:	f4 08 09 4a 	lsl	r10,r10,r8
8000440c:	10 19       	sub	r9,r8
8000440e:	c0 b8       	rjmp	80004424 <__avr32_s32_to_f64+0x40>
80004410:	f4 08 12 00 	clz	r8,r10
80004414:	f9 b8 03 00 	movlo	r8,0
80004418:	f7 b8 02 e0 	subhs	r8,-32
8000441c:	f4 08 09 4b 	lsl	r11,r10,r8
80004420:	30 0a       	mov	r10,0
80004422:	10 19       	sub	r9,r8
80004424:	58 09       	cp.w	r9,0
80004426:	e0 89 00 30 	brgt	80004486 <__avr32_s32_to_f64+0xa2>
8000442a:	5c 39       	neg	r9
8000442c:	2f f9       	sub	r9,-1
8000442e:	e0 49 00 36 	cp.w	r9,54
80004432:	c0 43       	brcs	8000443a <__avr32_s32_to_f64+0x56>
80004434:	30 0b       	mov	r11,0
80004436:	30 0a       	mov	r10,0
80004438:	c2 68       	rjmp	80004484 <__avr32_s32_to_f64+0xa0>
8000443a:	2f 69       	sub	r9,-10
8000443c:	f2 08 11 20 	rsub	r8,r9,32
80004440:	e0 49 00 20 	cp.w	r9,32
80004444:	c0 b2       	brcc	8000445a <__avr32_s32_to_f64+0x76>
80004446:	f4 08 09 4e 	lsl	lr,r10,r8
8000444a:	f6 08 09 48 	lsl	r8,r11,r8
8000444e:	f4 09 0a 4a 	lsr	r10,r10,r9
80004452:	f6 09 0a 4b 	lsr	r11,r11,r9
80004456:	10 4b       	or	r11,r8
80004458:	c0 88       	rjmp	80004468 <__avr32_s32_to_f64+0x84>
8000445a:	f6 08 09 4e 	lsl	lr,r11,r8
8000445e:	14 4e       	or	lr,r10
80004460:	16 9a       	mov	r10,r11
80004462:	30 0b       	mov	r11,0
80004464:	f4 09 0a 4a 	lsr	r10,r10,r9
80004468:	ed ba 00 00 	bld	r10,0x0
8000446c:	c0 92       	brcc	8000447e <__avr32_s32_to_f64+0x9a>
8000446e:	1c 7e       	tst	lr,lr
80004470:	c0 41       	brne	80004478 <__avr32_s32_to_f64+0x94>
80004472:	ed ba 00 01 	bld	r10,0x1
80004476:	c0 42       	brcc	8000447e <__avr32_s32_to_f64+0x9a>
80004478:	2f fa       	sub	r10,-1
8000447a:	f7 bb 02 ff 	subhs	r11,-1
8000447e:	5c fc       	rol	r12
80004480:	5d 0b       	ror	r11
80004482:	5d 0a       	ror	r10
80004484:	d8 02       	popm	pc
80004486:	e0 68 03 ff 	mov	r8,1023
8000448a:	ed ba 00 0b 	bld	r10,0xb
8000448e:	f7 b8 00 ff 	subeq	r8,-1
80004492:	10 0a       	add	r10,r8
80004494:	5c 0b       	acr	r11
80004496:	f7 b9 03 fe 	sublo	r9,-2
8000449a:	e0 49 07 ff 	cp.w	r9,2047
8000449e:	c0 55       	brlt	800044a8 <__avr32_s32_to_f64+0xc4>
800044a0:	30 0a       	mov	r10,0
800044a2:	fc 1b ff e0 	movh	r11,0xffe0
800044a6:	c0 c8       	rjmp	800044be <__floatsidf_return_op1>
800044a8:	ed bb 00 1f 	bld	r11,0x1f
800044ac:	f7 b9 01 01 	subne	r9,1
800044b0:	ab 9a       	lsr	r10,0xb
800044b2:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
800044b6:	a1 7b       	lsl	r11,0x1
800044b8:	ab 9b       	lsr	r11,0xb
800044ba:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

800044be <__floatsidf_return_op1>:
800044be:	a1 7c       	lsl	r12,0x1
800044c0:	5d 0b       	ror	r11
800044c2:	d8 02       	popm	pc

800044c4 <__avr32_f32_to_f64>:
800044c4:	f8 0b 15 01 	lsl	r11,r12,0x1
800044c8:	f9 ba 00 00 	moveq	r10,0
800044cc:	5e 0b       	reteq	r11
800044ce:	f3 db c3 08 	bfextu	r9,r11,0x18,0x8
800044d2:	e0 49 00 ff 	cp.w	r9,255
800044d6:	c1 e0       	breq	80004512 <__extendsfdf_return_op1+0x6>
800044d8:	a7 7b       	lsl	r11,0x7
800044da:	30 0a       	mov	r10,0
800044dc:	58 09       	cp.w	r9,0
800044de:	f7 b9 00 ff 	subeq	r9,-1
800044e2:	5f 18       	srne	r8
800044e4:	f7 e8 11 fb 	or	r11,r11,r8<<0x1f
800044e8:	fe 39 fc 80 	sub	r9,-896
800044ec:	f6 08 12 00 	clz	r8,r11
800044f0:	10 19       	sub	r9,r8
800044f2:	f6 08 09 4b 	lsl	r11,r11,r8
800044f6:	ed bb 00 1f 	bld	r11,0x1f
800044fa:	f7 b9 01 01 	subne	r9,1
800044fe:	ab 9a       	lsr	r10,0xb
80004500:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80004504:	a1 7b       	lsl	r11,0x1
80004506:	ab 9b       	lsr	r11,0xb
80004508:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000450c <__extendsfdf_return_op1>:
8000450c:	a1 7c       	lsl	r12,0x1
8000450e:	5d 0b       	ror	r11
80004510:	5e fb       	retal	r11
80004512:	fc 1a ff e0 	movh	r10,0xffe0
80004516:	a9 6b       	lsl	r11,0x8
80004518:	f9 bb 01 ff 	movne	r11,-1
8000451c:	f4 0b 17 00 	moveq	r11,r10
80004520:	30 0a       	mov	r10,0
80004522:	cf 5b       	rjmp	8000450c <__extendsfdf_return_op1>

80004524 <__avr32_f64_to_f32>:
80004524:	f6 09 15 01 	lsl	r9,r11,0x1
80004528:	b5 99       	lsr	r9,0x15
8000452a:	5e 0d       	reteq	0
8000452c:	f6 08 15 0a 	lsl	r8,r11,0xa
80004530:	f1 ea 13 6c 	or	r12,r8,r10>>0x16
80004534:	ab 6a       	lsl	r10,0xa
80004536:	5c 3a       	neg	r10
80004538:	5c fc       	rol	r12
8000453a:	e0 49 07 ff 	cp.w	r9,2047
8000453e:	c1 a0       	breq	80004572 <__truncdfsf_return_op1+0x6>
80004540:	e0 29 03 80 	sub	r9,896
80004544:	bf bc       	sbr	r12,0x1f
80004546:	58 09       	cp.w	r9,0
80004548:	e0 8a 00 1a 	brle	8000457c <__truncdfsf_return_op1+0x10>
8000454c:	37 fa       	mov	r10,127
8000454e:	ed bc 00 08 	bld	r12,0x8
80004552:	f7 ba 00 ff 	subeq	r10,-1
80004556:	14 0c       	add	r12,r10
80004558:	f7 b9 03 fe 	sublo	r9,-2
8000455c:	ed bc 00 1f 	bld	r12,0x1f
80004560:	f7 b9 01 01 	subne	r9,1
80004564:	f8 0c 16 07 	lsr	r12,r12,0x7
80004568:	f9 d9 d3 08 	bfins	r12,r9,0x18,0x8

8000456c <__truncdfsf_return_op1>:
8000456c:	a1 7b       	lsl	r11,0x1
8000456e:	5d 0c       	ror	r12
80004570:	5e fc       	retal	r12
80004572:	bf dc       	cbr	r12,0x1f
80004574:	5e 1e       	retne	-1
80004576:	fc 1c 7f 80 	movh	r12,0x7f80
8000457a:	5e fc       	retal	r12
8000457c:	f2 09 11 01 	rsub	r9,r9,1
80004580:	59 99       	cp.w	r9,25
80004582:	f9 bc 02 00 	movhs	r12,0
80004586:	c1 32       	brcc	800045ac <__truncdfsf_return_op1+0x40>
80004588:	f2 0a 11 20 	rsub	r10,r9,32
8000458c:	f8 0a 09 4a 	lsl	r10,r12,r10
80004590:	5f 1a       	srne	r10
80004592:	f8 09 0a 4c 	lsr	r12,r12,r9
80004596:	14 4c       	or	r12,r10
80004598:	37 fa       	mov	r10,127
8000459a:	ed bc 00 08 	bld	r12,0x8
8000459e:	f7 ba 00 ff 	subeq	r10,-1
800045a2:	14 0c       	add	r12,r10
800045a4:	f8 0c 16 07 	lsr	r12,r12,0x7
800045a8:	a1 7b       	lsl	r11,0x1
800045aa:	5d 0c       	ror	r12
800045ac:	5e fc       	retal	r12

800045ae <memcpy>:
800045ae:	58 8a       	cp.w	r10,8
800045b0:	c2 f5       	brlt	8000460e <memcpy+0x60>
800045b2:	f9 eb 10 09 	or	r9,r12,r11
800045b6:	e2 19 00 03 	andl	r9,0x3,COH
800045ba:	e0 81 00 97 	brne	800046e8 <memcpy+0x13a>
800045be:	e0 4a 00 20 	cp.w	r10,32
800045c2:	c3 b4       	brge	80004638 <memcpy+0x8a>
800045c4:	f4 08 14 02 	asr	r8,r10,0x2
800045c8:	f0 09 11 08 	rsub	r9,r8,8
800045cc:	fe 09 00 2f 	add	pc,pc,r9<<0x2
800045d0:	76 69       	ld.w	r9,r11[0x18]
800045d2:	99 69       	st.w	r12[0x18],r9
800045d4:	76 59       	ld.w	r9,r11[0x14]
800045d6:	99 59       	st.w	r12[0x14],r9
800045d8:	76 49       	ld.w	r9,r11[0x10]
800045da:	99 49       	st.w	r12[0x10],r9
800045dc:	76 39       	ld.w	r9,r11[0xc]
800045de:	99 39       	st.w	r12[0xc],r9
800045e0:	76 29       	ld.w	r9,r11[0x8]
800045e2:	99 29       	st.w	r12[0x8],r9
800045e4:	76 19       	ld.w	r9,r11[0x4]
800045e6:	99 19       	st.w	r12[0x4],r9
800045e8:	76 09       	ld.w	r9,r11[0x0]
800045ea:	99 09       	st.w	r12[0x0],r9
800045ec:	f6 08 00 2b 	add	r11,r11,r8<<0x2
800045f0:	f8 08 00 28 	add	r8,r12,r8<<0x2
800045f4:	e0 1a 00 03 	andl	r10,0x3
800045f8:	f4 0a 11 04 	rsub	r10,r10,4
800045fc:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80004600:	17 a9       	ld.ub	r9,r11[0x2]
80004602:	b0 a9       	st.b	r8[0x2],r9
80004604:	17 99       	ld.ub	r9,r11[0x1]
80004606:	b0 99       	st.b	r8[0x1],r9
80004608:	17 89       	ld.ub	r9,r11[0x0]
8000460a:	b0 89       	st.b	r8[0x0],r9
8000460c:	5e fc       	retal	r12
8000460e:	f4 0a 11 09 	rsub	r10,r10,9
80004612:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80004616:	17 f9       	ld.ub	r9,r11[0x7]
80004618:	b8 f9       	st.b	r12[0x7],r9
8000461a:	17 e9       	ld.ub	r9,r11[0x6]
8000461c:	b8 e9       	st.b	r12[0x6],r9
8000461e:	17 d9       	ld.ub	r9,r11[0x5]
80004620:	b8 d9       	st.b	r12[0x5],r9
80004622:	17 c9       	ld.ub	r9,r11[0x4]
80004624:	b8 c9       	st.b	r12[0x4],r9
80004626:	17 b9       	ld.ub	r9,r11[0x3]
80004628:	b8 b9       	st.b	r12[0x3],r9
8000462a:	17 a9       	ld.ub	r9,r11[0x2]
8000462c:	b8 a9       	st.b	r12[0x2],r9
8000462e:	17 99       	ld.ub	r9,r11[0x1]
80004630:	b8 99       	st.b	r12[0x1],r9
80004632:	17 89       	ld.ub	r9,r11[0x0]
80004634:	b8 89       	st.b	r12[0x0],r9
80004636:	5e fc       	retal	r12
80004638:	eb cd 40 c0 	pushm	r6-r7,lr
8000463c:	18 99       	mov	r9,r12
8000463e:	22 0a       	sub	r10,32
80004640:	b7 07       	ld.d	r6,r11++
80004642:	b3 26       	st.d	r9++,r6
80004644:	b7 07       	ld.d	r6,r11++
80004646:	b3 26       	st.d	r9++,r6
80004648:	b7 07       	ld.d	r6,r11++
8000464a:	b3 26       	st.d	r9++,r6
8000464c:	b7 07       	ld.d	r6,r11++
8000464e:	b3 26       	st.d	r9++,r6
80004650:	22 0a       	sub	r10,32
80004652:	cf 74       	brge	80004640 <memcpy+0x92>
80004654:	2f 0a       	sub	r10,-16
80004656:	c0 65       	brlt	80004662 <memcpy+0xb4>
80004658:	b7 07       	ld.d	r6,r11++
8000465a:	b3 26       	st.d	r9++,r6
8000465c:	b7 07       	ld.d	r6,r11++
8000465e:	b3 26       	st.d	r9++,r6
80004660:	21 0a       	sub	r10,16
80004662:	5c 3a       	neg	r10
80004664:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80004668:	d7 03       	nop
8000466a:	d7 03       	nop
8000466c:	f7 36 00 0e 	ld.ub	r6,r11[14]
80004670:	f3 66 00 0e 	st.b	r9[14],r6
80004674:	f7 36 00 0d 	ld.ub	r6,r11[13]
80004678:	f3 66 00 0d 	st.b	r9[13],r6
8000467c:	f7 36 00 0c 	ld.ub	r6,r11[12]
80004680:	f3 66 00 0c 	st.b	r9[12],r6
80004684:	f7 36 00 0b 	ld.ub	r6,r11[11]
80004688:	f3 66 00 0b 	st.b	r9[11],r6
8000468c:	f7 36 00 0a 	ld.ub	r6,r11[10]
80004690:	f3 66 00 0a 	st.b	r9[10],r6
80004694:	f7 36 00 09 	ld.ub	r6,r11[9]
80004698:	f3 66 00 09 	st.b	r9[9],r6
8000469c:	f7 36 00 08 	ld.ub	r6,r11[8]
800046a0:	f3 66 00 08 	st.b	r9[8],r6
800046a4:	f7 36 00 07 	ld.ub	r6,r11[7]
800046a8:	f3 66 00 07 	st.b	r9[7],r6
800046ac:	f7 36 00 06 	ld.ub	r6,r11[6]
800046b0:	f3 66 00 06 	st.b	r9[6],r6
800046b4:	f7 36 00 05 	ld.ub	r6,r11[5]
800046b8:	f3 66 00 05 	st.b	r9[5],r6
800046bc:	f7 36 00 04 	ld.ub	r6,r11[4]
800046c0:	f3 66 00 04 	st.b	r9[4],r6
800046c4:	f7 36 00 03 	ld.ub	r6,r11[3]
800046c8:	f3 66 00 03 	st.b	r9[3],r6
800046cc:	f7 36 00 02 	ld.ub	r6,r11[2]
800046d0:	f3 66 00 02 	st.b	r9[2],r6
800046d4:	f7 36 00 01 	ld.ub	r6,r11[1]
800046d8:	f3 66 00 01 	st.b	r9[1],r6
800046dc:	f7 36 00 00 	ld.ub	r6,r11[0]
800046e0:	f3 66 00 00 	st.b	r9[0],r6
800046e4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800046e8:	20 1a       	sub	r10,1
800046ea:	f6 0a 07 09 	ld.ub	r9,r11[r10]
800046ee:	f8 0a 0b 09 	st.b	r12[r10],r9
800046f2:	cf b1       	brne	800046e8 <memcpy+0x13a>
800046f4:	5e fc       	retal	r12

800046f6 <memset>:
800046f6:	18 98       	mov	r8,r12
800046f8:	c0 38       	rjmp	800046fe <memset+0x8>
800046fa:	10 cb       	st.b	r8++,r11
800046fc:	20 1a       	sub	r10,1
800046fe:	58 0a       	cp.w	r10,0
80004700:	cf d1       	brne	800046fa <memset+0x4>
80004702:	5e fc       	retal	r12

80004704 <srand>:
80004704:	d4 21       	pushm	r4-r7,lr
80004706:	e0 67 01 28 	mov	r7,296
8000470a:	18 95       	mov	r5,r12
8000470c:	6e 06       	ld.w	r6,r7[0x0]
8000470e:	6c e8       	ld.w	r8,r6[0x38]
80004710:	58 08       	cp.w	r8,0
80004712:	c1 a1       	brne	80004746 <srand+0x42>
80004714:	31 8c       	mov	r12,24
80004716:	e0 a0 1c 59 	rcall	80007fc8 <malloc>
8000471a:	e0 69 33 0e 	mov	r9,13070
8000471e:	8d ec       	st.w	r6[0x38],r12
80004720:	6e 08       	ld.w	r8,r7[0x0]
80004722:	70 e8       	ld.w	r8,r8[0x38]
80004724:	b0 09       	st.h	r8[0x0],r9
80004726:	fe 79 ab cd 	mov	r9,-21555
8000472a:	b0 19       	st.h	r8[0x2],r9
8000472c:	e0 69 12 34 	mov	r9,4660
80004730:	b0 29       	st.h	r8[0x4],r9
80004732:	fe 79 e6 6d 	mov	r9,-6547
80004736:	b0 39       	st.h	r8[0x6],r9
80004738:	fe 79 de ec 	mov	r9,-8468
8000473c:	b0 49       	st.h	r8[0x8],r9
8000473e:	30 59       	mov	r9,5
80004740:	b0 59       	st.h	r8[0xa],r9
80004742:	30 b9       	mov	r9,11
80004744:	b0 69       	st.h	r8[0xc],r9
80004746:	e0 68 01 28 	mov	r8,296
8000474a:	30 09       	mov	r9,0
8000474c:	70 08       	ld.w	r8,r8[0x0]
8000474e:	70 e8       	ld.w	r8,r8[0x38]
80004750:	91 55       	st.w	r8[0x14],r5
80004752:	91 49       	st.w	r8[0x10],r9
80004754:	d8 22       	popm	r4-r7,pc
80004756:	d7 03       	nop

80004758 <sprintf>:
80004758:	d4 01       	pushm	lr
8000475a:	21 7d       	sub	sp,92
8000475c:	e0 68 ff ff 	mov	r8,65535
80004760:	ea 18 7f ff 	orh	r8,0x7fff
80004764:	50 58       	stdsp	sp[0x14],r8
80004766:	50 28       	stdsp	sp[0x8],r8
80004768:	e0 68 02 08 	mov	r8,520
8000476c:	ba 68       	st.h	sp[0xc],r8
8000476e:	3f f8       	mov	r8,-1
80004770:	ba 78       	st.h	sp[0xe],r8
80004772:	e0 68 01 28 	mov	r8,296
80004776:	50 4c       	stdsp	sp[0x10],r12
80004778:	16 9a       	mov	r10,r11
8000477a:	50 0c       	stdsp	sp[0x0],r12
8000477c:	fa c9 ff a0 	sub	r9,sp,-96
80004780:	70 0c       	ld.w	r12,r8[0x0]
80004782:	1a 9b       	mov	r11,sp
80004784:	c9 cd       	rcall	80004abc <_vfprintf_r>
80004786:	30 09       	mov	r9,0
80004788:	40 08       	lddsp	r8,sp[0x0]
8000478a:	b0 89       	st.b	r8[0x0],r9
8000478c:	2e 9d       	sub	sp,-92
8000478e:	d8 02       	popm	pc

80004790 <get_arg>:
80004790:	d4 31       	pushm	r0-r7,lr
80004792:	20 8d       	sub	sp,32
80004794:	fa c4 ff bc 	sub	r4,sp,-68
80004798:	50 4b       	stdsp	sp[0x10],r11
8000479a:	68 2e       	ld.w	lr,r4[0x8]
8000479c:	50 58       	stdsp	sp[0x14],r8
8000479e:	12 96       	mov	r6,r9
800047a0:	7c 0b       	ld.w	r11,lr[0x0]
800047a2:	70 05       	ld.w	r5,r8[0x0]
800047a4:	50 6e       	stdsp	sp[0x18],lr
800047a6:	58 0b       	cp.w	r11,0
800047a8:	f4 0b 17 00 	moveq	r11,r10
800047ac:	68 03       	ld.w	r3,r4[0x0]
800047ae:	68 11       	ld.w	r1,r4[0x4]
800047b0:	40 49       	lddsp	r9,sp[0x10]
800047b2:	30 08       	mov	r8,0
800047b4:	c2 69       	rjmp	80004a00 <get_arg+0x270>
800047b6:	2f fb       	sub	r11,-1
800047b8:	32 5c       	mov	r12,37
800047ba:	17 8a       	ld.ub	r10,r11[0x0]
800047bc:	f8 0a 18 00 	cp.b	r10,r12
800047c0:	5f 1e       	srne	lr
800047c2:	f0 0a 18 00 	cp.b	r10,r8
800047c6:	5f 1c       	srne	r12
800047c8:	fd ec 00 0c 	and	r12,lr,r12
800047cc:	f0 0c 18 00 	cp.b	r12,r8
800047d0:	cf 31       	brne	800047b6 <get_arg+0x26>
800047d2:	58 0a       	cp.w	r10,0
800047d4:	e0 80 01 23 	breq	80004a1a <get_arg+0x28a>
800047d8:	30 0c       	mov	r12,0
800047da:	3f fa       	mov	r10,-1
800047dc:	18 90       	mov	r0,r12
800047de:	50 3a       	stdsp	sp[0xc],r10
800047e0:	18 94       	mov	r4,r12
800047e2:	18 92       	mov	r2,r12
800047e4:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
800047e8:	16 97       	mov	r7,r11
800047ea:	50 7c       	stdsp	sp[0x1c],r12
800047ec:	fe cc a3 00 	sub	r12,pc,-23808
800047f0:	0f 3a       	ld.ub	r10,r7++
800047f2:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
800047f6:	40 7c       	lddsp	r12,sp[0x1c]
800047f8:	1c 0c       	add	r12,lr
800047fa:	fe ce a3 d6 	sub	lr,pc,-23594
800047fe:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
80004802:	20 1e       	sub	lr,1
80004804:	50 0e       	stdsp	sp[0x0],lr
80004806:	fe ce a4 4e 	sub	lr,pc,-23474
8000480a:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
8000480e:	50 7c       	stdsp	sp[0x1c],r12
80004810:	40 0c       	lddsp	r12,sp[0x0]
80004812:	58 7c       	cp.w	r12,7
80004814:	e0 8b 00 ef 	brhi	800049f2 <get_arg+0x262>
80004818:	fe ce a6 00 	sub	lr,pc,-23040
8000481c:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80004820:	36 8b       	mov	r11,104
80004822:	f6 0a 18 00 	cp.b	r10,r11
80004826:	e0 80 00 e6 	breq	800049f2 <get_arg+0x262>
8000482a:	37 1b       	mov	r11,113
8000482c:	f6 0a 18 00 	cp.b	r10,r11
80004830:	c0 70       	breq	8000483e <get_arg+0xae>
80004832:	34 cb       	mov	r11,76
80004834:	f6 0a 18 00 	cp.b	r10,r11
80004838:	c0 51       	brne	80004842 <get_arg+0xb2>
8000483a:	a3 b4       	sbr	r4,0x3
8000483c:	cd b8       	rjmp	800049f2 <get_arg+0x262>
8000483e:	a5 b4       	sbr	r4,0x5
80004840:	cd 98       	rjmp	800049f2 <get_arg+0x262>
80004842:	08 9a       	mov	r10,r4
80004844:	0e 9b       	mov	r11,r7
80004846:	a5 aa       	sbr	r10,0x4
80004848:	17 3c       	ld.ub	r12,r11++
8000484a:	a5 b4       	sbr	r4,0x5
8000484c:	36 ce       	mov	lr,108
8000484e:	fc 0c 18 00 	cp.b	r12,lr
80004852:	e0 80 00 d1 	breq	800049f4 <get_arg+0x264>
80004856:	14 94       	mov	r4,r10
80004858:	cc d8       	rjmp	800049f2 <get_arg+0x262>
8000485a:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
8000485e:	36 7c       	mov	r12,103
80004860:	f8 0a 18 00 	cp.b	r10,r12
80004864:	e0 8b 00 27 	brhi	800048b2 <get_arg+0x122>
80004868:	36 5b       	mov	r11,101
8000486a:	f6 0a 18 00 	cp.b	r10,r11
8000486e:	c4 82       	brcc	800048fe <get_arg+0x16e>
80004870:	34 fb       	mov	r11,79
80004872:	f6 0a 18 00 	cp.b	r10,r11
80004876:	c4 80       	breq	80004906 <get_arg+0x176>
80004878:	e0 8b 00 0c 	brhi	80004890 <get_arg+0x100>
8000487c:	34 5b       	mov	r11,69
8000487e:	f6 0a 18 00 	cp.b	r10,r11
80004882:	c3 e0       	breq	800048fe <get_arg+0x16e>
80004884:	34 7b       	mov	r11,71
80004886:	f6 0a 18 00 	cp.b	r10,r11
8000488a:	c3 a0       	breq	800048fe <get_arg+0x16e>
8000488c:	34 4b       	mov	r11,68
8000488e:	c0 88       	rjmp	8000489e <get_arg+0x10e>
80004890:	35 8b       	mov	r11,88
80004892:	f6 0a 18 00 	cp.b	r10,r11
80004896:	c2 c0       	breq	800048ee <get_arg+0x15e>
80004898:	e0 8b 00 07 	brhi	800048a6 <get_arg+0x116>
8000489c:	35 5b       	mov	r11,85
8000489e:	f6 0a 18 00 	cp.b	r10,r11
800048a2:	c3 51       	brne	8000490c <get_arg+0x17c>
800048a4:	c3 18       	rjmp	80004906 <get_arg+0x176>
800048a6:	36 3b       	mov	r11,99
800048a8:	f6 0a 18 00 	cp.b	r10,r11
800048ac:	c2 f0       	breq	8000490a <get_arg+0x17a>
800048ae:	36 4b       	mov	r11,100
800048b0:	c0 e8       	rjmp	800048cc <get_arg+0x13c>
800048b2:	37 0b       	mov	r11,112
800048b4:	f6 0a 18 00 	cp.b	r10,r11
800048b8:	c2 50       	breq	80004902 <get_arg+0x172>
800048ba:	e0 8b 00 0d 	brhi	800048d4 <get_arg+0x144>
800048be:	36 eb       	mov	r11,110
800048c0:	f6 0a 18 00 	cp.b	r10,r11
800048c4:	c1 f0       	breq	80004902 <get_arg+0x172>
800048c6:	e0 8b 00 14 	brhi	800048ee <get_arg+0x15e>
800048ca:	36 9b       	mov	r11,105
800048cc:	f6 0a 18 00 	cp.b	r10,r11
800048d0:	c1 e1       	brne	8000490c <get_arg+0x17c>
800048d2:	c0 e8       	rjmp	800048ee <get_arg+0x15e>
800048d4:	37 5b       	mov	r11,117
800048d6:	f6 0a 18 00 	cp.b	r10,r11
800048da:	c0 a0       	breq	800048ee <get_arg+0x15e>
800048dc:	37 8b       	mov	r11,120
800048de:	f6 0a 18 00 	cp.b	r10,r11
800048e2:	c0 60       	breq	800048ee <get_arg+0x15e>
800048e4:	37 3b       	mov	r11,115
800048e6:	f6 0a 18 00 	cp.b	r10,r11
800048ea:	c1 11       	brne	8000490c <get_arg+0x17c>
800048ec:	c0 b8       	rjmp	80004902 <get_arg+0x172>
800048ee:	ed b4 00 04 	bld	r4,0x4
800048f2:	c0 a0       	breq	80004906 <get_arg+0x176>
800048f4:	ed b4 00 05 	bld	r4,0x5
800048f8:	c0 91       	brne	8000490a <get_arg+0x17a>
800048fa:	30 20       	mov	r0,2
800048fc:	c0 88       	rjmp	8000490c <get_arg+0x17c>
800048fe:	30 40       	mov	r0,4
80004900:	c0 68       	rjmp	8000490c <get_arg+0x17c>
80004902:	30 30       	mov	r0,3
80004904:	c0 48       	rjmp	8000490c <get_arg+0x17c>
80004906:	30 10       	mov	r0,1
80004908:	c0 28       	rjmp	8000490c <get_arg+0x17c>
8000490a:	30 00       	mov	r0,0
8000490c:	40 3b       	lddsp	r11,sp[0xc]
8000490e:	5b fb       	cp.w	r11,-1
80004910:	c0 40       	breq	80004918 <get_arg+0x188>
80004912:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
80004916:	c6 e8       	rjmp	800049f2 <get_arg+0x262>
80004918:	58 60       	cp.w	r0,6
8000491a:	e0 8b 00 6c 	brhi	800049f2 <get_arg+0x262>
8000491e:	6c 0a       	ld.w	r10,r6[0x0]
80004920:	ea cc ff ff 	sub	r12,r5,-1
80004924:	fe ce a6 ec 	sub	lr,pc,-22804
80004928:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
8000492c:	f4 cb ff f8 	sub	r11,r10,-8
80004930:	8d 0b       	st.w	r6[0x0],r11
80004932:	f4 ea 00 00 	ld.d	r10,r10[0]
80004936:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000493a:	c0 f8       	rjmp	80004958 <get_arg+0x1c8>
8000493c:	f4 cb ff fc 	sub	r11,r10,-4
80004940:	8d 0b       	st.w	r6[0x0],r11
80004942:	74 0a       	ld.w	r10,r10[0x0]
80004944:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80004948:	c0 88       	rjmp	80004958 <get_arg+0x1c8>
8000494a:	f4 cb ff f8 	sub	r11,r10,-8
8000494e:	8d 0b       	st.w	r6[0x0],r11
80004950:	f4 ea 00 00 	ld.d	r10,r10[0]
80004954:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80004958:	0e 9b       	mov	r11,r7
8000495a:	18 95       	mov	r5,r12
8000495c:	c4 c8       	rjmp	800049f4 <get_arg+0x264>
8000495e:	62 0a       	ld.w	r10,r1[0x0]
80004960:	5b fa       	cp.w	r10,-1
80004962:	c0 a1       	brne	80004976 <get_arg+0x1e6>
80004964:	50 19       	stdsp	sp[0x4],r9
80004966:	50 28       	stdsp	sp[0x8],r8
80004968:	e0 6a 00 80 	mov	r10,128
8000496c:	30 0b       	mov	r11,0
8000496e:	02 9c       	mov	r12,r1
80004970:	cc 3e       	rcall	800046f6 <memset>
80004972:	40 28       	lddsp	r8,sp[0x8]
80004974:	40 19       	lddsp	r9,sp[0x4]
80004976:	e4 cc 00 01 	sub	r12,r2,1
8000497a:	0e 9b       	mov	r11,r7
8000497c:	50 3c       	stdsp	sp[0xc],r12
8000497e:	f2 0c 0c 49 	max	r9,r9,r12
80004982:	c3 98       	rjmp	800049f4 <get_arg+0x264>
80004984:	62 0a       	ld.w	r10,r1[0x0]
80004986:	5b fa       	cp.w	r10,-1
80004988:	c0 a1       	brne	8000499c <get_arg+0x20c>
8000498a:	50 19       	stdsp	sp[0x4],r9
8000498c:	50 28       	stdsp	sp[0x8],r8
8000498e:	e0 6a 00 80 	mov	r10,128
80004992:	30 0b       	mov	r11,0
80004994:	02 9c       	mov	r12,r1
80004996:	cb 0e       	rcall	800046f6 <memset>
80004998:	40 28       	lddsp	r8,sp[0x8]
8000499a:	40 19       	lddsp	r9,sp[0x4]
8000499c:	20 12       	sub	r2,1
8000499e:	30 0a       	mov	r10,0
800049a0:	0e 9b       	mov	r11,r7
800049a2:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
800049a6:	f2 02 0c 49 	max	r9,r9,r2
800049aa:	c2 58       	rjmp	800049f4 <get_arg+0x264>
800049ac:	16 97       	mov	r7,r11
800049ae:	6c 0a       	ld.w	r10,r6[0x0]
800049b0:	f4 cb ff fc 	sub	r11,r10,-4
800049b4:	8d 0b       	st.w	r6[0x0],r11
800049b6:	74 0a       	ld.w	r10,r10[0x0]
800049b8:	0e 9b       	mov	r11,r7
800049ba:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800049be:	2f f5       	sub	r5,-1
800049c0:	c1 a8       	rjmp	800049f4 <get_arg+0x264>
800049c2:	f4 c2 00 30 	sub	r2,r10,48
800049c6:	c0 68       	rjmp	800049d2 <get_arg+0x242>
800049c8:	e4 02 00 22 	add	r2,r2,r2<<0x2
800049cc:	2f f7       	sub	r7,-1
800049ce:	f4 02 00 12 	add	r2,r10,r2<<0x1
800049d2:	0f 8a       	ld.ub	r10,r7[0x0]
800049d4:	58 0a       	cp.w	r10,0
800049d6:	c0 e0       	breq	800049f2 <get_arg+0x262>
800049d8:	23 0a       	sub	r10,48
800049da:	58 9a       	cp.w	r10,9
800049dc:	fe 98 ff f6 	brls	800049c8 <get_arg+0x238>
800049e0:	c0 98       	rjmp	800049f2 <get_arg+0x262>
800049e2:	2f f7       	sub	r7,-1
800049e4:	0f 8a       	ld.ub	r10,r7[0x0]
800049e6:	58 0a       	cp.w	r10,0
800049e8:	c0 50       	breq	800049f2 <get_arg+0x262>
800049ea:	23 0a       	sub	r10,48
800049ec:	58 9a       	cp.w	r10,9
800049ee:	fe 98 ff fa 	brls	800049e2 <get_arg+0x252>
800049f2:	0e 9b       	mov	r11,r7
800049f4:	40 7c       	lddsp	r12,sp[0x1c]
800049f6:	30 ba       	mov	r10,11
800049f8:	f4 0c 18 00 	cp.b	r12,r10
800049fc:	fe 91 fe f4 	brne	800047e4 <get_arg+0x54>
80004a00:	40 42       	lddsp	r2,sp[0x10]
80004a02:	17 8c       	ld.ub	r12,r11[0x0]
80004a04:	0a 32       	cp.w	r2,r5
80004a06:	5f 4a       	srge	r10
80004a08:	f0 0c 18 00 	cp.b	r12,r8
80004a0c:	5f 1c       	srne	r12
80004a0e:	f9 ea 00 0a 	and	r10,r12,r10
80004a12:	f0 0a 18 00 	cp.b	r10,r8
80004a16:	fe 91 fe d1 	brne	800047b8 <get_arg+0x28>
80004a1a:	30 08       	mov	r8,0
80004a1c:	40 4e       	lddsp	lr,sp[0x10]
80004a1e:	17 8a       	ld.ub	r10,r11[0x0]
80004a20:	e2 05 00 21 	add	r1,r1,r5<<0x2
80004a24:	f0 0a 18 00 	cp.b	r10,r8
80004a28:	fc 09 17 10 	movne	r9,lr
80004a2c:	e6 05 00 38 	add	r8,r3,r5<<0x3
80004a30:	06 9e       	mov	lr,r3
80004a32:	c2 a8       	rjmp	80004a86 <get_arg+0x2f6>
80004a34:	62 0a       	ld.w	r10,r1[0x0]
80004a36:	58 3a       	cp.w	r10,3
80004a38:	c1 e0       	breq	80004a74 <get_arg+0x2e4>
80004a3a:	e0 89 00 07 	brgt	80004a48 <get_arg+0x2b8>
80004a3e:	58 1a       	cp.w	r10,1
80004a40:	c1 a0       	breq	80004a74 <get_arg+0x2e4>
80004a42:	58 2a       	cp.w	r10,2
80004a44:	c1 81       	brne	80004a74 <get_arg+0x2e4>
80004a46:	c0 58       	rjmp	80004a50 <get_arg+0x2c0>
80004a48:	58 5a       	cp.w	r10,5
80004a4a:	c0 c0       	breq	80004a62 <get_arg+0x2d2>
80004a4c:	c0 b5       	brlt	80004a62 <get_arg+0x2d2>
80004a4e:	c1 38       	rjmp	80004a74 <get_arg+0x2e4>
80004a50:	6c 0a       	ld.w	r10,r6[0x0]
80004a52:	f4 cc ff f8 	sub	r12,r10,-8
80004a56:	8d 0c       	st.w	r6[0x0],r12
80004a58:	f4 e2 00 00 	ld.d	r2,r10[0]
80004a5c:	f0 e3 00 00 	st.d	r8[0],r2
80004a60:	c1 08       	rjmp	80004a80 <get_arg+0x2f0>
80004a62:	6c 0a       	ld.w	r10,r6[0x0]
80004a64:	f4 cc ff f8 	sub	r12,r10,-8
80004a68:	8d 0c       	st.w	r6[0x0],r12
80004a6a:	f4 e2 00 00 	ld.d	r2,r10[0]
80004a6e:	f0 e3 00 00 	st.d	r8[0],r2
80004a72:	c0 78       	rjmp	80004a80 <get_arg+0x2f0>
80004a74:	6c 0a       	ld.w	r10,r6[0x0]
80004a76:	f4 cc ff fc 	sub	r12,r10,-4
80004a7a:	8d 0c       	st.w	r6[0x0],r12
80004a7c:	74 0a       	ld.w	r10,r10[0x0]
80004a7e:	91 0a       	st.w	r8[0x0],r10
80004a80:	2f f5       	sub	r5,-1
80004a82:	2f 88       	sub	r8,-8
80004a84:	2f c1       	sub	r1,-4
80004a86:	12 35       	cp.w	r5,r9
80004a88:	fe 9a ff d6 	brle	80004a34 <get_arg+0x2a4>
80004a8c:	1c 93       	mov	r3,lr
80004a8e:	40 52       	lddsp	r2,sp[0x14]
80004a90:	40 6e       	lddsp	lr,sp[0x18]
80004a92:	85 05       	st.w	r2[0x0],r5
80004a94:	9d 0b       	st.w	lr[0x0],r11
80004a96:	40 4b       	lddsp	r11,sp[0x10]
80004a98:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
80004a9c:	2f 8d       	sub	sp,-32
80004a9e:	d8 32       	popm	r0-r7,pc

80004aa0 <__sprint_r>:
80004aa0:	d4 21       	pushm	r4-r7,lr
80004aa2:	14 97       	mov	r7,r10
80004aa4:	74 28       	ld.w	r8,r10[0x8]
80004aa6:	58 08       	cp.w	r8,0
80004aa8:	c0 41       	brne	80004ab0 <__sprint_r+0x10>
80004aaa:	95 18       	st.w	r10[0x4],r8
80004aac:	10 9c       	mov	r12,r8
80004aae:	d8 22       	popm	r4-r7,pc
80004ab0:	e0 a0 18 b4 	rcall	80007c18 <__sfvwrite_r>
80004ab4:	30 08       	mov	r8,0
80004ab6:	8f 18       	st.w	r7[0x4],r8
80004ab8:	8f 28       	st.w	r7[0x8],r8
80004aba:	d8 22       	popm	r4-r7,pc

80004abc <_vfprintf_r>:
80004abc:	d4 31       	pushm	r0-r7,lr
80004abe:	fa cd 06 bc 	sub	sp,sp,1724
80004ac2:	51 09       	stdsp	sp[0x40],r9
80004ac4:	16 91       	mov	r1,r11
80004ac6:	14 97       	mov	r7,r10
80004ac8:	18 95       	mov	r5,r12
80004aca:	e0 a0 1a 1d 	rcall	80007f04 <_localeconv_r>
80004ace:	78 0c       	ld.w	r12,r12[0x0]
80004ad0:	50 cc       	stdsp	sp[0x30],r12
80004ad2:	58 05       	cp.w	r5,0
80004ad4:	c0 70       	breq	80004ae2 <_vfprintf_r+0x26>
80004ad6:	6a 68       	ld.w	r8,r5[0x18]
80004ad8:	58 08       	cp.w	r8,0
80004ada:	c0 41       	brne	80004ae2 <_vfprintf_r+0x26>
80004adc:	0a 9c       	mov	r12,r5
80004ade:	e0 a0 17 3d 	rcall	80007958 <__sinit>
80004ae2:	fe c8 a4 e6 	sub	r8,pc,-23322
80004ae6:	10 31       	cp.w	r1,r8
80004ae8:	c0 31       	brne	80004aee <_vfprintf_r+0x32>
80004aea:	6a 01       	ld.w	r1,r5[0x0]
80004aec:	c0 c8       	rjmp	80004b04 <_vfprintf_r+0x48>
80004aee:	fe c8 a4 d2 	sub	r8,pc,-23342
80004af2:	10 31       	cp.w	r1,r8
80004af4:	c0 31       	brne	80004afa <_vfprintf_r+0x3e>
80004af6:	6a 11       	ld.w	r1,r5[0x4]
80004af8:	c0 68       	rjmp	80004b04 <_vfprintf_r+0x48>
80004afa:	fe c8 a4 be 	sub	r8,pc,-23362
80004afe:	10 31       	cp.w	r1,r8
80004b00:	eb f1 00 02 	ld.weq	r1,r5[0x8]
80004b04:	82 68       	ld.sh	r8,r1[0xc]
80004b06:	ed b8 00 03 	bld	r8,0x3
80004b0a:	c0 41       	brne	80004b12 <_vfprintf_r+0x56>
80004b0c:	62 48       	ld.w	r8,r1[0x10]
80004b0e:	58 08       	cp.w	r8,0
80004b10:	c0 71       	brne	80004b1e <_vfprintf_r+0x62>
80004b12:	02 9b       	mov	r11,r1
80004b14:	0a 9c       	mov	r12,r5
80004b16:	e0 a0 0f 5d 	rcall	800069d0 <__swsetup_r>
80004b1a:	e0 81 0f 54 	brne	800069c2 <_vfprintf_r+0x1f06>
80004b1e:	82 68       	ld.sh	r8,r1[0xc]
80004b20:	10 99       	mov	r9,r8
80004b22:	e2 19 00 1a 	andl	r9,0x1a,COH
80004b26:	58 a9       	cp.w	r9,10
80004b28:	c3 c1       	brne	80004ba0 <_vfprintf_r+0xe4>
80004b2a:	82 79       	ld.sh	r9,r1[0xe]
80004b2c:	30 0a       	mov	r10,0
80004b2e:	f4 09 19 00 	cp.h	r9,r10
80004b32:	c3 75       	brlt	80004ba0 <_vfprintf_r+0xe4>
80004b34:	a1 d8       	cbr	r8,0x1
80004b36:	fb 58 05 d0 	st.h	sp[1488],r8
80004b3a:	62 88       	ld.w	r8,r1[0x20]
80004b3c:	fb 48 05 e4 	st.w	sp[1508],r8
80004b40:	62 a8       	ld.w	r8,r1[0x28]
80004b42:	fb 48 05 ec 	st.w	sp[1516],r8
80004b46:	fa c8 ff bc 	sub	r8,sp,-68
80004b4a:	fb 48 05 d4 	st.w	sp[1492],r8
80004b4e:	fb 48 05 c4 	st.w	sp[1476],r8
80004b52:	e0 68 04 00 	mov	r8,1024
80004b56:	fb 48 05 d8 	st.w	sp[1496],r8
80004b5a:	fb 48 05 cc 	st.w	sp[1484],r8
80004b5e:	30 08       	mov	r8,0
80004b60:	fb 59 05 d2 	st.h	sp[1490],r9
80004b64:	0e 9a       	mov	r10,r7
80004b66:	41 09       	lddsp	r9,sp[0x40]
80004b68:	fa c7 fa 3c 	sub	r7,sp,-1476
80004b6c:	fb 48 05 dc 	st.w	sp[1500],r8
80004b70:	0a 9c       	mov	r12,r5
80004b72:	0e 9b       	mov	r11,r7
80004b74:	ca 4f       	rcall	80004abc <_vfprintf_r>
80004b76:	50 bc       	stdsp	sp[0x2c],r12
80004b78:	c0 95       	brlt	80004b8a <_vfprintf_r+0xce>
80004b7a:	0e 9b       	mov	r11,r7
80004b7c:	0a 9c       	mov	r12,r5
80004b7e:	e0 a0 16 15 	rcall	800077a8 <_fflush_r>
80004b82:	40 be       	lddsp	lr,sp[0x2c]
80004b84:	f9 be 01 ff 	movne	lr,-1
80004b88:	50 be       	stdsp	sp[0x2c],lr
80004b8a:	fb 08 05 d0 	ld.sh	r8,sp[1488]
80004b8e:	ed b8 00 06 	bld	r8,0x6
80004b92:	e0 81 0f 1a 	brne	800069c6 <_vfprintf_r+0x1f0a>
80004b96:	82 68       	ld.sh	r8,r1[0xc]
80004b98:	a7 a8       	sbr	r8,0x6
80004b9a:	a2 68       	st.h	r1[0xc],r8
80004b9c:	e0 8f 0f 15 	bral	800069c6 <_vfprintf_r+0x1f0a>
80004ba0:	30 08       	mov	r8,0
80004ba2:	fb 48 06 b4 	st.w	sp[1716],r8
80004ba6:	fb 48 06 90 	st.w	sp[1680],r8
80004baa:	fb 48 06 8c 	st.w	sp[1676],r8
80004bae:	fb 48 06 b0 	st.w	sp[1712],r8
80004bb2:	30 08       	mov	r8,0
80004bb4:	30 09       	mov	r9,0
80004bb6:	50 a7       	stdsp	sp[0x28],r7
80004bb8:	50 78       	stdsp	sp[0x1c],r8
80004bba:	fa c3 f9 e0 	sub	r3,sp,-1568
80004bbe:	3f f8       	mov	r8,-1
80004bc0:	50 59       	stdsp	sp[0x14],r9
80004bc2:	fb 43 06 88 	st.w	sp[1672],r3
80004bc6:	fb 48 05 44 	st.w	sp[1348],r8
80004bca:	12 9c       	mov	r12,r9
80004bcc:	50 69       	stdsp	sp[0x18],r9
80004bce:	50 d9       	stdsp	sp[0x34],r9
80004bd0:	50 e9       	stdsp	sp[0x38],r9
80004bd2:	50 b9       	stdsp	sp[0x2c],r9
80004bd4:	12 97       	mov	r7,r9
80004bd6:	0a 94       	mov	r4,r5
80004bd8:	40 a2       	lddsp	r2,sp[0x28]
80004bda:	32 5a       	mov	r10,37
80004bdc:	30 08       	mov	r8,0
80004bde:	c0 28       	rjmp	80004be2 <_vfprintf_r+0x126>
80004be0:	2f f2       	sub	r2,-1
80004be2:	05 89       	ld.ub	r9,r2[0x0]
80004be4:	f0 09 18 00 	cp.b	r9,r8
80004be8:	5f 1b       	srne	r11
80004bea:	f4 09 18 00 	cp.b	r9,r10
80004bee:	5f 19       	srne	r9
80004bf0:	f3 eb 00 0b 	and	r11,r9,r11
80004bf4:	f0 0b 18 00 	cp.b	r11,r8
80004bf8:	cf 41       	brne	80004be0 <_vfprintf_r+0x124>
80004bfa:	40 ab       	lddsp	r11,sp[0x28]
80004bfc:	e4 0b 01 06 	sub	r6,r2,r11
80004c00:	c1 e0       	breq	80004c3c <_vfprintf_r+0x180>
80004c02:	fa f8 06 90 	ld.w	r8,sp[1680]
80004c06:	0c 08       	add	r8,r6
80004c08:	87 0b       	st.w	r3[0x0],r11
80004c0a:	fb 48 06 90 	st.w	sp[1680],r8
80004c0e:	87 16       	st.w	r3[0x4],r6
80004c10:	fa f8 06 8c 	ld.w	r8,sp[1676]
80004c14:	2f f8       	sub	r8,-1
80004c16:	fb 48 06 8c 	st.w	sp[1676],r8
80004c1a:	58 78       	cp.w	r8,7
80004c1c:	e0 89 00 04 	brgt	80004c24 <_vfprintf_r+0x168>
80004c20:	2f 83       	sub	r3,-8
80004c22:	c0 a8       	rjmp	80004c36 <_vfprintf_r+0x17a>
80004c24:	fa ca f9 78 	sub	r10,sp,-1672
80004c28:	02 9b       	mov	r11,r1
80004c2a:	08 9c       	mov	r12,r4
80004c2c:	c3 af       	rcall	80004aa0 <__sprint_r>
80004c2e:	e0 81 0e c6 	brne	800069ba <_vfprintf_r+0x1efe>
80004c32:	fa c3 f9 e0 	sub	r3,sp,-1568
80004c36:	40 ba       	lddsp	r10,sp[0x2c]
80004c38:	0c 0a       	add	r10,r6
80004c3a:	50 ba       	stdsp	sp[0x2c],r10
80004c3c:	05 89       	ld.ub	r9,r2[0x0]
80004c3e:	30 08       	mov	r8,0
80004c40:	f0 09 18 00 	cp.b	r9,r8
80004c44:	e0 80 0e aa 	breq	80006998 <_vfprintf_r+0x1edc>
80004c48:	30 09       	mov	r9,0
80004c4a:	fb 68 06 bb 	st.b	sp[1723],r8
80004c4e:	0e 96       	mov	r6,r7
80004c50:	e4 c8 ff ff 	sub	r8,r2,-1
80004c54:	3f fe       	mov	lr,-1
80004c56:	50 93       	stdsp	sp[0x24],r3
80004c58:	50 41       	stdsp	sp[0x10],r1
80004c5a:	0e 93       	mov	r3,r7
80004c5c:	04 91       	mov	r1,r2
80004c5e:	50 89       	stdsp	sp[0x20],r9
80004c60:	50 a8       	stdsp	sp[0x28],r8
80004c62:	50 2e       	stdsp	sp[0x8],lr
80004c64:	50 39       	stdsp	sp[0xc],r9
80004c66:	12 95       	mov	r5,r9
80004c68:	12 90       	mov	r0,r9
80004c6a:	10 97       	mov	r7,r8
80004c6c:	08 92       	mov	r2,r4
80004c6e:	c0 78       	rjmp	80004c7c <_vfprintf_r+0x1c0>
80004c70:	3f fc       	mov	r12,-1
80004c72:	08 97       	mov	r7,r4
80004c74:	50 2c       	stdsp	sp[0x8],r12
80004c76:	c0 38       	rjmp	80004c7c <_vfprintf_r+0x1c0>
80004c78:	30 0b       	mov	r11,0
80004c7a:	50 3b       	stdsp	sp[0xc],r11
80004c7c:	0f 38       	ld.ub	r8,r7++
80004c7e:	c0 28       	rjmp	80004c82 <_vfprintf_r+0x1c6>
80004c80:	12 90       	mov	r0,r9
80004c82:	f0 c9 00 20 	sub	r9,r8,32
80004c86:	e0 49 00 58 	cp.w	r9,88
80004c8a:	e0 8b 0a 30 	brhi	800060ea <_vfprintf_r+0x162e>
80004c8e:	fe ca aa 3a 	sub	r10,pc,-21958
80004c92:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
80004c96:	50 a7       	stdsp	sp[0x28],r7
80004c98:	50 80       	stdsp	sp[0x20],r0
80004c9a:	0c 97       	mov	r7,r6
80004c9c:	04 94       	mov	r4,r2
80004c9e:	06 96       	mov	r6,r3
80004ca0:	02 92       	mov	r2,r1
80004ca2:	fe c9 a8 12 	sub	r9,pc,-22510
80004ca6:	40 93       	lddsp	r3,sp[0x24]
80004ca8:	10 90       	mov	r0,r8
80004caa:	40 41       	lddsp	r1,sp[0x10]
80004cac:	50 d9       	stdsp	sp[0x34],r9
80004cae:	e0 8f 08 8e 	bral	80005dca <_vfprintf_r+0x130e>
80004cb2:	30 08       	mov	r8,0
80004cb4:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80004cb8:	f0 09 18 00 	cp.b	r9,r8
80004cbc:	ce 01       	brne	80004c7c <_vfprintf_r+0x1c0>
80004cbe:	32 08       	mov	r8,32
80004cc0:	c6 e8       	rjmp	80004d9c <_vfprintf_r+0x2e0>
80004cc2:	a1 a5       	sbr	r5,0x0
80004cc4:	cd cb       	rjmp	80004c7c <_vfprintf_r+0x1c0>
80004cc6:	0f 89       	ld.ub	r9,r7[0x0]
80004cc8:	f2 c8 00 30 	sub	r8,r9,48
80004ccc:	58 98       	cp.w	r8,9
80004cce:	e0 8b 00 1d 	brhi	80004d08 <_vfprintf_r+0x24c>
80004cd2:	ee c8 ff ff 	sub	r8,r7,-1
80004cd6:	30 0b       	mov	r11,0
80004cd8:	23 09       	sub	r9,48
80004cda:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80004cde:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
80004ce2:	11 39       	ld.ub	r9,r8++
80004ce4:	f2 ca 00 30 	sub	r10,r9,48
80004ce8:	58 9a       	cp.w	r10,9
80004cea:	fe 98 ff f7 	brls	80004cd8 <_vfprintf_r+0x21c>
80004cee:	e0 49 00 24 	cp.w	r9,36
80004cf2:	cc 31       	brne	80004c78 <_vfprintf_r+0x1bc>
80004cf4:	e0 4b 00 20 	cp.w	r11,32
80004cf8:	e0 89 0e 60 	brgt	800069b8 <_vfprintf_r+0x1efc>
80004cfc:	20 1b       	sub	r11,1
80004cfe:	fa f9 06 b4 	ld.w	r9,sp[1716]
80004d02:	12 3b       	cp.w	r11,r9
80004d04:	c0 95       	brlt	80004d16 <_vfprintf_r+0x25a>
80004d06:	c1 08       	rjmp	80004d26 <_vfprintf_r+0x26a>
80004d08:	fa f9 06 b4 	ld.w	r9,sp[1716]
80004d0c:	ec ca ff ff 	sub	r10,r6,-1
80004d10:	12 36       	cp.w	r6,r9
80004d12:	c1 f5       	brlt	80004d50 <_vfprintf_r+0x294>
80004d14:	c2 68       	rjmp	80004d60 <_vfprintf_r+0x2a4>
80004d16:	fa ce f9 44 	sub	lr,sp,-1724
80004d1a:	10 97       	mov	r7,r8
80004d1c:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80004d20:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80004d24:	c3 58       	rjmp	80004d8e <_vfprintf_r+0x2d2>
80004d26:	10 97       	mov	r7,r8
80004d28:	fa c8 f9 50 	sub	r8,sp,-1712
80004d2c:	1a d8       	st.w	--sp,r8
80004d2e:	fa c8 fa b8 	sub	r8,sp,-1352
80004d32:	1a d8       	st.w	--sp,r8
80004d34:	fa c8 fb b4 	sub	r8,sp,-1100
80004d38:	02 9a       	mov	r10,r1
80004d3a:	1a d8       	st.w	--sp,r8
80004d3c:	04 9c       	mov	r12,r2
80004d3e:	fa c8 f9 40 	sub	r8,sp,-1728
80004d42:	fa c9 ff b4 	sub	r9,sp,-76
80004d46:	fe b0 fd 25 	rcall	80004790 <get_arg>
80004d4a:	2f dd       	sub	sp,-12
80004d4c:	78 00       	ld.w	r0,r12[0x0]
80004d4e:	c2 08       	rjmp	80004d8e <_vfprintf_r+0x2d2>
80004d50:	fa cc f9 44 	sub	r12,sp,-1724
80004d54:	14 96       	mov	r6,r10
80004d56:	f8 03 00 38 	add	r8,r12,r3<<0x3
80004d5a:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80004d5e:	c1 88       	rjmp	80004d8e <_vfprintf_r+0x2d2>
80004d60:	41 08       	lddsp	r8,sp[0x40]
80004d62:	59 f9       	cp.w	r9,31
80004d64:	e0 89 00 11 	brgt	80004d86 <_vfprintf_r+0x2ca>
80004d68:	f0 cb ff fc 	sub	r11,r8,-4
80004d6c:	51 0b       	stdsp	sp[0x40],r11
80004d6e:	70 00       	ld.w	r0,r8[0x0]
80004d70:	fa cb f9 44 	sub	r11,sp,-1724
80004d74:	f6 09 00 38 	add	r8,r11,r9<<0x3
80004d78:	f1 40 fd 88 	st.w	r8[-632],r0
80004d7c:	2f f9       	sub	r9,-1
80004d7e:	14 96       	mov	r6,r10
80004d80:	fb 49 06 b4 	st.w	sp[1716],r9
80004d84:	c0 58       	rjmp	80004d8e <_vfprintf_r+0x2d2>
80004d86:	70 00       	ld.w	r0,r8[0x0]
80004d88:	14 96       	mov	r6,r10
80004d8a:	2f c8       	sub	r8,-4
80004d8c:	51 08       	stdsp	sp[0x40],r8
80004d8e:	58 00       	cp.w	r0,0
80004d90:	fe 94 ff 76 	brge	80004c7c <_vfprintf_r+0x1c0>
80004d94:	5c 30       	neg	r0
80004d96:	a3 a5       	sbr	r5,0x2
80004d98:	c7 2b       	rjmp	80004c7c <_vfprintf_r+0x1c0>
80004d9a:	32 b8       	mov	r8,43
80004d9c:	fb 68 06 bb 	st.b	sp[1723],r8
80004da0:	c6 eb       	rjmp	80004c7c <_vfprintf_r+0x1c0>
80004da2:	0f 38       	ld.ub	r8,r7++
80004da4:	e0 48 00 2a 	cp.w	r8,42
80004da8:	c0 30       	breq	80004dae <_vfprintf_r+0x2f2>
80004daa:	30 09       	mov	r9,0
80004dac:	c7 98       	rjmp	80004e9e <_vfprintf_r+0x3e2>
80004dae:	0f 88       	ld.ub	r8,r7[0x0]
80004db0:	f0 c9 00 30 	sub	r9,r8,48
80004db4:	58 99       	cp.w	r9,9
80004db6:	e0 8b 00 1f 	brhi	80004df4 <_vfprintf_r+0x338>
80004dba:	ee c4 ff ff 	sub	r4,r7,-1
80004dbe:	30 0b       	mov	r11,0
80004dc0:	23 08       	sub	r8,48
80004dc2:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80004dc6:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
80004dca:	09 38       	ld.ub	r8,r4++
80004dcc:	f0 c9 00 30 	sub	r9,r8,48
80004dd0:	58 99       	cp.w	r9,9
80004dd2:	fe 98 ff f7 	brls	80004dc0 <_vfprintf_r+0x304>
80004dd6:	e0 48 00 24 	cp.w	r8,36
80004dda:	fe 91 ff 4f 	brne	80004c78 <_vfprintf_r+0x1bc>
80004dde:	e0 4b 00 20 	cp.w	r11,32
80004de2:	e0 89 0d eb 	brgt	800069b8 <_vfprintf_r+0x1efc>
80004de6:	20 1b       	sub	r11,1
80004de8:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004dec:	10 3b       	cp.w	r11,r8
80004dee:	c0 a5       	brlt	80004e02 <_vfprintf_r+0x346>
80004df0:	c1 18       	rjmp	80004e12 <_vfprintf_r+0x356>
80004df2:	d7 03       	nop
80004df4:	fa fa 06 b4 	ld.w	r10,sp[1716]
80004df8:	ec c9 ff ff 	sub	r9,r6,-1
80004dfc:	14 36       	cp.w	r6,r10
80004dfe:	c1 f5       	brlt	80004e3c <_vfprintf_r+0x380>
80004e00:	c2 88       	rjmp	80004e50 <_vfprintf_r+0x394>
80004e02:	fa ca f9 44 	sub	r10,sp,-1724
80004e06:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
80004e0a:	f6 fb fd 88 	ld.w	r11,r11[-632]
80004e0e:	50 2b       	stdsp	sp[0x8],r11
80004e10:	c3 c8       	rjmp	80004e88 <_vfprintf_r+0x3cc>
80004e12:	fa c8 f9 50 	sub	r8,sp,-1712
80004e16:	1a d8       	st.w	--sp,r8
80004e18:	fa c8 fa b8 	sub	r8,sp,-1352
80004e1c:	1a d8       	st.w	--sp,r8
80004e1e:	fa c8 fb b4 	sub	r8,sp,-1100
80004e22:	02 9a       	mov	r10,r1
80004e24:	1a d8       	st.w	--sp,r8
80004e26:	04 9c       	mov	r12,r2
80004e28:	fa c8 f9 40 	sub	r8,sp,-1728
80004e2c:	fa c9 ff b4 	sub	r9,sp,-76
80004e30:	fe b0 fc b0 	rcall	80004790 <get_arg>
80004e34:	2f dd       	sub	sp,-12
80004e36:	78 0c       	ld.w	r12,r12[0x0]
80004e38:	50 2c       	stdsp	sp[0x8],r12
80004e3a:	c2 78       	rjmp	80004e88 <_vfprintf_r+0x3cc>
80004e3c:	12 96       	mov	r6,r9
80004e3e:	0e 94       	mov	r4,r7
80004e40:	fa c9 f9 44 	sub	r9,sp,-1724
80004e44:	f2 03 00 38 	add	r8,r9,r3<<0x3
80004e48:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80004e4c:	50 28       	stdsp	sp[0x8],r8
80004e4e:	c1 d8       	rjmp	80004e88 <_vfprintf_r+0x3cc>
80004e50:	41 08       	lddsp	r8,sp[0x40]
80004e52:	59 fa       	cp.w	r10,31
80004e54:	e0 89 00 14 	brgt	80004e7c <_vfprintf_r+0x3c0>
80004e58:	f0 cb ff fc 	sub	r11,r8,-4
80004e5c:	70 08       	ld.w	r8,r8[0x0]
80004e5e:	51 0b       	stdsp	sp[0x40],r11
80004e60:	50 28       	stdsp	sp[0x8],r8
80004e62:	fa c6 f9 44 	sub	r6,sp,-1724
80004e66:	40 2e       	lddsp	lr,sp[0x8]
80004e68:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80004e6c:	f1 4e fd 88 	st.w	r8[-632],lr
80004e70:	2f fa       	sub	r10,-1
80004e72:	0e 94       	mov	r4,r7
80004e74:	fb 4a 06 b4 	st.w	sp[1716],r10
80004e78:	12 96       	mov	r6,r9
80004e7a:	c0 78       	rjmp	80004e88 <_vfprintf_r+0x3cc>
80004e7c:	70 0c       	ld.w	r12,r8[0x0]
80004e7e:	0e 94       	mov	r4,r7
80004e80:	2f c8       	sub	r8,-4
80004e82:	50 2c       	stdsp	sp[0x8],r12
80004e84:	12 96       	mov	r6,r9
80004e86:	51 08       	stdsp	sp[0x40],r8
80004e88:	40 2b       	lddsp	r11,sp[0x8]
80004e8a:	58 0b       	cp.w	r11,0
80004e8c:	fe 95 fe f2 	brlt	80004c70 <_vfprintf_r+0x1b4>
80004e90:	08 97       	mov	r7,r4
80004e92:	cf 5a       	rjmp	80004c7c <_vfprintf_r+0x1c0>
80004e94:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004e98:	0f 38       	ld.ub	r8,r7++
80004e9a:	f4 09 00 19 	add	r9,r10,r9<<0x1
80004e9e:	f0 ca 00 30 	sub	r10,r8,48
80004ea2:	58 9a       	cp.w	r10,9
80004ea4:	fe 98 ff f8 	brls	80004e94 <_vfprintf_r+0x3d8>
80004ea8:	3f fa       	mov	r10,-1
80004eaa:	f2 0a 0c 49 	max	r9,r9,r10
80004eae:	50 29       	stdsp	sp[0x8],r9
80004eb0:	ce 9a       	rjmp	80004c82 <_vfprintf_r+0x1c6>
80004eb2:	a7 b5       	sbr	r5,0x7
80004eb4:	ce 4a       	rjmp	80004c7c <_vfprintf_r+0x1c0>
80004eb6:	30 09       	mov	r9,0
80004eb8:	23 08       	sub	r8,48
80004eba:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004ebe:	f0 09 00 19 	add	r9,r8,r9<<0x1
80004ec2:	0f 38       	ld.ub	r8,r7++
80004ec4:	f0 ca 00 30 	sub	r10,r8,48
80004ec8:	58 9a       	cp.w	r10,9
80004eca:	fe 98 ff f7 	brls	80004eb8 <_vfprintf_r+0x3fc>
80004ece:	e0 48 00 24 	cp.w	r8,36
80004ed2:	fe 91 fe d7 	brne	80004c80 <_vfprintf_r+0x1c4>
80004ed6:	e0 49 00 20 	cp.w	r9,32
80004eda:	e0 89 0d 6f 	brgt	800069b8 <_vfprintf_r+0x1efc>
80004ede:	f2 c3 00 01 	sub	r3,r9,1
80004ee2:	30 19       	mov	r9,1
80004ee4:	50 39       	stdsp	sp[0xc],r9
80004ee6:	cc ba       	rjmp	80004c7c <_vfprintf_r+0x1c0>
80004ee8:	a3 b5       	sbr	r5,0x3
80004eea:	cc 9a       	rjmp	80004c7c <_vfprintf_r+0x1c0>
80004eec:	a7 a5       	sbr	r5,0x6
80004eee:	cc 7a       	rjmp	80004c7c <_vfprintf_r+0x1c0>
80004ef0:	0a 98       	mov	r8,r5
80004ef2:	a5 b5       	sbr	r5,0x5
80004ef4:	a5 a8       	sbr	r8,0x4
80004ef6:	0f 89       	ld.ub	r9,r7[0x0]
80004ef8:	36 ce       	mov	lr,108
80004efa:	fc 09 18 00 	cp.b	r9,lr
80004efe:	f7 b7 00 ff 	subeq	r7,-1
80004f02:	f0 05 17 10 	movne	r5,r8
80004f06:	cb ba       	rjmp	80004c7c <_vfprintf_r+0x1c0>
80004f08:	a5 b5       	sbr	r5,0x5
80004f0a:	cb 9a       	rjmp	80004c7c <_vfprintf_r+0x1c0>
80004f0c:	50 a7       	stdsp	sp[0x28],r7
80004f0e:	50 80       	stdsp	sp[0x20],r0
80004f10:	0c 97       	mov	r7,r6
80004f12:	10 90       	mov	r0,r8
80004f14:	06 96       	mov	r6,r3
80004f16:	04 94       	mov	r4,r2
80004f18:	40 93       	lddsp	r3,sp[0x24]
80004f1a:	02 92       	mov	r2,r1
80004f1c:	0e 99       	mov	r9,r7
80004f1e:	40 41       	lddsp	r1,sp[0x10]
80004f20:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004f24:	40 3c       	lddsp	r12,sp[0xc]
80004f26:	58 0c       	cp.w	r12,0
80004f28:	c1 d0       	breq	80004f62 <_vfprintf_r+0x4a6>
80004f2a:	10 36       	cp.w	r6,r8
80004f2c:	c0 64       	brge	80004f38 <_vfprintf_r+0x47c>
80004f2e:	fa cb f9 44 	sub	r11,sp,-1724
80004f32:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004f36:	c1 d8       	rjmp	80004f70 <_vfprintf_r+0x4b4>
80004f38:	fa c8 f9 50 	sub	r8,sp,-1712
80004f3c:	1a d8       	st.w	--sp,r8
80004f3e:	fa c8 fa b8 	sub	r8,sp,-1352
80004f42:	1a d8       	st.w	--sp,r8
80004f44:	fa c8 fb b4 	sub	r8,sp,-1100
80004f48:	1a d8       	st.w	--sp,r8
80004f4a:	fa c8 f9 40 	sub	r8,sp,-1728
80004f4e:	fa c9 ff b4 	sub	r9,sp,-76
80004f52:	04 9a       	mov	r10,r2
80004f54:	0c 9b       	mov	r11,r6
80004f56:	08 9c       	mov	r12,r4
80004f58:	fe b0 fc 1c 	rcall	80004790 <get_arg>
80004f5c:	2f dd       	sub	sp,-12
80004f5e:	19 b8       	ld.ub	r8,r12[0x3]
80004f60:	c2 28       	rjmp	80004fa4 <_vfprintf_r+0x4e8>
80004f62:	2f f7       	sub	r7,-1
80004f64:	10 39       	cp.w	r9,r8
80004f66:	c0 84       	brge	80004f76 <_vfprintf_r+0x4ba>
80004f68:	fa ca f9 44 	sub	r10,sp,-1724
80004f6c:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004f70:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80004f74:	c1 88       	rjmp	80004fa4 <_vfprintf_r+0x4e8>
80004f76:	41 09       	lddsp	r9,sp[0x40]
80004f78:	59 f8       	cp.w	r8,31
80004f7a:	e0 89 00 12 	brgt	80004f9e <_vfprintf_r+0x4e2>
80004f7e:	f2 ca ff fc 	sub	r10,r9,-4
80004f82:	51 0a       	stdsp	sp[0x40],r10
80004f84:	72 09       	ld.w	r9,r9[0x0]
80004f86:	fa c6 f9 44 	sub	r6,sp,-1724
80004f8a:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80004f8e:	2f f8       	sub	r8,-1
80004f90:	f5 49 fd 88 	st.w	r10[-632],r9
80004f94:	fb 48 06 b4 	st.w	sp[1716],r8
80004f98:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80004f9c:	c0 48       	rjmp	80004fa4 <_vfprintf_r+0x4e8>
80004f9e:	13 b8       	ld.ub	r8,r9[0x3]
80004fa0:	2f c9       	sub	r9,-4
80004fa2:	51 09       	stdsp	sp[0x40],r9
80004fa4:	fb 68 06 60 	st.b	sp[1632],r8
80004fa8:	30 0e       	mov	lr,0
80004faa:	30 08       	mov	r8,0
80004fac:	30 12       	mov	r2,1
80004fae:	fb 68 06 bb 	st.b	sp[1723],r8
80004fb2:	50 2e       	stdsp	sp[0x8],lr
80004fb4:	e0 8f 08 ad 	bral	8000610e <_vfprintf_r+0x1652>
80004fb8:	50 a7       	stdsp	sp[0x28],r7
80004fba:	50 80       	stdsp	sp[0x20],r0
80004fbc:	0c 97       	mov	r7,r6
80004fbe:	04 94       	mov	r4,r2
80004fc0:	06 96       	mov	r6,r3
80004fc2:	02 92       	mov	r2,r1
80004fc4:	40 93       	lddsp	r3,sp[0x24]
80004fc6:	10 90       	mov	r0,r8
80004fc8:	40 41       	lddsp	r1,sp[0x10]
80004fca:	a5 a5       	sbr	r5,0x4
80004fcc:	c0 a8       	rjmp	80004fe0 <_vfprintf_r+0x524>
80004fce:	50 a7       	stdsp	sp[0x28],r7
80004fd0:	50 80       	stdsp	sp[0x20],r0
80004fd2:	0c 97       	mov	r7,r6
80004fd4:	04 94       	mov	r4,r2
80004fd6:	06 96       	mov	r6,r3
80004fd8:	02 92       	mov	r2,r1
80004fda:	40 93       	lddsp	r3,sp[0x24]
80004fdc:	10 90       	mov	r0,r8
80004fde:	40 41       	lddsp	r1,sp[0x10]
80004fe0:	ed b5 00 05 	bld	r5,0x5
80004fe4:	c5 11       	brne	80005086 <_vfprintf_r+0x5ca>
80004fe6:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004fea:	40 3c       	lddsp	r12,sp[0xc]
80004fec:	58 0c       	cp.w	r12,0
80004fee:	c1 e0       	breq	8000502a <_vfprintf_r+0x56e>
80004ff0:	10 36       	cp.w	r6,r8
80004ff2:	c0 64       	brge	80004ffe <_vfprintf_r+0x542>
80004ff4:	fa cb f9 44 	sub	r11,sp,-1724
80004ff8:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004ffc:	c2 08       	rjmp	8000503c <_vfprintf_r+0x580>
80004ffe:	fa c8 f9 50 	sub	r8,sp,-1712
80005002:	1a d8       	st.w	--sp,r8
80005004:	fa c8 fa b8 	sub	r8,sp,-1352
80005008:	0c 9b       	mov	r11,r6
8000500a:	1a d8       	st.w	--sp,r8
8000500c:	fa c8 fb b4 	sub	r8,sp,-1100
80005010:	1a d8       	st.w	--sp,r8
80005012:	fa c9 ff b4 	sub	r9,sp,-76
80005016:	fa c8 f9 40 	sub	r8,sp,-1728
8000501a:	04 9a       	mov	r10,r2
8000501c:	08 9c       	mov	r12,r4
8000501e:	fe b0 fb b9 	rcall	80004790 <get_arg>
80005022:	2f dd       	sub	sp,-12
80005024:	78 1b       	ld.w	r11,r12[0x4]
80005026:	78 09       	ld.w	r9,r12[0x0]
80005028:	c2 b8       	rjmp	8000507e <_vfprintf_r+0x5c2>
8000502a:	ee ca ff ff 	sub	r10,r7,-1
8000502e:	10 37       	cp.w	r7,r8
80005030:	c0 b4       	brge	80005046 <_vfprintf_r+0x58a>
80005032:	fa c9 f9 44 	sub	r9,sp,-1724
80005036:	14 97       	mov	r7,r10
80005038:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000503c:	ec fb fd 8c 	ld.w	r11,r6[-628]
80005040:	ec f9 fd 88 	ld.w	r9,r6[-632]
80005044:	c1 d8       	rjmp	8000507e <_vfprintf_r+0x5c2>
80005046:	41 09       	lddsp	r9,sp[0x40]
80005048:	59 f8       	cp.w	r8,31
8000504a:	e0 89 00 14 	brgt	80005072 <_vfprintf_r+0x5b6>
8000504e:	f2 cb ff f8 	sub	r11,r9,-8
80005052:	51 0b       	stdsp	sp[0x40],r11
80005054:	fa c6 f9 44 	sub	r6,sp,-1724
80005058:	72 1b       	ld.w	r11,r9[0x4]
8000505a:	ec 08 00 3c 	add	r12,r6,r8<<0x3
8000505e:	72 09       	ld.w	r9,r9[0x0]
80005060:	f9 4b fd 8c 	st.w	r12[-628],r11
80005064:	f9 49 fd 88 	st.w	r12[-632],r9
80005068:	2f f8       	sub	r8,-1
8000506a:	14 97       	mov	r7,r10
8000506c:	fb 48 06 b4 	st.w	sp[1716],r8
80005070:	c0 78       	rjmp	8000507e <_vfprintf_r+0x5c2>
80005072:	f2 c8 ff f8 	sub	r8,r9,-8
80005076:	72 1b       	ld.w	r11,r9[0x4]
80005078:	14 97       	mov	r7,r10
8000507a:	51 08       	stdsp	sp[0x40],r8
8000507c:	72 09       	ld.w	r9,r9[0x0]
8000507e:	16 98       	mov	r8,r11
80005080:	fa e9 00 00 	st.d	sp[0],r8
80005084:	ca e8       	rjmp	800051e0 <_vfprintf_r+0x724>
80005086:	ed b5 00 04 	bld	r5,0x4
8000508a:	c1 71       	brne	800050b8 <_vfprintf_r+0x5fc>
8000508c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005090:	40 3e       	lddsp	lr,sp[0xc]
80005092:	58 0e       	cp.w	lr,0
80005094:	c0 80       	breq	800050a4 <_vfprintf_r+0x5e8>
80005096:	10 36       	cp.w	r6,r8
80005098:	c6 94       	brge	8000516a <_vfprintf_r+0x6ae>
8000509a:	fa cc f9 44 	sub	r12,sp,-1724
8000509e:	f8 06 00 36 	add	r6,r12,r6<<0x3
800050a2:	c8 28       	rjmp	800051a6 <_vfprintf_r+0x6ea>
800050a4:	ee ca ff ff 	sub	r10,r7,-1
800050a8:	10 37       	cp.w	r7,r8
800050aa:	e0 84 00 81 	brge	800051ac <_vfprintf_r+0x6f0>
800050ae:	fa cb f9 44 	sub	r11,sp,-1724
800050b2:	f6 06 00 36 	add	r6,r11,r6<<0x3
800050b6:	c7 78       	rjmp	800051a4 <_vfprintf_r+0x6e8>
800050b8:	ed b5 00 06 	bld	r5,0x6
800050bc:	c4 b1       	brne	80005152 <_vfprintf_r+0x696>
800050be:	fa f8 06 b4 	ld.w	r8,sp[1716]
800050c2:	40 3c       	lddsp	r12,sp[0xc]
800050c4:	58 0c       	cp.w	r12,0
800050c6:	c1 d0       	breq	80005100 <_vfprintf_r+0x644>
800050c8:	10 36       	cp.w	r6,r8
800050ca:	c0 64       	brge	800050d6 <_vfprintf_r+0x61a>
800050cc:	fa cb f9 44 	sub	r11,sp,-1724
800050d0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800050d4:	c1 f8       	rjmp	80005112 <_vfprintf_r+0x656>
800050d6:	fa c8 f9 50 	sub	r8,sp,-1712
800050da:	1a d8       	st.w	--sp,r8
800050dc:	fa c8 fa b8 	sub	r8,sp,-1352
800050e0:	1a d8       	st.w	--sp,r8
800050e2:	fa c8 fb b4 	sub	r8,sp,-1100
800050e6:	1a d8       	st.w	--sp,r8
800050e8:	fa c8 f9 40 	sub	r8,sp,-1728
800050ec:	fa c9 ff b4 	sub	r9,sp,-76
800050f0:	04 9a       	mov	r10,r2
800050f2:	0c 9b       	mov	r11,r6
800050f4:	08 9c       	mov	r12,r4
800050f6:	fe b0 fb 4d 	rcall	80004790 <get_arg>
800050fa:	2f dd       	sub	sp,-12
800050fc:	98 18       	ld.sh	r8,r12[0x2]
800050fe:	c2 68       	rjmp	8000514a <_vfprintf_r+0x68e>
80005100:	ee ca ff ff 	sub	r10,r7,-1
80005104:	10 37       	cp.w	r7,r8
80005106:	c0 94       	brge	80005118 <_vfprintf_r+0x65c>
80005108:	fa c9 f9 44 	sub	r9,sp,-1724
8000510c:	14 97       	mov	r7,r10
8000510e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005112:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005116:	c1 a8       	rjmp	8000514a <_vfprintf_r+0x68e>
80005118:	41 09       	lddsp	r9,sp[0x40]
8000511a:	59 f8       	cp.w	r8,31
8000511c:	e0 89 00 13 	brgt	80005142 <_vfprintf_r+0x686>
80005120:	f2 cb ff fc 	sub	r11,r9,-4
80005124:	51 0b       	stdsp	sp[0x40],r11
80005126:	72 09       	ld.w	r9,r9[0x0]
80005128:	fa c6 f9 44 	sub	r6,sp,-1724
8000512c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005130:	2f f8       	sub	r8,-1
80005132:	f7 49 fd 88 	st.w	r11[-632],r9
80005136:	fb 48 06 b4 	st.w	sp[1716],r8
8000513a:	14 97       	mov	r7,r10
8000513c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005140:	c0 58       	rjmp	8000514a <_vfprintf_r+0x68e>
80005142:	92 18       	ld.sh	r8,r9[0x2]
80005144:	14 97       	mov	r7,r10
80005146:	2f c9       	sub	r9,-4
80005148:	51 09       	stdsp	sp[0x40],r9
8000514a:	50 18       	stdsp	sp[0x4],r8
8000514c:	bf 58       	asr	r8,0x1f
8000514e:	50 08       	stdsp	sp[0x0],r8
80005150:	c4 88       	rjmp	800051e0 <_vfprintf_r+0x724>
80005152:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005156:	40 3c       	lddsp	r12,sp[0xc]
80005158:	58 0c       	cp.w	r12,0
8000515a:	c1 d0       	breq	80005194 <_vfprintf_r+0x6d8>
8000515c:	10 36       	cp.w	r6,r8
8000515e:	c0 64       	brge	8000516a <_vfprintf_r+0x6ae>
80005160:	fa cb f9 44 	sub	r11,sp,-1724
80005164:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005168:	c1 f8       	rjmp	800051a6 <_vfprintf_r+0x6ea>
8000516a:	fa c8 f9 50 	sub	r8,sp,-1712
8000516e:	1a d8       	st.w	--sp,r8
80005170:	fa c8 fa b8 	sub	r8,sp,-1352
80005174:	0c 9b       	mov	r11,r6
80005176:	1a d8       	st.w	--sp,r8
80005178:	fa c8 fb b4 	sub	r8,sp,-1100
8000517c:	04 9a       	mov	r10,r2
8000517e:	1a d8       	st.w	--sp,r8
80005180:	08 9c       	mov	r12,r4
80005182:	fa c8 f9 40 	sub	r8,sp,-1728
80005186:	fa c9 ff b4 	sub	r9,sp,-76
8000518a:	fe b0 fb 03 	rcall	80004790 <get_arg>
8000518e:	2f dd       	sub	sp,-12
80005190:	78 0b       	ld.w	r11,r12[0x0]
80005192:	c2 48       	rjmp	800051da <_vfprintf_r+0x71e>
80005194:	ee ca ff ff 	sub	r10,r7,-1
80005198:	10 37       	cp.w	r7,r8
8000519a:	c0 94       	brge	800051ac <_vfprintf_r+0x6f0>
8000519c:	fa c9 f9 44 	sub	r9,sp,-1724
800051a0:	f2 06 00 36 	add	r6,r9,r6<<0x3
800051a4:	14 97       	mov	r7,r10
800051a6:	ec fb fd 88 	ld.w	r11,r6[-632]
800051aa:	c1 88       	rjmp	800051da <_vfprintf_r+0x71e>
800051ac:	41 09       	lddsp	r9,sp[0x40]
800051ae:	59 f8       	cp.w	r8,31
800051b0:	e0 89 00 11 	brgt	800051d2 <_vfprintf_r+0x716>
800051b4:	f2 cb ff fc 	sub	r11,r9,-4
800051b8:	51 0b       	stdsp	sp[0x40],r11
800051ba:	fa c6 f9 44 	sub	r6,sp,-1724
800051be:	72 0b       	ld.w	r11,r9[0x0]
800051c0:	ec 08 00 39 	add	r9,r6,r8<<0x3
800051c4:	f3 4b fd 88 	st.w	r9[-632],r11
800051c8:	2f f8       	sub	r8,-1
800051ca:	14 97       	mov	r7,r10
800051cc:	fb 48 06 b4 	st.w	sp[1716],r8
800051d0:	c0 58       	rjmp	800051da <_vfprintf_r+0x71e>
800051d2:	72 0b       	ld.w	r11,r9[0x0]
800051d4:	14 97       	mov	r7,r10
800051d6:	2f c9       	sub	r9,-4
800051d8:	51 09       	stdsp	sp[0x40],r9
800051da:	50 1b       	stdsp	sp[0x4],r11
800051dc:	bf 5b       	asr	r11,0x1f
800051de:	50 0b       	stdsp	sp[0x0],r11
800051e0:	fa ea 00 00 	ld.d	r10,sp[0]
800051e4:	58 0a       	cp.w	r10,0
800051e6:	5c 2b       	cpc	r11
800051e8:	c0 e4       	brge	80005204 <_vfprintf_r+0x748>
800051ea:	30 08       	mov	r8,0
800051ec:	fa ea 00 00 	ld.d	r10,sp[0]
800051f0:	30 09       	mov	r9,0
800051f2:	f0 0a 01 0a 	sub	r10,r8,r10
800051f6:	f2 0b 01 4b 	sbc	r11,r9,r11
800051fa:	32 d8       	mov	r8,45
800051fc:	fa eb 00 00 	st.d	sp[0],r10
80005200:	fb 68 06 bb 	st.b	sp[1723],r8
80005204:	30 18       	mov	r8,1
80005206:	e0 8f 06 fa 	bral	80005ffa <_vfprintf_r+0x153e>
8000520a:	50 a7       	stdsp	sp[0x28],r7
8000520c:	50 80       	stdsp	sp[0x20],r0
8000520e:	0c 97       	mov	r7,r6
80005210:	04 94       	mov	r4,r2
80005212:	06 96       	mov	r6,r3
80005214:	02 92       	mov	r2,r1
80005216:	40 93       	lddsp	r3,sp[0x24]
80005218:	10 90       	mov	r0,r8
8000521a:	40 41       	lddsp	r1,sp[0x10]
8000521c:	0e 99       	mov	r9,r7
8000521e:	ed b5 00 03 	bld	r5,0x3
80005222:	c4 11       	brne	800052a4 <_vfprintf_r+0x7e8>
80005224:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005228:	40 3a       	lddsp	r10,sp[0xc]
8000522a:	58 0a       	cp.w	r10,0
8000522c:	c1 90       	breq	8000525e <_vfprintf_r+0x7a2>
8000522e:	10 36       	cp.w	r6,r8
80005230:	c6 45       	brlt	800052f8 <_vfprintf_r+0x83c>
80005232:	fa c8 f9 50 	sub	r8,sp,-1712
80005236:	1a d8       	st.w	--sp,r8
80005238:	fa c8 fa b8 	sub	r8,sp,-1352
8000523c:	1a d8       	st.w	--sp,r8
8000523e:	fa c8 fb b4 	sub	r8,sp,-1100
80005242:	0c 9b       	mov	r11,r6
80005244:	1a d8       	st.w	--sp,r8
80005246:	04 9a       	mov	r10,r2
80005248:	fa c8 f9 40 	sub	r8,sp,-1728
8000524c:	fa c9 ff b4 	sub	r9,sp,-76
80005250:	08 9c       	mov	r12,r4
80005252:	fe b0 fa 9f 	rcall	80004790 <get_arg>
80005256:	2f dd       	sub	sp,-12
80005258:	78 16       	ld.w	r6,r12[0x4]
8000525a:	50 76       	stdsp	sp[0x1c],r6
8000525c:	c4 88       	rjmp	800052ec <_vfprintf_r+0x830>
8000525e:	2f f7       	sub	r7,-1
80005260:	10 39       	cp.w	r9,r8
80005262:	c0 c4       	brge	8000527a <_vfprintf_r+0x7be>
80005264:	fa ce f9 44 	sub	lr,sp,-1724
80005268:	fc 06 00 36 	add	r6,lr,r6<<0x3
8000526c:	ec fc fd 8c 	ld.w	r12,r6[-628]
80005270:	50 7c       	stdsp	sp[0x1c],r12
80005272:	ec f6 fd 88 	ld.w	r6,r6[-632]
80005276:	50 56       	stdsp	sp[0x14],r6
80005278:	c6 68       	rjmp	80005344 <_vfprintf_r+0x888>
8000527a:	41 09       	lddsp	r9,sp[0x40]
8000527c:	59 f8       	cp.w	r8,31
8000527e:	e0 89 00 10 	brgt	8000529e <_vfprintf_r+0x7e2>
80005282:	f2 ca ff f8 	sub	r10,r9,-8
80005286:	72 1b       	ld.w	r11,r9[0x4]
80005288:	51 0a       	stdsp	sp[0x40],r10
8000528a:	72 09       	ld.w	r9,r9[0x0]
8000528c:	fa ca f9 44 	sub	r10,sp,-1724
80005290:	50 7b       	stdsp	sp[0x1c],r11
80005292:	50 59       	stdsp	sp[0x14],r9
80005294:	f4 08 00 39 	add	r9,r10,r8<<0x3
80005298:	40 5b       	lddsp	r11,sp[0x14]
8000529a:	40 7a       	lddsp	r10,sp[0x1c]
8000529c:	c4 78       	rjmp	8000532a <_vfprintf_r+0x86e>
8000529e:	72 18       	ld.w	r8,r9[0x4]
800052a0:	50 78       	stdsp	sp[0x1c],r8
800052a2:	c4 c8       	rjmp	8000533a <_vfprintf_r+0x87e>
800052a4:	fa f8 06 b4 	ld.w	r8,sp[1716]
800052a8:	40 3e       	lddsp	lr,sp[0xc]
800052aa:	58 0e       	cp.w	lr,0
800052ac:	c2 30       	breq	800052f2 <_vfprintf_r+0x836>
800052ae:	10 36       	cp.w	r6,r8
800052b0:	c0 94       	brge	800052c2 <_vfprintf_r+0x806>
800052b2:	fa cc f9 44 	sub	r12,sp,-1724
800052b6:	f8 06 00 36 	add	r6,r12,r6<<0x3
800052ba:	ec fb fd 8c 	ld.w	r11,r6[-628]
800052be:	50 7b       	stdsp	sp[0x1c],r11
800052c0:	cd 9b       	rjmp	80005272 <_vfprintf_r+0x7b6>
800052c2:	fa c8 f9 50 	sub	r8,sp,-1712
800052c6:	1a d8       	st.w	--sp,r8
800052c8:	fa c8 fa b8 	sub	r8,sp,-1352
800052cc:	04 9a       	mov	r10,r2
800052ce:	1a d8       	st.w	--sp,r8
800052d0:	fa c8 fb b4 	sub	r8,sp,-1100
800052d4:	0c 9b       	mov	r11,r6
800052d6:	1a d8       	st.w	--sp,r8
800052d8:	08 9c       	mov	r12,r4
800052da:	fa c8 f9 40 	sub	r8,sp,-1728
800052de:	fa c9 ff b4 	sub	r9,sp,-76
800052e2:	fe b0 fa 57 	rcall	80004790 <get_arg>
800052e6:	2f dd       	sub	sp,-12
800052e8:	78 1a       	ld.w	r10,r12[0x4]
800052ea:	50 7a       	stdsp	sp[0x1c],r10
800052ec:	78 0c       	ld.w	r12,r12[0x0]
800052ee:	50 5c       	stdsp	sp[0x14],r12
800052f0:	c2 a8       	rjmp	80005344 <_vfprintf_r+0x888>
800052f2:	2f f7       	sub	r7,-1
800052f4:	10 39       	cp.w	r9,r8
800052f6:	c0 94       	brge	80005308 <_vfprintf_r+0x84c>
800052f8:	fa c9 f9 44 	sub	r9,sp,-1724
800052fc:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005300:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80005304:	50 78       	stdsp	sp[0x1c],r8
80005306:	cb 6b       	rjmp	80005272 <_vfprintf_r+0x7b6>
80005308:	41 09       	lddsp	r9,sp[0x40]
8000530a:	59 f8       	cp.w	r8,31
8000530c:	e0 89 00 15 	brgt	80005336 <_vfprintf_r+0x87a>
80005310:	f2 ca ff f8 	sub	r10,r9,-8
80005314:	72 16       	ld.w	r6,r9[0x4]
80005316:	72 09       	ld.w	r9,r9[0x0]
80005318:	51 0a       	stdsp	sp[0x40],r10
8000531a:	50 59       	stdsp	sp[0x14],r9
8000531c:	fa ce f9 44 	sub	lr,sp,-1724
80005320:	50 76       	stdsp	sp[0x1c],r6
80005322:	fc 08 00 39 	add	r9,lr,r8<<0x3
80005326:	40 5b       	lddsp	r11,sp[0x14]
80005328:	0c 9a       	mov	r10,r6
8000532a:	f2 eb fd 88 	st.d	r9[-632],r10
8000532e:	2f f8       	sub	r8,-1
80005330:	fb 48 06 b4 	st.w	sp[1716],r8
80005334:	c0 88       	rjmp	80005344 <_vfprintf_r+0x888>
80005336:	72 1c       	ld.w	r12,r9[0x4]
80005338:	50 7c       	stdsp	sp[0x1c],r12
8000533a:	f2 c8 ff f8 	sub	r8,r9,-8
8000533e:	51 08       	stdsp	sp[0x40],r8
80005340:	72 09       	ld.w	r9,r9[0x0]
80005342:	50 59       	stdsp	sp[0x14],r9
80005344:	40 5b       	lddsp	r11,sp[0x14]
80005346:	40 7a       	lddsp	r10,sp[0x1c]
80005348:	e0 a0 1c d6 	rcall	80008cf4 <__isinfd>
8000534c:	18 96       	mov	r6,r12
8000534e:	c1 70       	breq	8000537c <_vfprintf_r+0x8c0>
80005350:	30 08       	mov	r8,0
80005352:	30 09       	mov	r9,0
80005354:	40 5b       	lddsp	r11,sp[0x14]
80005356:	40 7a       	lddsp	r10,sp[0x1c]
80005358:	e0 a0 20 66 	rcall	80009424 <__avr32_f64_cmp_lt>
8000535c:	c0 40       	breq	80005364 <_vfprintf_r+0x8a8>
8000535e:	32 d8       	mov	r8,45
80005360:	fb 68 06 bb 	st.b	sp[1723],r8
80005364:	fe c8 ae c0 	sub	r8,pc,-20800
80005368:	fe c6 ae c0 	sub	r6,pc,-20800
8000536c:	a7 d5       	cbr	r5,0x7
8000536e:	e0 40 00 47 	cp.w	r0,71
80005372:	f0 06 17 a0 	movle	r6,r8
80005376:	30 32       	mov	r2,3
80005378:	e0 8f 06 ce 	bral	80006114 <_vfprintf_r+0x1658>
8000537c:	40 5b       	lddsp	r11,sp[0x14]
8000537e:	40 7a       	lddsp	r10,sp[0x1c]
80005380:	e0 a0 1c cf 	rcall	80008d1e <__isnand>
80005384:	c0 e0       	breq	800053a0 <_vfprintf_r+0x8e4>
80005386:	50 26       	stdsp	sp[0x8],r6
80005388:	fe c8 ae dc 	sub	r8,pc,-20772
8000538c:	fe c6 ae dc 	sub	r6,pc,-20772
80005390:	a7 d5       	cbr	r5,0x7
80005392:	e0 40 00 47 	cp.w	r0,71
80005396:	f0 06 17 a0 	movle	r6,r8
8000539a:	30 32       	mov	r2,3
8000539c:	e0 8f 06 c2 	bral	80006120 <_vfprintf_r+0x1664>
800053a0:	40 2a       	lddsp	r10,sp[0x8]
800053a2:	5b fa       	cp.w	r10,-1
800053a4:	c0 41       	brne	800053ac <_vfprintf_r+0x8f0>
800053a6:	30 69       	mov	r9,6
800053a8:	50 29       	stdsp	sp[0x8],r9
800053aa:	c1 18       	rjmp	800053cc <_vfprintf_r+0x910>
800053ac:	e0 40 00 47 	cp.w	r0,71
800053b0:	5f 09       	sreq	r9
800053b2:	e0 40 00 67 	cp.w	r0,103
800053b6:	5f 08       	sreq	r8
800053b8:	f3 e8 10 08 	or	r8,r9,r8
800053bc:	f8 08 18 00 	cp.b	r8,r12
800053c0:	c0 60       	breq	800053cc <_vfprintf_r+0x910>
800053c2:	40 28       	lddsp	r8,sp[0x8]
800053c4:	58 08       	cp.w	r8,0
800053c6:	f9 b8 00 01 	moveq	r8,1
800053ca:	50 28       	stdsp	sp[0x8],r8
800053cc:	40 78       	lddsp	r8,sp[0x1c]
800053ce:	40 59       	lddsp	r9,sp[0x14]
800053d0:	fa e9 06 94 	st.d	sp[1684],r8
800053d4:	a9 a5       	sbr	r5,0x8
800053d6:	fa f8 06 94 	ld.w	r8,sp[1684]
800053da:	58 08       	cp.w	r8,0
800053dc:	c0 65       	brlt	800053e8 <_vfprintf_r+0x92c>
800053de:	40 5e       	lddsp	lr,sp[0x14]
800053e0:	30 0c       	mov	r12,0
800053e2:	50 6e       	stdsp	sp[0x18],lr
800053e4:	50 9c       	stdsp	sp[0x24],r12
800053e6:	c0 78       	rjmp	800053f4 <_vfprintf_r+0x938>
800053e8:	40 5b       	lddsp	r11,sp[0x14]
800053ea:	32 da       	mov	r10,45
800053ec:	ee 1b 80 00 	eorh	r11,0x8000
800053f0:	50 9a       	stdsp	sp[0x24],r10
800053f2:	50 6b       	stdsp	sp[0x18],r11
800053f4:	e0 40 00 46 	cp.w	r0,70
800053f8:	5f 09       	sreq	r9
800053fa:	e0 40 00 66 	cp.w	r0,102
800053fe:	5f 08       	sreq	r8
80005400:	f3 e8 10 08 	or	r8,r9,r8
80005404:	50 48       	stdsp	sp[0x10],r8
80005406:	c0 40       	breq	8000540e <_vfprintf_r+0x952>
80005408:	40 22       	lddsp	r2,sp[0x8]
8000540a:	30 39       	mov	r9,3
8000540c:	c1 08       	rjmp	8000542c <_vfprintf_r+0x970>
8000540e:	e0 40 00 45 	cp.w	r0,69
80005412:	5f 09       	sreq	r9
80005414:	e0 40 00 65 	cp.w	r0,101
80005418:	5f 08       	sreq	r8
8000541a:	40 22       	lddsp	r2,sp[0x8]
8000541c:	10 49       	or	r9,r8
8000541e:	2f f2       	sub	r2,-1
80005420:	40 46       	lddsp	r6,sp[0x10]
80005422:	ec 09 18 00 	cp.b	r9,r6
80005426:	fb f2 00 02 	ld.weq	r2,sp[0x8]
8000542a:	30 29       	mov	r9,2
8000542c:	fa c8 f9 5c 	sub	r8,sp,-1700
80005430:	1a d8       	st.w	--sp,r8
80005432:	fa c8 f9 54 	sub	r8,sp,-1708
80005436:	1a d8       	st.w	--sp,r8
80005438:	fa c8 f9 4c 	sub	r8,sp,-1716
8000543c:	08 9c       	mov	r12,r4
8000543e:	1a d8       	st.w	--sp,r8
80005440:	04 98       	mov	r8,r2
80005442:	40 9b       	lddsp	r11,sp[0x24]
80005444:	40 aa       	lddsp	r10,sp[0x28]
80005446:	e0 a0 0b c3 	rcall	80006bcc <_dtoa_r>
8000544a:	e0 40 00 47 	cp.w	r0,71
8000544e:	5f 19       	srne	r9
80005450:	e0 40 00 67 	cp.w	r0,103
80005454:	5f 18       	srne	r8
80005456:	18 96       	mov	r6,r12
80005458:	2f dd       	sub	sp,-12
8000545a:	f3 e8 00 08 	and	r8,r9,r8
8000545e:	c0 41       	brne	80005466 <_vfprintf_r+0x9aa>
80005460:	ed b5 00 00 	bld	r5,0x0
80005464:	c3 01       	brne	800054c4 <_vfprintf_r+0xa08>
80005466:	ec 02 00 0e 	add	lr,r6,r2
8000546a:	50 3e       	stdsp	sp[0xc],lr
8000546c:	40 4c       	lddsp	r12,sp[0x10]
8000546e:	58 0c       	cp.w	r12,0
80005470:	c1 50       	breq	8000549a <_vfprintf_r+0x9de>
80005472:	0d 89       	ld.ub	r9,r6[0x0]
80005474:	33 08       	mov	r8,48
80005476:	f0 09 18 00 	cp.b	r9,r8
8000547a:	c0 b1       	brne	80005490 <_vfprintf_r+0x9d4>
8000547c:	30 08       	mov	r8,0
8000547e:	30 09       	mov	r9,0
80005480:	40 6b       	lddsp	r11,sp[0x18]
80005482:	40 7a       	lddsp	r10,sp[0x1c]
80005484:	e0 a0 1f 89 	rcall	80009396 <__avr32_f64_cmp_eq>
80005488:	fb b2 00 01 	rsubeq	r2,1
8000548c:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80005490:	40 3b       	lddsp	r11,sp[0xc]
80005492:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005496:	10 0b       	add	r11,r8
80005498:	50 3b       	stdsp	sp[0xc],r11
8000549a:	40 6b       	lddsp	r11,sp[0x18]
8000549c:	30 08       	mov	r8,0
8000549e:	30 09       	mov	r9,0
800054a0:	40 7a       	lddsp	r10,sp[0x1c]
800054a2:	e0 a0 1f 7a 	rcall	80009396 <__avr32_f64_cmp_eq>
800054a6:	c0 90       	breq	800054b8 <_vfprintf_r+0x9fc>
800054a8:	40 3a       	lddsp	r10,sp[0xc]
800054aa:	fb 4a 06 a4 	st.w	sp[1700],r10
800054ae:	c0 58       	rjmp	800054b8 <_vfprintf_r+0x9fc>
800054b0:	10 c9       	st.b	r8++,r9
800054b2:	fb 48 06 a4 	st.w	sp[1700],r8
800054b6:	c0 28       	rjmp	800054ba <_vfprintf_r+0x9fe>
800054b8:	33 09       	mov	r9,48
800054ba:	fa f8 06 a4 	ld.w	r8,sp[1700]
800054be:	40 3e       	lddsp	lr,sp[0xc]
800054c0:	1c 38       	cp.w	r8,lr
800054c2:	cf 73       	brcs	800054b0 <_vfprintf_r+0x9f4>
800054c4:	e0 40 00 47 	cp.w	r0,71
800054c8:	5f 09       	sreq	r9
800054ca:	e0 40 00 67 	cp.w	r0,103
800054ce:	5f 08       	sreq	r8
800054d0:	f3 e8 10 08 	or	r8,r9,r8
800054d4:	fa f9 06 a4 	ld.w	r9,sp[1700]
800054d8:	0c 19       	sub	r9,r6
800054da:	50 69       	stdsp	sp[0x18],r9
800054dc:	58 08       	cp.w	r8,0
800054de:	c0 b0       	breq	800054f4 <_vfprintf_r+0xa38>
800054e0:	fa f8 06 ac 	ld.w	r8,sp[1708]
800054e4:	5b d8       	cp.w	r8,-3
800054e6:	c0 55       	brlt	800054f0 <_vfprintf_r+0xa34>
800054e8:	40 2c       	lddsp	r12,sp[0x8]
800054ea:	18 38       	cp.w	r8,r12
800054ec:	e0 8a 00 6a 	brle	800055c0 <_vfprintf_r+0xb04>
800054f0:	20 20       	sub	r0,2
800054f2:	c0 58       	rjmp	800054fc <_vfprintf_r+0xa40>
800054f4:	e0 40 00 65 	cp.w	r0,101
800054f8:	e0 89 00 46 	brgt	80005584 <_vfprintf_r+0xac8>
800054fc:	fa fb 06 ac 	ld.w	r11,sp[1708]
80005500:	fb 60 06 9c 	st.b	sp[1692],r0
80005504:	20 1b       	sub	r11,1
80005506:	fb 4b 06 ac 	st.w	sp[1708],r11
8000550a:	c0 47       	brpl	80005512 <_vfprintf_r+0xa56>
8000550c:	5c 3b       	neg	r11
8000550e:	32 d8       	mov	r8,45
80005510:	c0 28       	rjmp	80005514 <_vfprintf_r+0xa58>
80005512:	32 b8       	mov	r8,43
80005514:	fb 68 06 9d 	st.b	sp[1693],r8
80005518:	58 9b       	cp.w	r11,9
8000551a:	e0 8a 00 1d 	brle	80005554 <_vfprintf_r+0xa98>
8000551e:	fa c9 fa 35 	sub	r9,sp,-1483
80005522:	30 aa       	mov	r10,10
80005524:	12 98       	mov	r8,r9
80005526:	0e 9c       	mov	r12,r7
80005528:	0c 92       	mov	r2,r6
8000552a:	f6 0a 0c 06 	divs	r6,r11,r10
8000552e:	0e 9b       	mov	r11,r7
80005530:	2d 0b       	sub	r11,-48
80005532:	10 fb       	st.b	--r8,r11
80005534:	0c 9b       	mov	r11,r6
80005536:	58 96       	cp.w	r6,9
80005538:	fe 99 ff f9 	brgt	8000552a <_vfprintf_r+0xa6e>
8000553c:	2d 0b       	sub	r11,-48
8000553e:	18 97       	mov	r7,r12
80005540:	04 96       	mov	r6,r2
80005542:	10 fb       	st.b	--r8,r11
80005544:	fa ca f9 62 	sub	r10,sp,-1694
80005548:	c0 38       	rjmp	8000554e <_vfprintf_r+0xa92>
8000554a:	11 3b       	ld.ub	r11,r8++
8000554c:	14 cb       	st.b	r10++,r11
8000554e:	12 38       	cp.w	r8,r9
80005550:	cf d3       	brcs	8000554a <_vfprintf_r+0xa8e>
80005552:	c0 98       	rjmp	80005564 <_vfprintf_r+0xaa8>
80005554:	2d 0b       	sub	r11,-48
80005556:	33 08       	mov	r8,48
80005558:	fb 6b 06 9f 	st.b	sp[1695],r11
8000555c:	fb 68 06 9e 	st.b	sp[1694],r8
80005560:	fa ca f9 60 	sub	r10,sp,-1696
80005564:	fa c8 f9 64 	sub	r8,sp,-1692
80005568:	f4 08 01 08 	sub	r8,r10,r8
8000556c:	50 e8       	stdsp	sp[0x38],r8
8000556e:	10 92       	mov	r2,r8
80005570:	40 6b       	lddsp	r11,sp[0x18]
80005572:	16 02       	add	r2,r11
80005574:	58 1b       	cp.w	r11,1
80005576:	e0 89 00 05 	brgt	80005580 <_vfprintf_r+0xac4>
8000557a:	ed b5 00 00 	bld	r5,0x0
8000557e:	c3 51       	brne	800055e8 <_vfprintf_r+0xb2c>
80005580:	2f f2       	sub	r2,-1
80005582:	c3 38       	rjmp	800055e8 <_vfprintf_r+0xb2c>
80005584:	e0 40 00 66 	cp.w	r0,102
80005588:	c1 c1       	brne	800055c0 <_vfprintf_r+0xb04>
8000558a:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000558e:	58 02       	cp.w	r2,0
80005590:	e0 8a 00 0c 	brle	800055a8 <_vfprintf_r+0xaec>
80005594:	40 2a       	lddsp	r10,sp[0x8]
80005596:	58 0a       	cp.w	r10,0
80005598:	c0 41       	brne	800055a0 <_vfprintf_r+0xae4>
8000559a:	ed b5 00 00 	bld	r5,0x0
8000559e:	c2 51       	brne	800055e8 <_vfprintf_r+0xb2c>
800055a0:	2f f2       	sub	r2,-1
800055a2:	40 29       	lddsp	r9,sp[0x8]
800055a4:	12 02       	add	r2,r9
800055a6:	c0 b8       	rjmp	800055bc <_vfprintf_r+0xb00>
800055a8:	40 28       	lddsp	r8,sp[0x8]
800055aa:	58 08       	cp.w	r8,0
800055ac:	c0 61       	brne	800055b8 <_vfprintf_r+0xafc>
800055ae:	ed b5 00 00 	bld	r5,0x0
800055b2:	c0 30       	breq	800055b8 <_vfprintf_r+0xafc>
800055b4:	30 12       	mov	r2,1
800055b6:	c1 98       	rjmp	800055e8 <_vfprintf_r+0xb2c>
800055b8:	40 22       	lddsp	r2,sp[0x8]
800055ba:	2f e2       	sub	r2,-2
800055bc:	36 60       	mov	r0,102
800055be:	c1 58       	rjmp	800055e8 <_vfprintf_r+0xb2c>
800055c0:	fa f2 06 ac 	ld.w	r2,sp[1708]
800055c4:	40 6e       	lddsp	lr,sp[0x18]
800055c6:	1c 32       	cp.w	r2,lr
800055c8:	c0 65       	brlt	800055d4 <_vfprintf_r+0xb18>
800055ca:	ed b5 00 00 	bld	r5,0x0
800055ce:	f7 b2 00 ff 	subeq	r2,-1
800055d2:	c0 a8       	rjmp	800055e6 <_vfprintf_r+0xb2a>
800055d4:	e4 08 11 02 	rsub	r8,r2,2
800055d8:	40 6c       	lddsp	r12,sp[0x18]
800055da:	58 02       	cp.w	r2,0
800055dc:	f0 02 17 a0 	movle	r2,r8
800055e0:	f9 b2 09 01 	movgt	r2,1
800055e4:	18 02       	add	r2,r12
800055e6:	36 70       	mov	r0,103
800055e8:	40 9b       	lddsp	r11,sp[0x24]
800055ea:	58 0b       	cp.w	r11,0
800055ec:	e0 80 05 94 	breq	80006114 <_vfprintf_r+0x1658>
800055f0:	32 d8       	mov	r8,45
800055f2:	fb 68 06 bb 	st.b	sp[1723],r8
800055f6:	e0 8f 05 93 	bral	8000611c <_vfprintf_r+0x1660>
800055fa:	50 a7       	stdsp	sp[0x28],r7
800055fc:	04 94       	mov	r4,r2
800055fe:	0c 97       	mov	r7,r6
80005600:	02 92       	mov	r2,r1
80005602:	06 96       	mov	r6,r3
80005604:	40 41       	lddsp	r1,sp[0x10]
80005606:	40 93       	lddsp	r3,sp[0x24]
80005608:	0e 99       	mov	r9,r7
8000560a:	ed b5 00 05 	bld	r5,0x5
8000560e:	c4 81       	brne	8000569e <_vfprintf_r+0xbe2>
80005610:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005614:	40 3e       	lddsp	lr,sp[0xc]
80005616:	58 0e       	cp.w	lr,0
80005618:	c1 d0       	breq	80005652 <_vfprintf_r+0xb96>
8000561a:	10 36       	cp.w	r6,r8
8000561c:	c0 64       	brge	80005628 <_vfprintf_r+0xb6c>
8000561e:	fa cc f9 44 	sub	r12,sp,-1724
80005622:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005626:	c1 d8       	rjmp	80005660 <_vfprintf_r+0xba4>
80005628:	fa c8 f9 50 	sub	r8,sp,-1712
8000562c:	1a d8       	st.w	--sp,r8
8000562e:	fa c8 fa b8 	sub	r8,sp,-1352
80005632:	04 9a       	mov	r10,r2
80005634:	1a d8       	st.w	--sp,r8
80005636:	fa c8 fb b4 	sub	r8,sp,-1100
8000563a:	0c 9b       	mov	r11,r6
8000563c:	1a d8       	st.w	--sp,r8
8000563e:	08 9c       	mov	r12,r4
80005640:	fa c8 f9 40 	sub	r8,sp,-1728
80005644:	fa c9 ff b4 	sub	r9,sp,-76
80005648:	fe b0 f8 a4 	rcall	80004790 <get_arg>
8000564c:	2f dd       	sub	sp,-12
8000564e:	78 0a       	ld.w	r10,r12[0x0]
80005650:	c2 08       	rjmp	80005690 <_vfprintf_r+0xbd4>
80005652:	2f f7       	sub	r7,-1
80005654:	10 39       	cp.w	r9,r8
80005656:	c0 84       	brge	80005666 <_vfprintf_r+0xbaa>
80005658:	fa cb f9 44 	sub	r11,sp,-1724
8000565c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005660:	ec fa fd 88 	ld.w	r10,r6[-632]
80005664:	c1 68       	rjmp	80005690 <_vfprintf_r+0xbd4>
80005666:	41 09       	lddsp	r9,sp[0x40]
80005668:	59 f8       	cp.w	r8,31
8000566a:	e0 89 00 10 	brgt	8000568a <_vfprintf_r+0xbce>
8000566e:	f2 ca ff fc 	sub	r10,r9,-4
80005672:	51 0a       	stdsp	sp[0x40],r10
80005674:	fa c6 f9 44 	sub	r6,sp,-1724
80005678:	72 0a       	ld.w	r10,r9[0x0]
8000567a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000567e:	f3 4a fd 88 	st.w	r9[-632],r10
80005682:	2f f8       	sub	r8,-1
80005684:	fb 48 06 b4 	st.w	sp[1716],r8
80005688:	c0 48       	rjmp	80005690 <_vfprintf_r+0xbd4>
8000568a:	72 0a       	ld.w	r10,r9[0x0]
8000568c:	2f c9       	sub	r9,-4
8000568e:	51 09       	stdsp	sp[0x40],r9
80005690:	40 be       	lddsp	lr,sp[0x2c]
80005692:	1c 98       	mov	r8,lr
80005694:	95 1e       	st.w	r10[0x4],lr
80005696:	bf 58       	asr	r8,0x1f
80005698:	95 08       	st.w	r10[0x0],r8
8000569a:	fe 9f fa 9f 	bral	80004bd8 <_vfprintf_r+0x11c>
8000569e:	ed b5 00 04 	bld	r5,0x4
800056a2:	c4 80       	breq	80005732 <_vfprintf_r+0xc76>
800056a4:	e2 15 00 40 	andl	r5,0x40,COH
800056a8:	c4 50       	breq	80005732 <_vfprintf_r+0xc76>
800056aa:	fa f8 06 b4 	ld.w	r8,sp[1716]
800056ae:	40 3c       	lddsp	r12,sp[0xc]
800056b0:	58 0c       	cp.w	r12,0
800056b2:	c1 d0       	breq	800056ec <_vfprintf_r+0xc30>
800056b4:	10 36       	cp.w	r6,r8
800056b6:	c0 64       	brge	800056c2 <_vfprintf_r+0xc06>
800056b8:	fa cb f9 44 	sub	r11,sp,-1724
800056bc:	f6 06 00 36 	add	r6,r11,r6<<0x3
800056c0:	c1 d8       	rjmp	800056fa <_vfprintf_r+0xc3e>
800056c2:	fa c8 f9 50 	sub	r8,sp,-1712
800056c6:	1a d8       	st.w	--sp,r8
800056c8:	fa c8 fa b8 	sub	r8,sp,-1352
800056cc:	04 9a       	mov	r10,r2
800056ce:	1a d8       	st.w	--sp,r8
800056d0:	fa c8 fb b4 	sub	r8,sp,-1100
800056d4:	0c 9b       	mov	r11,r6
800056d6:	1a d8       	st.w	--sp,r8
800056d8:	08 9c       	mov	r12,r4
800056da:	fa c8 f9 40 	sub	r8,sp,-1728
800056de:	fa c9 ff b4 	sub	r9,sp,-76
800056e2:	fe b0 f8 57 	rcall	80004790 <get_arg>
800056e6:	2f dd       	sub	sp,-12
800056e8:	78 0a       	ld.w	r10,r12[0x0]
800056ea:	c2 08       	rjmp	8000572a <_vfprintf_r+0xc6e>
800056ec:	2f f7       	sub	r7,-1
800056ee:	10 39       	cp.w	r9,r8
800056f0:	c0 84       	brge	80005700 <_vfprintf_r+0xc44>
800056f2:	fa ca f9 44 	sub	r10,sp,-1724
800056f6:	f4 06 00 36 	add	r6,r10,r6<<0x3
800056fa:	ec fa fd 88 	ld.w	r10,r6[-632]
800056fe:	c1 68       	rjmp	8000572a <_vfprintf_r+0xc6e>
80005700:	41 09       	lddsp	r9,sp[0x40]
80005702:	59 f8       	cp.w	r8,31
80005704:	e0 89 00 10 	brgt	80005724 <_vfprintf_r+0xc68>
80005708:	f2 ca ff fc 	sub	r10,r9,-4
8000570c:	51 0a       	stdsp	sp[0x40],r10
8000570e:	fa c6 f9 44 	sub	r6,sp,-1724
80005712:	72 0a       	ld.w	r10,r9[0x0]
80005714:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005718:	f3 4a fd 88 	st.w	r9[-632],r10
8000571c:	2f f8       	sub	r8,-1
8000571e:	fb 48 06 b4 	st.w	sp[1716],r8
80005722:	c0 48       	rjmp	8000572a <_vfprintf_r+0xc6e>
80005724:	72 0a       	ld.w	r10,r9[0x0]
80005726:	2f c9       	sub	r9,-4
80005728:	51 09       	stdsp	sp[0x40],r9
8000572a:	40 be       	lddsp	lr,sp[0x2c]
8000572c:	b4 0e       	st.h	r10[0x0],lr
8000572e:	fe 9f fa 55 	bral	80004bd8 <_vfprintf_r+0x11c>
80005732:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005736:	40 3c       	lddsp	r12,sp[0xc]
80005738:	58 0c       	cp.w	r12,0
8000573a:	c1 d0       	breq	80005774 <_vfprintf_r+0xcb8>
8000573c:	10 36       	cp.w	r6,r8
8000573e:	c0 64       	brge	8000574a <_vfprintf_r+0xc8e>
80005740:	fa cb f9 44 	sub	r11,sp,-1724
80005744:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005748:	c1 d8       	rjmp	80005782 <_vfprintf_r+0xcc6>
8000574a:	fa c8 f9 50 	sub	r8,sp,-1712
8000574e:	1a d8       	st.w	--sp,r8
80005750:	fa c8 fa b8 	sub	r8,sp,-1352
80005754:	04 9a       	mov	r10,r2
80005756:	1a d8       	st.w	--sp,r8
80005758:	fa c8 fb b4 	sub	r8,sp,-1100
8000575c:	0c 9b       	mov	r11,r6
8000575e:	1a d8       	st.w	--sp,r8
80005760:	08 9c       	mov	r12,r4
80005762:	fa c8 f9 40 	sub	r8,sp,-1728
80005766:	fa c9 ff b4 	sub	r9,sp,-76
8000576a:	fe b0 f8 13 	rcall	80004790 <get_arg>
8000576e:	2f dd       	sub	sp,-12
80005770:	78 0a       	ld.w	r10,r12[0x0]
80005772:	c2 08       	rjmp	800057b2 <_vfprintf_r+0xcf6>
80005774:	2f f7       	sub	r7,-1
80005776:	10 39       	cp.w	r9,r8
80005778:	c0 84       	brge	80005788 <_vfprintf_r+0xccc>
8000577a:	fa ca f9 44 	sub	r10,sp,-1724
8000577e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005782:	ec fa fd 88 	ld.w	r10,r6[-632]
80005786:	c1 68       	rjmp	800057b2 <_vfprintf_r+0xcf6>
80005788:	41 09       	lddsp	r9,sp[0x40]
8000578a:	59 f8       	cp.w	r8,31
8000578c:	e0 89 00 10 	brgt	800057ac <_vfprintf_r+0xcf0>
80005790:	f2 ca ff fc 	sub	r10,r9,-4
80005794:	51 0a       	stdsp	sp[0x40],r10
80005796:	fa c6 f9 44 	sub	r6,sp,-1724
8000579a:	72 0a       	ld.w	r10,r9[0x0]
8000579c:	ec 08 00 39 	add	r9,r6,r8<<0x3
800057a0:	f3 4a fd 88 	st.w	r9[-632],r10
800057a4:	2f f8       	sub	r8,-1
800057a6:	fb 48 06 b4 	st.w	sp[1716],r8
800057aa:	c0 48       	rjmp	800057b2 <_vfprintf_r+0xcf6>
800057ac:	72 0a       	ld.w	r10,r9[0x0]
800057ae:	2f c9       	sub	r9,-4
800057b0:	51 09       	stdsp	sp[0x40],r9
800057b2:	40 be       	lddsp	lr,sp[0x2c]
800057b4:	95 0e       	st.w	r10[0x0],lr
800057b6:	fe 9f fa 11 	bral	80004bd8 <_vfprintf_r+0x11c>
800057ba:	50 a7       	stdsp	sp[0x28],r7
800057bc:	50 80       	stdsp	sp[0x20],r0
800057be:	0c 97       	mov	r7,r6
800057c0:	04 94       	mov	r4,r2
800057c2:	06 96       	mov	r6,r3
800057c4:	02 92       	mov	r2,r1
800057c6:	40 93       	lddsp	r3,sp[0x24]
800057c8:	10 90       	mov	r0,r8
800057ca:	40 41       	lddsp	r1,sp[0x10]
800057cc:	a5 a5       	sbr	r5,0x4
800057ce:	c0 a8       	rjmp	800057e2 <_vfprintf_r+0xd26>
800057d0:	50 a7       	stdsp	sp[0x28],r7
800057d2:	50 80       	stdsp	sp[0x20],r0
800057d4:	0c 97       	mov	r7,r6
800057d6:	04 94       	mov	r4,r2
800057d8:	06 96       	mov	r6,r3
800057da:	02 92       	mov	r2,r1
800057dc:	40 93       	lddsp	r3,sp[0x24]
800057de:	10 90       	mov	r0,r8
800057e0:	40 41       	lddsp	r1,sp[0x10]
800057e2:	ed b5 00 05 	bld	r5,0x5
800057e6:	c5 d1       	brne	800058a0 <_vfprintf_r+0xde4>
800057e8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800057ec:	40 3c       	lddsp	r12,sp[0xc]
800057ee:	58 0c       	cp.w	r12,0
800057f0:	c2 60       	breq	8000583c <_vfprintf_r+0xd80>
800057f2:	10 36       	cp.w	r6,r8
800057f4:	c0 a4       	brge	80005808 <_vfprintf_r+0xd4c>
800057f6:	fa cb f9 44 	sub	r11,sp,-1724
800057fa:	f6 06 00 36 	add	r6,r11,r6<<0x3
800057fe:	ec e8 fd 88 	ld.d	r8,r6[-632]
80005802:	fa e9 00 00 	st.d	sp[0],r8
80005806:	c1 88       	rjmp	80005836 <_vfprintf_r+0xd7a>
80005808:	fa c8 f9 50 	sub	r8,sp,-1712
8000580c:	1a d8       	st.w	--sp,r8
8000580e:	fa c8 fa b8 	sub	r8,sp,-1352
80005812:	04 9a       	mov	r10,r2
80005814:	1a d8       	st.w	--sp,r8
80005816:	0c 9b       	mov	r11,r6
80005818:	fa c8 fb b4 	sub	r8,sp,-1100
8000581c:	08 9c       	mov	r12,r4
8000581e:	1a d8       	st.w	--sp,r8
80005820:	fa c8 f9 40 	sub	r8,sp,-1728
80005824:	fa c9 ff b4 	sub	r9,sp,-76
80005828:	fe b0 f7 b4 	rcall	80004790 <get_arg>
8000582c:	2f dd       	sub	sp,-12
8000582e:	f8 ea 00 00 	ld.d	r10,r12[0]
80005832:	fa eb 00 00 	st.d	sp[0],r10
80005836:	30 08       	mov	r8,0
80005838:	e0 8f 03 de 	bral	80005ff4 <_vfprintf_r+0x1538>
8000583c:	ee ca ff ff 	sub	r10,r7,-1
80005840:	10 37       	cp.w	r7,r8
80005842:	c0 b4       	brge	80005858 <_vfprintf_r+0xd9c>
80005844:	fa c9 f9 44 	sub	r9,sp,-1724
80005848:	14 97       	mov	r7,r10
8000584a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000584e:	ec ea fd 88 	ld.d	r10,r6[-632]
80005852:	fa eb 00 00 	st.d	sp[0],r10
80005856:	c1 88       	rjmp	80005886 <_vfprintf_r+0xdca>
80005858:	41 09       	lddsp	r9,sp[0x40]
8000585a:	59 f8       	cp.w	r8,31
8000585c:	e0 89 00 18 	brgt	8000588c <_vfprintf_r+0xdd0>
80005860:	f2 e6 00 00 	ld.d	r6,r9[0]
80005864:	f2 cb ff f8 	sub	r11,r9,-8
80005868:	fa e7 00 00 	st.d	sp[0],r6
8000586c:	51 0b       	stdsp	sp[0x40],r11
8000586e:	fa c6 f9 44 	sub	r6,sp,-1724
80005872:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005876:	fa e6 00 00 	ld.d	r6,sp[0]
8000587a:	f2 e7 fd 88 	st.d	r9[-632],r6
8000587e:	2f f8       	sub	r8,-1
80005880:	14 97       	mov	r7,r10
80005882:	fb 48 06 b4 	st.w	sp[1716],r8
80005886:	40 38       	lddsp	r8,sp[0xc]
80005888:	e0 8f 03 b6 	bral	80005ff4 <_vfprintf_r+0x1538>
8000588c:	f2 e6 00 00 	ld.d	r6,r9[0]
80005890:	40 38       	lddsp	r8,sp[0xc]
80005892:	fa e7 00 00 	st.d	sp[0],r6
80005896:	2f 89       	sub	r9,-8
80005898:	14 97       	mov	r7,r10
8000589a:	51 09       	stdsp	sp[0x40],r9
8000589c:	e0 8f 03 ac 	bral	80005ff4 <_vfprintf_r+0x1538>
800058a0:	ed b5 00 04 	bld	r5,0x4
800058a4:	c1 61       	brne	800058d0 <_vfprintf_r+0xe14>
800058a6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800058aa:	40 3e       	lddsp	lr,sp[0xc]
800058ac:	58 0e       	cp.w	lr,0
800058ae:	c0 80       	breq	800058be <_vfprintf_r+0xe02>
800058b0:	10 36       	cp.w	r6,r8
800058b2:	c6 74       	brge	80005980 <_vfprintf_r+0xec4>
800058b4:	fa cc f9 44 	sub	r12,sp,-1724
800058b8:	f8 06 00 36 	add	r6,r12,r6<<0x3
800058bc:	c8 08       	rjmp	800059bc <_vfprintf_r+0xf00>
800058be:	ee ca ff ff 	sub	r10,r7,-1
800058c2:	10 37       	cp.w	r7,r8
800058c4:	c7 f4       	brge	800059c2 <_vfprintf_r+0xf06>
800058c6:	fa cb f9 44 	sub	r11,sp,-1724
800058ca:	f6 06 00 36 	add	r6,r11,r6<<0x3
800058ce:	c7 68       	rjmp	800059ba <_vfprintf_r+0xefe>
800058d0:	ed b5 00 06 	bld	r5,0x6
800058d4:	c4 a1       	brne	80005968 <_vfprintf_r+0xeac>
800058d6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800058da:	40 3c       	lddsp	r12,sp[0xc]
800058dc:	58 0c       	cp.w	r12,0
800058de:	c1 d0       	breq	80005918 <_vfprintf_r+0xe5c>
800058e0:	10 36       	cp.w	r6,r8
800058e2:	c0 64       	brge	800058ee <_vfprintf_r+0xe32>
800058e4:	fa cb f9 44 	sub	r11,sp,-1724
800058e8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800058ec:	c1 f8       	rjmp	8000592a <_vfprintf_r+0xe6e>
800058ee:	fa c8 f9 50 	sub	r8,sp,-1712
800058f2:	1a d8       	st.w	--sp,r8
800058f4:	fa c8 fa b8 	sub	r8,sp,-1352
800058f8:	1a d8       	st.w	--sp,r8
800058fa:	fa c8 fb b4 	sub	r8,sp,-1100
800058fe:	1a d8       	st.w	--sp,r8
80005900:	fa c8 f9 40 	sub	r8,sp,-1728
80005904:	fa c9 ff b4 	sub	r9,sp,-76
80005908:	04 9a       	mov	r10,r2
8000590a:	0c 9b       	mov	r11,r6
8000590c:	08 9c       	mov	r12,r4
8000590e:	fe b0 f7 41 	rcall	80004790 <get_arg>
80005912:	2f dd       	sub	sp,-12
80005914:	98 18       	ld.sh	r8,r12[0x2]
80005916:	c2 68       	rjmp	80005962 <_vfprintf_r+0xea6>
80005918:	ee ca ff ff 	sub	r10,r7,-1
8000591c:	10 37       	cp.w	r7,r8
8000591e:	c0 94       	brge	80005930 <_vfprintf_r+0xe74>
80005920:	fa c9 f9 44 	sub	r9,sp,-1724
80005924:	14 97       	mov	r7,r10
80005926:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000592a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000592e:	c1 a8       	rjmp	80005962 <_vfprintf_r+0xea6>
80005930:	41 09       	lddsp	r9,sp[0x40]
80005932:	59 f8       	cp.w	r8,31
80005934:	e0 89 00 13 	brgt	8000595a <_vfprintf_r+0xe9e>
80005938:	f2 cb ff fc 	sub	r11,r9,-4
8000593c:	51 0b       	stdsp	sp[0x40],r11
8000593e:	72 09       	ld.w	r9,r9[0x0]
80005940:	fa c6 f9 44 	sub	r6,sp,-1724
80005944:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005948:	2f f8       	sub	r8,-1
8000594a:	f7 49 fd 88 	st.w	r11[-632],r9
8000594e:	fb 48 06 b4 	st.w	sp[1716],r8
80005952:	14 97       	mov	r7,r10
80005954:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005958:	c0 58       	rjmp	80005962 <_vfprintf_r+0xea6>
8000595a:	92 18       	ld.sh	r8,r9[0x2]
8000595c:	14 97       	mov	r7,r10
8000595e:	2f c9       	sub	r9,-4
80005960:	51 09       	stdsp	sp[0x40],r9
80005962:	5c 78       	castu.h	r8
80005964:	50 18       	stdsp	sp[0x4],r8
80005966:	c4 68       	rjmp	800059f2 <_vfprintf_r+0xf36>
80005968:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000596c:	40 3c       	lddsp	r12,sp[0xc]
8000596e:	58 0c       	cp.w	r12,0
80005970:	c1 d0       	breq	800059aa <_vfprintf_r+0xeee>
80005972:	10 36       	cp.w	r6,r8
80005974:	c0 64       	brge	80005980 <_vfprintf_r+0xec4>
80005976:	fa cb f9 44 	sub	r11,sp,-1724
8000597a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000597e:	c1 f8       	rjmp	800059bc <_vfprintf_r+0xf00>
80005980:	fa c8 f9 50 	sub	r8,sp,-1712
80005984:	1a d8       	st.w	--sp,r8
80005986:	fa c8 fa b8 	sub	r8,sp,-1352
8000598a:	0c 9b       	mov	r11,r6
8000598c:	1a d8       	st.w	--sp,r8
8000598e:	fa c8 fb b4 	sub	r8,sp,-1100
80005992:	04 9a       	mov	r10,r2
80005994:	1a d8       	st.w	--sp,r8
80005996:	08 9c       	mov	r12,r4
80005998:	fa c8 f9 40 	sub	r8,sp,-1728
8000599c:	fa c9 ff b4 	sub	r9,sp,-76
800059a0:	fe b0 f6 f8 	rcall	80004790 <get_arg>
800059a4:	2f dd       	sub	sp,-12
800059a6:	78 0b       	ld.w	r11,r12[0x0]
800059a8:	c2 48       	rjmp	800059f0 <_vfprintf_r+0xf34>
800059aa:	ee ca ff ff 	sub	r10,r7,-1
800059ae:	10 37       	cp.w	r7,r8
800059b0:	c0 94       	brge	800059c2 <_vfprintf_r+0xf06>
800059b2:	fa c9 f9 44 	sub	r9,sp,-1724
800059b6:	f2 06 00 36 	add	r6,r9,r6<<0x3
800059ba:	14 97       	mov	r7,r10
800059bc:	ec fb fd 88 	ld.w	r11,r6[-632]
800059c0:	c1 88       	rjmp	800059f0 <_vfprintf_r+0xf34>
800059c2:	41 09       	lddsp	r9,sp[0x40]
800059c4:	59 f8       	cp.w	r8,31
800059c6:	e0 89 00 11 	brgt	800059e8 <_vfprintf_r+0xf2c>
800059ca:	f2 cb ff fc 	sub	r11,r9,-4
800059ce:	51 0b       	stdsp	sp[0x40],r11
800059d0:	fa c6 f9 44 	sub	r6,sp,-1724
800059d4:	72 0b       	ld.w	r11,r9[0x0]
800059d6:	ec 08 00 39 	add	r9,r6,r8<<0x3
800059da:	f3 4b fd 88 	st.w	r9[-632],r11
800059de:	2f f8       	sub	r8,-1
800059e0:	14 97       	mov	r7,r10
800059e2:	fb 48 06 b4 	st.w	sp[1716],r8
800059e6:	c0 58       	rjmp	800059f0 <_vfprintf_r+0xf34>
800059e8:	72 0b       	ld.w	r11,r9[0x0]
800059ea:	14 97       	mov	r7,r10
800059ec:	2f c9       	sub	r9,-4
800059ee:	51 09       	stdsp	sp[0x40],r9
800059f0:	50 1b       	stdsp	sp[0x4],r11
800059f2:	30 0e       	mov	lr,0
800059f4:	50 0e       	stdsp	sp[0x0],lr
800059f6:	1c 98       	mov	r8,lr
800059f8:	e0 8f 02 fe 	bral	80005ff4 <_vfprintf_r+0x1538>
800059fc:	50 a7       	stdsp	sp[0x28],r7
800059fe:	50 80       	stdsp	sp[0x20],r0
80005a00:	0c 97       	mov	r7,r6
80005a02:	04 94       	mov	r4,r2
80005a04:	06 96       	mov	r6,r3
80005a06:	02 92       	mov	r2,r1
80005a08:	40 93       	lddsp	r3,sp[0x24]
80005a0a:	40 41       	lddsp	r1,sp[0x10]
80005a0c:	0e 99       	mov	r9,r7
80005a0e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005a12:	40 3c       	lddsp	r12,sp[0xc]
80005a14:	58 0c       	cp.w	r12,0
80005a16:	c1 d0       	breq	80005a50 <_vfprintf_r+0xf94>
80005a18:	10 36       	cp.w	r6,r8
80005a1a:	c0 64       	brge	80005a26 <_vfprintf_r+0xf6a>
80005a1c:	fa cb f9 44 	sub	r11,sp,-1724
80005a20:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005a24:	c1 d8       	rjmp	80005a5e <_vfprintf_r+0xfa2>
80005a26:	fa c8 f9 50 	sub	r8,sp,-1712
80005a2a:	1a d8       	st.w	--sp,r8
80005a2c:	fa c8 fa b8 	sub	r8,sp,-1352
80005a30:	1a d8       	st.w	--sp,r8
80005a32:	fa c8 fb b4 	sub	r8,sp,-1100
80005a36:	1a d8       	st.w	--sp,r8
80005a38:	fa c9 ff b4 	sub	r9,sp,-76
80005a3c:	fa c8 f9 40 	sub	r8,sp,-1728
80005a40:	04 9a       	mov	r10,r2
80005a42:	0c 9b       	mov	r11,r6
80005a44:	08 9c       	mov	r12,r4
80005a46:	fe b0 f6 a5 	rcall	80004790 <get_arg>
80005a4a:	2f dd       	sub	sp,-12
80005a4c:	78 09       	ld.w	r9,r12[0x0]
80005a4e:	c2 18       	rjmp	80005a90 <_vfprintf_r+0xfd4>
80005a50:	2f f7       	sub	r7,-1
80005a52:	10 39       	cp.w	r9,r8
80005a54:	c0 84       	brge	80005a64 <_vfprintf_r+0xfa8>
80005a56:	fa ca f9 44 	sub	r10,sp,-1724
80005a5a:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005a5e:	ec f9 fd 88 	ld.w	r9,r6[-632]
80005a62:	c1 78       	rjmp	80005a90 <_vfprintf_r+0xfd4>
80005a64:	41 09       	lddsp	r9,sp[0x40]
80005a66:	59 f8       	cp.w	r8,31
80005a68:	e0 89 00 10 	brgt	80005a88 <_vfprintf_r+0xfcc>
80005a6c:	f2 ca ff fc 	sub	r10,r9,-4
80005a70:	51 0a       	stdsp	sp[0x40],r10
80005a72:	fa c6 f9 44 	sub	r6,sp,-1724
80005a76:	72 09       	ld.w	r9,r9[0x0]
80005a78:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80005a7c:	f5 49 fd 88 	st.w	r10[-632],r9
80005a80:	2f f8       	sub	r8,-1
80005a82:	fb 48 06 b4 	st.w	sp[1716],r8
80005a86:	c0 58       	rjmp	80005a90 <_vfprintf_r+0xfd4>
80005a88:	f2 c8 ff fc 	sub	r8,r9,-4
80005a8c:	51 08       	stdsp	sp[0x40],r8
80005a8e:	72 09       	ld.w	r9,r9[0x0]
80005a90:	33 08       	mov	r8,48
80005a92:	fb 68 06 b8 	st.b	sp[1720],r8
80005a96:	37 88       	mov	r8,120
80005a98:	30 0e       	mov	lr,0
80005a9a:	fb 68 06 b9 	st.b	sp[1721],r8
80005a9e:	fe cc b5 ea 	sub	r12,pc,-18966
80005aa2:	50 19       	stdsp	sp[0x4],r9
80005aa4:	a1 b5       	sbr	r5,0x1
80005aa6:	50 0e       	stdsp	sp[0x0],lr
80005aa8:	50 dc       	stdsp	sp[0x34],r12
80005aaa:	30 28       	mov	r8,2
80005aac:	37 80       	mov	r0,120
80005aae:	e0 8f 02 a3 	bral	80005ff4 <_vfprintf_r+0x1538>
80005ab2:	50 a7       	stdsp	sp[0x28],r7
80005ab4:	50 80       	stdsp	sp[0x20],r0
80005ab6:	10 90       	mov	r0,r8
80005ab8:	30 08       	mov	r8,0
80005aba:	fb 68 06 bb 	st.b	sp[1723],r8
80005abe:	0c 97       	mov	r7,r6
80005ac0:	04 94       	mov	r4,r2
80005ac2:	06 96       	mov	r6,r3
80005ac4:	02 92       	mov	r2,r1
80005ac6:	40 93       	lddsp	r3,sp[0x24]
80005ac8:	40 41       	lddsp	r1,sp[0x10]
80005aca:	0e 99       	mov	r9,r7
80005acc:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005ad0:	40 3b       	lddsp	r11,sp[0xc]
80005ad2:	58 0b       	cp.w	r11,0
80005ad4:	c1 d0       	breq	80005b0e <_vfprintf_r+0x1052>
80005ad6:	10 36       	cp.w	r6,r8
80005ad8:	c0 64       	brge	80005ae4 <_vfprintf_r+0x1028>
80005ada:	fa ca f9 44 	sub	r10,sp,-1724
80005ade:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005ae2:	c1 d8       	rjmp	80005b1c <_vfprintf_r+0x1060>
80005ae4:	fa c8 f9 50 	sub	r8,sp,-1712
80005ae8:	1a d8       	st.w	--sp,r8
80005aea:	fa c8 fa b8 	sub	r8,sp,-1352
80005aee:	1a d8       	st.w	--sp,r8
80005af0:	fa c8 fb b4 	sub	r8,sp,-1100
80005af4:	0c 9b       	mov	r11,r6
80005af6:	1a d8       	st.w	--sp,r8
80005af8:	04 9a       	mov	r10,r2
80005afa:	fa c8 f9 40 	sub	r8,sp,-1728
80005afe:	fa c9 ff b4 	sub	r9,sp,-76
80005b02:	08 9c       	mov	r12,r4
80005b04:	fe b0 f6 46 	rcall	80004790 <get_arg>
80005b08:	2f dd       	sub	sp,-12
80005b0a:	78 06       	ld.w	r6,r12[0x0]
80005b0c:	c2 08       	rjmp	80005b4c <_vfprintf_r+0x1090>
80005b0e:	2f f7       	sub	r7,-1
80005b10:	10 39       	cp.w	r9,r8
80005b12:	c0 84       	brge	80005b22 <_vfprintf_r+0x1066>
80005b14:	fa c9 f9 44 	sub	r9,sp,-1724
80005b18:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005b1c:	ec f6 fd 88 	ld.w	r6,r6[-632]
80005b20:	c1 68       	rjmp	80005b4c <_vfprintf_r+0x1090>
80005b22:	41 09       	lddsp	r9,sp[0x40]
80005b24:	59 f8       	cp.w	r8,31
80005b26:	e0 89 00 10 	brgt	80005b46 <_vfprintf_r+0x108a>
80005b2a:	f2 ca ff fc 	sub	r10,r9,-4
80005b2e:	51 0a       	stdsp	sp[0x40],r10
80005b30:	72 06       	ld.w	r6,r9[0x0]
80005b32:	fa ce f9 44 	sub	lr,sp,-1724
80005b36:	fc 08 00 39 	add	r9,lr,r8<<0x3
80005b3a:	f3 46 fd 88 	st.w	r9[-632],r6
80005b3e:	2f f8       	sub	r8,-1
80005b40:	fb 48 06 b4 	st.w	sp[1716],r8
80005b44:	c0 48       	rjmp	80005b4c <_vfprintf_r+0x1090>
80005b46:	72 06       	ld.w	r6,r9[0x0]
80005b48:	2f c9       	sub	r9,-4
80005b4a:	51 09       	stdsp	sp[0x40],r9
80005b4c:	40 2c       	lddsp	r12,sp[0x8]
80005b4e:	58 0c       	cp.w	r12,0
80005b50:	c1 05       	brlt	80005b70 <_vfprintf_r+0x10b4>
80005b52:	18 9a       	mov	r10,r12
80005b54:	30 0b       	mov	r11,0
80005b56:	0c 9c       	mov	r12,r6
80005b58:	e0 a0 14 58 	rcall	80008408 <memchr>
80005b5c:	e0 80 02 df 	breq	8000611a <_vfprintf_r+0x165e>
80005b60:	f8 06 01 02 	sub	r2,r12,r6
80005b64:	40 2b       	lddsp	r11,sp[0x8]
80005b66:	16 32       	cp.w	r2,r11
80005b68:	e0 89 02 d9 	brgt	8000611a <_vfprintf_r+0x165e>
80005b6c:	e0 8f 02 d4 	bral	80006114 <_vfprintf_r+0x1658>
80005b70:	30 0a       	mov	r10,0
80005b72:	0c 9c       	mov	r12,r6
80005b74:	50 2a       	stdsp	sp[0x8],r10
80005b76:	e0 a0 19 2b 	rcall	80008dcc <strlen>
80005b7a:	18 92       	mov	r2,r12
80005b7c:	e0 8f 02 d2 	bral	80006120 <_vfprintf_r+0x1664>
80005b80:	50 a7       	stdsp	sp[0x28],r7
80005b82:	50 80       	stdsp	sp[0x20],r0
80005b84:	0c 97       	mov	r7,r6
80005b86:	04 94       	mov	r4,r2
80005b88:	06 96       	mov	r6,r3
80005b8a:	02 92       	mov	r2,r1
80005b8c:	40 93       	lddsp	r3,sp[0x24]
80005b8e:	10 90       	mov	r0,r8
80005b90:	40 41       	lddsp	r1,sp[0x10]
80005b92:	a5 a5       	sbr	r5,0x4
80005b94:	c0 a8       	rjmp	80005ba8 <_vfprintf_r+0x10ec>
80005b96:	50 a7       	stdsp	sp[0x28],r7
80005b98:	50 80       	stdsp	sp[0x20],r0
80005b9a:	0c 97       	mov	r7,r6
80005b9c:	04 94       	mov	r4,r2
80005b9e:	06 96       	mov	r6,r3
80005ba0:	02 92       	mov	r2,r1
80005ba2:	40 93       	lddsp	r3,sp[0x24]
80005ba4:	10 90       	mov	r0,r8
80005ba6:	40 41       	lddsp	r1,sp[0x10]
80005ba8:	ed b5 00 05 	bld	r5,0x5
80005bac:	c5 61       	brne	80005c58 <_vfprintf_r+0x119c>
80005bae:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005bb2:	40 39       	lddsp	r9,sp[0xc]
80005bb4:	58 09       	cp.w	r9,0
80005bb6:	c2 10       	breq	80005bf8 <_vfprintf_r+0x113c>
80005bb8:	10 36       	cp.w	r6,r8
80005bba:	c0 74       	brge	80005bc8 <_vfprintf_r+0x110c>
80005bbc:	fa c8 f9 44 	sub	r8,sp,-1724
80005bc0:	f0 06 00 36 	add	r6,r8,r6<<0x3
80005bc4:	c2 38       	rjmp	80005c0a <_vfprintf_r+0x114e>
80005bc6:	d7 03       	nop
80005bc8:	fa c8 f9 50 	sub	r8,sp,-1712
80005bcc:	1a d8       	st.w	--sp,r8
80005bce:	fa c8 fa b8 	sub	r8,sp,-1352
80005bd2:	1a d8       	st.w	--sp,r8
80005bd4:	fa c8 fb b4 	sub	r8,sp,-1100
80005bd8:	1a d8       	st.w	--sp,r8
80005bda:	fa c8 f9 40 	sub	r8,sp,-1728
80005bde:	fa c9 ff b4 	sub	r9,sp,-76
80005be2:	04 9a       	mov	r10,r2
80005be4:	0c 9b       	mov	r11,r6
80005be6:	08 9c       	mov	r12,r4
80005be8:	fe b0 f5 d4 	rcall	80004790 <get_arg>
80005bec:	2f dd       	sub	sp,-12
80005bee:	f8 e8 00 00 	ld.d	r8,r12[0]
80005bf2:	fa e9 00 00 	st.d	sp[0],r8
80005bf6:	c2 e8       	rjmp	80005c52 <_vfprintf_r+0x1196>
80005bf8:	ee ca ff ff 	sub	r10,r7,-1
80005bfc:	10 37       	cp.w	r7,r8
80005bfe:	c0 b4       	brge	80005c14 <_vfprintf_r+0x1158>
80005c00:	fa c8 f9 44 	sub	r8,sp,-1724
80005c04:	14 97       	mov	r7,r10
80005c06:	f0 06 00 36 	add	r6,r8,r6<<0x3
80005c0a:	ec ea fd 88 	ld.d	r10,r6[-632]
80005c0e:	fa eb 00 00 	st.d	sp[0],r10
80005c12:	c2 08       	rjmp	80005c52 <_vfprintf_r+0x1196>
80005c14:	41 09       	lddsp	r9,sp[0x40]
80005c16:	59 f8       	cp.w	r8,31
80005c18:	e0 89 00 16 	brgt	80005c44 <_vfprintf_r+0x1188>
80005c1c:	f2 e6 00 00 	ld.d	r6,r9[0]
80005c20:	f2 cb ff f8 	sub	r11,r9,-8
80005c24:	fa e7 00 00 	st.d	sp[0],r6
80005c28:	51 0b       	stdsp	sp[0x40],r11
80005c2a:	fa c6 f9 44 	sub	r6,sp,-1724
80005c2e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005c32:	fa e6 00 00 	ld.d	r6,sp[0]
80005c36:	f2 e7 fd 88 	st.d	r9[-632],r6
80005c3a:	2f f8       	sub	r8,-1
80005c3c:	14 97       	mov	r7,r10
80005c3e:	fb 48 06 b4 	st.w	sp[1716],r8
80005c42:	c0 88       	rjmp	80005c52 <_vfprintf_r+0x1196>
80005c44:	f2 e6 00 00 	ld.d	r6,r9[0]
80005c48:	2f 89       	sub	r9,-8
80005c4a:	fa e7 00 00 	st.d	sp[0],r6
80005c4e:	51 09       	stdsp	sp[0x40],r9
80005c50:	14 97       	mov	r7,r10
80005c52:	30 18       	mov	r8,1
80005c54:	e0 8f 01 d0 	bral	80005ff4 <_vfprintf_r+0x1538>
80005c58:	ed b5 00 04 	bld	r5,0x4
80005c5c:	c1 61       	brne	80005c88 <_vfprintf_r+0x11cc>
80005c5e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005c62:	40 3e       	lddsp	lr,sp[0xc]
80005c64:	58 0e       	cp.w	lr,0
80005c66:	c0 80       	breq	80005c76 <_vfprintf_r+0x11ba>
80005c68:	10 36       	cp.w	r6,r8
80005c6a:	c6 74       	brge	80005d38 <_vfprintf_r+0x127c>
80005c6c:	fa cc f9 44 	sub	r12,sp,-1724
80005c70:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005c74:	c8 08       	rjmp	80005d74 <_vfprintf_r+0x12b8>
80005c76:	ee ca ff ff 	sub	r10,r7,-1
80005c7a:	10 37       	cp.w	r7,r8
80005c7c:	c7 f4       	brge	80005d7a <_vfprintf_r+0x12be>
80005c7e:	fa cb f9 44 	sub	r11,sp,-1724
80005c82:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005c86:	c7 68       	rjmp	80005d72 <_vfprintf_r+0x12b6>
80005c88:	ed b5 00 06 	bld	r5,0x6
80005c8c:	c4 a1       	brne	80005d20 <_vfprintf_r+0x1264>
80005c8e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005c92:	40 3c       	lddsp	r12,sp[0xc]
80005c94:	58 0c       	cp.w	r12,0
80005c96:	c1 d0       	breq	80005cd0 <_vfprintf_r+0x1214>
80005c98:	10 36       	cp.w	r6,r8
80005c9a:	c0 64       	brge	80005ca6 <_vfprintf_r+0x11ea>
80005c9c:	fa cb f9 44 	sub	r11,sp,-1724
80005ca0:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005ca4:	c1 f8       	rjmp	80005ce2 <_vfprintf_r+0x1226>
80005ca6:	fa c8 f9 50 	sub	r8,sp,-1712
80005caa:	1a d8       	st.w	--sp,r8
80005cac:	fa c8 fa b8 	sub	r8,sp,-1352
80005cb0:	1a d8       	st.w	--sp,r8
80005cb2:	fa c8 fb b4 	sub	r8,sp,-1100
80005cb6:	1a d8       	st.w	--sp,r8
80005cb8:	fa c8 f9 40 	sub	r8,sp,-1728
80005cbc:	fa c9 ff b4 	sub	r9,sp,-76
80005cc0:	04 9a       	mov	r10,r2
80005cc2:	0c 9b       	mov	r11,r6
80005cc4:	08 9c       	mov	r12,r4
80005cc6:	fe b0 f5 65 	rcall	80004790 <get_arg>
80005cca:	2f dd       	sub	sp,-12
80005ccc:	98 18       	ld.sh	r8,r12[0x2]
80005cce:	c2 68       	rjmp	80005d1a <_vfprintf_r+0x125e>
80005cd0:	ee ca ff ff 	sub	r10,r7,-1
80005cd4:	10 37       	cp.w	r7,r8
80005cd6:	c0 94       	brge	80005ce8 <_vfprintf_r+0x122c>
80005cd8:	fa c9 f9 44 	sub	r9,sp,-1724
80005cdc:	14 97       	mov	r7,r10
80005cde:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005ce2:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005ce6:	c1 a8       	rjmp	80005d1a <_vfprintf_r+0x125e>
80005ce8:	41 09       	lddsp	r9,sp[0x40]
80005cea:	59 f8       	cp.w	r8,31
80005cec:	e0 89 00 13 	brgt	80005d12 <_vfprintf_r+0x1256>
80005cf0:	f2 cb ff fc 	sub	r11,r9,-4
80005cf4:	51 0b       	stdsp	sp[0x40],r11
80005cf6:	72 09       	ld.w	r9,r9[0x0]
80005cf8:	fa c6 f9 44 	sub	r6,sp,-1724
80005cfc:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005d00:	2f f8       	sub	r8,-1
80005d02:	f7 49 fd 88 	st.w	r11[-632],r9
80005d06:	fb 48 06 b4 	st.w	sp[1716],r8
80005d0a:	14 97       	mov	r7,r10
80005d0c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005d10:	c0 58       	rjmp	80005d1a <_vfprintf_r+0x125e>
80005d12:	92 18       	ld.sh	r8,r9[0x2]
80005d14:	14 97       	mov	r7,r10
80005d16:	2f c9       	sub	r9,-4
80005d18:	51 09       	stdsp	sp[0x40],r9
80005d1a:	5c 78       	castu.h	r8
80005d1c:	50 18       	stdsp	sp[0x4],r8
80005d1e:	c4 68       	rjmp	80005daa <_vfprintf_r+0x12ee>
80005d20:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005d24:	40 3c       	lddsp	r12,sp[0xc]
80005d26:	58 0c       	cp.w	r12,0
80005d28:	c1 d0       	breq	80005d62 <_vfprintf_r+0x12a6>
80005d2a:	10 36       	cp.w	r6,r8
80005d2c:	c0 64       	brge	80005d38 <_vfprintf_r+0x127c>
80005d2e:	fa cb f9 44 	sub	r11,sp,-1724
80005d32:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005d36:	c1 f8       	rjmp	80005d74 <_vfprintf_r+0x12b8>
80005d38:	fa c8 f9 50 	sub	r8,sp,-1712
80005d3c:	1a d8       	st.w	--sp,r8
80005d3e:	fa c8 fa b8 	sub	r8,sp,-1352
80005d42:	0c 9b       	mov	r11,r6
80005d44:	1a d8       	st.w	--sp,r8
80005d46:	fa c8 fb b4 	sub	r8,sp,-1100
80005d4a:	04 9a       	mov	r10,r2
80005d4c:	1a d8       	st.w	--sp,r8
80005d4e:	08 9c       	mov	r12,r4
80005d50:	fa c8 f9 40 	sub	r8,sp,-1728
80005d54:	fa c9 ff b4 	sub	r9,sp,-76
80005d58:	fe b0 f5 1c 	rcall	80004790 <get_arg>
80005d5c:	2f dd       	sub	sp,-12
80005d5e:	78 0b       	ld.w	r11,r12[0x0]
80005d60:	c2 48       	rjmp	80005da8 <_vfprintf_r+0x12ec>
80005d62:	ee ca ff ff 	sub	r10,r7,-1
80005d66:	10 37       	cp.w	r7,r8
80005d68:	c0 94       	brge	80005d7a <_vfprintf_r+0x12be>
80005d6a:	fa c9 f9 44 	sub	r9,sp,-1724
80005d6e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005d72:	14 97       	mov	r7,r10
80005d74:	ec fb fd 88 	ld.w	r11,r6[-632]
80005d78:	c1 88       	rjmp	80005da8 <_vfprintf_r+0x12ec>
80005d7a:	41 09       	lddsp	r9,sp[0x40]
80005d7c:	59 f8       	cp.w	r8,31
80005d7e:	e0 89 00 11 	brgt	80005da0 <_vfprintf_r+0x12e4>
80005d82:	f2 cb ff fc 	sub	r11,r9,-4
80005d86:	51 0b       	stdsp	sp[0x40],r11
80005d88:	fa c6 f9 44 	sub	r6,sp,-1724
80005d8c:	72 0b       	ld.w	r11,r9[0x0]
80005d8e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005d92:	f3 4b fd 88 	st.w	r9[-632],r11
80005d96:	2f f8       	sub	r8,-1
80005d98:	14 97       	mov	r7,r10
80005d9a:	fb 48 06 b4 	st.w	sp[1716],r8
80005d9e:	c0 58       	rjmp	80005da8 <_vfprintf_r+0x12ec>
80005da0:	72 0b       	ld.w	r11,r9[0x0]
80005da2:	14 97       	mov	r7,r10
80005da4:	2f c9       	sub	r9,-4
80005da6:	51 09       	stdsp	sp[0x40],r9
80005da8:	50 1b       	stdsp	sp[0x4],r11
80005daa:	30 0e       	mov	lr,0
80005dac:	30 18       	mov	r8,1
80005dae:	50 0e       	stdsp	sp[0x0],lr
80005db0:	c2 29       	rjmp	80005ff4 <_vfprintf_r+0x1538>
80005db2:	50 a7       	stdsp	sp[0x28],r7
80005db4:	50 80       	stdsp	sp[0x20],r0
80005db6:	0c 97       	mov	r7,r6
80005db8:	04 94       	mov	r4,r2
80005dba:	06 96       	mov	r6,r3
80005dbc:	02 92       	mov	r2,r1
80005dbe:	fe cc b9 0a 	sub	r12,pc,-18166
80005dc2:	40 93       	lddsp	r3,sp[0x24]
80005dc4:	10 90       	mov	r0,r8
80005dc6:	40 41       	lddsp	r1,sp[0x10]
80005dc8:	50 dc       	stdsp	sp[0x34],r12
80005dca:	ed b5 00 05 	bld	r5,0x5
80005dce:	c5 51       	brne	80005e78 <_vfprintf_r+0x13bc>
80005dd0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005dd4:	40 3b       	lddsp	r11,sp[0xc]
80005dd6:	58 0b       	cp.w	r11,0
80005dd8:	c2 20       	breq	80005e1c <_vfprintf_r+0x1360>
80005dda:	10 36       	cp.w	r6,r8
80005ddc:	c0 a4       	brge	80005df0 <_vfprintf_r+0x1334>
80005dde:	fa ca f9 44 	sub	r10,sp,-1724
80005de2:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005de6:	ec e8 fd 88 	ld.d	r8,r6[-632]
80005dea:	fa e9 00 00 	st.d	sp[0],r8
80005dee:	cf 28       	rjmp	80005fd2 <_vfprintf_r+0x1516>
80005df0:	fa c8 f9 50 	sub	r8,sp,-1712
80005df4:	1a d8       	st.w	--sp,r8
80005df6:	fa c8 fa b8 	sub	r8,sp,-1352
80005dfa:	04 9a       	mov	r10,r2
80005dfc:	1a d8       	st.w	--sp,r8
80005dfe:	0c 9b       	mov	r11,r6
80005e00:	fa c8 fb b4 	sub	r8,sp,-1100
80005e04:	08 9c       	mov	r12,r4
80005e06:	1a d8       	st.w	--sp,r8
80005e08:	fa c8 f9 40 	sub	r8,sp,-1728
80005e0c:	fa c9 ff b4 	sub	r9,sp,-76
80005e10:	fe b0 f4 c0 	rcall	80004790 <get_arg>
80005e14:	2f dd       	sub	sp,-12
80005e16:	f8 ea 00 00 	ld.d	r10,r12[0]
80005e1a:	c0 c8       	rjmp	80005e32 <_vfprintf_r+0x1376>
80005e1c:	ee ca ff ff 	sub	r10,r7,-1
80005e20:	10 37       	cp.w	r7,r8
80005e22:	c0 b4       	brge	80005e38 <_vfprintf_r+0x137c>
80005e24:	fa c9 f9 44 	sub	r9,sp,-1724
80005e28:	14 97       	mov	r7,r10
80005e2a:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005e2e:	ec ea fd 88 	ld.d	r10,r6[-632]
80005e32:	fa eb 00 00 	st.d	sp[0],r10
80005e36:	cc e8       	rjmp	80005fd2 <_vfprintf_r+0x1516>
80005e38:	41 09       	lddsp	r9,sp[0x40]
80005e3a:	59 f8       	cp.w	r8,31
80005e3c:	e0 89 00 16 	brgt	80005e68 <_vfprintf_r+0x13ac>
80005e40:	f2 e6 00 00 	ld.d	r6,r9[0]
80005e44:	f2 cb ff f8 	sub	r11,r9,-8
80005e48:	fa e7 00 00 	st.d	sp[0],r6
80005e4c:	51 0b       	stdsp	sp[0x40],r11
80005e4e:	fa c6 f9 44 	sub	r6,sp,-1724
80005e52:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005e56:	fa e6 00 00 	ld.d	r6,sp[0]
80005e5a:	f2 e7 fd 88 	st.d	r9[-632],r6
80005e5e:	2f f8       	sub	r8,-1
80005e60:	14 97       	mov	r7,r10
80005e62:	fb 48 06 b4 	st.w	sp[1716],r8
80005e66:	cb 68       	rjmp	80005fd2 <_vfprintf_r+0x1516>
80005e68:	f2 e6 00 00 	ld.d	r6,r9[0]
80005e6c:	2f 89       	sub	r9,-8
80005e6e:	fa e7 00 00 	st.d	sp[0],r6
80005e72:	51 09       	stdsp	sp[0x40],r9
80005e74:	14 97       	mov	r7,r10
80005e76:	ca e8       	rjmp	80005fd2 <_vfprintf_r+0x1516>
80005e78:	ed b5 00 04 	bld	r5,0x4
80005e7c:	c1 71       	brne	80005eaa <_vfprintf_r+0x13ee>
80005e7e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005e82:	40 3e       	lddsp	lr,sp[0xc]
80005e84:	58 0e       	cp.w	lr,0
80005e86:	c0 80       	breq	80005e96 <_vfprintf_r+0x13da>
80005e88:	10 36       	cp.w	r6,r8
80005e8a:	c6 94       	brge	80005f5c <_vfprintf_r+0x14a0>
80005e8c:	fa cc f9 44 	sub	r12,sp,-1724
80005e90:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005e94:	c8 28       	rjmp	80005f98 <_vfprintf_r+0x14dc>
80005e96:	ee ca ff ff 	sub	r10,r7,-1
80005e9a:	10 37       	cp.w	r7,r8
80005e9c:	e0 84 00 81 	brge	80005f9e <_vfprintf_r+0x14e2>
80005ea0:	fa cb f9 44 	sub	r11,sp,-1724
80005ea4:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005ea8:	c7 78       	rjmp	80005f96 <_vfprintf_r+0x14da>
80005eaa:	ed b5 00 06 	bld	r5,0x6
80005eae:	c4 b1       	brne	80005f44 <_vfprintf_r+0x1488>
80005eb0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005eb4:	40 3c       	lddsp	r12,sp[0xc]
80005eb6:	58 0c       	cp.w	r12,0
80005eb8:	c1 d0       	breq	80005ef2 <_vfprintf_r+0x1436>
80005eba:	10 36       	cp.w	r6,r8
80005ebc:	c0 64       	brge	80005ec8 <_vfprintf_r+0x140c>
80005ebe:	fa cb f9 44 	sub	r11,sp,-1724
80005ec2:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005ec6:	c1 f8       	rjmp	80005f04 <_vfprintf_r+0x1448>
80005ec8:	fa c8 f9 50 	sub	r8,sp,-1712
80005ecc:	1a d8       	st.w	--sp,r8
80005ece:	fa c8 fa b8 	sub	r8,sp,-1352
80005ed2:	1a d8       	st.w	--sp,r8
80005ed4:	fa c8 fb b4 	sub	r8,sp,-1100
80005ed8:	1a d8       	st.w	--sp,r8
80005eda:	fa c8 f9 40 	sub	r8,sp,-1728
80005ede:	fa c9 ff b4 	sub	r9,sp,-76
80005ee2:	04 9a       	mov	r10,r2
80005ee4:	0c 9b       	mov	r11,r6
80005ee6:	08 9c       	mov	r12,r4
80005ee8:	fe b0 f4 54 	rcall	80004790 <get_arg>
80005eec:	2f dd       	sub	sp,-12
80005eee:	98 18       	ld.sh	r8,r12[0x2]
80005ef0:	c2 78       	rjmp	80005f3e <_vfprintf_r+0x1482>
80005ef2:	ee ca ff ff 	sub	r10,r7,-1
80005ef6:	10 37       	cp.w	r7,r8
80005ef8:	c0 a4       	brge	80005f0c <_vfprintf_r+0x1450>
80005efa:	fa c9 f9 44 	sub	r9,sp,-1724
80005efe:	14 97       	mov	r7,r10
80005f00:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005f04:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005f08:	c1 b8       	rjmp	80005f3e <_vfprintf_r+0x1482>
80005f0a:	d7 03       	nop
80005f0c:	41 09       	lddsp	r9,sp[0x40]
80005f0e:	59 f8       	cp.w	r8,31
80005f10:	e0 89 00 13 	brgt	80005f36 <_vfprintf_r+0x147a>
80005f14:	f2 cb ff fc 	sub	r11,r9,-4
80005f18:	51 0b       	stdsp	sp[0x40],r11
80005f1a:	72 09       	ld.w	r9,r9[0x0]
80005f1c:	fa c6 f9 44 	sub	r6,sp,-1724
80005f20:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005f24:	2f f8       	sub	r8,-1
80005f26:	f7 49 fd 88 	st.w	r11[-632],r9
80005f2a:	fb 48 06 b4 	st.w	sp[1716],r8
80005f2e:	14 97       	mov	r7,r10
80005f30:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005f34:	c0 58       	rjmp	80005f3e <_vfprintf_r+0x1482>
80005f36:	92 18       	ld.sh	r8,r9[0x2]
80005f38:	14 97       	mov	r7,r10
80005f3a:	2f c9       	sub	r9,-4
80005f3c:	51 09       	stdsp	sp[0x40],r9
80005f3e:	5c 78       	castu.h	r8
80005f40:	50 18       	stdsp	sp[0x4],r8
80005f42:	c4 68       	rjmp	80005fce <_vfprintf_r+0x1512>
80005f44:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005f48:	40 3c       	lddsp	r12,sp[0xc]
80005f4a:	58 0c       	cp.w	r12,0
80005f4c:	c1 d0       	breq	80005f86 <_vfprintf_r+0x14ca>
80005f4e:	10 36       	cp.w	r6,r8
80005f50:	c0 64       	brge	80005f5c <_vfprintf_r+0x14a0>
80005f52:	fa cb f9 44 	sub	r11,sp,-1724
80005f56:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005f5a:	c1 f8       	rjmp	80005f98 <_vfprintf_r+0x14dc>
80005f5c:	fa c8 f9 50 	sub	r8,sp,-1712
80005f60:	1a d8       	st.w	--sp,r8
80005f62:	fa c8 fa b8 	sub	r8,sp,-1352
80005f66:	0c 9b       	mov	r11,r6
80005f68:	1a d8       	st.w	--sp,r8
80005f6a:	fa c8 fb b4 	sub	r8,sp,-1100
80005f6e:	04 9a       	mov	r10,r2
80005f70:	1a d8       	st.w	--sp,r8
80005f72:	08 9c       	mov	r12,r4
80005f74:	fa c8 f9 40 	sub	r8,sp,-1728
80005f78:	fa c9 ff b4 	sub	r9,sp,-76
80005f7c:	fe b0 f4 0a 	rcall	80004790 <get_arg>
80005f80:	2f dd       	sub	sp,-12
80005f82:	78 0b       	ld.w	r11,r12[0x0]
80005f84:	c2 48       	rjmp	80005fcc <_vfprintf_r+0x1510>
80005f86:	ee ca ff ff 	sub	r10,r7,-1
80005f8a:	10 37       	cp.w	r7,r8
80005f8c:	c0 94       	brge	80005f9e <_vfprintf_r+0x14e2>
80005f8e:	fa c9 f9 44 	sub	r9,sp,-1724
80005f92:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005f96:	14 97       	mov	r7,r10
80005f98:	ec fb fd 88 	ld.w	r11,r6[-632]
80005f9c:	c1 88       	rjmp	80005fcc <_vfprintf_r+0x1510>
80005f9e:	41 09       	lddsp	r9,sp[0x40]
80005fa0:	59 f8       	cp.w	r8,31
80005fa2:	e0 89 00 11 	brgt	80005fc4 <_vfprintf_r+0x1508>
80005fa6:	f2 cb ff fc 	sub	r11,r9,-4
80005faa:	51 0b       	stdsp	sp[0x40],r11
80005fac:	fa c6 f9 44 	sub	r6,sp,-1724
80005fb0:	72 0b       	ld.w	r11,r9[0x0]
80005fb2:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005fb6:	f3 4b fd 88 	st.w	r9[-632],r11
80005fba:	2f f8       	sub	r8,-1
80005fbc:	14 97       	mov	r7,r10
80005fbe:	fb 48 06 b4 	st.w	sp[1716],r8
80005fc2:	c0 58       	rjmp	80005fcc <_vfprintf_r+0x1510>
80005fc4:	72 0b       	ld.w	r11,r9[0x0]
80005fc6:	14 97       	mov	r7,r10
80005fc8:	2f c9       	sub	r9,-4
80005fca:	51 09       	stdsp	sp[0x40],r9
80005fcc:	50 1b       	stdsp	sp[0x4],r11
80005fce:	30 0e       	mov	lr,0
80005fd0:	50 0e       	stdsp	sp[0x0],lr
80005fd2:	40 08       	lddsp	r8,sp[0x0]
80005fd4:	40 1c       	lddsp	r12,sp[0x4]
80005fd6:	18 48       	or	r8,r12
80005fd8:	5f 19       	srne	r9
80005fda:	0a 98       	mov	r8,r5
80005fdc:	eb e9 00 09 	and	r9,r5,r9
80005fe0:	a1 b8       	sbr	r8,0x1
80005fe2:	58 09       	cp.w	r9,0
80005fe4:	c0 70       	breq	80005ff2 <_vfprintf_r+0x1536>
80005fe6:	10 95       	mov	r5,r8
80005fe8:	fb 60 06 b9 	st.b	sp[1721],r0
80005fec:	33 08       	mov	r8,48
80005fee:	fb 68 06 b8 	st.b	sp[1720],r8
80005ff2:	30 28       	mov	r8,2
80005ff4:	30 09       	mov	r9,0
80005ff6:	fb 69 06 bb 	st.b	sp[1723],r9
80005ffa:	0a 99       	mov	r9,r5
80005ffc:	a7 d9       	cbr	r9,0x7
80005ffe:	40 2b       	lddsp	r11,sp[0x8]
80006000:	40 16       	lddsp	r6,sp[0x4]
80006002:	58 0b       	cp.w	r11,0
80006004:	5f 1a       	srne	r10
80006006:	f2 05 17 40 	movge	r5,r9
8000600a:	fa c2 f9 78 	sub	r2,sp,-1672
8000600e:	40 09       	lddsp	r9,sp[0x0]
80006010:	0c 49       	or	r9,r6
80006012:	5f 19       	srne	r9
80006014:	f5 e9 10 09 	or	r9,r10,r9
80006018:	c5 c0       	breq	800060d0 <_vfprintf_r+0x1614>
8000601a:	30 19       	mov	r9,1
8000601c:	f2 08 18 00 	cp.b	r8,r9
80006020:	c0 60       	breq	8000602c <_vfprintf_r+0x1570>
80006022:	30 29       	mov	r9,2
80006024:	f2 08 18 00 	cp.b	r8,r9
80006028:	c0 41       	brne	80006030 <_vfprintf_r+0x1574>
8000602a:	c3 c8       	rjmp	800060a2 <_vfprintf_r+0x15e6>
8000602c:	04 96       	mov	r6,r2
8000602e:	c3 08       	rjmp	8000608e <_vfprintf_r+0x15d2>
80006030:	04 96       	mov	r6,r2
80006032:	fa e8 00 00 	ld.d	r8,sp[0]
80006036:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000603a:	2d 0a       	sub	r10,-48
8000603c:	0c fa       	st.b	--r6,r10
8000603e:	f0 0b 16 03 	lsr	r11,r8,0x3
80006042:	f2 0c 16 03 	lsr	r12,r9,0x3
80006046:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
8000604a:	18 99       	mov	r9,r12
8000604c:	16 98       	mov	r8,r11
8000604e:	58 08       	cp.w	r8,0
80006050:	5c 29       	cpc	r9
80006052:	cf 21       	brne	80006036 <_vfprintf_r+0x157a>
80006054:	fa e9 00 00 	st.d	sp[0],r8
80006058:	ed b5 00 00 	bld	r5,0x0
8000605c:	c4 51       	brne	800060e6 <_vfprintf_r+0x162a>
8000605e:	33 09       	mov	r9,48
80006060:	f2 0a 18 00 	cp.b	r10,r9
80006064:	c4 10       	breq	800060e6 <_vfprintf_r+0x162a>
80006066:	0c f9       	st.b	--r6,r9
80006068:	c3 f8       	rjmp	800060e6 <_vfprintf_r+0x162a>
8000606a:	fa ea 00 00 	ld.d	r10,sp[0]
8000606e:	30 a8       	mov	r8,10
80006070:	30 09       	mov	r9,0
80006072:	e0 a0 1c cb 	rcall	80009a08 <__avr32_umod64>
80006076:	30 a8       	mov	r8,10
80006078:	2d 0a       	sub	r10,-48
8000607a:	30 09       	mov	r9,0
8000607c:	ac 8a       	st.b	r6[0x0],r10
8000607e:	fa ea 00 00 	ld.d	r10,sp[0]
80006082:	e0 a0 1b 91 	rcall	800097a4 <__avr32_udiv64>
80006086:	16 99       	mov	r9,r11
80006088:	14 98       	mov	r8,r10
8000608a:	fa e9 00 00 	st.d	sp[0],r8
8000608e:	20 16       	sub	r6,1
80006090:	fa ea 00 00 	ld.d	r10,sp[0]
80006094:	58 9a       	cp.w	r10,9
80006096:	5c 2b       	cpc	r11
80006098:	fe 9b ff e9 	brhi	8000606a <_vfprintf_r+0x15ae>
8000609c:	1b f8       	ld.ub	r8,sp[0x7]
8000609e:	2d 08       	sub	r8,-48
800060a0:	c2 08       	rjmp	800060e0 <_vfprintf_r+0x1624>
800060a2:	04 96       	mov	r6,r2
800060a4:	fa e8 00 00 	ld.d	r8,sp[0]
800060a8:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
800060ac:	40 de       	lddsp	lr,sp[0x34]
800060ae:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
800060b2:	0c fa       	st.b	--r6,r10
800060b4:	f2 0b 16 04 	lsr	r11,r9,0x4
800060b8:	f0 0a 16 04 	lsr	r10,r8,0x4
800060bc:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
800060c0:	16 99       	mov	r9,r11
800060c2:	14 98       	mov	r8,r10
800060c4:	58 08       	cp.w	r8,0
800060c6:	5c 29       	cpc	r9
800060c8:	cf 01       	brne	800060a8 <_vfprintf_r+0x15ec>
800060ca:	fa e9 00 00 	st.d	sp[0],r8
800060ce:	c0 c8       	rjmp	800060e6 <_vfprintf_r+0x162a>
800060d0:	58 08       	cp.w	r8,0
800060d2:	c0 91       	brne	800060e4 <_vfprintf_r+0x1628>
800060d4:	ed b5 00 00 	bld	r5,0x0
800060d8:	c0 61       	brne	800060e4 <_vfprintf_r+0x1628>
800060da:	fa c6 f9 79 	sub	r6,sp,-1671
800060de:	33 08       	mov	r8,48
800060e0:	ac 88       	st.b	r6[0x0],r8
800060e2:	c0 28       	rjmp	800060e6 <_vfprintf_r+0x162a>
800060e4:	04 96       	mov	r6,r2
800060e6:	0c 12       	sub	r2,r6
800060e8:	c1 c8       	rjmp	80006120 <_vfprintf_r+0x1664>
800060ea:	50 a7       	stdsp	sp[0x28],r7
800060ec:	50 80       	stdsp	sp[0x20],r0
800060ee:	40 93       	lddsp	r3,sp[0x24]
800060f0:	0c 97       	mov	r7,r6
800060f2:	10 90       	mov	r0,r8
800060f4:	04 94       	mov	r4,r2
800060f6:	40 41       	lddsp	r1,sp[0x10]
800060f8:	58 08       	cp.w	r8,0
800060fa:	e0 80 04 4f 	breq	80006998 <_vfprintf_r+0x1edc>
800060fe:	fb 68 06 60 	st.b	sp[1632],r8
80006102:	30 0c       	mov	r12,0
80006104:	30 08       	mov	r8,0
80006106:	30 12       	mov	r2,1
80006108:	fb 68 06 bb 	st.b	sp[1723],r8
8000610c:	50 2c       	stdsp	sp[0x8],r12
8000610e:	fa c6 f9 a0 	sub	r6,sp,-1632
80006112:	c0 78       	rjmp	80006120 <_vfprintf_r+0x1664>
80006114:	30 0b       	mov	r11,0
80006116:	50 2b       	stdsp	sp[0x8],r11
80006118:	c0 48       	rjmp	80006120 <_vfprintf_r+0x1664>
8000611a:	40 22       	lddsp	r2,sp[0x8]
8000611c:	30 0a       	mov	r10,0
8000611e:	50 2a       	stdsp	sp[0x8],r10
80006120:	40 29       	lddsp	r9,sp[0x8]
80006122:	e4 09 0c 49 	max	r9,r2,r9
80006126:	fb 38 06 bb 	ld.ub	r8,sp[1723]
8000612a:	50 39       	stdsp	sp[0xc],r9
8000612c:	0a 9e       	mov	lr,r5
8000612e:	30 09       	mov	r9,0
80006130:	e2 1e 00 02 	andl	lr,0x2,COH
80006134:	f2 08 18 00 	cp.b	r8,r9
80006138:	fb f8 10 03 	ld.wne	r8,sp[0xc]
8000613c:	f7 b8 01 ff 	subne	r8,-1
80006140:	fb f8 1a 03 	st.wne	sp[0xc],r8
80006144:	0a 9b       	mov	r11,r5
80006146:	58 0e       	cp.w	lr,0
80006148:	fb fc 10 03 	ld.wne	r12,sp[0xc]
8000614c:	f7 bc 01 fe 	subne	r12,-2
80006150:	fb fc 1a 03 	st.wne	sp[0xc],r12
80006154:	e2 1b 00 84 	andl	r11,0x84,COH
80006158:	50 fe       	stdsp	sp[0x3c],lr
8000615a:	50 9b       	stdsp	sp[0x24],r11
8000615c:	c4 71       	brne	800061ea <_vfprintf_r+0x172e>
8000615e:	40 8a       	lddsp	r10,sp[0x20]
80006160:	40 39       	lddsp	r9,sp[0xc]
80006162:	12 1a       	sub	r10,r9
80006164:	50 4a       	stdsp	sp[0x10],r10
80006166:	58 0a       	cp.w	r10,0
80006168:	e0 89 00 20 	brgt	800061a8 <_vfprintf_r+0x16ec>
8000616c:	c3 f8       	rjmp	800061ea <_vfprintf_r+0x172e>
8000616e:	2f 09       	sub	r9,-16
80006170:	2f f8       	sub	r8,-1
80006172:	fe ce bc a6 	sub	lr,pc,-17242
80006176:	31 0c       	mov	r12,16
80006178:	fb 49 06 90 	st.w	sp[1680],r9
8000617c:	87 0e       	st.w	r3[0x0],lr
8000617e:	87 1c       	st.w	r3[0x4],r12
80006180:	fb 48 06 8c 	st.w	sp[1676],r8
80006184:	58 78       	cp.w	r8,7
80006186:	e0 89 00 04 	brgt	8000618e <_vfprintf_r+0x16d2>
8000618a:	2f 83       	sub	r3,-8
8000618c:	c0 b8       	rjmp	800061a2 <_vfprintf_r+0x16e6>
8000618e:	fa ca f9 78 	sub	r10,sp,-1672
80006192:	02 9b       	mov	r11,r1
80006194:	08 9c       	mov	r12,r4
80006196:	fe b0 f4 85 	rcall	80004aa0 <__sprint_r>
8000619a:	e0 81 04 10 	brne	800069ba <_vfprintf_r+0x1efe>
8000619e:	fa c3 f9 e0 	sub	r3,sp,-1568
800061a2:	40 4b       	lddsp	r11,sp[0x10]
800061a4:	21 0b       	sub	r11,16
800061a6:	50 4b       	stdsp	sp[0x10],r11
800061a8:	fa f9 06 90 	ld.w	r9,sp[1680]
800061ac:	fa f8 06 8c 	ld.w	r8,sp[1676]
800061b0:	fe ca bc e4 	sub	r10,pc,-17180
800061b4:	40 4e       	lddsp	lr,sp[0x10]
800061b6:	59 0e       	cp.w	lr,16
800061b8:	fe 99 ff db 	brgt	8000616e <_vfprintf_r+0x16b2>
800061bc:	1c 09       	add	r9,lr
800061be:	2f f8       	sub	r8,-1
800061c0:	87 0a       	st.w	r3[0x0],r10
800061c2:	fb 49 06 90 	st.w	sp[1680],r9
800061c6:	87 1e       	st.w	r3[0x4],lr
800061c8:	fb 48 06 8c 	st.w	sp[1676],r8
800061cc:	58 78       	cp.w	r8,7
800061ce:	e0 89 00 04 	brgt	800061d6 <_vfprintf_r+0x171a>
800061d2:	2f 83       	sub	r3,-8
800061d4:	c0 b8       	rjmp	800061ea <_vfprintf_r+0x172e>
800061d6:	fa ca f9 78 	sub	r10,sp,-1672
800061da:	02 9b       	mov	r11,r1
800061dc:	08 9c       	mov	r12,r4
800061de:	fe b0 f4 61 	rcall	80004aa0 <__sprint_r>
800061e2:	e0 81 03 ec 	brne	800069ba <_vfprintf_r+0x1efe>
800061e6:	fa c3 f9 e0 	sub	r3,sp,-1568
800061ea:	30 09       	mov	r9,0
800061ec:	fb 38 06 bb 	ld.ub	r8,sp[1723]
800061f0:	f2 08 18 00 	cp.b	r8,r9
800061f4:	c1 f0       	breq	80006232 <_vfprintf_r+0x1776>
800061f6:	fa f8 06 90 	ld.w	r8,sp[1680]
800061fa:	fa c9 f9 45 	sub	r9,sp,-1723
800061fe:	2f f8       	sub	r8,-1
80006200:	87 09       	st.w	r3[0x0],r9
80006202:	fb 48 06 90 	st.w	sp[1680],r8
80006206:	30 19       	mov	r9,1
80006208:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000620c:	87 19       	st.w	r3[0x4],r9
8000620e:	2f f8       	sub	r8,-1
80006210:	fb 48 06 8c 	st.w	sp[1676],r8
80006214:	58 78       	cp.w	r8,7
80006216:	e0 89 00 04 	brgt	8000621e <_vfprintf_r+0x1762>
8000621a:	2f 83       	sub	r3,-8
8000621c:	c0 b8       	rjmp	80006232 <_vfprintf_r+0x1776>
8000621e:	fa ca f9 78 	sub	r10,sp,-1672
80006222:	02 9b       	mov	r11,r1
80006224:	08 9c       	mov	r12,r4
80006226:	fe b0 f4 3d 	rcall	80004aa0 <__sprint_r>
8000622a:	e0 81 03 c8 	brne	800069ba <_vfprintf_r+0x1efe>
8000622e:	fa c3 f9 e0 	sub	r3,sp,-1568
80006232:	40 fc       	lddsp	r12,sp[0x3c]
80006234:	58 0c       	cp.w	r12,0
80006236:	c1 f0       	breq	80006274 <_vfprintf_r+0x17b8>
80006238:	fa f8 06 90 	ld.w	r8,sp[1680]
8000623c:	fa c9 f9 48 	sub	r9,sp,-1720
80006240:	2f e8       	sub	r8,-2
80006242:	87 09       	st.w	r3[0x0],r9
80006244:	fb 48 06 90 	st.w	sp[1680],r8
80006248:	30 29       	mov	r9,2
8000624a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000624e:	87 19       	st.w	r3[0x4],r9
80006250:	2f f8       	sub	r8,-1
80006252:	fb 48 06 8c 	st.w	sp[1676],r8
80006256:	58 78       	cp.w	r8,7
80006258:	e0 89 00 04 	brgt	80006260 <_vfprintf_r+0x17a4>
8000625c:	2f 83       	sub	r3,-8
8000625e:	c0 b8       	rjmp	80006274 <_vfprintf_r+0x17b8>
80006260:	fa ca f9 78 	sub	r10,sp,-1672
80006264:	02 9b       	mov	r11,r1
80006266:	08 9c       	mov	r12,r4
80006268:	fe b0 f4 1c 	rcall	80004aa0 <__sprint_r>
8000626c:	e0 81 03 a7 	brne	800069ba <_vfprintf_r+0x1efe>
80006270:	fa c3 f9 e0 	sub	r3,sp,-1568
80006274:	40 9b       	lddsp	r11,sp[0x24]
80006276:	e0 4b 00 80 	cp.w	r11,128
8000627a:	c4 71       	brne	80006308 <_vfprintf_r+0x184c>
8000627c:	40 8a       	lddsp	r10,sp[0x20]
8000627e:	40 39       	lddsp	r9,sp[0xc]
80006280:	12 1a       	sub	r10,r9
80006282:	50 4a       	stdsp	sp[0x10],r10
80006284:	58 0a       	cp.w	r10,0
80006286:	e0 89 00 20 	brgt	800062c6 <_vfprintf_r+0x180a>
8000628a:	c3 f8       	rjmp	80006308 <_vfprintf_r+0x184c>
8000628c:	2f 09       	sub	r9,-16
8000628e:	2f f8       	sub	r8,-1
80006290:	fe ce bd b4 	sub	lr,pc,-16972
80006294:	31 0c       	mov	r12,16
80006296:	fb 49 06 90 	st.w	sp[1680],r9
8000629a:	87 0e       	st.w	r3[0x0],lr
8000629c:	87 1c       	st.w	r3[0x4],r12
8000629e:	fb 48 06 8c 	st.w	sp[1676],r8
800062a2:	58 78       	cp.w	r8,7
800062a4:	e0 89 00 04 	brgt	800062ac <_vfprintf_r+0x17f0>
800062a8:	2f 83       	sub	r3,-8
800062aa:	c0 b8       	rjmp	800062c0 <_vfprintf_r+0x1804>
800062ac:	fa ca f9 78 	sub	r10,sp,-1672
800062b0:	02 9b       	mov	r11,r1
800062b2:	08 9c       	mov	r12,r4
800062b4:	fe b0 f3 f6 	rcall	80004aa0 <__sprint_r>
800062b8:	e0 81 03 81 	brne	800069ba <_vfprintf_r+0x1efe>
800062bc:	fa c3 f9 e0 	sub	r3,sp,-1568
800062c0:	40 4b       	lddsp	r11,sp[0x10]
800062c2:	21 0b       	sub	r11,16
800062c4:	50 4b       	stdsp	sp[0x10],r11
800062c6:	fa f9 06 90 	ld.w	r9,sp[1680]
800062ca:	fa f8 06 8c 	ld.w	r8,sp[1676]
800062ce:	fe ca bd f2 	sub	r10,pc,-16910
800062d2:	40 4e       	lddsp	lr,sp[0x10]
800062d4:	59 0e       	cp.w	lr,16
800062d6:	fe 99 ff db 	brgt	8000628c <_vfprintf_r+0x17d0>
800062da:	1c 09       	add	r9,lr
800062dc:	2f f8       	sub	r8,-1
800062de:	87 0a       	st.w	r3[0x0],r10
800062e0:	fb 49 06 90 	st.w	sp[1680],r9
800062e4:	87 1e       	st.w	r3[0x4],lr
800062e6:	fb 48 06 8c 	st.w	sp[1676],r8
800062ea:	58 78       	cp.w	r8,7
800062ec:	e0 89 00 04 	brgt	800062f4 <_vfprintf_r+0x1838>
800062f0:	2f 83       	sub	r3,-8
800062f2:	c0 b8       	rjmp	80006308 <_vfprintf_r+0x184c>
800062f4:	fa ca f9 78 	sub	r10,sp,-1672
800062f8:	02 9b       	mov	r11,r1
800062fa:	08 9c       	mov	r12,r4
800062fc:	fe b0 f3 d2 	rcall	80004aa0 <__sprint_r>
80006300:	e0 81 03 5d 	brne	800069ba <_vfprintf_r+0x1efe>
80006304:	fa c3 f9 e0 	sub	r3,sp,-1568
80006308:	40 2c       	lddsp	r12,sp[0x8]
8000630a:	04 1c       	sub	r12,r2
8000630c:	50 2c       	stdsp	sp[0x8],r12
8000630e:	58 0c       	cp.w	r12,0
80006310:	e0 89 00 20 	brgt	80006350 <_vfprintf_r+0x1894>
80006314:	c3 f8       	rjmp	80006392 <_vfprintf_r+0x18d6>
80006316:	2f 09       	sub	r9,-16
80006318:	2f f8       	sub	r8,-1
8000631a:	fe cb be 3e 	sub	r11,pc,-16834
8000631e:	31 0a       	mov	r10,16
80006320:	fb 49 06 90 	st.w	sp[1680],r9
80006324:	87 0b       	st.w	r3[0x0],r11
80006326:	87 1a       	st.w	r3[0x4],r10
80006328:	fb 48 06 8c 	st.w	sp[1676],r8
8000632c:	58 78       	cp.w	r8,7
8000632e:	e0 89 00 04 	brgt	80006336 <_vfprintf_r+0x187a>
80006332:	2f 83       	sub	r3,-8
80006334:	c0 b8       	rjmp	8000634a <_vfprintf_r+0x188e>
80006336:	fa ca f9 78 	sub	r10,sp,-1672
8000633a:	02 9b       	mov	r11,r1
8000633c:	08 9c       	mov	r12,r4
8000633e:	fe b0 f3 b1 	rcall	80004aa0 <__sprint_r>
80006342:	e0 81 03 3c 	brne	800069ba <_vfprintf_r+0x1efe>
80006346:	fa c3 f9 e0 	sub	r3,sp,-1568
8000634a:	40 29       	lddsp	r9,sp[0x8]
8000634c:	21 09       	sub	r9,16
8000634e:	50 29       	stdsp	sp[0x8],r9
80006350:	fa f9 06 90 	ld.w	r9,sp[1680]
80006354:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006358:	fe ca be 7c 	sub	r10,pc,-16772
8000635c:	40 2e       	lddsp	lr,sp[0x8]
8000635e:	59 0e       	cp.w	lr,16
80006360:	fe 99 ff db 	brgt	80006316 <_vfprintf_r+0x185a>
80006364:	1c 09       	add	r9,lr
80006366:	2f f8       	sub	r8,-1
80006368:	87 0a       	st.w	r3[0x0],r10
8000636a:	fb 49 06 90 	st.w	sp[1680],r9
8000636e:	87 1e       	st.w	r3[0x4],lr
80006370:	fb 48 06 8c 	st.w	sp[1676],r8
80006374:	58 78       	cp.w	r8,7
80006376:	e0 89 00 04 	brgt	8000637e <_vfprintf_r+0x18c2>
8000637a:	2f 83       	sub	r3,-8
8000637c:	c0 b8       	rjmp	80006392 <_vfprintf_r+0x18d6>
8000637e:	fa ca f9 78 	sub	r10,sp,-1672
80006382:	02 9b       	mov	r11,r1
80006384:	08 9c       	mov	r12,r4
80006386:	fe b0 f3 8d 	rcall	80004aa0 <__sprint_r>
8000638a:	e0 81 03 18 	brne	800069ba <_vfprintf_r+0x1efe>
8000638e:	fa c3 f9 e0 	sub	r3,sp,-1568
80006392:	ed b5 00 08 	bld	r5,0x8
80006396:	c0 b0       	breq	800063ac <_vfprintf_r+0x18f0>
80006398:	fa f8 06 90 	ld.w	r8,sp[1680]
8000639c:	87 12       	st.w	r3[0x4],r2
8000639e:	87 06       	st.w	r3[0x0],r6
800063a0:	f0 02 00 02 	add	r2,r8,r2
800063a4:	fb 42 06 90 	st.w	sp[1680],r2
800063a8:	e0 8f 01 d4 	bral	80006750 <_vfprintf_r+0x1c94>
800063ac:	e0 40 00 65 	cp.w	r0,101
800063b0:	e0 8a 01 d6 	brle	8000675c <_vfprintf_r+0x1ca0>
800063b4:	30 08       	mov	r8,0
800063b6:	30 09       	mov	r9,0
800063b8:	40 5b       	lddsp	r11,sp[0x14]
800063ba:	40 7a       	lddsp	r10,sp[0x1c]
800063bc:	e0 a0 17 ed 	rcall	80009396 <__avr32_f64_cmp_eq>
800063c0:	c7 90       	breq	800064b2 <_vfprintf_r+0x19f6>
800063c2:	fa f8 06 90 	ld.w	r8,sp[1680]
800063c6:	fe c9 be fe 	sub	r9,pc,-16642
800063ca:	2f f8       	sub	r8,-1
800063cc:	87 09       	st.w	r3[0x0],r9
800063ce:	fb 48 06 90 	st.w	sp[1680],r8
800063d2:	30 19       	mov	r9,1
800063d4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800063d8:	87 19       	st.w	r3[0x4],r9
800063da:	2f f8       	sub	r8,-1
800063dc:	fb 48 06 8c 	st.w	sp[1676],r8
800063e0:	58 78       	cp.w	r8,7
800063e2:	e0 89 00 05 	brgt	800063ec <_vfprintf_r+0x1930>
800063e6:	2f 83       	sub	r3,-8
800063e8:	c0 c8       	rjmp	80006400 <_vfprintf_r+0x1944>
800063ea:	d7 03       	nop
800063ec:	fa ca f9 78 	sub	r10,sp,-1672
800063f0:	02 9b       	mov	r11,r1
800063f2:	08 9c       	mov	r12,r4
800063f4:	fe b0 f3 56 	rcall	80004aa0 <__sprint_r>
800063f8:	e0 81 02 e1 	brne	800069ba <_vfprintf_r+0x1efe>
800063fc:	fa c3 f9 e0 	sub	r3,sp,-1568
80006400:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006404:	40 6c       	lddsp	r12,sp[0x18]
80006406:	18 38       	cp.w	r8,r12
80006408:	c0 55       	brlt	80006412 <_vfprintf_r+0x1956>
8000640a:	ed b5 00 00 	bld	r5,0x0
8000640e:	e0 81 02 6b 	brne	800068e4 <_vfprintf_r+0x1e28>
80006412:	fa f8 06 90 	ld.w	r8,sp[1680]
80006416:	2f f8       	sub	r8,-1
80006418:	40 cb       	lddsp	r11,sp[0x30]
8000641a:	fb 48 06 90 	st.w	sp[1680],r8
8000641e:	30 19       	mov	r9,1
80006420:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006424:	87 0b       	st.w	r3[0x0],r11
80006426:	2f f8       	sub	r8,-1
80006428:	87 19       	st.w	r3[0x4],r9
8000642a:	fb 48 06 8c 	st.w	sp[1676],r8
8000642e:	58 78       	cp.w	r8,7
80006430:	e0 89 00 04 	brgt	80006438 <_vfprintf_r+0x197c>
80006434:	2f 83       	sub	r3,-8
80006436:	c0 b8       	rjmp	8000644c <_vfprintf_r+0x1990>
80006438:	fa ca f9 78 	sub	r10,sp,-1672
8000643c:	02 9b       	mov	r11,r1
8000643e:	08 9c       	mov	r12,r4
80006440:	fe b0 f3 30 	rcall	80004aa0 <__sprint_r>
80006444:	e0 81 02 bb 	brne	800069ba <_vfprintf_r+0x1efe>
80006448:	fa c3 f9 e0 	sub	r3,sp,-1568
8000644c:	40 66       	lddsp	r6,sp[0x18]
8000644e:	20 16       	sub	r6,1
80006450:	58 06       	cp.w	r6,0
80006452:	e0 89 00 1d 	brgt	8000648c <_vfprintf_r+0x19d0>
80006456:	e0 8f 02 47 	bral	800068e4 <_vfprintf_r+0x1e28>
8000645a:	2f 09       	sub	r9,-16
8000645c:	2f f8       	sub	r8,-1
8000645e:	fb 49 06 90 	st.w	sp[1680],r9
80006462:	87 02       	st.w	r3[0x0],r2
80006464:	87 10       	st.w	r3[0x4],r0
80006466:	fb 48 06 8c 	st.w	sp[1676],r8
8000646a:	58 78       	cp.w	r8,7
8000646c:	e0 89 00 04 	brgt	80006474 <_vfprintf_r+0x19b8>
80006470:	2f 83       	sub	r3,-8
80006472:	c0 b8       	rjmp	80006488 <_vfprintf_r+0x19cc>
80006474:	fa ca f9 78 	sub	r10,sp,-1672
80006478:	02 9b       	mov	r11,r1
8000647a:	08 9c       	mov	r12,r4
8000647c:	fe b0 f3 12 	rcall	80004aa0 <__sprint_r>
80006480:	e0 81 02 9d 	brne	800069ba <_vfprintf_r+0x1efe>
80006484:	fa c3 f9 e0 	sub	r3,sp,-1568
80006488:	21 06       	sub	r6,16
8000648a:	c0 48       	rjmp	80006492 <_vfprintf_r+0x19d6>
8000648c:	fe c2 bf b0 	sub	r2,pc,-16464
80006490:	31 00       	mov	r0,16
80006492:	fa f9 06 90 	ld.w	r9,sp[1680]
80006496:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000649a:	fe ca bf be 	sub	r10,pc,-16450
8000649e:	59 06       	cp.w	r6,16
800064a0:	fe 99 ff dd 	brgt	8000645a <_vfprintf_r+0x199e>
800064a4:	0c 09       	add	r9,r6
800064a6:	87 0a       	st.w	r3[0x0],r10
800064a8:	fb 49 06 90 	st.w	sp[1680],r9
800064ac:	2f f8       	sub	r8,-1
800064ae:	87 16       	st.w	r3[0x4],r6
800064b0:	c5 39       	rjmp	80006756 <_vfprintf_r+0x1c9a>
800064b2:	fa fa 06 ac 	ld.w	r10,sp[1708]
800064b6:	58 0a       	cp.w	r10,0
800064b8:	e0 89 00 92 	brgt	800065dc <_vfprintf_r+0x1b20>
800064bc:	fa f8 06 90 	ld.w	r8,sp[1680]
800064c0:	fe c9 bf f8 	sub	r9,pc,-16392
800064c4:	2f f8       	sub	r8,-1
800064c6:	87 09       	st.w	r3[0x0],r9
800064c8:	fb 48 06 90 	st.w	sp[1680],r8
800064cc:	30 19       	mov	r9,1
800064ce:	fa f8 06 8c 	ld.w	r8,sp[1676]
800064d2:	87 19       	st.w	r3[0x4],r9
800064d4:	2f f8       	sub	r8,-1
800064d6:	fb 48 06 8c 	st.w	sp[1676],r8
800064da:	58 78       	cp.w	r8,7
800064dc:	e0 89 00 04 	brgt	800064e4 <_vfprintf_r+0x1a28>
800064e0:	2f 83       	sub	r3,-8
800064e2:	c0 b8       	rjmp	800064f8 <_vfprintf_r+0x1a3c>
800064e4:	fa ca f9 78 	sub	r10,sp,-1672
800064e8:	02 9b       	mov	r11,r1
800064ea:	08 9c       	mov	r12,r4
800064ec:	fe b0 f2 da 	rcall	80004aa0 <__sprint_r>
800064f0:	e0 81 02 65 	brne	800069ba <_vfprintf_r+0x1efe>
800064f4:	fa c3 f9 e0 	sub	r3,sp,-1568
800064f8:	fa f8 06 ac 	ld.w	r8,sp[1708]
800064fc:	58 08       	cp.w	r8,0
800064fe:	c0 81       	brne	8000650e <_vfprintf_r+0x1a52>
80006500:	40 6a       	lddsp	r10,sp[0x18]
80006502:	58 0a       	cp.w	r10,0
80006504:	c0 51       	brne	8000650e <_vfprintf_r+0x1a52>
80006506:	ed b5 00 00 	bld	r5,0x0
8000650a:	e0 81 01 ed 	brne	800068e4 <_vfprintf_r+0x1e28>
8000650e:	40 c9       	lddsp	r9,sp[0x30]
80006510:	fa f8 06 90 	ld.w	r8,sp[1680]
80006514:	2f f8       	sub	r8,-1
80006516:	87 09       	st.w	r3[0x0],r9
80006518:	fb 48 06 90 	st.w	sp[1680],r8
8000651c:	30 19       	mov	r9,1
8000651e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006522:	87 19       	st.w	r3[0x4],r9
80006524:	2f f8       	sub	r8,-1
80006526:	fb 48 06 8c 	st.w	sp[1676],r8
8000652a:	58 78       	cp.w	r8,7
8000652c:	e0 89 00 04 	brgt	80006534 <_vfprintf_r+0x1a78>
80006530:	2f 83       	sub	r3,-8
80006532:	c0 b8       	rjmp	80006548 <_vfprintf_r+0x1a8c>
80006534:	fa ca f9 78 	sub	r10,sp,-1672
80006538:	02 9b       	mov	r11,r1
8000653a:	08 9c       	mov	r12,r4
8000653c:	fe b0 f2 b2 	rcall	80004aa0 <__sprint_r>
80006540:	e0 81 02 3d 	brne	800069ba <_vfprintf_r+0x1efe>
80006544:	fa c3 f9 e0 	sub	r3,sp,-1568
80006548:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000654c:	5c 32       	neg	r2
8000654e:	58 02       	cp.w	r2,0
80006550:	e0 89 00 1d 	brgt	8000658a <_vfprintf_r+0x1ace>
80006554:	c3 d8       	rjmp	800065ce <_vfprintf_r+0x1b12>
80006556:	2f 09       	sub	r9,-16
80006558:	2f f8       	sub	r8,-1
8000655a:	31 0e       	mov	lr,16
8000655c:	fb 49 06 90 	st.w	sp[1680],r9
80006560:	87 00       	st.w	r3[0x0],r0
80006562:	87 1e       	st.w	r3[0x4],lr
80006564:	fb 48 06 8c 	st.w	sp[1676],r8
80006568:	58 78       	cp.w	r8,7
8000656a:	e0 89 00 04 	brgt	80006572 <_vfprintf_r+0x1ab6>
8000656e:	2f 83       	sub	r3,-8
80006570:	c0 b8       	rjmp	80006586 <_vfprintf_r+0x1aca>
80006572:	fa ca f9 78 	sub	r10,sp,-1672
80006576:	02 9b       	mov	r11,r1
80006578:	08 9c       	mov	r12,r4
8000657a:	fe b0 f2 93 	rcall	80004aa0 <__sprint_r>
8000657e:	e0 81 02 1e 	brne	800069ba <_vfprintf_r+0x1efe>
80006582:	fa c3 f9 e0 	sub	r3,sp,-1568
80006586:	21 02       	sub	r2,16
80006588:	c0 38       	rjmp	8000658e <_vfprintf_r+0x1ad2>
8000658a:	fe c0 c0 ae 	sub	r0,pc,-16210
8000658e:	fa f9 06 90 	ld.w	r9,sp[1680]
80006592:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006596:	fe ca c0 ba 	sub	r10,pc,-16198
8000659a:	59 02       	cp.w	r2,16
8000659c:	fe 99 ff dd 	brgt	80006556 <_vfprintf_r+0x1a9a>
800065a0:	04 09       	add	r9,r2
800065a2:	2f f8       	sub	r8,-1
800065a4:	87 0a       	st.w	r3[0x0],r10
800065a6:	fb 49 06 90 	st.w	sp[1680],r9
800065aa:	87 12       	st.w	r3[0x4],r2
800065ac:	fb 48 06 8c 	st.w	sp[1676],r8
800065b0:	58 78       	cp.w	r8,7
800065b2:	e0 89 00 04 	brgt	800065ba <_vfprintf_r+0x1afe>
800065b6:	2f 83       	sub	r3,-8
800065b8:	c0 b8       	rjmp	800065ce <_vfprintf_r+0x1b12>
800065ba:	fa ca f9 78 	sub	r10,sp,-1672
800065be:	02 9b       	mov	r11,r1
800065c0:	08 9c       	mov	r12,r4
800065c2:	fe b0 f2 6f 	rcall	80004aa0 <__sprint_r>
800065c6:	e0 81 01 fa 	brne	800069ba <_vfprintf_r+0x1efe>
800065ca:	fa c3 f9 e0 	sub	r3,sp,-1568
800065ce:	40 6c       	lddsp	r12,sp[0x18]
800065d0:	fa f8 06 90 	ld.w	r8,sp[1680]
800065d4:	87 06       	st.w	r3[0x0],r6
800065d6:	87 1c       	st.w	r3[0x4],r12
800065d8:	18 08       	add	r8,r12
800065da:	cb 98       	rjmp	8000674c <_vfprintf_r+0x1c90>
800065dc:	fa f9 06 90 	ld.w	r9,sp[1680]
800065e0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800065e4:	40 6b       	lddsp	r11,sp[0x18]
800065e6:	16 3a       	cp.w	r10,r11
800065e8:	c6 f5       	brlt	800066c6 <_vfprintf_r+0x1c0a>
800065ea:	16 09       	add	r9,r11
800065ec:	2f f8       	sub	r8,-1
800065ee:	87 06       	st.w	r3[0x0],r6
800065f0:	fb 49 06 90 	st.w	sp[1680],r9
800065f4:	87 1b       	st.w	r3[0x4],r11
800065f6:	fb 48 06 8c 	st.w	sp[1676],r8
800065fa:	58 78       	cp.w	r8,7
800065fc:	e0 89 00 04 	brgt	80006604 <_vfprintf_r+0x1b48>
80006600:	2f 83       	sub	r3,-8
80006602:	c0 b8       	rjmp	80006618 <_vfprintf_r+0x1b5c>
80006604:	fa ca f9 78 	sub	r10,sp,-1672
80006608:	02 9b       	mov	r11,r1
8000660a:	08 9c       	mov	r12,r4
8000660c:	fe b0 f2 4a 	rcall	80004aa0 <__sprint_r>
80006610:	e0 81 01 d5 	brne	800069ba <_vfprintf_r+0x1efe>
80006614:	fa c3 f9 e0 	sub	r3,sp,-1568
80006618:	fa f6 06 ac 	ld.w	r6,sp[1708]
8000661c:	40 6a       	lddsp	r10,sp[0x18]
8000661e:	14 16       	sub	r6,r10
80006620:	58 06       	cp.w	r6,0
80006622:	e0 89 00 1c 	brgt	8000665a <_vfprintf_r+0x1b9e>
80006626:	c3 d8       	rjmp	800066a0 <_vfprintf_r+0x1be4>
80006628:	2f 09       	sub	r9,-16
8000662a:	2f f8       	sub	r8,-1
8000662c:	fb 49 06 90 	st.w	sp[1680],r9
80006630:	87 02       	st.w	r3[0x0],r2
80006632:	87 10       	st.w	r3[0x4],r0
80006634:	fb 48 06 8c 	st.w	sp[1676],r8
80006638:	58 78       	cp.w	r8,7
8000663a:	e0 89 00 04 	brgt	80006642 <_vfprintf_r+0x1b86>
8000663e:	2f 83       	sub	r3,-8
80006640:	c0 b8       	rjmp	80006656 <_vfprintf_r+0x1b9a>
80006642:	fa ca f9 78 	sub	r10,sp,-1672
80006646:	02 9b       	mov	r11,r1
80006648:	08 9c       	mov	r12,r4
8000664a:	fe b0 f2 2b 	rcall	80004aa0 <__sprint_r>
8000664e:	e0 81 01 b6 	brne	800069ba <_vfprintf_r+0x1efe>
80006652:	fa c3 f9 e0 	sub	r3,sp,-1568
80006656:	21 06       	sub	r6,16
80006658:	c0 48       	rjmp	80006660 <_vfprintf_r+0x1ba4>
8000665a:	fe c2 c1 7e 	sub	r2,pc,-16002
8000665e:	31 00       	mov	r0,16
80006660:	fa f9 06 90 	ld.w	r9,sp[1680]
80006664:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006668:	fe ca c1 8c 	sub	r10,pc,-15988
8000666c:	59 06       	cp.w	r6,16
8000666e:	fe 99 ff dd 	brgt	80006628 <_vfprintf_r+0x1b6c>
80006672:	0c 09       	add	r9,r6
80006674:	2f f8       	sub	r8,-1
80006676:	87 0a       	st.w	r3[0x0],r10
80006678:	fb 49 06 90 	st.w	sp[1680],r9
8000667c:	87 16       	st.w	r3[0x4],r6
8000667e:	fb 48 06 8c 	st.w	sp[1676],r8
80006682:	58 78       	cp.w	r8,7
80006684:	e0 89 00 04 	brgt	8000668c <_vfprintf_r+0x1bd0>
80006688:	2f 83       	sub	r3,-8
8000668a:	c0 b8       	rjmp	800066a0 <_vfprintf_r+0x1be4>
8000668c:	fa ca f9 78 	sub	r10,sp,-1672
80006690:	02 9b       	mov	r11,r1
80006692:	08 9c       	mov	r12,r4
80006694:	fe b0 f2 06 	rcall	80004aa0 <__sprint_r>
80006698:	e0 81 01 91 	brne	800069ba <_vfprintf_r+0x1efe>
8000669c:	fa c3 f9 e0 	sub	r3,sp,-1568
800066a0:	ed b5 00 00 	bld	r5,0x0
800066a4:	e0 81 01 20 	brne	800068e4 <_vfprintf_r+0x1e28>
800066a8:	40 c9       	lddsp	r9,sp[0x30]
800066aa:	fa f8 06 90 	ld.w	r8,sp[1680]
800066ae:	2f f8       	sub	r8,-1
800066b0:	87 09       	st.w	r3[0x0],r9
800066b2:	fb 48 06 90 	st.w	sp[1680],r8
800066b6:	30 19       	mov	r9,1
800066b8:	fa f8 06 8c 	ld.w	r8,sp[1676]
800066bc:	87 19       	st.w	r3[0x4],r9
800066be:	2f f8       	sub	r8,-1
800066c0:	fb 48 06 8c 	st.w	sp[1676],r8
800066c4:	c0 29       	rjmp	800068c8 <_vfprintf_r+0x1e0c>
800066c6:	14 09       	add	r9,r10
800066c8:	2f f8       	sub	r8,-1
800066ca:	fb 49 06 90 	st.w	sp[1680],r9
800066ce:	87 06       	st.w	r3[0x0],r6
800066d0:	87 1a       	st.w	r3[0x4],r10
800066d2:	fb 48 06 8c 	st.w	sp[1676],r8
800066d6:	58 78       	cp.w	r8,7
800066d8:	e0 89 00 04 	brgt	800066e0 <_vfprintf_r+0x1c24>
800066dc:	2f 83       	sub	r3,-8
800066de:	c0 b8       	rjmp	800066f4 <_vfprintf_r+0x1c38>
800066e0:	fa ca f9 78 	sub	r10,sp,-1672
800066e4:	02 9b       	mov	r11,r1
800066e6:	08 9c       	mov	r12,r4
800066e8:	fe b0 f1 dc 	rcall	80004aa0 <__sprint_r>
800066ec:	e0 81 01 67 	brne	800069ba <_vfprintf_r+0x1efe>
800066f0:	fa c3 f9 e0 	sub	r3,sp,-1568
800066f4:	40 c8       	lddsp	r8,sp[0x30]
800066f6:	87 08       	st.w	r3[0x0],r8
800066f8:	fa f8 06 90 	ld.w	r8,sp[1680]
800066fc:	2f f8       	sub	r8,-1
800066fe:	30 19       	mov	r9,1
80006700:	fb 48 06 90 	st.w	sp[1680],r8
80006704:	87 19       	st.w	r3[0x4],r9
80006706:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000670a:	2f f8       	sub	r8,-1
8000670c:	fb 48 06 8c 	st.w	sp[1676],r8
80006710:	fa f2 06 ac 	ld.w	r2,sp[1708]
80006714:	58 78       	cp.w	r8,7
80006716:	e0 89 00 04 	brgt	8000671e <_vfprintf_r+0x1c62>
8000671a:	2f 83       	sub	r3,-8
8000671c:	c0 b8       	rjmp	80006732 <_vfprintf_r+0x1c76>
8000671e:	fa ca f9 78 	sub	r10,sp,-1672
80006722:	02 9b       	mov	r11,r1
80006724:	08 9c       	mov	r12,r4
80006726:	fe b0 f1 bd 	rcall	80004aa0 <__sprint_r>
8000672a:	e0 81 01 48 	brne	800069ba <_vfprintf_r+0x1efe>
8000672e:	fa c3 f9 e0 	sub	r3,sp,-1568
80006732:	04 06       	add	r6,r2
80006734:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006738:	87 06       	st.w	r3[0x0],r6
8000673a:	fa f9 06 90 	ld.w	r9,sp[1680]
8000673e:	40 66       	lddsp	r6,sp[0x18]
80006740:	40 6e       	lddsp	lr,sp[0x18]
80006742:	10 16       	sub	r6,r8
80006744:	f2 08 01 08 	sub	r8,r9,r8
80006748:	87 16       	st.w	r3[0x4],r6
8000674a:	1c 08       	add	r8,lr
8000674c:	fb 48 06 90 	st.w	sp[1680],r8
80006750:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006754:	2f f8       	sub	r8,-1
80006756:	fb 48 06 8c 	st.w	sp[1676],r8
8000675a:	cb 78       	rjmp	800068c8 <_vfprintf_r+0x1e0c>
8000675c:	40 6c       	lddsp	r12,sp[0x18]
8000675e:	58 1c       	cp.w	r12,1
80006760:	e0 89 00 06 	brgt	8000676c <_vfprintf_r+0x1cb0>
80006764:	ed b5 00 00 	bld	r5,0x0
80006768:	e0 81 00 85 	brne	80006872 <_vfprintf_r+0x1db6>
8000676c:	fa f8 06 90 	ld.w	r8,sp[1680]
80006770:	2f f8       	sub	r8,-1
80006772:	30 19       	mov	r9,1
80006774:	fb 48 06 90 	st.w	sp[1680],r8
80006778:	87 06       	st.w	r3[0x0],r6
8000677a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000677e:	87 19       	st.w	r3[0x4],r9
80006780:	2f f8       	sub	r8,-1
80006782:	fb 48 06 8c 	st.w	sp[1676],r8
80006786:	58 78       	cp.w	r8,7
80006788:	e0 89 00 04 	brgt	80006790 <_vfprintf_r+0x1cd4>
8000678c:	2f 83       	sub	r3,-8
8000678e:	c0 b8       	rjmp	800067a4 <_vfprintf_r+0x1ce8>
80006790:	fa ca f9 78 	sub	r10,sp,-1672
80006794:	02 9b       	mov	r11,r1
80006796:	08 9c       	mov	r12,r4
80006798:	fe b0 f1 84 	rcall	80004aa0 <__sprint_r>
8000679c:	e0 81 01 0f 	brne	800069ba <_vfprintf_r+0x1efe>
800067a0:	fa c3 f9 e0 	sub	r3,sp,-1568
800067a4:	fa f8 06 90 	ld.w	r8,sp[1680]
800067a8:	2f f8       	sub	r8,-1
800067aa:	40 cb       	lddsp	r11,sp[0x30]
800067ac:	fb 48 06 90 	st.w	sp[1680],r8
800067b0:	30 19       	mov	r9,1
800067b2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800067b6:	87 0b       	st.w	r3[0x0],r11
800067b8:	2f f8       	sub	r8,-1
800067ba:	87 19       	st.w	r3[0x4],r9
800067bc:	fb 48 06 8c 	st.w	sp[1676],r8
800067c0:	58 78       	cp.w	r8,7
800067c2:	e0 89 00 05 	brgt	800067cc <_vfprintf_r+0x1d10>
800067c6:	2f 83       	sub	r3,-8
800067c8:	c0 c8       	rjmp	800067e0 <_vfprintf_r+0x1d24>
800067ca:	d7 03       	nop
800067cc:	fa ca f9 78 	sub	r10,sp,-1672
800067d0:	02 9b       	mov	r11,r1
800067d2:	08 9c       	mov	r12,r4
800067d4:	fe b0 f1 66 	rcall	80004aa0 <__sprint_r>
800067d8:	e0 81 00 f1 	brne	800069ba <_vfprintf_r+0x1efe>
800067dc:	fa c3 f9 e0 	sub	r3,sp,-1568
800067e0:	30 08       	mov	r8,0
800067e2:	30 09       	mov	r9,0
800067e4:	40 5b       	lddsp	r11,sp[0x14]
800067e6:	40 7a       	lddsp	r10,sp[0x1c]
800067e8:	e0 a0 15 d7 	rcall	80009396 <__avr32_f64_cmp_eq>
800067ec:	40 68       	lddsp	r8,sp[0x18]
800067ee:	20 18       	sub	r8,1
800067f0:	58 0c       	cp.w	r12,0
800067f2:	c0 d1       	brne	8000680c <_vfprintf_r+0x1d50>
800067f4:	2f f6       	sub	r6,-1
800067f6:	87 18       	st.w	r3[0x4],r8
800067f8:	87 06       	st.w	r3[0x0],r6
800067fa:	fa f6 06 90 	ld.w	r6,sp[1680]
800067fe:	10 06       	add	r6,r8
80006800:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006804:	fb 46 06 90 	st.w	sp[1680],r6
80006808:	2f f8       	sub	r8,-1
8000680a:	c3 18       	rjmp	8000686c <_vfprintf_r+0x1db0>
8000680c:	10 96       	mov	r6,r8
8000680e:	58 08       	cp.w	r8,0
80006810:	e0 89 00 1c 	brgt	80006848 <_vfprintf_r+0x1d8c>
80006814:	c4 b8       	rjmp	800068aa <_vfprintf_r+0x1dee>
80006816:	2f 09       	sub	r9,-16
80006818:	2f f8       	sub	r8,-1
8000681a:	fb 49 06 90 	st.w	sp[1680],r9
8000681e:	87 02       	st.w	r3[0x0],r2
80006820:	87 10       	st.w	r3[0x4],r0
80006822:	fb 48 06 8c 	st.w	sp[1676],r8
80006826:	58 78       	cp.w	r8,7
80006828:	e0 89 00 04 	brgt	80006830 <_vfprintf_r+0x1d74>
8000682c:	2f 83       	sub	r3,-8
8000682e:	c0 b8       	rjmp	80006844 <_vfprintf_r+0x1d88>
80006830:	fa ca f9 78 	sub	r10,sp,-1672
80006834:	02 9b       	mov	r11,r1
80006836:	08 9c       	mov	r12,r4
80006838:	fe b0 f1 34 	rcall	80004aa0 <__sprint_r>
8000683c:	e0 81 00 bf 	brne	800069ba <_vfprintf_r+0x1efe>
80006840:	fa c3 f9 e0 	sub	r3,sp,-1568
80006844:	21 06       	sub	r6,16
80006846:	c0 48       	rjmp	8000684e <_vfprintf_r+0x1d92>
80006848:	fe c2 c3 6c 	sub	r2,pc,-15508
8000684c:	31 00       	mov	r0,16
8000684e:	fa f9 06 90 	ld.w	r9,sp[1680]
80006852:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006856:	fe ca c3 7a 	sub	r10,pc,-15494
8000685a:	59 06       	cp.w	r6,16
8000685c:	fe 99 ff dd 	brgt	80006816 <_vfprintf_r+0x1d5a>
80006860:	0c 09       	add	r9,r6
80006862:	87 0a       	st.w	r3[0x0],r10
80006864:	fb 49 06 90 	st.w	sp[1680],r9
80006868:	2f f8       	sub	r8,-1
8000686a:	87 16       	st.w	r3[0x4],r6
8000686c:	fb 48 06 8c 	st.w	sp[1676],r8
80006870:	c0 e8       	rjmp	8000688c <_vfprintf_r+0x1dd0>
80006872:	fa f8 06 90 	ld.w	r8,sp[1680]
80006876:	2f f8       	sub	r8,-1
80006878:	30 19       	mov	r9,1
8000687a:	fb 48 06 90 	st.w	sp[1680],r8
8000687e:	87 06       	st.w	r3[0x0],r6
80006880:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006884:	87 19       	st.w	r3[0x4],r9
80006886:	2f f8       	sub	r8,-1
80006888:	fb 48 06 8c 	st.w	sp[1676],r8
8000688c:	58 78       	cp.w	r8,7
8000688e:	e0 89 00 04 	brgt	80006896 <_vfprintf_r+0x1dda>
80006892:	2f 83       	sub	r3,-8
80006894:	c0 b8       	rjmp	800068aa <_vfprintf_r+0x1dee>
80006896:	fa ca f9 78 	sub	r10,sp,-1672
8000689a:	02 9b       	mov	r11,r1
8000689c:	08 9c       	mov	r12,r4
8000689e:	fe b0 f1 01 	rcall	80004aa0 <__sprint_r>
800068a2:	e0 81 00 8c 	brne	800069ba <_vfprintf_r+0x1efe>
800068a6:	fa c3 f9 e0 	sub	r3,sp,-1568
800068aa:	40 ea       	lddsp	r10,sp[0x38]
800068ac:	fa f8 06 90 	ld.w	r8,sp[1680]
800068b0:	14 08       	add	r8,r10
800068b2:	fa c9 f9 64 	sub	r9,sp,-1692
800068b6:	fb 48 06 90 	st.w	sp[1680],r8
800068ba:	87 1a       	st.w	r3[0x4],r10
800068bc:	fa f8 06 8c 	ld.w	r8,sp[1676]
800068c0:	87 09       	st.w	r3[0x0],r9
800068c2:	2f f8       	sub	r8,-1
800068c4:	fb 48 06 8c 	st.w	sp[1676],r8
800068c8:	58 78       	cp.w	r8,7
800068ca:	e0 89 00 04 	brgt	800068d2 <_vfprintf_r+0x1e16>
800068ce:	2f 83       	sub	r3,-8
800068d0:	c0 a8       	rjmp	800068e4 <_vfprintf_r+0x1e28>
800068d2:	fa ca f9 78 	sub	r10,sp,-1672
800068d6:	02 9b       	mov	r11,r1
800068d8:	08 9c       	mov	r12,r4
800068da:	fe b0 f0 e3 	rcall	80004aa0 <__sprint_r>
800068de:	c6 e1       	brne	800069ba <_vfprintf_r+0x1efe>
800068e0:	fa c3 f9 e0 	sub	r3,sp,-1568
800068e4:	e2 15 00 04 	andl	r5,0x4,COH
800068e8:	c3 f0       	breq	80006966 <_vfprintf_r+0x1eaa>
800068ea:	40 86       	lddsp	r6,sp[0x20]
800068ec:	40 39       	lddsp	r9,sp[0xc]
800068ee:	12 16       	sub	r6,r9
800068f0:	58 06       	cp.w	r6,0
800068f2:	e0 89 00 1a 	brgt	80006926 <_vfprintf_r+0x1e6a>
800068f6:	c3 88       	rjmp	80006966 <_vfprintf_r+0x1eaa>
800068f8:	2f 09       	sub	r9,-16
800068fa:	2f f8       	sub	r8,-1
800068fc:	fb 49 06 90 	st.w	sp[1680],r9
80006900:	87 05       	st.w	r3[0x0],r5
80006902:	87 12       	st.w	r3[0x4],r2
80006904:	fb 48 06 8c 	st.w	sp[1676],r8
80006908:	58 78       	cp.w	r8,7
8000690a:	e0 89 00 04 	brgt	80006912 <_vfprintf_r+0x1e56>
8000690e:	2f 83       	sub	r3,-8
80006910:	c0 98       	rjmp	80006922 <_vfprintf_r+0x1e66>
80006912:	00 9a       	mov	r10,r0
80006914:	02 9b       	mov	r11,r1
80006916:	08 9c       	mov	r12,r4
80006918:	fe b0 f0 c4 	rcall	80004aa0 <__sprint_r>
8000691c:	c4 f1       	brne	800069ba <_vfprintf_r+0x1efe>
8000691e:	fa c3 f9 e0 	sub	r3,sp,-1568
80006922:	21 06       	sub	r6,16
80006924:	c0 68       	rjmp	80006930 <_vfprintf_r+0x1e74>
80006926:	fe c5 c4 5a 	sub	r5,pc,-15270
8000692a:	31 02       	mov	r2,16
8000692c:	fa c0 f9 78 	sub	r0,sp,-1672
80006930:	fa f9 06 90 	ld.w	r9,sp[1680]
80006934:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006938:	fe ca c4 6c 	sub	r10,pc,-15252
8000693c:	59 06       	cp.w	r6,16
8000693e:	fe 99 ff dd 	brgt	800068f8 <_vfprintf_r+0x1e3c>
80006942:	0c 09       	add	r9,r6
80006944:	2f f8       	sub	r8,-1
80006946:	87 0a       	st.w	r3[0x0],r10
80006948:	87 16       	st.w	r3[0x4],r6
8000694a:	fb 49 06 90 	st.w	sp[1680],r9
8000694e:	fb 48 06 8c 	st.w	sp[1676],r8
80006952:	58 78       	cp.w	r8,7
80006954:	e0 8a 00 09 	brle	80006966 <_vfprintf_r+0x1eaa>
80006958:	fa ca f9 78 	sub	r10,sp,-1672
8000695c:	02 9b       	mov	r11,r1
8000695e:	08 9c       	mov	r12,r4
80006960:	fe b0 f0 a0 	rcall	80004aa0 <__sprint_r>
80006964:	c2 b1       	brne	800069ba <_vfprintf_r+0x1efe>
80006966:	40 bc       	lddsp	r12,sp[0x2c]
80006968:	40 36       	lddsp	r6,sp[0xc]
8000696a:	40 8e       	lddsp	lr,sp[0x20]
8000696c:	ec 0e 0c 48 	max	r8,r6,lr
80006970:	10 0c       	add	r12,r8
80006972:	50 bc       	stdsp	sp[0x2c],r12
80006974:	fa f8 06 90 	ld.w	r8,sp[1680]
80006978:	58 08       	cp.w	r8,0
8000697a:	c0 80       	breq	8000698a <_vfprintf_r+0x1ece>
8000697c:	fa ca f9 78 	sub	r10,sp,-1672
80006980:	02 9b       	mov	r11,r1
80006982:	08 9c       	mov	r12,r4
80006984:	fe b0 f0 8e 	rcall	80004aa0 <__sprint_r>
80006988:	c1 91       	brne	800069ba <_vfprintf_r+0x1efe>
8000698a:	30 0b       	mov	r11,0
8000698c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006990:	fb 4b 06 8c 	st.w	sp[1676],r11
80006994:	fe 9f f1 22 	bral	80004bd8 <_vfprintf_r+0x11c>
80006998:	08 95       	mov	r5,r4
8000699a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000699e:	58 08       	cp.w	r8,0
800069a0:	c0 80       	breq	800069b0 <_vfprintf_r+0x1ef4>
800069a2:	08 9c       	mov	r12,r4
800069a4:	fa ca f9 78 	sub	r10,sp,-1672
800069a8:	02 9b       	mov	r11,r1
800069aa:	fe b0 f0 7b 	rcall	80004aa0 <__sprint_r>
800069ae:	c0 61       	brne	800069ba <_vfprintf_r+0x1efe>
800069b0:	30 08       	mov	r8,0
800069b2:	fb 48 06 8c 	st.w	sp[1676],r8
800069b6:	c0 28       	rjmp	800069ba <_vfprintf_r+0x1efe>
800069b8:	40 41       	lddsp	r1,sp[0x10]
800069ba:	82 68       	ld.sh	r8,r1[0xc]
800069bc:	ed b8 00 06 	bld	r8,0x6
800069c0:	c0 31       	brne	800069c6 <_vfprintf_r+0x1f0a>
800069c2:	3f fa       	mov	r10,-1
800069c4:	50 ba       	stdsp	sp[0x2c],r10
800069c6:	40 bc       	lddsp	r12,sp[0x2c]
800069c8:	fe 3d f9 44 	sub	sp,-1724
800069cc:	d8 32       	popm	r0-r7,pc
800069ce:	d7 03       	nop

800069d0 <__swsetup_r>:
800069d0:	d4 21       	pushm	r4-r7,lr
800069d2:	e0 68 01 28 	mov	r8,296
800069d6:	18 96       	mov	r6,r12
800069d8:	16 97       	mov	r7,r11
800069da:	70 0c       	ld.w	r12,r8[0x0]
800069dc:	58 0c       	cp.w	r12,0
800069de:	c0 60       	breq	800069ea <__swsetup_r+0x1a>
800069e0:	78 68       	ld.w	r8,r12[0x18]
800069e2:	58 08       	cp.w	r8,0
800069e4:	c0 31       	brne	800069ea <__swsetup_r+0x1a>
800069e6:	e0 a0 07 b9 	rcall	80007958 <__sinit>
800069ea:	fe c8 c3 ee 	sub	r8,pc,-15378
800069ee:	10 37       	cp.w	r7,r8
800069f0:	c0 61       	brne	800069fc <__swsetup_r+0x2c>
800069f2:	e0 68 01 28 	mov	r8,296
800069f6:	70 08       	ld.w	r8,r8[0x0]
800069f8:	70 07       	ld.w	r7,r8[0x0]
800069fa:	c1 28       	rjmp	80006a1e <__swsetup_r+0x4e>
800069fc:	fe c8 c3 e0 	sub	r8,pc,-15392
80006a00:	10 37       	cp.w	r7,r8
80006a02:	c0 61       	brne	80006a0e <__swsetup_r+0x3e>
80006a04:	e0 68 01 28 	mov	r8,296
80006a08:	70 08       	ld.w	r8,r8[0x0]
80006a0a:	70 17       	ld.w	r7,r8[0x4]
80006a0c:	c0 98       	rjmp	80006a1e <__swsetup_r+0x4e>
80006a0e:	fe c8 c3 d2 	sub	r8,pc,-15406
80006a12:	10 37       	cp.w	r7,r8
80006a14:	c0 51       	brne	80006a1e <__swsetup_r+0x4e>
80006a16:	e0 68 01 28 	mov	r8,296
80006a1a:	70 08       	ld.w	r8,r8[0x0]
80006a1c:	70 27       	ld.w	r7,r8[0x8]
80006a1e:	8e 68       	ld.sh	r8,r7[0xc]
80006a20:	ed b8 00 03 	bld	r8,0x3
80006a24:	c1 e0       	breq	80006a60 <__swsetup_r+0x90>
80006a26:	ed b8 00 04 	bld	r8,0x4
80006a2a:	c3 e1       	brne	80006aa6 <__swsetup_r+0xd6>
80006a2c:	ed b8 00 02 	bld	r8,0x2
80006a30:	c1 51       	brne	80006a5a <__swsetup_r+0x8a>
80006a32:	6e db       	ld.w	r11,r7[0x34]
80006a34:	58 0b       	cp.w	r11,0
80006a36:	c0 a0       	breq	80006a4a <__swsetup_r+0x7a>
80006a38:	ee c8 ff bc 	sub	r8,r7,-68
80006a3c:	10 3b       	cp.w	r11,r8
80006a3e:	c0 40       	breq	80006a46 <__swsetup_r+0x76>
80006a40:	0c 9c       	mov	r12,r6
80006a42:	e0 a0 08 25 	rcall	80007a8c <_free_r>
80006a46:	30 08       	mov	r8,0
80006a48:	8f d8       	st.w	r7[0x34],r8
80006a4a:	8e 68       	ld.sh	r8,r7[0xc]
80006a4c:	e0 18 ff db 	andl	r8,0xffdb
80006a50:	ae 68       	st.h	r7[0xc],r8
80006a52:	30 08       	mov	r8,0
80006a54:	8f 18       	st.w	r7[0x4],r8
80006a56:	6e 48       	ld.w	r8,r7[0x10]
80006a58:	8f 08       	st.w	r7[0x0],r8
80006a5a:	8e 68       	ld.sh	r8,r7[0xc]
80006a5c:	a3 b8       	sbr	r8,0x3
80006a5e:	ae 68       	st.h	r7[0xc],r8
80006a60:	6e 48       	ld.w	r8,r7[0x10]
80006a62:	58 08       	cp.w	r8,0
80006a64:	c0 b1       	brne	80006a7a <__swsetup_r+0xaa>
80006a66:	8e 68       	ld.sh	r8,r7[0xc]
80006a68:	e2 18 02 80 	andl	r8,0x280,COH
80006a6c:	e0 48 02 00 	cp.w	r8,512
80006a70:	c0 50       	breq	80006a7a <__swsetup_r+0xaa>
80006a72:	0c 9c       	mov	r12,r6
80006a74:	0e 9b       	mov	r11,r7
80006a76:	e0 a0 0a 4b 	rcall	80007f0c <__smakebuf_r>
80006a7a:	8e 69       	ld.sh	r9,r7[0xc]
80006a7c:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80006a80:	c0 70       	breq	80006a8e <__swsetup_r+0xbe>
80006a82:	30 08       	mov	r8,0
80006a84:	8f 28       	st.w	r7[0x8],r8
80006a86:	6e 58       	ld.w	r8,r7[0x14]
80006a88:	5c 38       	neg	r8
80006a8a:	8f 68       	st.w	r7[0x18],r8
80006a8c:	c0 68       	rjmp	80006a98 <__swsetup_r+0xc8>
80006a8e:	ed b9 00 01 	bld	r9,0x1
80006a92:	ef f8 10 05 	ld.wne	r8,r7[0x14]
80006a96:	8f 28       	st.w	r7[0x8],r8
80006a98:	6e 48       	ld.w	r8,r7[0x10]
80006a9a:	58 08       	cp.w	r8,0
80006a9c:	c0 61       	brne	80006aa8 <__swsetup_r+0xd8>
80006a9e:	8e 68       	ld.sh	r8,r7[0xc]
80006aa0:	ed b8 00 07 	bld	r8,0x7
80006aa4:	c0 21       	brne	80006aa8 <__swsetup_r+0xd8>
80006aa6:	dc 2a       	popm	r4-r7,pc,r12=-1
80006aa8:	d8 2a       	popm	r4-r7,pc,r12=0
80006aaa:	d7 03       	nop

80006aac <quorem>:
80006aac:	d4 31       	pushm	r0-r7,lr
80006aae:	20 2d       	sub	sp,8
80006ab0:	18 97       	mov	r7,r12
80006ab2:	78 48       	ld.w	r8,r12[0x10]
80006ab4:	76 46       	ld.w	r6,r11[0x10]
80006ab6:	0c 38       	cp.w	r8,r6
80006ab8:	c0 34       	brge	80006abe <quorem+0x12>
80006aba:	30 0c       	mov	r12,0
80006abc:	c8 58       	rjmp	80006bc6 <quorem+0x11a>
80006abe:	ec c2 ff fc 	sub	r2,r6,-4
80006ac2:	f6 c3 ff ec 	sub	r3,r11,-20
80006ac6:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
80006aca:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
80006ace:	2f f9       	sub	r9,-1
80006ad0:	20 16       	sub	r6,1
80006ad2:	f8 09 0d 08 	divu	r8,r12,r9
80006ad6:	f6 02 00 22 	add	r2,r11,r2<<0x2
80006ada:	ee c4 ff ec 	sub	r4,r7,-20
80006ade:	10 95       	mov	r5,r8
80006ae0:	58 08       	cp.w	r8,0
80006ae2:	c4 10       	breq	80006b64 <quorem+0xb8>
80006ae4:	30 09       	mov	r9,0
80006ae6:	06 9a       	mov	r10,r3
80006ae8:	08 98       	mov	r8,r4
80006aea:	12 91       	mov	r1,r9
80006aec:	50 0b       	stdsp	sp[0x0],r11
80006aee:	70 0e       	ld.w	lr,r8[0x0]
80006af0:	b1 8e       	lsr	lr,0x10
80006af2:	50 1e       	stdsp	sp[0x4],lr
80006af4:	15 0e       	ld.w	lr,r10++
80006af6:	fc 00 16 10 	lsr	r0,lr,0x10
80006afa:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80006afe:	ea 0e 03 41 	mac	r1,r5,lr
80006b02:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
80006b06:	b1 81       	lsr	r1,0x10
80006b08:	40 1b       	lddsp	r11,sp[0x4]
80006b0a:	ea 00 02 40 	mul	r0,r5,r0
80006b0e:	e2 00 00 00 	add	r0,r1,r0
80006b12:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
80006b16:	02 1b       	sub	r11,r1
80006b18:	50 1b       	stdsp	sp[0x4],r11
80006b1a:	70 0b       	ld.w	r11,r8[0x0]
80006b1c:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80006b20:	02 09       	add	r9,r1
80006b22:	f2 0e 01 0e 	sub	lr,r9,lr
80006b26:	b0 1e       	st.h	r8[0x2],lr
80006b28:	fc 09 14 10 	asr	r9,lr,0x10
80006b2c:	40 1e       	lddsp	lr,sp[0x4]
80006b2e:	fc 09 00 09 	add	r9,lr,r9
80006b32:	b0 09       	st.h	r8[0x0],r9
80006b34:	e0 01 16 10 	lsr	r1,r0,0x10
80006b38:	2f c8       	sub	r8,-4
80006b3a:	b1 49       	asr	r9,0x10
80006b3c:	04 3a       	cp.w	r10,r2
80006b3e:	fe 98 ff d8 	brls	80006aee <quorem+0x42>
80006b42:	40 0b       	lddsp	r11,sp[0x0]
80006b44:	58 0c       	cp.w	r12,0
80006b46:	c0 f1       	brne	80006b64 <quorem+0xb8>
80006b48:	ec c8 ff fb 	sub	r8,r6,-5
80006b4c:	ee 08 00 28 	add	r8,r7,r8<<0x2
80006b50:	c0 28       	rjmp	80006b54 <quorem+0xa8>
80006b52:	20 16       	sub	r6,1
80006b54:	20 48       	sub	r8,4
80006b56:	08 38       	cp.w	r8,r4
80006b58:	e0 88 00 05 	brls	80006b62 <quorem+0xb6>
80006b5c:	70 09       	ld.w	r9,r8[0x0]
80006b5e:	58 09       	cp.w	r9,0
80006b60:	cf 90       	breq	80006b52 <quorem+0xa6>
80006b62:	8f 46       	st.w	r7[0x10],r6
80006b64:	0e 9c       	mov	r12,r7
80006b66:	e0 a0 0c f4 	rcall	8000854e <__mcmp>
80006b6a:	c2 d5       	brlt	80006bc4 <quorem+0x118>
80006b6c:	2f f5       	sub	r5,-1
80006b6e:	08 98       	mov	r8,r4
80006b70:	30 09       	mov	r9,0
80006b72:	07 0b       	ld.w	r11,r3++
80006b74:	f6 0a 16 10 	lsr	r10,r11,0x10
80006b78:	70 0c       	ld.w	r12,r8[0x0]
80006b7a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80006b7e:	f8 0e 16 10 	lsr	lr,r12,0x10
80006b82:	14 1e       	sub	lr,r10
80006b84:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80006b88:	16 1a       	sub	r10,r11
80006b8a:	12 0a       	add	r10,r9
80006b8c:	b0 1a       	st.h	r8[0x2],r10
80006b8e:	b1 4a       	asr	r10,0x10
80006b90:	fc 0a 00 09 	add	r9,lr,r10
80006b94:	b0 09       	st.h	r8[0x0],r9
80006b96:	2f c8       	sub	r8,-4
80006b98:	b1 49       	asr	r9,0x10
80006b9a:	04 33       	cp.w	r3,r2
80006b9c:	fe 98 ff eb 	brls	80006b72 <quorem+0xc6>
80006ba0:	ec c8 ff fb 	sub	r8,r6,-5
80006ba4:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
80006ba8:	58 09       	cp.w	r9,0
80006baa:	c0 d1       	brne	80006bc4 <quorem+0x118>
80006bac:	ee 08 00 28 	add	r8,r7,r8<<0x2
80006bb0:	c0 28       	rjmp	80006bb4 <quorem+0x108>
80006bb2:	20 16       	sub	r6,1
80006bb4:	20 48       	sub	r8,4
80006bb6:	08 38       	cp.w	r8,r4
80006bb8:	e0 88 00 05 	brls	80006bc2 <quorem+0x116>
80006bbc:	70 09       	ld.w	r9,r8[0x0]
80006bbe:	58 09       	cp.w	r9,0
80006bc0:	cf 90       	breq	80006bb2 <quorem+0x106>
80006bc2:	8f 46       	st.w	r7[0x10],r6
80006bc4:	0a 9c       	mov	r12,r5
80006bc6:	2f ed       	sub	sp,-8
80006bc8:	d8 32       	popm	r0-r7,pc
80006bca:	d7 03       	nop

80006bcc <_dtoa_r>:
80006bcc:	d4 31       	pushm	r0-r7,lr
80006bce:	21 ad       	sub	sp,104
80006bd0:	fa c4 ff 74 	sub	r4,sp,-140
80006bd4:	18 97       	mov	r7,r12
80006bd6:	16 95       	mov	r5,r11
80006bd8:	68 2c       	ld.w	r12,r4[0x8]
80006bda:	50 c9       	stdsp	sp[0x30],r9
80006bdc:	68 16       	ld.w	r6,r4[0x4]
80006bde:	68 09       	ld.w	r9,r4[0x0]
80006be0:	50 e8       	stdsp	sp[0x38],r8
80006be2:	14 94       	mov	r4,r10
80006be4:	51 2c       	stdsp	sp[0x48],r12
80006be6:	fa e5 00 08 	st.d	sp[8],r4
80006bea:	51 59       	stdsp	sp[0x54],r9
80006bec:	6e 95       	ld.w	r5,r7[0x24]
80006bee:	58 05       	cp.w	r5,0
80006bf0:	c0 91       	brne	80006c02 <_dtoa_r+0x36>
80006bf2:	31 0c       	mov	r12,16
80006bf4:	e0 a0 09 ea 	rcall	80007fc8 <malloc>
80006bf8:	99 35       	st.w	r12[0xc],r5
80006bfa:	8f 9c       	st.w	r7[0x24],r12
80006bfc:	99 15       	st.w	r12[0x4],r5
80006bfe:	99 25       	st.w	r12[0x8],r5
80006c00:	99 05       	st.w	r12[0x0],r5
80006c02:	6e 99       	ld.w	r9,r7[0x24]
80006c04:	72 08       	ld.w	r8,r9[0x0]
80006c06:	58 08       	cp.w	r8,0
80006c08:	c0 f0       	breq	80006c26 <_dtoa_r+0x5a>
80006c0a:	72 1a       	ld.w	r10,r9[0x4]
80006c0c:	91 1a       	st.w	r8[0x4],r10
80006c0e:	30 1a       	mov	r10,1
80006c10:	72 19       	ld.w	r9,r9[0x4]
80006c12:	f4 09 09 49 	lsl	r9,r10,r9
80006c16:	10 9b       	mov	r11,r8
80006c18:	91 29       	st.w	r8[0x8],r9
80006c1a:	0e 9c       	mov	r12,r7
80006c1c:	e0 a0 0c b2 	rcall	80008580 <_Bfree>
80006c20:	6e 98       	ld.w	r8,r7[0x24]
80006c22:	30 09       	mov	r9,0
80006c24:	91 09       	st.w	r8[0x0],r9
80006c26:	40 28       	lddsp	r8,sp[0x8]
80006c28:	10 94       	mov	r4,r8
80006c2a:	58 08       	cp.w	r8,0
80006c2c:	c0 64       	brge	80006c38 <_dtoa_r+0x6c>
80006c2e:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80006c32:	50 28       	stdsp	sp[0x8],r8
80006c34:	30 18       	mov	r8,1
80006c36:	c0 28       	rjmp	80006c3a <_dtoa_r+0x6e>
80006c38:	30 08       	mov	r8,0
80006c3a:	8d 08       	st.w	r6[0x0],r8
80006c3c:	fc 1c 7f f0 	movh	r12,0x7ff0
80006c40:	40 26       	lddsp	r6,sp[0x8]
80006c42:	0c 98       	mov	r8,r6
80006c44:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80006c48:	18 38       	cp.w	r8,r12
80006c4a:	c2 01       	brne	80006c8a <_dtoa_r+0xbe>
80006c4c:	e0 68 27 0f 	mov	r8,9999
80006c50:	41 5b       	lddsp	r11,sp[0x54]
80006c52:	97 08       	st.w	r11[0x0],r8
80006c54:	40 3a       	lddsp	r10,sp[0xc]
80006c56:	58 0a       	cp.w	r10,0
80006c58:	c0 71       	brne	80006c66 <_dtoa_r+0x9a>
80006c5a:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80006c5e:	c0 41       	brne	80006c66 <_dtoa_r+0x9a>
80006c60:	fe cc c6 74 	sub	r12,pc,-14732
80006c64:	c0 38       	rjmp	80006c6a <_dtoa_r+0x9e>
80006c66:	fe cc c6 6e 	sub	r12,pc,-14738
80006c6a:	41 29       	lddsp	r9,sp[0x48]
80006c6c:	58 09       	cp.w	r9,0
80006c6e:	e0 80 05 9a 	breq	800077a2 <_dtoa_r+0xbd6>
80006c72:	f8 c8 ff fd 	sub	r8,r12,-3
80006c76:	f8 c9 ff f8 	sub	r9,r12,-8
80006c7a:	11 8b       	ld.ub	r11,r8[0x0]
80006c7c:	30 0a       	mov	r10,0
80006c7e:	41 25       	lddsp	r5,sp[0x48]
80006c80:	f4 0b 18 00 	cp.b	r11,r10
80006c84:	f2 08 17 10 	movne	r8,r9
80006c88:	c1 68       	rjmp	80006cb4 <_dtoa_r+0xe8>
80006c8a:	fa ea 00 08 	ld.d	r10,sp[8]
80006c8e:	30 08       	mov	r8,0
80006c90:	fa eb 00 3c 	st.d	sp[60],r10
80006c94:	30 09       	mov	r9,0
80006c96:	e0 a0 13 80 	rcall	80009396 <__avr32_f64_cmp_eq>
80006c9a:	c1 00       	breq	80006cba <_dtoa_r+0xee>
80006c9c:	30 18       	mov	r8,1
80006c9e:	41 5a       	lddsp	r10,sp[0x54]
80006ca0:	95 08       	st.w	r10[0x0],r8
80006ca2:	fe cc c7 da 	sub	r12,pc,-14374
80006ca6:	41 29       	lddsp	r9,sp[0x48]
80006ca8:	f8 08 00 08 	add	r8,r12,r8
80006cac:	58 09       	cp.w	r9,0
80006cae:	e0 80 05 7a 	breq	800077a2 <_dtoa_r+0xbd6>
80006cb2:	12 95       	mov	r5,r9
80006cb4:	8b 08       	st.w	r5[0x0],r8
80006cb6:	e0 8f 05 76 	bral	800077a2 <_dtoa_r+0xbd6>
80006cba:	fa c8 ff 9c 	sub	r8,sp,-100
80006cbe:	fa c9 ff a0 	sub	r9,sp,-96
80006cc2:	fa ea 00 3c 	ld.d	r10,sp[60]
80006cc6:	0e 9c       	mov	r12,r7
80006cc8:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
80006ccc:	e0 a0 0c ac 	rcall	80008624 <__d2b>
80006cd0:	18 93       	mov	r3,r12
80006cd2:	58 05       	cp.w	r5,0
80006cd4:	c0 d0       	breq	80006cee <_dtoa_r+0x122>
80006cd6:	fa ea 00 3c 	ld.d	r10,sp[60]
80006cda:	30 04       	mov	r4,0
80006cdc:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80006ce0:	ea c5 03 ff 	sub	r5,r5,1023
80006ce4:	10 9b       	mov	r11,r8
80006ce6:	51 74       	stdsp	sp[0x5c],r4
80006ce8:	ea 1b 3f f0 	orh	r11,0x3ff0
80006cec:	c2 58       	rjmp	80006d36 <_dtoa_r+0x16a>
80006cee:	41 88       	lddsp	r8,sp[0x60]
80006cf0:	41 9c       	lddsp	r12,sp[0x64]
80006cf2:	10 0c       	add	r12,r8
80006cf4:	f8 c5 fb ce 	sub	r5,r12,-1074
80006cf8:	e0 45 00 20 	cp.w	r5,32
80006cfc:	e0 8a 00 0e 	brle	80006d18 <_dtoa_r+0x14c>
80006d00:	f8 cc fb ee 	sub	r12,r12,-1042
80006d04:	40 3b       	lddsp	r11,sp[0xc]
80006d06:	ea 08 11 40 	rsub	r8,r5,64
80006d0a:	f6 0c 0a 4c 	lsr	r12,r11,r12
80006d0e:	ec 08 09 46 	lsl	r6,r6,r8
80006d12:	0c 4c       	or	r12,r6
80006d14:	c0 78       	rjmp	80006d22 <_dtoa_r+0x156>
80006d16:	d7 03       	nop
80006d18:	ea 0c 11 20 	rsub	r12,r5,32
80006d1c:	40 3a       	lddsp	r10,sp[0xc]
80006d1e:	f4 0c 09 4c 	lsl	r12,r10,r12
80006d22:	fe b0 eb 5d 	rcall	800043dc <__avr32_u32_to_f64>
80006d26:	fc 18 fe 10 	movh	r8,0xfe10
80006d2a:	30 19       	mov	r9,1
80006d2c:	ea c5 04 33 	sub	r5,r5,1075
80006d30:	f0 0b 00 0b 	add	r11,r8,r11
80006d34:	51 79       	stdsp	sp[0x5c],r9
80006d36:	30 08       	mov	r8,0
80006d38:	fc 19 3f f8 	movh	r9,0x3ff8
80006d3c:	e0 a0 11 c2 	rcall	800090c0 <__avr32_f64_sub>
80006d40:	e0 68 43 61 	mov	r8,17249
80006d44:	ea 18 63 6f 	orh	r8,0x636f
80006d48:	e0 69 87 a7 	mov	r9,34727
80006d4c:	ea 19 3f d2 	orh	r9,0x3fd2
80006d50:	fe b0 ea 5c 	rcall	80004208 <__avr32_f64_mul>
80006d54:	e0 68 c8 b3 	mov	r8,51379
80006d58:	ea 18 8b 60 	orh	r8,0x8b60
80006d5c:	e0 69 8a 28 	mov	r9,35368
80006d60:	ea 19 3f c6 	orh	r9,0x3fc6
80006d64:	e0 a0 12 7c 	rcall	8000925c <__avr32_f64_add>
80006d68:	0a 9c       	mov	r12,r5
80006d6a:	14 90       	mov	r0,r10
80006d6c:	16 91       	mov	r1,r11
80006d6e:	fe b0 eb 3b 	rcall	800043e4 <__avr32_s32_to_f64>
80006d72:	e0 68 79 fb 	mov	r8,31227
80006d76:	ea 18 50 9f 	orh	r8,0x509f
80006d7a:	e0 69 44 13 	mov	r9,17427
80006d7e:	ea 19 3f d3 	orh	r9,0x3fd3
80006d82:	fe b0 ea 43 	rcall	80004208 <__avr32_f64_mul>
80006d86:	14 98       	mov	r8,r10
80006d88:	16 99       	mov	r9,r11
80006d8a:	00 9a       	mov	r10,r0
80006d8c:	02 9b       	mov	r11,r1
80006d8e:	e0 a0 12 67 	rcall	8000925c <__avr32_f64_add>
80006d92:	14 90       	mov	r0,r10
80006d94:	16 91       	mov	r1,r11
80006d96:	e0 a0 12 ed 	rcall	80009370 <__avr32_f64_to_s32>
80006d9a:	30 08       	mov	r8,0
80006d9c:	18 96       	mov	r6,r12
80006d9e:	30 09       	mov	r9,0
80006da0:	00 9a       	mov	r10,r0
80006da2:	02 9b       	mov	r11,r1
80006da4:	e0 a0 13 40 	rcall	80009424 <__avr32_f64_cmp_lt>
80006da8:	c0 c0       	breq	80006dc0 <_dtoa_r+0x1f4>
80006daa:	0c 9c       	mov	r12,r6
80006dac:	fe b0 eb 1c 	rcall	800043e4 <__avr32_s32_to_f64>
80006db0:	14 98       	mov	r8,r10
80006db2:	16 99       	mov	r9,r11
80006db4:	00 9a       	mov	r10,r0
80006db6:	02 9b       	mov	r11,r1
80006db8:	e0 a0 12 ef 	rcall	80009396 <__avr32_f64_cmp_eq>
80006dbc:	f7 b6 00 01 	subeq	r6,1
80006dc0:	59 66       	cp.w	r6,22
80006dc2:	e0 88 00 05 	brls	80006dcc <_dtoa_r+0x200>
80006dc6:	30 18       	mov	r8,1
80006dc8:	51 48       	stdsp	sp[0x50],r8
80006dca:	c1 38       	rjmp	80006df0 <_dtoa_r+0x224>
80006dcc:	fe c8 c7 1c 	sub	r8,pc,-14564
80006dd0:	fa ea 00 3c 	ld.d	r10,sp[60]
80006dd4:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80006dd8:	e0 a0 13 26 	rcall	80009424 <__avr32_f64_cmp_lt>
80006ddc:	f9 b4 00 00 	moveq	r4,0
80006de0:	fb f4 0a 14 	st.weq	sp[0x50],r4
80006de4:	f7 b6 01 01 	subne	r6,1
80006de8:	f9 bc 01 00 	movne	r12,0
80006dec:	fb fc 1a 14 	st.wne	sp[0x50],r12
80006df0:	41 90       	lddsp	r0,sp[0x64]
80006df2:	20 10       	sub	r0,1
80006df4:	0a 10       	sub	r0,r5
80006df6:	c0 46       	brmi	80006dfe <_dtoa_r+0x232>
80006df8:	50 40       	stdsp	sp[0x10],r0
80006dfa:	30 00       	mov	r0,0
80006dfc:	c0 48       	rjmp	80006e04 <_dtoa_r+0x238>
80006dfe:	30 0b       	mov	r11,0
80006e00:	5c 30       	neg	r0
80006e02:	50 4b       	stdsp	sp[0x10],r11
80006e04:	ec 02 11 00 	rsub	r2,r6,0
80006e08:	58 06       	cp.w	r6,0
80006e0a:	fb fa 40 04 	ld.wge	r10,sp[0x10]
80006e0e:	f5 d6 e4 0a 	addge	r10,r10,r6
80006e12:	fb fa 4a 04 	st.wge	sp[0x10],r10
80006e16:	fb f6 4a 11 	st.wge	sp[0x44],r6
80006e1a:	f9 b2 04 00 	movge	r2,0
80006e1e:	e1 d6 e5 10 	sublt	r0,r0,r6
80006e22:	f9 b9 05 00 	movlt	r9,0
80006e26:	fb f9 5a 11 	st.wlt	sp[0x44],r9
80006e2a:	40 c8       	lddsp	r8,sp[0x30]
80006e2c:	58 98       	cp.w	r8,9
80006e2e:	e0 8b 00 20 	brhi	80006e6e <_dtoa_r+0x2a2>
80006e32:	58 58       	cp.w	r8,5
80006e34:	f9 b4 0a 01 	movle	r4,1
80006e38:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
80006e3c:	f7 b5 09 04 	subgt	r5,4
80006e40:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
80006e44:	f9 b4 09 00 	movgt	r4,0
80006e48:	40 cc       	lddsp	r12,sp[0x30]
80006e4a:	58 3c       	cp.w	r12,3
80006e4c:	c2 d0       	breq	80006ea6 <_dtoa_r+0x2da>
80006e4e:	e0 89 00 05 	brgt	80006e58 <_dtoa_r+0x28c>
80006e52:	58 2c       	cp.w	r12,2
80006e54:	c1 01       	brne	80006e74 <_dtoa_r+0x2a8>
80006e56:	c1 88       	rjmp	80006e86 <_dtoa_r+0x2ba>
80006e58:	40 cb       	lddsp	r11,sp[0x30]
80006e5a:	58 4b       	cp.w	r11,4
80006e5c:	c0 60       	breq	80006e68 <_dtoa_r+0x29c>
80006e5e:	58 5b       	cp.w	r11,5
80006e60:	c0 a1       	brne	80006e74 <_dtoa_r+0x2a8>
80006e62:	30 1a       	mov	r10,1
80006e64:	50 da       	stdsp	sp[0x34],r10
80006e66:	c2 28       	rjmp	80006eaa <_dtoa_r+0x2de>
80006e68:	30 19       	mov	r9,1
80006e6a:	50 d9       	stdsp	sp[0x34],r9
80006e6c:	c0 f8       	rjmp	80006e8a <_dtoa_r+0x2be>
80006e6e:	30 08       	mov	r8,0
80006e70:	30 14       	mov	r4,1
80006e72:	50 c8       	stdsp	sp[0x30],r8
80006e74:	3f f5       	mov	r5,-1
80006e76:	30 1c       	mov	r12,1
80006e78:	30 0b       	mov	r11,0
80006e7a:	50 95       	stdsp	sp[0x24],r5
80006e7c:	50 dc       	stdsp	sp[0x34],r12
80006e7e:	0a 91       	mov	r1,r5
80006e80:	31 28       	mov	r8,18
80006e82:	50 eb       	stdsp	sp[0x38],r11
80006e84:	c2 08       	rjmp	80006ec4 <_dtoa_r+0x2f8>
80006e86:	30 0a       	mov	r10,0
80006e88:	50 da       	stdsp	sp[0x34],r10
80006e8a:	40 e9       	lddsp	r9,sp[0x38]
80006e8c:	58 09       	cp.w	r9,0
80006e8e:	e0 89 00 07 	brgt	80006e9c <_dtoa_r+0x2d0>
80006e92:	30 18       	mov	r8,1
80006e94:	50 98       	stdsp	sp[0x24],r8
80006e96:	10 91       	mov	r1,r8
80006e98:	50 e8       	stdsp	sp[0x38],r8
80006e9a:	c1 58       	rjmp	80006ec4 <_dtoa_r+0x2f8>
80006e9c:	40 e5       	lddsp	r5,sp[0x38]
80006e9e:	50 95       	stdsp	sp[0x24],r5
80006ea0:	0a 91       	mov	r1,r5
80006ea2:	0a 98       	mov	r8,r5
80006ea4:	c1 08       	rjmp	80006ec4 <_dtoa_r+0x2f8>
80006ea6:	30 0c       	mov	r12,0
80006ea8:	50 dc       	stdsp	sp[0x34],r12
80006eaa:	40 eb       	lddsp	r11,sp[0x38]
80006eac:	ec 0b 00 0b 	add	r11,r6,r11
80006eb0:	50 9b       	stdsp	sp[0x24],r11
80006eb2:	16 98       	mov	r8,r11
80006eb4:	2f f8       	sub	r8,-1
80006eb6:	58 08       	cp.w	r8,0
80006eb8:	e0 89 00 05 	brgt	80006ec2 <_dtoa_r+0x2f6>
80006ebc:	10 91       	mov	r1,r8
80006ebe:	30 18       	mov	r8,1
80006ec0:	c0 28       	rjmp	80006ec4 <_dtoa_r+0x2f8>
80006ec2:	10 91       	mov	r1,r8
80006ec4:	30 09       	mov	r9,0
80006ec6:	6e 9a       	ld.w	r10,r7[0x24]
80006ec8:	95 19       	st.w	r10[0x4],r9
80006eca:	30 49       	mov	r9,4
80006ecc:	c0 68       	rjmp	80006ed8 <_dtoa_r+0x30c>
80006ece:	d7 03       	nop
80006ed0:	6a 1a       	ld.w	r10,r5[0x4]
80006ed2:	a1 79       	lsl	r9,0x1
80006ed4:	2f fa       	sub	r10,-1
80006ed6:	8b 1a       	st.w	r5[0x4],r10
80006ed8:	6e 95       	ld.w	r5,r7[0x24]
80006eda:	f2 ca ff ec 	sub	r10,r9,-20
80006ede:	10 3a       	cp.w	r10,r8
80006ee0:	fe 98 ff f8 	brls	80006ed0 <_dtoa_r+0x304>
80006ee4:	6a 1b       	ld.w	r11,r5[0x4]
80006ee6:	0e 9c       	mov	r12,r7
80006ee8:	e0 a0 0b 66 	rcall	800085b4 <_Balloc>
80006eec:	58 e1       	cp.w	r1,14
80006eee:	5f 88       	srls	r8
80006ef0:	8b 0c       	st.w	r5[0x0],r12
80006ef2:	f1 e4 00 04 	and	r4,r8,r4
80006ef6:	6e 98       	ld.w	r8,r7[0x24]
80006ef8:	70 08       	ld.w	r8,r8[0x0]
80006efa:	50 88       	stdsp	sp[0x20],r8
80006efc:	e0 80 01 82 	breq	80007200 <_dtoa_r+0x634>
80006f00:	58 06       	cp.w	r6,0
80006f02:	e0 8a 00 43 	brle	80006f88 <_dtoa_r+0x3bc>
80006f06:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80006f0a:	fe c8 c8 5a 	sub	r8,pc,-14246
80006f0e:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
80006f12:	fa e5 00 18 	st.d	sp[24],r4
80006f16:	ec 04 14 04 	asr	r4,r6,0x4
80006f1a:	ed b4 00 04 	bld	r4,0x4
80006f1e:	c0 30       	breq	80006f24 <_dtoa_r+0x358>
80006f20:	30 25       	mov	r5,2
80006f22:	c1 08       	rjmp	80006f42 <_dtoa_r+0x376>
80006f24:	fe c8 c7 ac 	sub	r8,pc,-14420
80006f28:	f0 e8 00 20 	ld.d	r8,r8[32]
80006f2c:	fa ea 00 3c 	ld.d	r10,sp[60]
80006f30:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80006f34:	e0 a0 12 ac 	rcall	8000948c <__avr32_f64_div>
80006f38:	30 35       	mov	r5,3
80006f3a:	14 98       	mov	r8,r10
80006f3c:	16 99       	mov	r9,r11
80006f3e:	fa e9 00 08 	st.d	sp[8],r8
80006f42:	fe cc c7 ca 	sub	r12,pc,-14390
80006f46:	50 a3       	stdsp	sp[0x28],r3
80006f48:	0c 93       	mov	r3,r6
80006f4a:	18 96       	mov	r6,r12
80006f4c:	c0 f8       	rjmp	80006f6a <_dtoa_r+0x39e>
80006f4e:	fa ea 00 18 	ld.d	r10,sp[24]
80006f52:	ed b4 00 00 	bld	r4,0x0
80006f56:	c0 81       	brne	80006f66 <_dtoa_r+0x39a>
80006f58:	ec e8 00 00 	ld.d	r8,r6[0]
80006f5c:	2f f5       	sub	r5,-1
80006f5e:	fe b0 e9 55 	rcall	80004208 <__avr32_f64_mul>
80006f62:	fa eb 00 18 	st.d	sp[24],r10
80006f66:	a1 54       	asr	r4,0x1
80006f68:	2f 86       	sub	r6,-8
80006f6a:	58 04       	cp.w	r4,0
80006f6c:	cf 11       	brne	80006f4e <_dtoa_r+0x382>
80006f6e:	fa e8 00 18 	ld.d	r8,sp[24]
80006f72:	fa ea 00 08 	ld.d	r10,sp[8]
80006f76:	06 96       	mov	r6,r3
80006f78:	e0 a0 12 8a 	rcall	8000948c <__avr32_f64_div>
80006f7c:	40 a3       	lddsp	r3,sp[0x28]
80006f7e:	14 98       	mov	r8,r10
80006f80:	16 99       	mov	r9,r11
80006f82:	fa e9 00 08 	st.d	sp[8],r8
80006f86:	c2 f8       	rjmp	80006fe4 <_dtoa_r+0x418>
80006f88:	ec 08 11 00 	rsub	r8,r6,0
80006f8c:	c0 31       	brne	80006f92 <_dtoa_r+0x3c6>
80006f8e:	30 25       	mov	r5,2
80006f90:	c2 a8       	rjmp	80006fe4 <_dtoa_r+0x418>
80006f92:	fe cc c8 1a 	sub	r12,pc,-14310
80006f96:	f0 04 14 04 	asr	r4,r8,0x4
80006f9a:	50 1c       	stdsp	sp[0x4],r12
80006f9c:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80006fa0:	fe c9 c8 f0 	sub	r9,pc,-14096
80006fa4:	fa ea 00 3c 	ld.d	r10,sp[60]
80006fa8:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80006fac:	fe b0 e9 2e 	rcall	80004208 <__avr32_f64_mul>
80006fb0:	40 1c       	lddsp	r12,sp[0x4]
80006fb2:	50 63       	stdsp	sp[0x18],r3
80006fb4:	30 25       	mov	r5,2
80006fb6:	0c 93       	mov	r3,r6
80006fb8:	fa eb 00 08 	st.d	sp[8],r10
80006fbc:	18 96       	mov	r6,r12
80006fbe:	c0 f8       	rjmp	80006fdc <_dtoa_r+0x410>
80006fc0:	fa ea 00 08 	ld.d	r10,sp[8]
80006fc4:	ed b4 00 00 	bld	r4,0x0
80006fc8:	c0 81       	brne	80006fd8 <_dtoa_r+0x40c>
80006fca:	ec e8 00 00 	ld.d	r8,r6[0]
80006fce:	2f f5       	sub	r5,-1
80006fd0:	fe b0 e9 1c 	rcall	80004208 <__avr32_f64_mul>
80006fd4:	fa eb 00 08 	st.d	sp[8],r10
80006fd8:	a1 54       	asr	r4,0x1
80006fda:	2f 86       	sub	r6,-8
80006fdc:	58 04       	cp.w	r4,0
80006fde:	cf 11       	brne	80006fc0 <_dtoa_r+0x3f4>
80006fe0:	06 96       	mov	r6,r3
80006fe2:	40 63       	lddsp	r3,sp[0x18]
80006fe4:	41 4a       	lddsp	r10,sp[0x50]
80006fe6:	58 0a       	cp.w	r10,0
80006fe8:	c2 a0       	breq	8000703c <_dtoa_r+0x470>
80006fea:	fa e8 00 08 	ld.d	r8,sp[8]
80006fee:	58 01       	cp.w	r1,0
80006ff0:	5f 94       	srgt	r4
80006ff2:	fa e9 00 18 	st.d	sp[24],r8
80006ff6:	30 08       	mov	r8,0
80006ff8:	fc 19 3f f0 	movh	r9,0x3ff0
80006ffc:	fa ea 00 18 	ld.d	r10,sp[24]
80007000:	e0 a0 12 12 	rcall	80009424 <__avr32_f64_cmp_lt>
80007004:	f9 bc 00 00 	moveq	r12,0
80007008:	f9 bc 01 01 	movne	r12,1
8000700c:	e9 ec 00 0c 	and	r12,r4,r12
80007010:	c1 60       	breq	8000703c <_dtoa_r+0x470>
80007012:	40 98       	lddsp	r8,sp[0x24]
80007014:	58 08       	cp.w	r8,0
80007016:	e0 8a 00 f1 	brle	800071f8 <_dtoa_r+0x62c>
8000701a:	30 08       	mov	r8,0
8000701c:	fc 19 40 24 	movh	r9,0x4024
80007020:	ec c4 00 01 	sub	r4,r6,1
80007024:	fa ea 00 18 	ld.d	r10,sp[24]
80007028:	2f f5       	sub	r5,-1
8000702a:	50 64       	stdsp	sp[0x18],r4
8000702c:	fe b0 e8 ee 	rcall	80004208 <__avr32_f64_mul>
80007030:	40 94       	lddsp	r4,sp[0x24]
80007032:	14 98       	mov	r8,r10
80007034:	16 99       	mov	r9,r11
80007036:	fa e9 00 08 	st.d	sp[8],r8
8000703a:	c0 38       	rjmp	80007040 <_dtoa_r+0x474>
8000703c:	50 66       	stdsp	sp[0x18],r6
8000703e:	02 94       	mov	r4,r1
80007040:	0a 9c       	mov	r12,r5
80007042:	fe b0 e9 d1 	rcall	800043e4 <__avr32_s32_to_f64>
80007046:	fa e8 00 08 	ld.d	r8,sp[8]
8000704a:	fe b0 e8 df 	rcall	80004208 <__avr32_f64_mul>
8000704e:	30 08       	mov	r8,0
80007050:	fc 19 40 1c 	movh	r9,0x401c
80007054:	e0 a0 11 04 	rcall	8000925c <__avr32_f64_add>
80007058:	14 98       	mov	r8,r10
8000705a:	16 99       	mov	r9,r11
8000705c:	fa e9 00 28 	st.d	sp[40],r8
80007060:	fc 18 fc c0 	movh	r8,0xfcc0
80007064:	40 a5       	lddsp	r5,sp[0x28]
80007066:	10 05       	add	r5,r8
80007068:	50 a5       	stdsp	sp[0x28],r5
8000706a:	58 04       	cp.w	r4,0
8000706c:	c2 11       	brne	800070ae <_dtoa_r+0x4e2>
8000706e:	fa ea 00 08 	ld.d	r10,sp[8]
80007072:	30 08       	mov	r8,0
80007074:	fc 19 40 14 	movh	r9,0x4014
80007078:	e0 a0 10 24 	rcall	800090c0 <__avr32_f64_sub>
8000707c:	40 bc       	lddsp	r12,sp[0x2c]
8000707e:	fa eb 00 08 	st.d	sp[8],r10
80007082:	14 98       	mov	r8,r10
80007084:	16 99       	mov	r9,r11
80007086:	18 9a       	mov	r10,r12
80007088:	0a 9b       	mov	r11,r5
8000708a:	e0 a0 11 cd 	rcall	80009424 <__avr32_f64_cmp_lt>
8000708e:	e0 81 02 54 	brne	80007536 <_dtoa_r+0x96a>
80007092:	0a 98       	mov	r8,r5
80007094:	40 b9       	lddsp	r9,sp[0x2c]
80007096:	ee 18 80 00 	eorh	r8,0x8000
8000709a:	fa ea 00 08 	ld.d	r10,sp[8]
8000709e:	10 95       	mov	r5,r8
800070a0:	12 98       	mov	r8,r9
800070a2:	0a 99       	mov	r9,r5
800070a4:	e0 a0 11 c0 	rcall	80009424 <__avr32_f64_cmp_lt>
800070a8:	e0 81 02 3e 	brne	80007524 <_dtoa_r+0x958>
800070ac:	ca 68       	rjmp	800071f8 <_dtoa_r+0x62c>
800070ae:	fe c9 c9 fe 	sub	r9,pc,-13826
800070b2:	e8 c8 00 01 	sub	r8,r4,1
800070b6:	40 d5       	lddsp	r5,sp[0x34]
800070b8:	58 05       	cp.w	r5,0
800070ba:	c4 f0       	breq	80007158 <_dtoa_r+0x58c>
800070bc:	30 0c       	mov	r12,0
800070be:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
800070c2:	51 3c       	stdsp	sp[0x4c],r12
800070c4:	30 0a       	mov	r10,0
800070c6:	fc 1b 3f e0 	movh	r11,0x3fe0
800070ca:	e0 a0 11 e1 	rcall	8000948c <__avr32_f64_div>
800070ce:	fa e8 00 28 	ld.d	r8,sp[40]
800070d2:	40 85       	lddsp	r5,sp[0x20]
800070d4:	e0 a0 0f f6 	rcall	800090c0 <__avr32_f64_sub>
800070d8:	fa eb 00 28 	st.d	sp[40],r10
800070dc:	fa ea 00 08 	ld.d	r10,sp[8]
800070e0:	e0 a0 11 48 	rcall	80009370 <__avr32_f64_to_s32>
800070e4:	51 6c       	stdsp	sp[0x58],r12
800070e6:	fe b0 e9 7f 	rcall	800043e4 <__avr32_s32_to_f64>
800070ea:	14 98       	mov	r8,r10
800070ec:	16 99       	mov	r9,r11
800070ee:	fa ea 00 08 	ld.d	r10,sp[8]
800070f2:	e0 a0 0f e7 	rcall	800090c0 <__avr32_f64_sub>
800070f6:	fa eb 00 08 	st.d	sp[8],r10
800070fa:	41 68       	lddsp	r8,sp[0x58]
800070fc:	2d 08       	sub	r8,-48
800070fe:	0a c8       	st.b	r5++,r8
80007100:	41 39       	lddsp	r9,sp[0x4c]
80007102:	2f f9       	sub	r9,-1
80007104:	51 39       	stdsp	sp[0x4c],r9
80007106:	fa e8 00 28 	ld.d	r8,sp[40]
8000710a:	e0 a0 11 8d 	rcall	80009424 <__avr32_f64_cmp_lt>
8000710e:	e0 81 03 39 	brne	80007780 <_dtoa_r+0xbb4>
80007112:	fa e8 00 08 	ld.d	r8,sp[8]
80007116:	30 0a       	mov	r10,0
80007118:	fc 1b 3f f0 	movh	r11,0x3ff0
8000711c:	e0 a0 0f d2 	rcall	800090c0 <__avr32_f64_sub>
80007120:	fa e8 00 28 	ld.d	r8,sp[40]
80007124:	e0 a0 11 80 	rcall	80009424 <__avr32_f64_cmp_lt>
80007128:	fa ea 00 28 	ld.d	r10,sp[40]
8000712c:	30 08       	mov	r8,0
8000712e:	fc 19 40 24 	movh	r9,0x4024
80007132:	e0 81 00 da 	brne	800072e6 <_dtoa_r+0x71a>
80007136:	41 3c       	lddsp	r12,sp[0x4c]
80007138:	08 3c       	cp.w	r12,r4
8000713a:	c5 f4       	brge	800071f8 <_dtoa_r+0x62c>
8000713c:	fe b0 e8 66 	rcall	80004208 <__avr32_f64_mul>
80007140:	30 08       	mov	r8,0
80007142:	fa eb 00 28 	st.d	sp[40],r10
80007146:	fc 19 40 24 	movh	r9,0x4024
8000714a:	fa ea 00 08 	ld.d	r10,sp[8]
8000714e:	fe b0 e8 5d 	rcall	80004208 <__avr32_f64_mul>
80007152:	fa eb 00 08 	st.d	sp[8],r10
80007156:	cc 3b       	rjmp	800070dc <_dtoa_r+0x510>
80007158:	40 85       	lddsp	r5,sp[0x20]
8000715a:	08 05       	add	r5,r4
8000715c:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80007160:	51 35       	stdsp	sp[0x4c],r5
80007162:	fa e8 00 28 	ld.d	r8,sp[40]
80007166:	40 85       	lddsp	r5,sp[0x20]
80007168:	fe b0 e8 50 	rcall	80004208 <__avr32_f64_mul>
8000716c:	fa eb 00 28 	st.d	sp[40],r10
80007170:	fa ea 00 08 	ld.d	r10,sp[8]
80007174:	e0 a0 10 fe 	rcall	80009370 <__avr32_f64_to_s32>
80007178:	51 6c       	stdsp	sp[0x58],r12
8000717a:	fe b0 e9 35 	rcall	800043e4 <__avr32_s32_to_f64>
8000717e:	14 98       	mov	r8,r10
80007180:	16 99       	mov	r9,r11
80007182:	fa ea 00 08 	ld.d	r10,sp[8]
80007186:	e0 a0 0f 9d 	rcall	800090c0 <__avr32_f64_sub>
8000718a:	fa eb 00 08 	st.d	sp[8],r10
8000718e:	41 68       	lddsp	r8,sp[0x58]
80007190:	2d 08       	sub	r8,-48
80007192:	0a c8       	st.b	r5++,r8
80007194:	41 3c       	lddsp	r12,sp[0x4c]
80007196:	18 35       	cp.w	r5,r12
80007198:	c2 81       	brne	800071e8 <_dtoa_r+0x61c>
8000719a:	30 08       	mov	r8,0
8000719c:	fc 19 3f e0 	movh	r9,0x3fe0
800071a0:	fa ea 00 28 	ld.d	r10,sp[40]
800071a4:	e0 a0 10 5c 	rcall	8000925c <__avr32_f64_add>
800071a8:	40 85       	lddsp	r5,sp[0x20]
800071aa:	fa e8 00 08 	ld.d	r8,sp[8]
800071ae:	08 05       	add	r5,r4
800071b0:	e0 a0 11 3a 	rcall	80009424 <__avr32_f64_cmp_lt>
800071b4:	e0 81 00 99 	brne	800072e6 <_dtoa_r+0x71a>
800071b8:	fa e8 00 28 	ld.d	r8,sp[40]
800071bc:	30 0a       	mov	r10,0
800071be:	fc 1b 3f e0 	movh	r11,0x3fe0
800071c2:	e0 a0 0f 7f 	rcall	800090c0 <__avr32_f64_sub>
800071c6:	14 98       	mov	r8,r10
800071c8:	16 99       	mov	r9,r11
800071ca:	fa ea 00 08 	ld.d	r10,sp[8]
800071ce:	e0 a0 11 2b 	rcall	80009424 <__avr32_f64_cmp_lt>
800071d2:	c1 30       	breq	800071f8 <_dtoa_r+0x62c>
800071d4:	33 09       	mov	r9,48
800071d6:	0a 98       	mov	r8,r5
800071d8:	11 7a       	ld.ub	r10,--r8
800071da:	f2 0a 18 00 	cp.b	r10,r9
800071de:	e0 81 02 d1 	brne	80007780 <_dtoa_r+0xbb4>
800071e2:	10 95       	mov	r5,r8
800071e4:	cf 9b       	rjmp	800071d6 <_dtoa_r+0x60a>
800071e6:	d7 03       	nop
800071e8:	30 08       	mov	r8,0
800071ea:	fc 19 40 24 	movh	r9,0x4024
800071ee:	fe b0 e8 0d 	rcall	80004208 <__avr32_f64_mul>
800071f2:	fa eb 00 08 	st.d	sp[8],r10
800071f6:	cb db       	rjmp	80007170 <_dtoa_r+0x5a4>
800071f8:	fa ea 00 3c 	ld.d	r10,sp[60]
800071fc:	fa eb 00 08 	st.d	sp[8],r10
80007200:	58 e6       	cp.w	r6,14
80007202:	5f ab       	srle	r11
80007204:	41 8a       	lddsp	r10,sp[0x60]
80007206:	30 08       	mov	r8,0
80007208:	f4 09 11 ff 	rsub	r9,r10,-1
8000720c:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80007210:	f0 09 18 00 	cp.b	r9,r8
80007214:	e0 80 00 82 	breq	80007318 <_dtoa_r+0x74c>
80007218:	40 ea       	lddsp	r10,sp[0x38]
8000721a:	58 01       	cp.w	r1,0
8000721c:	5f a9       	srle	r9
8000721e:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
80007222:	fe ca cb 72 	sub	r10,pc,-13454
80007226:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
8000722a:	fa e5 00 10 	st.d	sp[16],r4
8000722e:	f0 09 18 00 	cp.b	r9,r8
80007232:	c1 40       	breq	8000725a <_dtoa_r+0x68e>
80007234:	58 01       	cp.w	r1,0
80007236:	e0 81 01 77 	brne	80007524 <_dtoa_r+0x958>
8000723a:	30 08       	mov	r8,0
8000723c:	fc 19 40 14 	movh	r9,0x4014
80007240:	08 9a       	mov	r10,r4
80007242:	0a 9b       	mov	r11,r5
80007244:	fe b0 e7 e2 	rcall	80004208 <__avr32_f64_mul>
80007248:	fa e8 00 08 	ld.d	r8,sp[8]
8000724c:	e0 a0 10 b8 	rcall	800093bc <__avr32_f64_cmp_ge>
80007250:	e0 81 01 6a 	brne	80007524 <_dtoa_r+0x958>
80007254:	02 92       	mov	r2,r1
80007256:	e0 8f 01 72 	bral	8000753a <_dtoa_r+0x96e>
8000725a:	40 85       	lddsp	r5,sp[0x20]
8000725c:	30 14       	mov	r4,1
8000725e:	fa e8 00 10 	ld.d	r8,sp[16]
80007262:	fa ea 00 08 	ld.d	r10,sp[8]
80007266:	e0 a0 11 13 	rcall	8000948c <__avr32_f64_div>
8000726a:	e0 a0 10 83 	rcall	80009370 <__avr32_f64_to_s32>
8000726e:	18 92       	mov	r2,r12
80007270:	fe b0 e8 ba 	rcall	800043e4 <__avr32_s32_to_f64>
80007274:	fa e8 00 10 	ld.d	r8,sp[16]
80007278:	fe b0 e7 c8 	rcall	80004208 <__avr32_f64_mul>
8000727c:	14 98       	mov	r8,r10
8000727e:	16 99       	mov	r9,r11
80007280:	fa ea 00 08 	ld.d	r10,sp[8]
80007284:	e0 a0 0f 1e 	rcall	800090c0 <__avr32_f64_sub>
80007288:	fa eb 00 08 	st.d	sp[8],r10
8000728c:	e4 c8 ff d0 	sub	r8,r2,-48
80007290:	0a c8       	st.b	r5++,r8
80007292:	fc 19 40 24 	movh	r9,0x4024
80007296:	30 08       	mov	r8,0
80007298:	02 34       	cp.w	r4,r1
8000729a:	c3 31       	brne	80007300 <_dtoa_r+0x734>
8000729c:	fa e8 00 08 	ld.d	r8,sp[8]
800072a0:	e0 a0 0f de 	rcall	8000925c <__avr32_f64_add>
800072a4:	16 91       	mov	r1,r11
800072a6:	14 90       	mov	r0,r10
800072a8:	14 98       	mov	r8,r10
800072aa:	02 99       	mov	r9,r1
800072ac:	fa ea 00 10 	ld.d	r10,sp[16]
800072b0:	e0 a0 10 ba 	rcall	80009424 <__avr32_f64_cmp_lt>
800072b4:	c1 a1       	brne	800072e8 <_dtoa_r+0x71c>
800072b6:	fa e8 00 10 	ld.d	r8,sp[16]
800072ba:	00 9a       	mov	r10,r0
800072bc:	02 9b       	mov	r11,r1
800072be:	e0 a0 10 6c 	rcall	80009396 <__avr32_f64_cmp_eq>
800072c2:	e0 80 02 5e 	breq	8000777e <_dtoa_r+0xbb2>
800072c6:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
800072ca:	c0 f1       	brne	800072e8 <_dtoa_r+0x71c>
800072cc:	e0 8f 02 59 	bral	8000777e <_dtoa_r+0xbb2>
800072d0:	40 8a       	lddsp	r10,sp[0x20]
800072d2:	14 38       	cp.w	r8,r10
800072d4:	c0 30       	breq	800072da <_dtoa_r+0x70e>
800072d6:	10 95       	mov	r5,r8
800072d8:	c0 98       	rjmp	800072ea <_dtoa_r+0x71e>
800072da:	33 08       	mov	r8,48
800072dc:	40 89       	lddsp	r9,sp[0x20]
800072de:	2f f6       	sub	r6,-1
800072e0:	b2 88       	st.b	r9[0x0],r8
800072e2:	40 88       	lddsp	r8,sp[0x20]
800072e4:	c0 88       	rjmp	800072f4 <_dtoa_r+0x728>
800072e6:	40 66       	lddsp	r6,sp[0x18]
800072e8:	33 99       	mov	r9,57
800072ea:	0a 98       	mov	r8,r5
800072ec:	11 7a       	ld.ub	r10,--r8
800072ee:	f2 0a 18 00 	cp.b	r10,r9
800072f2:	ce f0       	breq	800072d0 <_dtoa_r+0x704>
800072f4:	50 66       	stdsp	sp[0x18],r6
800072f6:	11 89       	ld.ub	r9,r8[0x0]
800072f8:	2f f9       	sub	r9,-1
800072fa:	b0 89       	st.b	r8[0x0],r9
800072fc:	e0 8f 02 42 	bral	80007780 <_dtoa_r+0xbb4>
80007300:	fe b0 e7 84 	rcall	80004208 <__avr32_f64_mul>
80007304:	2f f4       	sub	r4,-1
80007306:	fa eb 00 08 	st.d	sp[8],r10
8000730a:	30 08       	mov	r8,0
8000730c:	30 09       	mov	r9,0
8000730e:	e0 a0 10 44 	rcall	80009396 <__avr32_f64_cmp_eq>
80007312:	ca 60       	breq	8000725e <_dtoa_r+0x692>
80007314:	e0 8f 02 35 	bral	8000777e <_dtoa_r+0xbb2>
80007318:	40 d8       	lddsp	r8,sp[0x34]
8000731a:	58 08       	cp.w	r8,0
8000731c:	c0 51       	brne	80007326 <_dtoa_r+0x75a>
8000731e:	04 98       	mov	r8,r2
80007320:	00 95       	mov	r5,r0
80007322:	40 d4       	lddsp	r4,sp[0x34]
80007324:	c3 78       	rjmp	80007392 <_dtoa_r+0x7c6>
80007326:	40 c5       	lddsp	r5,sp[0x30]
80007328:	58 15       	cp.w	r5,1
8000732a:	e0 89 00 0f 	brgt	80007348 <_dtoa_r+0x77c>
8000732e:	41 74       	lddsp	r4,sp[0x5c]
80007330:	58 04       	cp.w	r4,0
80007332:	c0 40       	breq	8000733a <_dtoa_r+0x76e>
80007334:	f4 c9 fb cd 	sub	r9,r10,-1075
80007338:	c0 48       	rjmp	80007340 <_dtoa_r+0x774>
8000733a:	41 99       	lddsp	r9,sp[0x64]
8000733c:	f2 09 11 36 	rsub	r9,r9,54
80007340:	04 98       	mov	r8,r2
80007342:	00 95       	mov	r5,r0
80007344:	c1 c8       	rjmp	8000737c <_dtoa_r+0x7b0>
80007346:	d7 03       	nop
80007348:	e2 c8 00 01 	sub	r8,r1,1
8000734c:	58 01       	cp.w	r1,0
8000734e:	e0 05 17 40 	movge	r5,r0
80007352:	e2 09 17 40 	movge	r9,r1
80007356:	e1 d1 e5 15 	sublt	r5,r0,r1
8000735a:	f9 b9 05 00 	movlt	r9,0
8000735e:	10 32       	cp.w	r2,r8
80007360:	e5 d8 e4 18 	subge	r8,r2,r8
80007364:	f1 d2 e5 18 	sublt	r8,r8,r2
80007368:	e5 d8 e5 02 	addlt	r2,r2,r8
8000736c:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
80007370:	f9 d8 e5 0c 	addlt	r12,r12,r8
80007374:	fb fc 5a 11 	st.wlt	sp[0x44],r12
80007378:	f9 b8 05 00 	movlt	r8,0
8000737c:	40 4b       	lddsp	r11,sp[0x10]
8000737e:	12 0b       	add	r11,r9
80007380:	50 08       	stdsp	sp[0x0],r8
80007382:	50 4b       	stdsp	sp[0x10],r11
80007384:	12 00       	add	r0,r9
80007386:	30 1b       	mov	r11,1
80007388:	0e 9c       	mov	r12,r7
8000738a:	e0 a0 0a c9 	rcall	8000891c <__i2b>
8000738e:	40 08       	lddsp	r8,sp[0x0]
80007390:	18 94       	mov	r4,r12
80007392:	40 4a       	lddsp	r10,sp[0x10]
80007394:	58 05       	cp.w	r5,0
80007396:	5f 99       	srgt	r9
80007398:	58 0a       	cp.w	r10,0
8000739a:	5f 9a       	srgt	r10
8000739c:	f5 e9 00 09 	and	r9,r10,r9
800073a0:	c0 80       	breq	800073b0 <_dtoa_r+0x7e4>
800073a2:	40 4c       	lddsp	r12,sp[0x10]
800073a4:	f8 05 0d 49 	min	r9,r12,r5
800073a8:	12 1c       	sub	r12,r9
800073aa:	12 10       	sub	r0,r9
800073ac:	50 4c       	stdsp	sp[0x10],r12
800073ae:	12 15       	sub	r5,r9
800073b0:	58 02       	cp.w	r2,0
800073b2:	e0 8a 00 27 	brle	80007400 <_dtoa_r+0x834>
800073b6:	40 db       	lddsp	r11,sp[0x34]
800073b8:	58 0b       	cp.w	r11,0
800073ba:	c1 d0       	breq	800073f4 <_dtoa_r+0x828>
800073bc:	58 08       	cp.w	r8,0
800073be:	e0 8a 00 17 	brle	800073ec <_dtoa_r+0x820>
800073c2:	10 9a       	mov	r10,r8
800073c4:	50 08       	stdsp	sp[0x0],r8
800073c6:	08 9b       	mov	r11,r4
800073c8:	0e 9c       	mov	r12,r7
800073ca:	e0 a0 0a ef 	rcall	800089a8 <__pow5mult>
800073ce:	06 9a       	mov	r10,r3
800073d0:	18 9b       	mov	r11,r12
800073d2:	18 94       	mov	r4,r12
800073d4:	0e 9c       	mov	r12,r7
800073d6:	e0 a0 0a 23 	rcall	8000881c <__multiply>
800073da:	18 99       	mov	r9,r12
800073dc:	06 9b       	mov	r11,r3
800073de:	50 19       	stdsp	sp[0x4],r9
800073e0:	0e 9c       	mov	r12,r7
800073e2:	e0 a0 08 cf 	rcall	80008580 <_Bfree>
800073e6:	40 19       	lddsp	r9,sp[0x4]
800073e8:	40 08       	lddsp	r8,sp[0x0]
800073ea:	12 93       	mov	r3,r9
800073ec:	e4 08 01 0a 	sub	r10,r2,r8
800073f0:	c0 80       	breq	80007400 <_dtoa_r+0x834>
800073f2:	c0 28       	rjmp	800073f6 <_dtoa_r+0x82a>
800073f4:	04 9a       	mov	r10,r2
800073f6:	06 9b       	mov	r11,r3
800073f8:	0e 9c       	mov	r12,r7
800073fa:	e0 a0 0a d7 	rcall	800089a8 <__pow5mult>
800073fe:	18 93       	mov	r3,r12
80007400:	30 1b       	mov	r11,1
80007402:	0e 9c       	mov	r12,r7
80007404:	e0 a0 0a 8c 	rcall	8000891c <__i2b>
80007408:	41 1a       	lddsp	r10,sp[0x44]
8000740a:	18 92       	mov	r2,r12
8000740c:	58 0a       	cp.w	r10,0
8000740e:	e0 8a 00 07 	brle	8000741c <_dtoa_r+0x850>
80007412:	18 9b       	mov	r11,r12
80007414:	0e 9c       	mov	r12,r7
80007416:	e0 a0 0a c9 	rcall	800089a8 <__pow5mult>
8000741a:	18 92       	mov	r2,r12
8000741c:	40 c9       	lddsp	r9,sp[0x30]
8000741e:	58 19       	cp.w	r9,1
80007420:	e0 89 00 14 	brgt	80007448 <_dtoa_r+0x87c>
80007424:	40 38       	lddsp	r8,sp[0xc]
80007426:	58 08       	cp.w	r8,0
80007428:	c1 01       	brne	80007448 <_dtoa_r+0x87c>
8000742a:	40 29       	lddsp	r9,sp[0x8]
8000742c:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80007430:	c0 c1       	brne	80007448 <_dtoa_r+0x87c>
80007432:	12 98       	mov	r8,r9
80007434:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80007438:	c0 80       	breq	80007448 <_dtoa_r+0x87c>
8000743a:	40 4c       	lddsp	r12,sp[0x10]
8000743c:	30 1b       	mov	r11,1
8000743e:	2f fc       	sub	r12,-1
80007440:	2f f0       	sub	r0,-1
80007442:	50 4c       	stdsp	sp[0x10],r12
80007444:	50 6b       	stdsp	sp[0x18],r11
80007446:	c0 38       	rjmp	8000744c <_dtoa_r+0x880>
80007448:	30 0a       	mov	r10,0
8000744a:	50 6a       	stdsp	sp[0x18],r10
8000744c:	41 19       	lddsp	r9,sp[0x44]
8000744e:	58 09       	cp.w	r9,0
80007450:	c0 31       	brne	80007456 <_dtoa_r+0x88a>
80007452:	30 1c       	mov	r12,1
80007454:	c0 98       	rjmp	80007466 <_dtoa_r+0x89a>
80007456:	64 48       	ld.w	r8,r2[0x10]
80007458:	2f c8       	sub	r8,-4
8000745a:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
8000745e:	e0 a0 08 01 	rcall	80008460 <__hi0bits>
80007462:	f8 0c 11 20 	rsub	r12,r12,32
80007466:	40 4b       	lddsp	r11,sp[0x10]
80007468:	f8 0b 00 08 	add	r8,r12,r11
8000746c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80007470:	c0 c0       	breq	80007488 <_dtoa_r+0x8bc>
80007472:	f0 08 11 20 	rsub	r8,r8,32
80007476:	58 48       	cp.w	r8,4
80007478:	e0 8a 00 06 	brle	80007484 <_dtoa_r+0x8b8>
8000747c:	20 48       	sub	r8,4
8000747e:	10 0b       	add	r11,r8
80007480:	50 4b       	stdsp	sp[0x10],r11
80007482:	c0 78       	rjmp	80007490 <_dtoa_r+0x8c4>
80007484:	58 48       	cp.w	r8,4
80007486:	c0 70       	breq	80007494 <_dtoa_r+0x8c8>
80007488:	40 4a       	lddsp	r10,sp[0x10]
8000748a:	2e 48       	sub	r8,-28
8000748c:	10 0a       	add	r10,r8
8000748e:	50 4a       	stdsp	sp[0x10],r10
80007490:	10 00       	add	r0,r8
80007492:	10 05       	add	r5,r8
80007494:	58 00       	cp.w	r0,0
80007496:	e0 8a 00 08 	brle	800074a6 <_dtoa_r+0x8da>
8000749a:	06 9b       	mov	r11,r3
8000749c:	00 9a       	mov	r10,r0
8000749e:	0e 9c       	mov	r12,r7
800074a0:	e0 a0 09 7a 	rcall	80008794 <__lshift>
800074a4:	18 93       	mov	r3,r12
800074a6:	40 49       	lddsp	r9,sp[0x10]
800074a8:	58 09       	cp.w	r9,0
800074aa:	e0 8a 00 08 	brle	800074ba <_dtoa_r+0x8ee>
800074ae:	04 9b       	mov	r11,r2
800074b0:	12 9a       	mov	r10,r9
800074b2:	0e 9c       	mov	r12,r7
800074b4:	e0 a0 09 70 	rcall	80008794 <__lshift>
800074b8:	18 92       	mov	r2,r12
800074ba:	41 48       	lddsp	r8,sp[0x50]
800074bc:	58 08       	cp.w	r8,0
800074be:	c1 b0       	breq	800074f4 <_dtoa_r+0x928>
800074c0:	04 9b       	mov	r11,r2
800074c2:	06 9c       	mov	r12,r3
800074c4:	e0 a0 08 45 	rcall	8000854e <__mcmp>
800074c8:	c1 64       	brge	800074f4 <_dtoa_r+0x928>
800074ca:	06 9b       	mov	r11,r3
800074cc:	30 09       	mov	r9,0
800074ce:	30 aa       	mov	r10,10
800074d0:	0e 9c       	mov	r12,r7
800074d2:	e0 a0 0a 2d 	rcall	8000892c <__multadd>
800074d6:	20 16       	sub	r6,1
800074d8:	18 93       	mov	r3,r12
800074da:	40 dc       	lddsp	r12,sp[0x34]
800074dc:	58 0c       	cp.w	r12,0
800074de:	c0 31       	brne	800074e4 <_dtoa_r+0x918>
800074e0:	40 91       	lddsp	r1,sp[0x24]
800074e2:	c0 98       	rjmp	800074f4 <_dtoa_r+0x928>
800074e4:	08 9b       	mov	r11,r4
800074e6:	40 91       	lddsp	r1,sp[0x24]
800074e8:	30 09       	mov	r9,0
800074ea:	30 aa       	mov	r10,10
800074ec:	0e 9c       	mov	r12,r7
800074ee:	e0 a0 0a 1f 	rcall	8000892c <__multadd>
800074f2:	18 94       	mov	r4,r12
800074f4:	58 01       	cp.w	r1,0
800074f6:	5f a9       	srle	r9
800074f8:	40 cb       	lddsp	r11,sp[0x30]
800074fa:	58 2b       	cp.w	r11,2
800074fc:	5f 98       	srgt	r8
800074fe:	f3 e8 00 08 	and	r8,r9,r8
80007502:	c2 50       	breq	8000754c <_dtoa_r+0x980>
80007504:	58 01       	cp.w	r1,0
80007506:	c1 11       	brne	80007528 <_dtoa_r+0x95c>
80007508:	04 9b       	mov	r11,r2
8000750a:	02 99       	mov	r9,r1
8000750c:	30 5a       	mov	r10,5
8000750e:	0e 9c       	mov	r12,r7
80007510:	e0 a0 0a 0e 	rcall	8000892c <__multadd>
80007514:	18 92       	mov	r2,r12
80007516:	18 9b       	mov	r11,r12
80007518:	06 9c       	mov	r12,r3
8000751a:	e0 a0 08 1a 	rcall	8000854e <__mcmp>
8000751e:	e0 89 00 0f 	brgt	8000753c <_dtoa_r+0x970>
80007522:	c0 38       	rjmp	80007528 <_dtoa_r+0x95c>
80007524:	30 02       	mov	r2,0
80007526:	04 94       	mov	r4,r2
80007528:	40 ea       	lddsp	r10,sp[0x38]
8000752a:	30 09       	mov	r9,0
8000752c:	5c da       	com	r10
8000752e:	40 85       	lddsp	r5,sp[0x20]
80007530:	50 6a       	stdsp	sp[0x18],r10
80007532:	50 49       	stdsp	sp[0x10],r9
80007534:	c0 f9       	rjmp	80007752 <_dtoa_r+0xb86>
80007536:	08 92       	mov	r2,r4
80007538:	40 66       	lddsp	r6,sp[0x18]
8000753a:	04 94       	mov	r4,r2
8000753c:	2f f6       	sub	r6,-1
8000753e:	50 66       	stdsp	sp[0x18],r6
80007540:	33 18       	mov	r8,49
80007542:	40 85       	lddsp	r5,sp[0x20]
80007544:	0a c8       	st.b	r5++,r8
80007546:	30 08       	mov	r8,0
80007548:	50 48       	stdsp	sp[0x10],r8
8000754a:	c0 49       	rjmp	80007752 <_dtoa_r+0xb86>
8000754c:	40 dc       	lddsp	r12,sp[0x34]
8000754e:	58 0c       	cp.w	r12,0
80007550:	e0 80 00 b5 	breq	800076ba <_dtoa_r+0xaee>
80007554:	58 05       	cp.w	r5,0
80007556:	e0 8a 00 08 	brle	80007566 <_dtoa_r+0x99a>
8000755a:	08 9b       	mov	r11,r4
8000755c:	0a 9a       	mov	r10,r5
8000755e:	0e 9c       	mov	r12,r7
80007560:	e0 a0 09 1a 	rcall	80008794 <__lshift>
80007564:	18 94       	mov	r4,r12
80007566:	40 6b       	lddsp	r11,sp[0x18]
80007568:	58 0b       	cp.w	r11,0
8000756a:	c0 31       	brne	80007570 <_dtoa_r+0x9a4>
8000756c:	08 9c       	mov	r12,r4
8000756e:	c1 38       	rjmp	80007594 <_dtoa_r+0x9c8>
80007570:	68 1b       	ld.w	r11,r4[0x4]
80007572:	0e 9c       	mov	r12,r7
80007574:	e0 a0 08 20 	rcall	800085b4 <_Balloc>
80007578:	68 4a       	ld.w	r10,r4[0x10]
8000757a:	18 95       	mov	r5,r12
8000757c:	e8 cb ff f4 	sub	r11,r4,-12
80007580:	2f ea       	sub	r10,-2
80007582:	2f 4c       	sub	r12,-12
80007584:	a3 6a       	lsl	r10,0x2
80007586:	fe b0 e8 14 	rcall	800045ae <memcpy>
8000758a:	0a 9b       	mov	r11,r5
8000758c:	30 1a       	mov	r10,1
8000758e:	0e 9c       	mov	r12,r7
80007590:	e0 a0 09 02 	rcall	80008794 <__lshift>
80007594:	50 44       	stdsp	sp[0x10],r4
80007596:	40 3a       	lddsp	r10,sp[0xc]
80007598:	30 19       	mov	r9,1
8000759a:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
8000759e:	18 94       	mov	r4,r12
800075a0:	50 da       	stdsp	sp[0x34],r10
800075a2:	40 85       	lddsp	r5,sp[0x20]
800075a4:	50 99       	stdsp	sp[0x24],r9
800075a6:	50 26       	stdsp	sp[0x8],r6
800075a8:	50 e1       	stdsp	sp[0x38],r1
800075aa:	04 9b       	mov	r11,r2
800075ac:	06 9c       	mov	r12,r3
800075ae:	fe b0 fa 7f 	rcall	80006aac <quorem>
800075b2:	40 4b       	lddsp	r11,sp[0x10]
800075b4:	f8 c0 ff d0 	sub	r0,r12,-48
800075b8:	06 9c       	mov	r12,r3
800075ba:	e0 a0 07 ca 	rcall	8000854e <__mcmp>
800075be:	08 9a       	mov	r10,r4
800075c0:	50 6c       	stdsp	sp[0x18],r12
800075c2:	04 9b       	mov	r11,r2
800075c4:	0e 9c       	mov	r12,r7
800075c6:	e0 a0 08 7f 	rcall	800086c4 <__mdiff>
800075ca:	18 91       	mov	r1,r12
800075cc:	78 38       	ld.w	r8,r12[0xc]
800075ce:	58 08       	cp.w	r8,0
800075d0:	c0 30       	breq	800075d6 <_dtoa_r+0xa0a>
800075d2:	30 16       	mov	r6,1
800075d4:	c0 68       	rjmp	800075e0 <_dtoa_r+0xa14>
800075d6:	18 9b       	mov	r11,r12
800075d8:	06 9c       	mov	r12,r3
800075da:	e0 a0 07 ba 	rcall	8000854e <__mcmp>
800075de:	18 96       	mov	r6,r12
800075e0:	0e 9c       	mov	r12,r7
800075e2:	02 9b       	mov	r11,r1
800075e4:	e0 a0 07 ce 	rcall	80008580 <_Bfree>
800075e8:	40 cc       	lddsp	r12,sp[0x30]
800075ea:	ed ec 10 08 	or	r8,r6,r12
800075ee:	c0 d1       	brne	80007608 <_dtoa_r+0xa3c>
800075f0:	40 db       	lddsp	r11,sp[0x34]
800075f2:	58 0b       	cp.w	r11,0
800075f4:	c0 a1       	brne	80007608 <_dtoa_r+0xa3c>
800075f6:	40 26       	lddsp	r6,sp[0x8]
800075f8:	e0 40 00 39 	cp.w	r0,57
800075fc:	c3 00       	breq	8000765c <_dtoa_r+0xa90>
800075fe:	40 6a       	lddsp	r10,sp[0x18]
80007600:	58 0a       	cp.w	r10,0
80007602:	e0 89 00 24 	brgt	8000764a <_dtoa_r+0xa7e>
80007606:	c2 f8       	rjmp	80007664 <_dtoa_r+0xa98>
80007608:	40 69       	lddsp	r9,sp[0x18]
8000760a:	58 09       	cp.w	r9,0
8000760c:	c0 85       	brlt	8000761c <_dtoa_r+0xa50>
8000760e:	12 98       	mov	r8,r9
80007610:	40 cc       	lddsp	r12,sp[0x30]
80007612:	18 48       	or	r8,r12
80007614:	c1 d1       	brne	8000764e <_dtoa_r+0xa82>
80007616:	40 db       	lddsp	r11,sp[0x34]
80007618:	58 0b       	cp.w	r11,0
8000761a:	c1 a1       	brne	8000764e <_dtoa_r+0xa82>
8000761c:	0c 99       	mov	r9,r6
8000761e:	40 26       	lddsp	r6,sp[0x8]
80007620:	58 09       	cp.w	r9,0
80007622:	e0 8a 00 21 	brle	80007664 <_dtoa_r+0xa98>
80007626:	06 9b       	mov	r11,r3
80007628:	30 1a       	mov	r10,1
8000762a:	0e 9c       	mov	r12,r7
8000762c:	e0 a0 08 b4 	rcall	80008794 <__lshift>
80007630:	04 9b       	mov	r11,r2
80007632:	18 93       	mov	r3,r12
80007634:	e0 a0 07 8d 	rcall	8000854e <__mcmp>
80007638:	e0 89 00 06 	brgt	80007644 <_dtoa_r+0xa78>
8000763c:	c1 41       	brne	80007664 <_dtoa_r+0xa98>
8000763e:	ed b0 00 00 	bld	r0,0x0
80007642:	c1 11       	brne	80007664 <_dtoa_r+0xa98>
80007644:	e0 40 00 39 	cp.w	r0,57
80007648:	c0 a0       	breq	8000765c <_dtoa_r+0xa90>
8000764a:	2f f0       	sub	r0,-1
8000764c:	c0 c8       	rjmp	80007664 <_dtoa_r+0xa98>
8000764e:	58 06       	cp.w	r6,0
80007650:	e0 8a 00 0c 	brle	80007668 <_dtoa_r+0xa9c>
80007654:	40 26       	lddsp	r6,sp[0x8]
80007656:	e0 40 00 39 	cp.w	r0,57
8000765a:	c0 41       	brne	80007662 <_dtoa_r+0xa96>
8000765c:	33 98       	mov	r8,57
8000765e:	0a c8       	st.b	r5++,r8
80007660:	c6 78       	rjmp	8000772e <_dtoa_r+0xb62>
80007662:	2f f0       	sub	r0,-1
80007664:	0a c0       	st.b	r5++,r0
80007666:	c7 58       	rjmp	80007750 <_dtoa_r+0xb84>
80007668:	0a c0       	st.b	r5++,r0
8000766a:	40 9a       	lddsp	r10,sp[0x24]
8000766c:	40 e9       	lddsp	r9,sp[0x38]
8000766e:	12 3a       	cp.w	r10,r9
80007670:	c4 30       	breq	800076f6 <_dtoa_r+0xb2a>
80007672:	06 9b       	mov	r11,r3
80007674:	30 09       	mov	r9,0
80007676:	30 aa       	mov	r10,10
80007678:	0e 9c       	mov	r12,r7
8000767a:	e0 a0 09 59 	rcall	8000892c <__multadd>
8000767e:	40 48       	lddsp	r8,sp[0x10]
80007680:	18 93       	mov	r3,r12
80007682:	08 38       	cp.w	r8,r4
80007684:	c0 91       	brne	80007696 <_dtoa_r+0xaca>
80007686:	10 9b       	mov	r11,r8
80007688:	30 09       	mov	r9,0
8000768a:	30 aa       	mov	r10,10
8000768c:	0e 9c       	mov	r12,r7
8000768e:	e0 a0 09 4f 	rcall	8000892c <__multadd>
80007692:	50 4c       	stdsp	sp[0x10],r12
80007694:	c0 e8       	rjmp	800076b0 <_dtoa_r+0xae4>
80007696:	40 4b       	lddsp	r11,sp[0x10]
80007698:	30 09       	mov	r9,0
8000769a:	30 aa       	mov	r10,10
8000769c:	0e 9c       	mov	r12,r7
8000769e:	e0 a0 09 47 	rcall	8000892c <__multadd>
800076a2:	08 9b       	mov	r11,r4
800076a4:	50 4c       	stdsp	sp[0x10],r12
800076a6:	30 09       	mov	r9,0
800076a8:	30 aa       	mov	r10,10
800076aa:	0e 9c       	mov	r12,r7
800076ac:	e0 a0 09 40 	rcall	8000892c <__multadd>
800076b0:	18 94       	mov	r4,r12
800076b2:	40 9c       	lddsp	r12,sp[0x24]
800076b4:	2f fc       	sub	r12,-1
800076b6:	50 9c       	stdsp	sp[0x24],r12
800076b8:	c7 9b       	rjmp	800075aa <_dtoa_r+0x9de>
800076ba:	30 18       	mov	r8,1
800076bc:	06 90       	mov	r0,r3
800076be:	40 85       	lddsp	r5,sp[0x20]
800076c0:	08 93       	mov	r3,r4
800076c2:	0c 94       	mov	r4,r6
800076c4:	10 96       	mov	r6,r8
800076c6:	04 9b       	mov	r11,r2
800076c8:	00 9c       	mov	r12,r0
800076ca:	fe b0 f9 f1 	rcall	80006aac <quorem>
800076ce:	2d 0c       	sub	r12,-48
800076d0:	0a cc       	st.b	r5++,r12
800076d2:	02 36       	cp.w	r6,r1
800076d4:	c0 a4       	brge	800076e8 <_dtoa_r+0xb1c>
800076d6:	00 9b       	mov	r11,r0
800076d8:	30 09       	mov	r9,0
800076da:	30 aa       	mov	r10,10
800076dc:	0e 9c       	mov	r12,r7
800076de:	2f f6       	sub	r6,-1
800076e0:	e0 a0 09 26 	rcall	8000892c <__multadd>
800076e4:	18 90       	mov	r0,r12
800076e6:	cf 0b       	rjmp	800076c6 <_dtoa_r+0xafa>
800076e8:	08 96       	mov	r6,r4
800076ea:	30 0b       	mov	r11,0
800076ec:	06 94       	mov	r4,r3
800076ee:	50 4b       	stdsp	sp[0x10],r11
800076f0:	00 93       	mov	r3,r0
800076f2:	18 90       	mov	r0,r12
800076f4:	c0 28       	rjmp	800076f8 <_dtoa_r+0xb2c>
800076f6:	40 26       	lddsp	r6,sp[0x8]
800076f8:	06 9b       	mov	r11,r3
800076fa:	30 1a       	mov	r10,1
800076fc:	0e 9c       	mov	r12,r7
800076fe:	e0 a0 08 4b 	rcall	80008794 <__lshift>
80007702:	04 9b       	mov	r11,r2
80007704:	18 93       	mov	r3,r12
80007706:	e0 a0 07 24 	rcall	8000854e <__mcmp>
8000770a:	e0 89 00 12 	brgt	8000772e <_dtoa_r+0xb62>
8000770e:	c1 b1       	brne	80007744 <_dtoa_r+0xb78>
80007710:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80007714:	c0 d1       	brne	8000772e <_dtoa_r+0xb62>
80007716:	c1 78       	rjmp	80007744 <_dtoa_r+0xb78>
80007718:	40 89       	lddsp	r9,sp[0x20]
8000771a:	12 38       	cp.w	r8,r9
8000771c:	c0 30       	breq	80007722 <_dtoa_r+0xb56>
8000771e:	10 95       	mov	r5,r8
80007720:	c0 88       	rjmp	80007730 <_dtoa_r+0xb64>
80007722:	2f f6       	sub	r6,-1
80007724:	50 66       	stdsp	sp[0x18],r6
80007726:	33 18       	mov	r8,49
80007728:	40 8c       	lddsp	r12,sp[0x20]
8000772a:	b8 88       	st.b	r12[0x0],r8
8000772c:	c1 38       	rjmp	80007752 <_dtoa_r+0xb86>
8000772e:	33 9a       	mov	r10,57
80007730:	0a 98       	mov	r8,r5
80007732:	11 79       	ld.ub	r9,--r8
80007734:	f4 09 18 00 	cp.b	r9,r10
80007738:	cf 00       	breq	80007718 <_dtoa_r+0xb4c>
8000773a:	2f f9       	sub	r9,-1
8000773c:	b0 89       	st.b	r8[0x0],r9
8000773e:	c0 98       	rjmp	80007750 <_dtoa_r+0xb84>
80007740:	10 95       	mov	r5,r8
80007742:	c0 28       	rjmp	80007746 <_dtoa_r+0xb7a>
80007744:	33 09       	mov	r9,48
80007746:	0a 98       	mov	r8,r5
80007748:	11 7a       	ld.ub	r10,--r8
8000774a:	f2 0a 18 00 	cp.b	r10,r9
8000774e:	cf 90       	breq	80007740 <_dtoa_r+0xb74>
80007750:	50 66       	stdsp	sp[0x18],r6
80007752:	04 9b       	mov	r11,r2
80007754:	0e 9c       	mov	r12,r7
80007756:	e0 a0 07 15 	rcall	80008580 <_Bfree>
8000775a:	58 04       	cp.w	r4,0
8000775c:	c1 20       	breq	80007780 <_dtoa_r+0xbb4>
8000775e:	40 4b       	lddsp	r11,sp[0x10]
80007760:	08 3b       	cp.w	r11,r4
80007762:	5f 19       	srne	r9
80007764:	58 0b       	cp.w	r11,0
80007766:	5f 18       	srne	r8
80007768:	f3 e8 00 08 	and	r8,r9,r8
8000776c:	c0 40       	breq	80007774 <_dtoa_r+0xba8>
8000776e:	0e 9c       	mov	r12,r7
80007770:	e0 a0 07 08 	rcall	80008580 <_Bfree>
80007774:	08 9b       	mov	r11,r4
80007776:	0e 9c       	mov	r12,r7
80007778:	e0 a0 07 04 	rcall	80008580 <_Bfree>
8000777c:	c0 28       	rjmp	80007780 <_dtoa_r+0xbb4>
8000777e:	50 66       	stdsp	sp[0x18],r6
80007780:	0e 9c       	mov	r12,r7
80007782:	06 9b       	mov	r11,r3
80007784:	e0 a0 06 fe 	rcall	80008580 <_Bfree>
80007788:	30 08       	mov	r8,0
8000778a:	aa 88       	st.b	r5[0x0],r8
8000778c:	40 68       	lddsp	r8,sp[0x18]
8000778e:	41 5a       	lddsp	r10,sp[0x54]
80007790:	2f f8       	sub	r8,-1
80007792:	41 29       	lddsp	r9,sp[0x48]
80007794:	95 08       	st.w	r10[0x0],r8
80007796:	40 8c       	lddsp	r12,sp[0x20]
80007798:	58 09       	cp.w	r9,0
8000779a:	fb f8 10 12 	ld.wne	r8,sp[0x48]
8000779e:	f1 f5 1a 00 	st.wne	r8[0x0],r5
800077a2:	2e 6d       	sub	sp,-104
800077a4:	d8 32       	popm	r0-r7,pc
800077a6:	d7 03       	nop

800077a8 <_fflush_r>:
800077a8:	d4 21       	pushm	r4-r7,lr
800077aa:	16 97       	mov	r7,r11
800077ac:	18 96       	mov	r6,r12
800077ae:	76 48       	ld.w	r8,r11[0x10]
800077b0:	58 08       	cp.w	r8,0
800077b2:	c7 f0       	breq	800078b0 <_fflush_r+0x108>
800077b4:	58 0c       	cp.w	r12,0
800077b6:	c0 50       	breq	800077c0 <_fflush_r+0x18>
800077b8:	78 68       	ld.w	r8,r12[0x18]
800077ba:	58 08       	cp.w	r8,0
800077bc:	c0 21       	brne	800077c0 <_fflush_r+0x18>
800077be:	cc dc       	rcall	80007958 <__sinit>
800077c0:	fe c8 d1 c4 	sub	r8,pc,-11836
800077c4:	10 37       	cp.w	r7,r8
800077c6:	c0 31       	brne	800077cc <_fflush_r+0x24>
800077c8:	6c 07       	ld.w	r7,r6[0x0]
800077ca:	c0 c8       	rjmp	800077e2 <_fflush_r+0x3a>
800077cc:	fe c8 d1 b0 	sub	r8,pc,-11856
800077d0:	10 37       	cp.w	r7,r8
800077d2:	c0 31       	brne	800077d8 <_fflush_r+0x30>
800077d4:	6c 17       	ld.w	r7,r6[0x4]
800077d6:	c0 68       	rjmp	800077e2 <_fflush_r+0x3a>
800077d8:	fe c8 d1 9c 	sub	r8,pc,-11876
800077dc:	10 37       	cp.w	r7,r8
800077de:	ed f7 00 02 	ld.weq	r7,r6[0x8]
800077e2:	8e 6a       	ld.sh	r10,r7[0xc]
800077e4:	14 98       	mov	r8,r10
800077e6:	ed ba 00 03 	bld	r10,0x3
800077ea:	c4 20       	breq	8000786e <_fflush_r+0xc6>
800077ec:	ab ba       	sbr	r10,0xb
800077ee:	ae 6a       	st.h	r7[0xc],r10
800077f0:	6e 18       	ld.w	r8,r7[0x4]
800077f2:	58 08       	cp.w	r8,0
800077f4:	e0 89 00 06 	brgt	80007800 <_fflush_r+0x58>
800077f8:	6f 08       	ld.w	r8,r7[0x40]
800077fa:	58 08       	cp.w	r8,0
800077fc:	e0 8a 00 5a 	brle	800078b0 <_fflush_r+0x108>
80007800:	6e b8       	ld.w	r8,r7[0x2c]
80007802:	58 08       	cp.w	r8,0
80007804:	c5 60       	breq	800078b0 <_fflush_r+0x108>
80007806:	e2 1a 10 00 	andl	r10,0x1000,COH
8000780a:	c0 30       	breq	80007810 <_fflush_r+0x68>
8000780c:	6f 55       	ld.w	r5,r7[0x54]
8000780e:	c0 f8       	rjmp	8000782c <_fflush_r+0x84>
80007810:	30 19       	mov	r9,1
80007812:	6e 8b       	ld.w	r11,r7[0x20]
80007814:	0c 9c       	mov	r12,r6
80007816:	5d 18       	icall	r8
80007818:	18 95       	mov	r5,r12
8000781a:	5b fc       	cp.w	r12,-1
8000781c:	c0 81       	brne	8000782c <_fflush_r+0x84>
8000781e:	6c 38       	ld.w	r8,r6[0xc]
80007820:	59 d8       	cp.w	r8,29
80007822:	c4 70       	breq	800078b0 <_fflush_r+0x108>
80007824:	8e 68       	ld.sh	r8,r7[0xc]
80007826:	a7 a8       	sbr	r8,0x6
80007828:	ae 68       	st.h	r7[0xc],r8
8000782a:	d8 22       	popm	r4-r7,pc
8000782c:	8e 68       	ld.sh	r8,r7[0xc]
8000782e:	ed b8 00 02 	bld	r8,0x2
80007832:	c0 91       	brne	80007844 <_fflush_r+0x9c>
80007834:	6e 18       	ld.w	r8,r7[0x4]
80007836:	10 15       	sub	r5,r8
80007838:	6e d8       	ld.w	r8,r7[0x34]
8000783a:	58 08       	cp.w	r8,0
8000783c:	ef f8 10 10 	ld.wne	r8,r7[0x40]
80007840:	eb d8 e1 15 	subne	r5,r5,r8
80007844:	6e b8       	ld.w	r8,r7[0x2c]
80007846:	0c 9c       	mov	r12,r6
80007848:	30 09       	mov	r9,0
8000784a:	0a 9a       	mov	r10,r5
8000784c:	6e 8b       	ld.w	r11,r7[0x20]
8000784e:	5d 18       	icall	r8
80007850:	8e 68       	ld.sh	r8,r7[0xc]
80007852:	0a 3c       	cp.w	r12,r5
80007854:	c2 61       	brne	800078a0 <_fflush_r+0xf8>
80007856:	ab d8       	cbr	r8,0xb
80007858:	30 0c       	mov	r12,0
8000785a:	6e 49       	ld.w	r9,r7[0x10]
8000785c:	ae 68       	st.h	r7[0xc],r8
8000785e:	8f 1c       	st.w	r7[0x4],r12
80007860:	8f 09       	st.w	r7[0x0],r9
80007862:	ed b8 00 0c 	bld	r8,0xc
80007866:	c2 51       	brne	800078b0 <_fflush_r+0x108>
80007868:	ef 45 00 54 	st.w	r7[84],r5
8000786c:	d8 22       	popm	r4-r7,pc
8000786e:	6e 45       	ld.w	r5,r7[0x10]
80007870:	58 05       	cp.w	r5,0
80007872:	c1 f0       	breq	800078b0 <_fflush_r+0x108>
80007874:	6e 04       	ld.w	r4,r7[0x0]
80007876:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000787a:	8f 05       	st.w	r7[0x0],r5
8000787c:	f9 b8 01 00 	movne	r8,0
80007880:	ef f8 00 05 	ld.weq	r8,r7[0x14]
80007884:	0a 14       	sub	r4,r5
80007886:	8f 28       	st.w	r7[0x8],r8
80007888:	c1 18       	rjmp	800078aa <_fflush_r+0x102>
8000788a:	08 99       	mov	r9,r4
8000788c:	0a 9a       	mov	r10,r5
8000788e:	6e a8       	ld.w	r8,r7[0x28]
80007890:	6e 8b       	ld.w	r11,r7[0x20]
80007892:	0c 9c       	mov	r12,r6
80007894:	5d 18       	icall	r8
80007896:	18 14       	sub	r4,r12
80007898:	58 0c       	cp.w	r12,0
8000789a:	e0 89 00 07 	brgt	800078a8 <_fflush_r+0x100>
8000789e:	8e 68       	ld.sh	r8,r7[0xc]
800078a0:	a7 a8       	sbr	r8,0x6
800078a2:	3f fc       	mov	r12,-1
800078a4:	ae 68       	st.h	r7[0xc],r8
800078a6:	d8 22       	popm	r4-r7,pc
800078a8:	18 05       	add	r5,r12
800078aa:	58 04       	cp.w	r4,0
800078ac:	fe 99 ff ef 	brgt	8000788a <_fflush_r+0xe2>
800078b0:	d8 2a       	popm	r4-r7,pc,r12=0
800078b2:	d7 03       	nop

800078b4 <__sfp_lock_acquire>:
800078b4:	5e fc       	retal	r12

800078b6 <__sfp_lock_release>:
800078b6:	5e fc       	retal	r12

800078b8 <_cleanup_r>:
800078b8:	d4 01       	pushm	lr
800078ba:	fe cb e8 7a 	sub	r11,pc,-6022
800078be:	e0 a0 02 fd 	rcall	80007eb8 <_fwalk>
800078c2:	d8 02       	popm	pc

800078c4 <__sfmoreglue>:
800078c4:	d4 21       	pushm	r4-r7,lr
800078c6:	16 95       	mov	r5,r11
800078c8:	f6 06 10 5c 	mul	r6,r11,92
800078cc:	ec cb ff f4 	sub	r11,r6,-12
800078d0:	e0 a0 03 84 	rcall	80007fd8 <_malloc_r>
800078d4:	18 97       	mov	r7,r12
800078d6:	c0 90       	breq	800078e8 <__sfmoreglue+0x24>
800078d8:	99 15       	st.w	r12[0x4],r5
800078da:	30 0b       	mov	r11,0
800078dc:	2f 4c       	sub	r12,-12
800078de:	0c 9a       	mov	r10,r6
800078e0:	8f 2c       	st.w	r7[0x8],r12
800078e2:	8f 0b       	st.w	r7[0x0],r11
800078e4:	fe b0 e7 09 	rcall	800046f6 <memset>
800078e8:	0e 9c       	mov	r12,r7
800078ea:	d8 22       	popm	r4-r7,pc

800078ec <__sfp>:
800078ec:	d4 21       	pushm	r4-r7,lr
800078ee:	fe c8 d2 8e 	sub	r8,pc,-11634
800078f2:	18 96       	mov	r6,r12
800078f4:	70 07       	ld.w	r7,r8[0x0]
800078f6:	6e 68       	ld.w	r8,r7[0x18]
800078f8:	58 08       	cp.w	r8,0
800078fa:	c0 31       	brne	80007900 <__sfp+0x14>
800078fc:	0e 9c       	mov	r12,r7
800078fe:	c2 dc       	rcall	80007958 <__sinit>
80007900:	ee c7 ff 28 	sub	r7,r7,-216
80007904:	30 05       	mov	r5,0
80007906:	6e 2c       	ld.w	r12,r7[0x8]
80007908:	6e 18       	ld.w	r8,r7[0x4]
8000790a:	c0 68       	rjmp	80007916 <__sfp+0x2a>
8000790c:	98 69       	ld.sh	r9,r12[0xc]
8000790e:	ea 09 19 00 	cp.h	r9,r5
80007912:	c1 10       	breq	80007934 <__sfp+0x48>
80007914:	2a 4c       	sub	r12,-92
80007916:	20 18       	sub	r8,1
80007918:	cf a7       	brpl	8000790c <__sfp+0x20>
8000791a:	6e 08       	ld.w	r8,r7[0x0]
8000791c:	58 08       	cp.w	r8,0
8000791e:	c0 61       	brne	8000792a <__sfp+0x3e>
80007920:	30 4b       	mov	r11,4
80007922:	0c 9c       	mov	r12,r6
80007924:	cd 0f       	rcall	800078c4 <__sfmoreglue>
80007926:	8f 0c       	st.w	r7[0x0],r12
80007928:	c0 30       	breq	8000792e <__sfp+0x42>
8000792a:	6e 07       	ld.w	r7,r7[0x0]
8000792c:	ce db       	rjmp	80007906 <__sfp+0x1a>
8000792e:	30 c8       	mov	r8,12
80007930:	8d 38       	st.w	r6[0xc],r8
80007932:	d8 22       	popm	r4-r7,pc
80007934:	30 08       	mov	r8,0
80007936:	f9 48 00 4c 	st.w	r12[76],r8
8000793a:	99 08       	st.w	r12[0x0],r8
8000793c:	99 28       	st.w	r12[0x8],r8
8000793e:	99 18       	st.w	r12[0x4],r8
80007940:	99 48       	st.w	r12[0x10],r8
80007942:	99 58       	st.w	r12[0x14],r8
80007944:	99 68       	st.w	r12[0x18],r8
80007946:	99 d8       	st.w	r12[0x34],r8
80007948:	99 e8       	st.w	r12[0x38],r8
8000794a:	f9 48 00 48 	st.w	r12[72],r8
8000794e:	3f f8       	mov	r8,-1
80007950:	b8 78       	st.h	r12[0xe],r8
80007952:	30 18       	mov	r8,1
80007954:	b8 68       	st.h	r12[0xc],r8
80007956:	d8 22       	popm	r4-r7,pc

80007958 <__sinit>:
80007958:	d4 21       	pushm	r4-r7,lr
8000795a:	18 96       	mov	r6,r12
8000795c:	78 67       	ld.w	r7,r12[0x18]
8000795e:	58 07       	cp.w	r7,0
80007960:	c4 91       	brne	800079f2 <__sinit+0x9a>
80007962:	fe c8 00 aa 	sub	r8,pc,170
80007966:	30 15       	mov	r5,1
80007968:	99 a8       	st.w	r12[0x28],r8
8000796a:	f9 47 00 d8 	st.w	r12[216],r7
8000796e:	f9 47 00 dc 	st.w	r12[220],r7
80007972:	f9 47 00 e0 	st.w	r12[224],r7
80007976:	99 65       	st.w	r12[0x18],r5
80007978:	cb af       	rcall	800078ec <__sfp>
8000797a:	8d 0c       	st.w	r6[0x0],r12
8000797c:	0c 9c       	mov	r12,r6
8000797e:	cb 7f       	rcall	800078ec <__sfp>
80007980:	8d 1c       	st.w	r6[0x4],r12
80007982:	0c 9c       	mov	r12,r6
80007984:	cb 4f       	rcall	800078ec <__sfp>
80007986:	6c 09       	ld.w	r9,r6[0x0]
80007988:	30 48       	mov	r8,4
8000798a:	93 07       	st.w	r9[0x0],r7
8000798c:	b2 68       	st.h	r9[0xc],r8
8000798e:	93 17       	st.w	r9[0x4],r7
80007990:	93 27       	st.w	r9[0x8],r7
80007992:	6c 18       	ld.w	r8,r6[0x4]
80007994:	b2 77       	st.h	r9[0xe],r7
80007996:	93 47       	st.w	r9[0x10],r7
80007998:	93 57       	st.w	r9[0x14],r7
8000799a:	93 67       	st.w	r9[0x18],r7
8000799c:	93 89       	st.w	r9[0x20],r9
8000799e:	91 07       	st.w	r8[0x0],r7
800079a0:	91 17       	st.w	r8[0x4],r7
800079a2:	91 27       	st.w	r8[0x8],r7
800079a4:	fe ce eb f4 	sub	lr,pc,-5132
800079a8:	fe cb ec 24 	sub	r11,pc,-5084
800079ac:	93 9e       	st.w	r9[0x24],lr
800079ae:	93 ab       	st.w	r9[0x28],r11
800079b0:	fe ca ec 4c 	sub	r10,pc,-5044
800079b4:	fe c4 ec 58 	sub	r4,pc,-5032
800079b8:	93 ba       	st.w	r9[0x2c],r10
800079ba:	93 c4       	st.w	r9[0x30],r4
800079bc:	30 99       	mov	r9,9
800079be:	b0 69       	st.h	r8[0xc],r9
800079c0:	b0 75       	st.h	r8[0xe],r5
800079c2:	91 c4       	st.w	r8[0x30],r4
800079c4:	91 47       	st.w	r8[0x10],r7
800079c6:	91 57       	st.w	r8[0x14],r7
800079c8:	91 67       	st.w	r8[0x18],r7
800079ca:	91 88       	st.w	r8[0x20],r8
800079cc:	91 9e       	st.w	r8[0x24],lr
800079ce:	91 ab       	st.w	r8[0x28],r11
800079d0:	91 ba       	st.w	r8[0x2c],r10
800079d2:	8d 2c       	st.w	r6[0x8],r12
800079d4:	31 28       	mov	r8,18
800079d6:	99 07       	st.w	r12[0x0],r7
800079d8:	b8 68       	st.h	r12[0xc],r8
800079da:	99 17       	st.w	r12[0x4],r7
800079dc:	99 27       	st.w	r12[0x8],r7
800079de:	30 28       	mov	r8,2
800079e0:	b8 78       	st.h	r12[0xe],r8
800079e2:	99 c4       	st.w	r12[0x30],r4
800079e4:	99 67       	st.w	r12[0x18],r7
800079e6:	99 9e       	st.w	r12[0x24],lr
800079e8:	99 ab       	st.w	r12[0x28],r11
800079ea:	99 ba       	st.w	r12[0x2c],r10
800079ec:	99 47       	st.w	r12[0x10],r7
800079ee:	99 57       	st.w	r12[0x14],r7
800079f0:	99 8c       	st.w	r12[0x20],r12
800079f2:	d8 22       	popm	r4-r7,pc

800079f4 <_malloc_trim_r>:
800079f4:	d4 21       	pushm	r4-r7,lr
800079f6:	16 95       	mov	r5,r11
800079f8:	18 97       	mov	r7,r12
800079fa:	e0 a0 05 31 	rcall	8000845c <__malloc_lock>
800079fe:	e0 64 01 2c 	mov	r4,300
80007a02:	68 28       	ld.w	r8,r4[0x8]
80007a04:	70 16       	ld.w	r6,r8[0x4]
80007a06:	e0 16 ff fc 	andl	r6,0xfffc
80007a0a:	ec c8 ff 91 	sub	r8,r6,-111
80007a0e:	f0 05 01 05 	sub	r5,r8,r5
80007a12:	e0 15 ff 80 	andl	r5,0xff80
80007a16:	ea c5 00 80 	sub	r5,r5,128
80007a1a:	e0 45 00 7f 	cp.w	r5,127
80007a1e:	e0 8a 00 25 	brle	80007a68 <_malloc_trim_r+0x74>
80007a22:	30 0b       	mov	r11,0
80007a24:	0e 9c       	mov	r12,r7
80007a26:	e0 a0 09 8b 	rcall	80008d3c <_sbrk_r>
80007a2a:	68 28       	ld.w	r8,r4[0x8]
80007a2c:	0c 08       	add	r8,r6
80007a2e:	10 3c       	cp.w	r12,r8
80007a30:	c1 c1       	brne	80007a68 <_malloc_trim_r+0x74>
80007a32:	ea 0b 11 00 	rsub	r11,r5,0
80007a36:	0e 9c       	mov	r12,r7
80007a38:	e0 a0 09 82 	rcall	80008d3c <_sbrk_r>
80007a3c:	5b fc       	cp.w	r12,-1
80007a3e:	c1 91       	brne	80007a70 <_malloc_trim_r+0x7c>
80007a40:	30 0b       	mov	r11,0
80007a42:	0e 9c       	mov	r12,r7
80007a44:	e0 a0 09 7c 	rcall	80008d3c <_sbrk_r>
80007a48:	68 28       	ld.w	r8,r4[0x8]
80007a4a:	f8 08 01 09 	sub	r9,r12,r8
80007a4e:	58 f9       	cp.w	r9,15
80007a50:	e0 8a 00 0c 	brle	80007a68 <_malloc_trim_r+0x74>
80007a54:	a1 a9       	sbr	r9,0x0
80007a56:	91 19       	st.w	r8[0x4],r9
80007a58:	e0 68 05 38 	mov	r8,1336
80007a5c:	70 09       	ld.w	r9,r8[0x0]
80007a5e:	e0 68 06 64 	mov	r8,1636
80007a62:	f8 09 01 09 	sub	r9,r12,r9
80007a66:	91 09       	st.w	r8[0x0],r9
80007a68:	0e 9c       	mov	r12,r7
80007a6a:	e0 a0 04 fa 	rcall	8000845e <__malloc_unlock>
80007a6e:	d8 2a       	popm	r4-r7,pc,r12=0
80007a70:	68 28       	ld.w	r8,r4[0x8]
80007a72:	0a 16       	sub	r6,r5
80007a74:	a1 a6       	sbr	r6,0x0
80007a76:	91 16       	st.w	r8[0x4],r6
80007a78:	e0 68 06 64 	mov	r8,1636
80007a7c:	70 09       	ld.w	r9,r8[0x0]
80007a7e:	0a 19       	sub	r9,r5
80007a80:	0e 9c       	mov	r12,r7
80007a82:	91 09       	st.w	r8[0x0],r9
80007a84:	e0 a0 04 ed 	rcall	8000845e <__malloc_unlock>
80007a88:	da 2a       	popm	r4-r7,pc,r12=1
80007a8a:	d7 03       	nop

80007a8c <_free_r>:
80007a8c:	d4 21       	pushm	r4-r7,lr
80007a8e:	16 96       	mov	r6,r11
80007a90:	18 97       	mov	r7,r12
80007a92:	58 0b       	cp.w	r11,0
80007a94:	e0 80 00 c0 	breq	80007c14 <_free_r+0x188>
80007a98:	e0 a0 04 e2 	rcall	8000845c <__malloc_lock>
80007a9c:	20 86       	sub	r6,8
80007a9e:	e0 6a 01 2c 	mov	r10,300
80007aa2:	6c 18       	ld.w	r8,r6[0x4]
80007aa4:	74 2e       	ld.w	lr,r10[0x8]
80007aa6:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
80007aaa:	a1 c8       	cbr	r8,0x0
80007aac:	ec 08 00 09 	add	r9,r6,r8
80007ab0:	72 1b       	ld.w	r11,r9[0x4]
80007ab2:	e0 1b ff fc 	andl	r11,0xfffc
80007ab6:	1c 39       	cp.w	r9,lr
80007ab8:	c1 e1       	brne	80007af4 <_free_r+0x68>
80007aba:	f6 08 00 08 	add	r8,r11,r8
80007abe:	58 0c       	cp.w	r12,0
80007ac0:	c0 81       	brne	80007ad0 <_free_r+0x44>
80007ac2:	6c 09       	ld.w	r9,r6[0x0]
80007ac4:	12 16       	sub	r6,r9
80007ac6:	12 08       	add	r8,r9
80007ac8:	6c 3b       	ld.w	r11,r6[0xc]
80007aca:	6c 29       	ld.w	r9,r6[0x8]
80007acc:	97 29       	st.w	r11[0x8],r9
80007ace:	93 3b       	st.w	r9[0xc],r11
80007ad0:	10 99       	mov	r9,r8
80007ad2:	95 26       	st.w	r10[0x8],r6
80007ad4:	a1 a9       	sbr	r9,0x0
80007ad6:	8d 19       	st.w	r6[0x4],r9
80007ad8:	e0 69 05 34 	mov	r9,1332
80007adc:	72 09       	ld.w	r9,r9[0x0]
80007ade:	12 38       	cp.w	r8,r9
80007ae0:	c0 63       	brcs	80007aec <_free_r+0x60>
80007ae2:	e0 68 06 60 	mov	r8,1632
80007ae6:	0e 9c       	mov	r12,r7
80007ae8:	70 0b       	ld.w	r11,r8[0x0]
80007aea:	c8 5f       	rcall	800079f4 <_malloc_trim_r>
80007aec:	0e 9c       	mov	r12,r7
80007aee:	e0 a0 04 b8 	rcall	8000845e <__malloc_unlock>
80007af2:	d8 22       	popm	r4-r7,pc
80007af4:	93 1b       	st.w	r9[0x4],r11
80007af6:	58 0c       	cp.w	r12,0
80007af8:	c0 30       	breq	80007afe <_free_r+0x72>
80007afa:	30 0c       	mov	r12,0
80007afc:	c1 08       	rjmp	80007b1c <_free_r+0x90>
80007afe:	6c 0e       	ld.w	lr,r6[0x0]
80007b00:	f4 c5 ff f8 	sub	r5,r10,-8
80007b04:	1c 16       	sub	r6,lr
80007b06:	1c 08       	add	r8,lr
80007b08:	6c 2e       	ld.w	lr,r6[0x8]
80007b0a:	0a 3e       	cp.w	lr,r5
80007b0c:	f9 bc 00 01 	moveq	r12,1
80007b10:	ed f5 10 03 	ld.wne	r5,r6[0xc]
80007b14:	eb fe 1a 02 	st.wne	r5[0x8],lr
80007b18:	fd f5 1a 03 	st.wne	lr[0xc],r5
80007b1c:	f2 0b 00 0e 	add	lr,r9,r11
80007b20:	7c 1e       	ld.w	lr,lr[0x4]
80007b22:	ed be 00 00 	bld	lr,0x0
80007b26:	c1 40       	breq	80007b4e <_free_r+0xc2>
80007b28:	16 08       	add	r8,r11
80007b2a:	58 0c       	cp.w	r12,0
80007b2c:	c0 d1       	brne	80007b46 <_free_r+0xba>
80007b2e:	e0 6e 01 2c 	mov	lr,300
80007b32:	72 2b       	ld.w	r11,r9[0x8]
80007b34:	2f 8e       	sub	lr,-8
80007b36:	1c 3b       	cp.w	r11,lr
80007b38:	c0 71       	brne	80007b46 <_free_r+0xba>
80007b3a:	97 36       	st.w	r11[0xc],r6
80007b3c:	97 26       	st.w	r11[0x8],r6
80007b3e:	8d 2b       	st.w	r6[0x8],r11
80007b40:	8d 3b       	st.w	r6[0xc],r11
80007b42:	30 1c       	mov	r12,1
80007b44:	c0 58       	rjmp	80007b4e <_free_r+0xc2>
80007b46:	72 2b       	ld.w	r11,r9[0x8]
80007b48:	72 39       	ld.w	r9,r9[0xc]
80007b4a:	93 2b       	st.w	r9[0x8],r11
80007b4c:	97 39       	st.w	r11[0xc],r9
80007b4e:	10 99       	mov	r9,r8
80007b50:	ec 08 09 08 	st.w	r6[r8],r8
80007b54:	a1 a9       	sbr	r9,0x0
80007b56:	8d 19       	st.w	r6[0x4],r9
80007b58:	58 0c       	cp.w	r12,0
80007b5a:	c5 a1       	brne	80007c0e <_free_r+0x182>
80007b5c:	e0 48 01 ff 	cp.w	r8,511
80007b60:	e0 8b 00 13 	brhi	80007b86 <_free_r+0xfa>
80007b64:	a3 98       	lsr	r8,0x3
80007b66:	f4 08 00 39 	add	r9,r10,r8<<0x3
80007b6a:	72 2b       	ld.w	r11,r9[0x8]
80007b6c:	8d 39       	st.w	r6[0xc],r9
80007b6e:	8d 2b       	st.w	r6[0x8],r11
80007b70:	97 36       	st.w	r11[0xc],r6
80007b72:	93 26       	st.w	r9[0x8],r6
80007b74:	a3 48       	asr	r8,0x2
80007b76:	74 19       	ld.w	r9,r10[0x4]
80007b78:	30 1b       	mov	r11,1
80007b7a:	f6 08 09 48 	lsl	r8,r11,r8
80007b7e:	f3 e8 10 08 	or	r8,r9,r8
80007b82:	95 18       	st.w	r10[0x4],r8
80007b84:	c4 58       	rjmp	80007c0e <_free_r+0x182>
80007b86:	f0 0b 16 09 	lsr	r11,r8,0x9
80007b8a:	58 4b       	cp.w	r11,4
80007b8c:	e0 8b 00 06 	brhi	80007b98 <_free_r+0x10c>
80007b90:	f0 0b 16 06 	lsr	r11,r8,0x6
80007b94:	2c 8b       	sub	r11,-56
80007b96:	c2 08       	rjmp	80007bd6 <_free_r+0x14a>
80007b98:	59 4b       	cp.w	r11,20
80007b9a:	e0 8b 00 04 	brhi	80007ba2 <_free_r+0x116>
80007b9e:	2a 5b       	sub	r11,-91
80007ba0:	c1 b8       	rjmp	80007bd6 <_free_r+0x14a>
80007ba2:	e0 4b 00 54 	cp.w	r11,84
80007ba6:	e0 8b 00 06 	brhi	80007bb2 <_free_r+0x126>
80007baa:	f0 0b 16 0c 	lsr	r11,r8,0xc
80007bae:	29 2b       	sub	r11,-110
80007bb0:	c1 38       	rjmp	80007bd6 <_free_r+0x14a>
80007bb2:	e0 4b 01 54 	cp.w	r11,340
80007bb6:	e0 8b 00 06 	brhi	80007bc2 <_free_r+0x136>
80007bba:	f0 0b 16 0f 	lsr	r11,r8,0xf
80007bbe:	28 9b       	sub	r11,-119
80007bc0:	c0 b8       	rjmp	80007bd6 <_free_r+0x14a>
80007bc2:	e0 4b 05 54 	cp.w	r11,1364
80007bc6:	e0 88 00 05 	brls	80007bd0 <_free_r+0x144>
80007bca:	37 eb       	mov	r11,126
80007bcc:	c0 58       	rjmp	80007bd6 <_free_r+0x14a>
80007bce:	d7 03       	nop
80007bd0:	f0 0b 16 12 	lsr	r11,r8,0x12
80007bd4:	28 4b       	sub	r11,-124
80007bd6:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
80007bda:	78 29       	ld.w	r9,r12[0x8]
80007bdc:	18 39       	cp.w	r9,r12
80007bde:	c0 e1       	brne	80007bfa <_free_r+0x16e>
80007be0:	74 18       	ld.w	r8,r10[0x4]
80007be2:	a3 4b       	asr	r11,0x2
80007be4:	30 1c       	mov	r12,1
80007be6:	f8 0b 09 4b 	lsl	r11,r12,r11
80007bea:	f1 eb 10 0b 	or	r11,r8,r11
80007bee:	12 98       	mov	r8,r9
80007bf0:	95 1b       	st.w	r10[0x4],r11
80007bf2:	c0 a8       	rjmp	80007c06 <_free_r+0x17a>
80007bf4:	72 29       	ld.w	r9,r9[0x8]
80007bf6:	18 39       	cp.w	r9,r12
80007bf8:	c0 60       	breq	80007c04 <_free_r+0x178>
80007bfa:	72 1a       	ld.w	r10,r9[0x4]
80007bfc:	e0 1a ff fc 	andl	r10,0xfffc
80007c00:	14 38       	cp.w	r8,r10
80007c02:	cf 93       	brcs	80007bf4 <_free_r+0x168>
80007c04:	72 38       	ld.w	r8,r9[0xc]
80007c06:	8d 38       	st.w	r6[0xc],r8
80007c08:	8d 29       	st.w	r6[0x8],r9
80007c0a:	93 36       	st.w	r9[0xc],r6
80007c0c:	91 26       	st.w	r8[0x8],r6
80007c0e:	0e 9c       	mov	r12,r7
80007c10:	e0 a0 04 27 	rcall	8000845e <__malloc_unlock>
80007c14:	d8 22       	popm	r4-r7,pc
80007c16:	d7 03       	nop

80007c18 <__sfvwrite_r>:
80007c18:	d4 31       	pushm	r0-r7,lr
80007c1a:	20 3d       	sub	sp,12
80007c1c:	14 94       	mov	r4,r10
80007c1e:	18 95       	mov	r5,r12
80007c20:	16 97       	mov	r7,r11
80007c22:	74 28       	ld.w	r8,r10[0x8]
80007c24:	58 08       	cp.w	r8,0
80007c26:	e0 80 01 45 	breq	80007eb0 <__sfvwrite_r+0x298>
80007c2a:	96 68       	ld.sh	r8,r11[0xc]
80007c2c:	ed b8 00 03 	bld	r8,0x3
80007c30:	c0 41       	brne	80007c38 <__sfvwrite_r+0x20>
80007c32:	76 48       	ld.w	r8,r11[0x10]
80007c34:	58 08       	cp.w	r8,0
80007c36:	c0 c1       	brne	80007c4e <__sfvwrite_r+0x36>
80007c38:	0e 9b       	mov	r11,r7
80007c3a:	0a 9c       	mov	r12,r5
80007c3c:	fe b0 f6 ca 	rcall	800069d0 <__swsetup_r>
80007c40:	c0 70       	breq	80007c4e <__sfvwrite_r+0x36>
80007c42:	8e 68       	ld.sh	r8,r7[0xc]
80007c44:	a7 a8       	sbr	r8,0x6
80007c46:	ae 68       	st.h	r7[0xc],r8
80007c48:	30 98       	mov	r8,9
80007c4a:	8b 38       	st.w	r5[0xc],r8
80007c4c:	c3 09       	rjmp	80007eac <__sfvwrite_r+0x294>
80007c4e:	8e 63       	ld.sh	r3,r7[0xc]
80007c50:	68 00       	ld.w	r0,r4[0x0]
80007c52:	06 96       	mov	r6,r3
80007c54:	e2 16 00 02 	andl	r6,0x2,COH
80007c58:	c2 10       	breq	80007c9a <__sfvwrite_r+0x82>
80007c5a:	30 03       	mov	r3,0
80007c5c:	e0 62 04 00 	mov	r2,1024
80007c60:	06 96       	mov	r6,r3
80007c62:	c0 48       	rjmp	80007c6a <__sfvwrite_r+0x52>
80007c64:	60 03       	ld.w	r3,r0[0x0]
80007c66:	60 16       	ld.w	r6,r0[0x4]
80007c68:	2f 80       	sub	r0,-8
80007c6a:	58 06       	cp.w	r6,0
80007c6c:	cf c0       	breq	80007c64 <__sfvwrite_r+0x4c>
80007c6e:	e0 46 04 00 	cp.w	r6,1024
80007c72:	ec 09 17 80 	movls	r9,r6
80007c76:	e4 09 17 b0 	movhi	r9,r2
80007c7a:	06 9a       	mov	r10,r3
80007c7c:	6e a8       	ld.w	r8,r7[0x28]
80007c7e:	6e 8b       	ld.w	r11,r7[0x20]
80007c80:	0a 9c       	mov	r12,r5
80007c82:	5d 18       	icall	r8
80007c84:	18 16       	sub	r6,r12
80007c86:	58 0c       	cp.w	r12,0
80007c88:	e0 8a 01 0f 	brle	80007ea6 <__sfvwrite_r+0x28e>
80007c8c:	68 28       	ld.w	r8,r4[0x8]
80007c8e:	18 18       	sub	r8,r12
80007c90:	89 28       	st.w	r4[0x8],r8
80007c92:	e0 80 01 0f 	breq	80007eb0 <__sfvwrite_r+0x298>
80007c96:	18 03       	add	r3,r12
80007c98:	ce 9b       	rjmp	80007c6a <__sfvwrite_r+0x52>
80007c9a:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
80007c9e:	c0 70       	breq	80007cac <__sfvwrite_r+0x94>
80007ca0:	50 06       	stdsp	sp[0x0],r6
80007ca2:	0c 93       	mov	r3,r6
80007ca4:	0c 91       	mov	r1,r6
80007ca6:	50 15       	stdsp	sp[0x4],r5
80007ca8:	08 92       	mov	r2,r4
80007caa:	c9 e8       	rjmp	80007de6 <__sfvwrite_r+0x1ce>
80007cac:	06 96       	mov	r6,r3
80007cae:	08 91       	mov	r1,r4
80007cb0:	c0 48       	rjmp	80007cb8 <__sfvwrite_r+0xa0>
80007cb2:	60 03       	ld.w	r3,r0[0x0]
80007cb4:	60 16       	ld.w	r6,r0[0x4]
80007cb6:	2f 80       	sub	r0,-8
80007cb8:	58 06       	cp.w	r6,0
80007cba:	cf c0       	breq	80007cb2 <__sfvwrite_r+0x9a>
80007cbc:	8e 68       	ld.sh	r8,r7[0xc]
80007cbe:	6e 24       	ld.w	r4,r7[0x8]
80007cc0:	10 99       	mov	r9,r8
80007cc2:	e2 19 02 00 	andl	r9,0x200,COH
80007cc6:	c5 50       	breq	80007d70 <__sfvwrite_r+0x158>
80007cc8:	08 36       	cp.w	r6,r4
80007cca:	c4 33       	brcs	80007d50 <__sfvwrite_r+0x138>
80007ccc:	10 99       	mov	r9,r8
80007cce:	e2 19 04 80 	andl	r9,0x480,COH
80007cd2:	c3 f0       	breq	80007d50 <__sfvwrite_r+0x138>
80007cd4:	6e 4b       	ld.w	r11,r7[0x10]
80007cd6:	6e 09       	ld.w	r9,r7[0x0]
80007cd8:	16 19       	sub	r9,r11
80007cda:	50 09       	stdsp	sp[0x0],r9
80007cdc:	6e 59       	ld.w	r9,r7[0x14]
80007cde:	10 9c       	mov	r12,r8
80007ce0:	f2 09 00 1a 	add	r10,r9,r9<<0x1
80007ce4:	30 28       	mov	r8,2
80007ce6:	f4 08 0c 08 	divs	r8,r10,r8
80007cea:	fa e9 00 04 	st.d	sp[4],r8
80007cee:	10 94       	mov	r4,r8
80007cf0:	40 09       	lddsp	r9,sp[0x0]
80007cf2:	e2 1c 04 00 	andl	r12,0x400,COH
80007cf6:	2f f9       	sub	r9,-1
80007cf8:	0c 09       	add	r9,r6
80007cfa:	12 38       	cp.w	r8,r9
80007cfc:	f2 04 17 30 	movlo	r4,r9
80007d00:	58 0c       	cp.w	r12,0
80007d02:	c1 00       	breq	80007d22 <__sfvwrite_r+0x10a>
80007d04:	08 9b       	mov	r11,r4
80007d06:	0a 9c       	mov	r12,r5
80007d08:	c6 8d       	rcall	80007fd8 <_malloc_r>
80007d0a:	18 92       	mov	r2,r12
80007d0c:	c1 40       	breq	80007d34 <__sfvwrite_r+0x11c>
80007d0e:	40 0a       	lddsp	r10,sp[0x0]
80007d10:	6e 4b       	ld.w	r11,r7[0x10]
80007d12:	fe b0 e4 4e 	rcall	800045ae <memcpy>
80007d16:	8e 68       	ld.sh	r8,r7[0xc]
80007d18:	e0 18 fb 7f 	andl	r8,0xfb7f
80007d1c:	a7 b8       	sbr	r8,0x7
80007d1e:	ae 68       	st.h	r7[0xc],r8
80007d20:	c0 d8       	rjmp	80007d3a <__sfvwrite_r+0x122>
80007d22:	08 9a       	mov	r10,r4
80007d24:	0a 9c       	mov	r12,r5
80007d26:	e0 a0 06 87 	rcall	80008a34 <_realloc_r>
80007d2a:	18 92       	mov	r2,r12
80007d2c:	c0 71       	brne	80007d3a <__sfvwrite_r+0x122>
80007d2e:	6e 4b       	ld.w	r11,r7[0x10]
80007d30:	0a 9c       	mov	r12,r5
80007d32:	ca de       	rcall	80007a8c <_free_r>
80007d34:	30 c8       	mov	r8,12
80007d36:	8b 38       	st.w	r5[0xc],r8
80007d38:	cb 78       	rjmp	80007ea6 <__sfvwrite_r+0x28e>
80007d3a:	40 0a       	lddsp	r10,sp[0x0]
80007d3c:	40 09       	lddsp	r9,sp[0x0]
80007d3e:	e8 0a 01 0a 	sub	r10,r4,r10
80007d42:	e4 09 00 08 	add	r8,r2,r9
80007d46:	8f 54       	st.w	r7[0x14],r4
80007d48:	8f 2a       	st.w	r7[0x8],r10
80007d4a:	8f 08       	st.w	r7[0x0],r8
80007d4c:	8f 42       	st.w	r7[0x10],r2
80007d4e:	0c 94       	mov	r4,r6
80007d50:	08 36       	cp.w	r6,r4
80007d52:	ec 04 17 30 	movlo	r4,r6
80007d56:	06 9b       	mov	r11,r3
80007d58:	08 9a       	mov	r10,r4
80007d5a:	6e 0c       	ld.w	r12,r7[0x0]
80007d5c:	e0 a0 03 61 	rcall	8000841e <memmove>
80007d60:	6e 08       	ld.w	r8,r7[0x0]
80007d62:	08 08       	add	r8,r4
80007d64:	8f 08       	st.w	r7[0x0],r8
80007d66:	6e 28       	ld.w	r8,r7[0x8]
80007d68:	08 18       	sub	r8,r4
80007d6a:	0c 94       	mov	r4,r6
80007d6c:	8f 28       	st.w	r7[0x8],r8
80007d6e:	c3 08       	rjmp	80007dce <__sfvwrite_r+0x1b6>
80007d70:	08 36       	cp.w	r6,r4
80007d72:	5f ba       	srhi	r10
80007d74:	6e 0c       	ld.w	r12,r7[0x0]
80007d76:	6e 48       	ld.w	r8,r7[0x10]
80007d78:	10 3c       	cp.w	r12,r8
80007d7a:	5f b8       	srhi	r8
80007d7c:	f5 e8 00 08 	and	r8,r10,r8
80007d80:	f2 08 18 00 	cp.b	r8,r9
80007d84:	c0 e0       	breq	80007da0 <__sfvwrite_r+0x188>
80007d86:	06 9b       	mov	r11,r3
80007d88:	08 9a       	mov	r10,r4
80007d8a:	e0 a0 03 4a 	rcall	8000841e <memmove>
80007d8e:	6e 08       	ld.w	r8,r7[0x0]
80007d90:	08 08       	add	r8,r4
80007d92:	0e 9b       	mov	r11,r7
80007d94:	8f 08       	st.w	r7[0x0],r8
80007d96:	0a 9c       	mov	r12,r5
80007d98:	fe b0 fd 08 	rcall	800077a8 <_fflush_r>
80007d9c:	c1 90       	breq	80007dce <__sfvwrite_r+0x1b6>
80007d9e:	c8 48       	rjmp	80007ea6 <__sfvwrite_r+0x28e>
80007da0:	6e 59       	ld.w	r9,r7[0x14]
80007da2:	12 36       	cp.w	r6,r9
80007da4:	c0 a3       	brcs	80007db8 <__sfvwrite_r+0x1a0>
80007da6:	6e a8       	ld.w	r8,r7[0x28]
80007da8:	06 9a       	mov	r10,r3
80007daa:	6e 8b       	ld.w	r11,r7[0x20]
80007dac:	0a 9c       	mov	r12,r5
80007dae:	5d 18       	icall	r8
80007db0:	18 94       	mov	r4,r12
80007db2:	e0 89 00 0e 	brgt	80007dce <__sfvwrite_r+0x1b6>
80007db6:	c7 88       	rjmp	80007ea6 <__sfvwrite_r+0x28e>
80007db8:	0c 9a       	mov	r10,r6
80007dba:	06 9b       	mov	r11,r3
80007dbc:	e0 a0 03 31 	rcall	8000841e <memmove>
80007dc0:	6e 08       	ld.w	r8,r7[0x0]
80007dc2:	0c 08       	add	r8,r6
80007dc4:	0c 94       	mov	r4,r6
80007dc6:	8f 08       	st.w	r7[0x0],r8
80007dc8:	6e 28       	ld.w	r8,r7[0x8]
80007dca:	0c 18       	sub	r8,r6
80007dcc:	8f 28       	st.w	r7[0x8],r8
80007dce:	62 28       	ld.w	r8,r1[0x8]
80007dd0:	08 18       	sub	r8,r4
80007dd2:	83 28       	st.w	r1[0x8],r8
80007dd4:	c6 e0       	breq	80007eb0 <__sfvwrite_r+0x298>
80007dd6:	08 16       	sub	r6,r4
80007dd8:	08 03       	add	r3,r4
80007dda:	c6 fb       	rjmp	80007cb8 <__sfvwrite_r+0xa0>
80007ddc:	60 03       	ld.w	r3,r0[0x0]
80007dde:	60 11       	ld.w	r1,r0[0x4]
80007de0:	30 08       	mov	r8,0
80007de2:	2f 80       	sub	r0,-8
80007de4:	50 08       	stdsp	sp[0x0],r8
80007de6:	58 01       	cp.w	r1,0
80007de8:	cf a0       	breq	80007ddc <__sfvwrite_r+0x1c4>
80007dea:	40 0a       	lddsp	r10,sp[0x0]
80007dec:	58 0a       	cp.w	r10,0
80007dee:	c1 51       	brne	80007e18 <__sfvwrite_r+0x200>
80007df0:	e2 c6 ff ff 	sub	r6,r1,-1
80007df4:	02 9a       	mov	r10,r1
80007df6:	30 ab       	mov	r11,10
80007df8:	06 9c       	mov	r12,r3
80007dfa:	e0 a0 03 07 	rcall	80008408 <memchr>
80007dfe:	f8 c8 ff ff 	sub	r8,r12,-1
80007e02:	58 0c       	cp.w	r12,0
80007e04:	f1 d3 e1 16 	subne	r6,r8,r3
80007e08:	f9 b9 01 01 	movne	r9,1
80007e0c:	fb f9 1a 00 	st.wne	sp[0x0],r9
80007e10:	f9 b8 00 01 	moveq	r8,1
80007e14:	fb f8 0a 00 	st.weq	sp[0x0],r8
80007e18:	02 36       	cp.w	r6,r1
80007e1a:	ec 04 17 80 	movls	r4,r6
80007e1e:	e2 04 17 b0 	movhi	r4,r1
80007e22:	6e 59       	ld.w	r9,r7[0x14]
80007e24:	6e 25       	ld.w	r5,r7[0x8]
80007e26:	f2 05 00 05 	add	r5,r9,r5
80007e2a:	0a 34       	cp.w	r4,r5
80007e2c:	5f 9a       	srgt	r10
80007e2e:	6e 0c       	ld.w	r12,r7[0x0]
80007e30:	6e 48       	ld.w	r8,r7[0x10]
80007e32:	10 3c       	cp.w	r12,r8
80007e34:	5f b8       	srhi	r8
80007e36:	f5 e8 00 08 	and	r8,r10,r8
80007e3a:	30 0a       	mov	r10,0
80007e3c:	f4 08 18 00 	cp.b	r8,r10
80007e40:	c0 e0       	breq	80007e5c <__sfvwrite_r+0x244>
80007e42:	06 9b       	mov	r11,r3
80007e44:	0a 9a       	mov	r10,r5
80007e46:	e0 a0 02 ec 	rcall	8000841e <memmove>
80007e4a:	6e 08       	ld.w	r8,r7[0x0]
80007e4c:	0a 08       	add	r8,r5
80007e4e:	0e 9b       	mov	r11,r7
80007e50:	8f 08       	st.w	r7[0x0],r8
80007e52:	40 1c       	lddsp	r12,sp[0x4]
80007e54:	fe b0 fc aa 	rcall	800077a8 <_fflush_r>
80007e58:	c1 80       	breq	80007e88 <__sfvwrite_r+0x270>
80007e5a:	c2 68       	rjmp	80007ea6 <__sfvwrite_r+0x28e>
80007e5c:	12 34       	cp.w	r4,r9
80007e5e:	c0 a5       	brlt	80007e72 <__sfvwrite_r+0x25a>
80007e60:	6e a8       	ld.w	r8,r7[0x28]
80007e62:	06 9a       	mov	r10,r3
80007e64:	6e 8b       	ld.w	r11,r7[0x20]
80007e66:	40 1c       	lddsp	r12,sp[0x4]
80007e68:	5d 18       	icall	r8
80007e6a:	18 95       	mov	r5,r12
80007e6c:	e0 89 00 0e 	brgt	80007e88 <__sfvwrite_r+0x270>
80007e70:	c1 b8       	rjmp	80007ea6 <__sfvwrite_r+0x28e>
80007e72:	08 9a       	mov	r10,r4
80007e74:	06 9b       	mov	r11,r3
80007e76:	e0 a0 02 d4 	rcall	8000841e <memmove>
80007e7a:	6e 08       	ld.w	r8,r7[0x0]
80007e7c:	08 08       	add	r8,r4
80007e7e:	08 95       	mov	r5,r4
80007e80:	8f 08       	st.w	r7[0x0],r8
80007e82:	6e 28       	ld.w	r8,r7[0x8]
80007e84:	08 18       	sub	r8,r4
80007e86:	8f 28       	st.w	r7[0x8],r8
80007e88:	0a 16       	sub	r6,r5
80007e8a:	c0 71       	brne	80007e98 <__sfvwrite_r+0x280>
80007e8c:	0e 9b       	mov	r11,r7
80007e8e:	40 1c       	lddsp	r12,sp[0x4]
80007e90:	fe b0 fc 8c 	rcall	800077a8 <_fflush_r>
80007e94:	c0 91       	brne	80007ea6 <__sfvwrite_r+0x28e>
80007e96:	50 06       	stdsp	sp[0x0],r6
80007e98:	64 28       	ld.w	r8,r2[0x8]
80007e9a:	0a 18       	sub	r8,r5
80007e9c:	85 28       	st.w	r2[0x8],r8
80007e9e:	c0 90       	breq	80007eb0 <__sfvwrite_r+0x298>
80007ea0:	0a 11       	sub	r1,r5
80007ea2:	0a 03       	add	r3,r5
80007ea4:	ca 1b       	rjmp	80007de6 <__sfvwrite_r+0x1ce>
80007ea6:	8e 68       	ld.sh	r8,r7[0xc]
80007ea8:	a7 a8       	sbr	r8,0x6
80007eaa:	ae 68       	st.h	r7[0xc],r8
80007eac:	3f fc       	mov	r12,-1
80007eae:	c0 28       	rjmp	80007eb2 <__sfvwrite_r+0x29a>
80007eb0:	30 0c       	mov	r12,0
80007eb2:	2f dd       	sub	sp,-12
80007eb4:	d8 32       	popm	r0-r7,pc
80007eb6:	d7 03       	nop

80007eb8 <_fwalk>:
80007eb8:	d4 31       	pushm	r0-r7,lr
80007eba:	30 05       	mov	r5,0
80007ebc:	16 91       	mov	r1,r11
80007ebe:	f8 c7 ff 28 	sub	r7,r12,-216
80007ec2:	0a 92       	mov	r2,r5
80007ec4:	fe b0 fc f8 	rcall	800078b4 <__sfp_lock_acquire>
80007ec8:	3f f3       	mov	r3,-1
80007eca:	c1 68       	rjmp	80007ef6 <_fwalk+0x3e>
80007ecc:	6e 26       	ld.w	r6,r7[0x8]
80007ece:	6e 14       	ld.w	r4,r7[0x4]
80007ed0:	2f 46       	sub	r6,-12
80007ed2:	c0 c8       	rjmp	80007eea <_fwalk+0x32>
80007ed4:	8c 08       	ld.sh	r8,r6[0x0]
80007ed6:	e4 08 19 00 	cp.h	r8,r2
80007eda:	c0 70       	breq	80007ee8 <_fwalk+0x30>
80007edc:	8c 18       	ld.sh	r8,r6[0x2]
80007ede:	e6 08 19 00 	cp.h	r8,r3
80007ee2:	c0 30       	breq	80007ee8 <_fwalk+0x30>
80007ee4:	5d 11       	icall	r1
80007ee6:	18 45       	or	r5,r12
80007ee8:	2a 46       	sub	r6,-92
80007eea:	20 14       	sub	r4,1
80007eec:	ec cc 00 0c 	sub	r12,r6,12
80007ef0:	58 04       	cp.w	r4,0
80007ef2:	cf 14       	brge	80007ed4 <_fwalk+0x1c>
80007ef4:	6e 07       	ld.w	r7,r7[0x0]
80007ef6:	58 07       	cp.w	r7,0
80007ef8:	ce a1       	brne	80007ecc <_fwalk+0x14>
80007efa:	fe b0 fc de 	rcall	800078b6 <__sfp_lock_release>
80007efe:	0a 9c       	mov	r12,r5
80007f00:	d8 32       	popm	r0-r7,pc
80007f02:	d7 03       	nop

80007f04 <_localeconv_r>:
80007f04:	fe cc d8 a0 	sub	r12,pc,-10080
80007f08:	5e fc       	retal	r12
80007f0a:	d7 03       	nop

80007f0c <__smakebuf_r>:
80007f0c:	d4 21       	pushm	r4-r7,lr
80007f0e:	20 fd       	sub	sp,60
80007f10:	96 68       	ld.sh	r8,r11[0xc]
80007f12:	16 97       	mov	r7,r11
80007f14:	18 96       	mov	r6,r12
80007f16:	e2 18 00 02 	andl	r8,0x2,COH
80007f1a:	c3 c1       	brne	80007f92 <__smakebuf_r+0x86>
80007f1c:	96 7b       	ld.sh	r11,r11[0xe]
80007f1e:	f0 0b 19 00 	cp.h	r11,r8
80007f22:	c0 55       	brlt	80007f2c <__smakebuf_r+0x20>
80007f24:	1a 9a       	mov	r10,sp
80007f26:	e0 a0 08 95 	rcall	80009050 <_fstat_r>
80007f2a:	c0 f4       	brge	80007f48 <__smakebuf_r+0x3c>
80007f2c:	8e 65       	ld.sh	r5,r7[0xc]
80007f2e:	0a 98       	mov	r8,r5
80007f30:	ab b8       	sbr	r8,0xb
80007f32:	e2 15 00 80 	andl	r5,0x80,COH
80007f36:	ae 68       	st.h	r7[0xc],r8
80007f38:	30 04       	mov	r4,0
80007f3a:	e0 68 04 00 	mov	r8,1024
80007f3e:	f9 b5 01 40 	movne	r5,64
80007f42:	f0 05 17 00 	moveq	r5,r8
80007f46:	c1 c8       	rjmp	80007f7e <__smakebuf_r+0x72>
80007f48:	40 18       	lddsp	r8,sp[0x4]
80007f4a:	e2 18 f0 00 	andl	r8,0xf000,COH
80007f4e:	e0 48 20 00 	cp.w	r8,8192
80007f52:	5f 04       	sreq	r4
80007f54:	e0 48 80 00 	cp.w	r8,32768
80007f58:	c0 e1       	brne	80007f74 <__smakebuf_r+0x68>
80007f5a:	6e b9       	ld.w	r9,r7[0x2c]
80007f5c:	fe c8 f1 f8 	sub	r8,pc,-3592
80007f60:	10 39       	cp.w	r9,r8
80007f62:	c0 91       	brne	80007f74 <__smakebuf_r+0x68>
80007f64:	8e 68       	ld.sh	r8,r7[0xc]
80007f66:	e0 65 04 00 	mov	r5,1024
80007f6a:	ab a8       	sbr	r8,0xa
80007f6c:	ef 45 00 50 	st.w	r7[80],r5
80007f70:	ae 68       	st.h	r7[0xc],r8
80007f72:	c0 68       	rjmp	80007f7e <__smakebuf_r+0x72>
80007f74:	8e 68       	ld.sh	r8,r7[0xc]
80007f76:	e0 65 04 00 	mov	r5,1024
80007f7a:	ab b8       	sbr	r8,0xb
80007f7c:	ae 68       	st.h	r7[0xc],r8
80007f7e:	0a 9b       	mov	r11,r5
80007f80:	0c 9c       	mov	r12,r6
80007f82:	c2 bc       	rcall	80007fd8 <_malloc_r>
80007f84:	8e 68       	ld.sh	r8,r7[0xc]
80007f86:	c0 d1       	brne	80007fa0 <__smakebuf_r+0x94>
80007f88:	ed b8 00 09 	bld	r8,0x9
80007f8c:	c1 b0       	breq	80007fc2 <__smakebuf_r+0xb6>
80007f8e:	a1 b8       	sbr	r8,0x1
80007f90:	ae 68       	st.h	r7[0xc],r8
80007f92:	ee c8 ff b9 	sub	r8,r7,-71
80007f96:	8f 48       	st.w	r7[0x10],r8
80007f98:	8f 08       	st.w	r7[0x0],r8
80007f9a:	30 18       	mov	r8,1
80007f9c:	8f 58       	st.w	r7[0x14],r8
80007f9e:	c1 28       	rjmp	80007fc2 <__smakebuf_r+0xb6>
80007fa0:	a7 b8       	sbr	r8,0x7
80007fa2:	8f 4c       	st.w	r7[0x10],r12
80007fa4:	ae 68       	st.h	r7[0xc],r8
80007fa6:	8f 55       	st.w	r7[0x14],r5
80007fa8:	fe c8 06 f0 	sub	r8,pc,1776
80007fac:	8f 0c       	st.w	r7[0x0],r12
80007fae:	8d a8       	st.w	r6[0x28],r8
80007fb0:	58 04       	cp.w	r4,0
80007fb2:	c0 80       	breq	80007fc2 <__smakebuf_r+0xb6>
80007fb4:	8e 7c       	ld.sh	r12,r7[0xe]
80007fb6:	e0 a0 07 3f 	rcall	80008e34 <isatty>
80007fba:	c0 40       	breq	80007fc2 <__smakebuf_r+0xb6>
80007fbc:	8e 68       	ld.sh	r8,r7[0xc]
80007fbe:	a1 a8       	sbr	r8,0x0
80007fc0:	ae 68       	st.h	r7[0xc],r8
80007fc2:	2f 1d       	sub	sp,-60
80007fc4:	d8 22       	popm	r4-r7,pc
80007fc6:	d7 03       	nop

80007fc8 <malloc>:
80007fc8:	d4 01       	pushm	lr
80007fca:	e0 68 01 28 	mov	r8,296
80007fce:	18 9b       	mov	r11,r12
80007fd0:	70 0c       	ld.w	r12,r8[0x0]
80007fd2:	c0 3c       	rcall	80007fd8 <_malloc_r>
80007fd4:	d8 02       	popm	pc
80007fd6:	d7 03       	nop

80007fd8 <_malloc_r>:
80007fd8:	d4 31       	pushm	r0-r7,lr
80007fda:	f6 c8 ff f5 	sub	r8,r11,-11
80007fde:	18 95       	mov	r5,r12
80007fe0:	10 97       	mov	r7,r8
80007fe2:	e0 17 ff f8 	andl	r7,0xfff8
80007fe6:	59 68       	cp.w	r8,22
80007fe8:	f9 b7 08 10 	movls	r7,16
80007fec:	16 37       	cp.w	r7,r11
80007fee:	5f 38       	srlo	r8
80007ff0:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
80007ff4:	c0 50       	breq	80007ffe <_malloc_r+0x26>
80007ff6:	30 c8       	mov	r8,12
80007ff8:	99 38       	st.w	r12[0xc],r8
80007ffa:	e0 8f 01 f7 	bral	800083e8 <_malloc_r+0x410>
80007ffe:	e0 a0 02 2f 	rcall	8000845c <__malloc_lock>
80008002:	e0 47 01 f7 	cp.w	r7,503
80008006:	e0 8b 00 1d 	brhi	80008040 <_malloc_r+0x68>
8000800a:	ee 03 16 03 	lsr	r3,r7,0x3
8000800e:	e0 68 01 2c 	mov	r8,300
80008012:	f0 03 00 38 	add	r8,r8,r3<<0x3
80008016:	70 36       	ld.w	r6,r8[0xc]
80008018:	10 36       	cp.w	r6,r8
8000801a:	c0 61       	brne	80008026 <_malloc_r+0x4e>
8000801c:	ec c8 ff f8 	sub	r8,r6,-8
80008020:	70 36       	ld.w	r6,r8[0xc]
80008022:	10 36       	cp.w	r6,r8
80008024:	c0 c0       	breq	8000803c <_malloc_r+0x64>
80008026:	6c 18       	ld.w	r8,r6[0x4]
80008028:	e0 18 ff fc 	andl	r8,0xfffc
8000802c:	6c 3a       	ld.w	r10,r6[0xc]
8000802e:	ec 08 00 09 	add	r9,r6,r8
80008032:	0a 9c       	mov	r12,r5
80008034:	6c 28       	ld.w	r8,r6[0x8]
80008036:	95 28       	st.w	r10[0x8],r8
80008038:	91 3a       	st.w	r8[0xc],r10
8000803a:	c4 78       	rjmp	800080c8 <_malloc_r+0xf0>
8000803c:	2f e3       	sub	r3,-2
8000803e:	c4 d8       	rjmp	800080d8 <_malloc_r+0x100>
80008040:	ee 03 16 09 	lsr	r3,r7,0x9
80008044:	c0 41       	brne	8000804c <_malloc_r+0x74>
80008046:	ee 03 16 03 	lsr	r3,r7,0x3
8000804a:	c2 68       	rjmp	80008096 <_malloc_r+0xbe>
8000804c:	58 43       	cp.w	r3,4
8000804e:	e0 8b 00 06 	brhi	8000805a <_malloc_r+0x82>
80008052:	ee 03 16 06 	lsr	r3,r7,0x6
80008056:	2c 83       	sub	r3,-56
80008058:	c1 f8       	rjmp	80008096 <_malloc_r+0xbe>
8000805a:	59 43       	cp.w	r3,20
8000805c:	e0 8b 00 04 	brhi	80008064 <_malloc_r+0x8c>
80008060:	2a 53       	sub	r3,-91
80008062:	c1 a8       	rjmp	80008096 <_malloc_r+0xbe>
80008064:	e0 43 00 54 	cp.w	r3,84
80008068:	e0 8b 00 06 	brhi	80008074 <_malloc_r+0x9c>
8000806c:	ee 03 16 0c 	lsr	r3,r7,0xc
80008070:	29 23       	sub	r3,-110
80008072:	c1 28       	rjmp	80008096 <_malloc_r+0xbe>
80008074:	e0 43 01 54 	cp.w	r3,340
80008078:	e0 8b 00 06 	brhi	80008084 <_malloc_r+0xac>
8000807c:	ee 03 16 0f 	lsr	r3,r7,0xf
80008080:	28 93       	sub	r3,-119
80008082:	c0 a8       	rjmp	80008096 <_malloc_r+0xbe>
80008084:	e0 43 05 54 	cp.w	r3,1364
80008088:	e0 88 00 04 	brls	80008090 <_malloc_r+0xb8>
8000808c:	37 e3       	mov	r3,126
8000808e:	c0 48       	rjmp	80008096 <_malloc_r+0xbe>
80008090:	ee 03 16 12 	lsr	r3,r7,0x12
80008094:	28 43       	sub	r3,-124
80008096:	e0 6a 01 2c 	mov	r10,300
8000809a:	f4 03 00 3a 	add	r10,r10,r3<<0x3
8000809e:	74 36       	ld.w	r6,r10[0xc]
800080a0:	c1 98       	rjmp	800080d2 <_malloc_r+0xfa>
800080a2:	6c 19       	ld.w	r9,r6[0x4]
800080a4:	e0 19 ff fc 	andl	r9,0xfffc
800080a8:	f2 07 01 0b 	sub	r11,r9,r7
800080ac:	58 fb       	cp.w	r11,15
800080ae:	e0 8a 00 04 	brle	800080b6 <_malloc_r+0xde>
800080b2:	20 13       	sub	r3,1
800080b4:	c1 18       	rjmp	800080d6 <_malloc_r+0xfe>
800080b6:	6c 38       	ld.w	r8,r6[0xc]
800080b8:	58 0b       	cp.w	r11,0
800080ba:	c0 b5       	brlt	800080d0 <_malloc_r+0xf8>
800080bc:	6c 2a       	ld.w	r10,r6[0x8]
800080be:	ec 09 00 09 	add	r9,r6,r9
800080c2:	0a 9c       	mov	r12,r5
800080c4:	91 2a       	st.w	r8[0x8],r10
800080c6:	95 38       	st.w	r10[0xc],r8
800080c8:	72 18       	ld.w	r8,r9[0x4]
800080ca:	a1 a8       	sbr	r8,0x0
800080cc:	93 18       	st.w	r9[0x4],r8
800080ce:	cb c8       	rjmp	80008246 <_malloc_r+0x26e>
800080d0:	10 96       	mov	r6,r8
800080d2:	14 36       	cp.w	r6,r10
800080d4:	ce 71       	brne	800080a2 <_malloc_r+0xca>
800080d6:	2f f3       	sub	r3,-1
800080d8:	e0 6a 01 2c 	mov	r10,300
800080dc:	f4 cc ff f8 	sub	r12,r10,-8
800080e0:	78 26       	ld.w	r6,r12[0x8]
800080e2:	18 36       	cp.w	r6,r12
800080e4:	c6 c0       	breq	800081bc <_malloc_r+0x1e4>
800080e6:	6c 19       	ld.w	r9,r6[0x4]
800080e8:	e0 19 ff fc 	andl	r9,0xfffc
800080ec:	f2 07 01 08 	sub	r8,r9,r7
800080f0:	58 f8       	cp.w	r8,15
800080f2:	e0 89 00 8f 	brgt	80008210 <_malloc_r+0x238>
800080f6:	99 3c       	st.w	r12[0xc],r12
800080f8:	99 2c       	st.w	r12[0x8],r12
800080fa:	58 08       	cp.w	r8,0
800080fc:	c0 55       	brlt	80008106 <_malloc_r+0x12e>
800080fe:	ec 09 00 09 	add	r9,r6,r9
80008102:	0a 9c       	mov	r12,r5
80008104:	ce 2b       	rjmp	800080c8 <_malloc_r+0xf0>
80008106:	e0 49 01 ff 	cp.w	r9,511
8000810a:	e0 8b 00 13 	brhi	80008130 <_malloc_r+0x158>
8000810e:	a3 99       	lsr	r9,0x3
80008110:	f4 09 00 38 	add	r8,r10,r9<<0x3
80008114:	70 2b       	ld.w	r11,r8[0x8]
80008116:	8d 38       	st.w	r6[0xc],r8
80008118:	8d 2b       	st.w	r6[0x8],r11
8000811a:	97 36       	st.w	r11[0xc],r6
8000811c:	91 26       	st.w	r8[0x8],r6
8000811e:	a3 49       	asr	r9,0x2
80008120:	74 18       	ld.w	r8,r10[0x4]
80008122:	30 1b       	mov	r11,1
80008124:	f6 09 09 49 	lsl	r9,r11,r9
80008128:	f1 e9 10 09 	or	r9,r8,r9
8000812c:	95 19       	st.w	r10[0x4],r9
8000812e:	c4 78       	rjmp	800081bc <_malloc_r+0x1e4>
80008130:	f2 0a 16 09 	lsr	r10,r9,0x9
80008134:	58 4a       	cp.w	r10,4
80008136:	e0 8b 00 07 	brhi	80008144 <_malloc_r+0x16c>
8000813a:	f2 0a 16 06 	lsr	r10,r9,0x6
8000813e:	2c 8a       	sub	r10,-56
80008140:	c2 08       	rjmp	80008180 <_malloc_r+0x1a8>
80008142:	d7 03       	nop
80008144:	59 4a       	cp.w	r10,20
80008146:	e0 8b 00 04 	brhi	8000814e <_malloc_r+0x176>
8000814a:	2a 5a       	sub	r10,-91
8000814c:	c1 a8       	rjmp	80008180 <_malloc_r+0x1a8>
8000814e:	e0 4a 00 54 	cp.w	r10,84
80008152:	e0 8b 00 06 	brhi	8000815e <_malloc_r+0x186>
80008156:	f2 0a 16 0c 	lsr	r10,r9,0xc
8000815a:	29 2a       	sub	r10,-110
8000815c:	c1 28       	rjmp	80008180 <_malloc_r+0x1a8>
8000815e:	e0 4a 01 54 	cp.w	r10,340
80008162:	e0 8b 00 06 	brhi	8000816e <_malloc_r+0x196>
80008166:	f2 0a 16 0f 	lsr	r10,r9,0xf
8000816a:	28 9a       	sub	r10,-119
8000816c:	c0 a8       	rjmp	80008180 <_malloc_r+0x1a8>
8000816e:	e0 4a 05 54 	cp.w	r10,1364
80008172:	e0 88 00 04 	brls	8000817a <_malloc_r+0x1a2>
80008176:	37 ea       	mov	r10,126
80008178:	c0 48       	rjmp	80008180 <_malloc_r+0x1a8>
8000817a:	f2 0a 16 12 	lsr	r10,r9,0x12
8000817e:	28 4a       	sub	r10,-124
80008180:	e0 6b 01 2c 	mov	r11,300
80008184:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80008188:	68 28       	ld.w	r8,r4[0x8]
8000818a:	08 38       	cp.w	r8,r4
8000818c:	c0 e1       	brne	800081a8 <_malloc_r+0x1d0>
8000818e:	76 19       	ld.w	r9,r11[0x4]
80008190:	a3 4a       	asr	r10,0x2
80008192:	30 1e       	mov	lr,1
80008194:	fc 0a 09 4a 	lsl	r10,lr,r10
80008198:	f3 ea 10 0a 	or	r10,r9,r10
8000819c:	10 99       	mov	r9,r8
8000819e:	97 1a       	st.w	r11[0x4],r10
800081a0:	c0 a8       	rjmp	800081b4 <_malloc_r+0x1dc>
800081a2:	70 28       	ld.w	r8,r8[0x8]
800081a4:	08 38       	cp.w	r8,r4
800081a6:	c0 60       	breq	800081b2 <_malloc_r+0x1da>
800081a8:	70 1a       	ld.w	r10,r8[0x4]
800081aa:	e0 1a ff fc 	andl	r10,0xfffc
800081ae:	14 39       	cp.w	r9,r10
800081b0:	cf 93       	brcs	800081a2 <_malloc_r+0x1ca>
800081b2:	70 39       	ld.w	r9,r8[0xc]
800081b4:	8d 39       	st.w	r6[0xc],r9
800081b6:	8d 28       	st.w	r6[0x8],r8
800081b8:	91 36       	st.w	r8[0xc],r6
800081ba:	93 26       	st.w	r9[0x8],r6
800081bc:	e6 08 14 02 	asr	r8,r3,0x2
800081c0:	30 1b       	mov	r11,1
800081c2:	e0 64 01 2c 	mov	r4,300
800081c6:	f6 08 09 4b 	lsl	r11,r11,r8
800081ca:	68 18       	ld.w	r8,r4[0x4]
800081cc:	10 3b       	cp.w	r11,r8
800081ce:	e0 8b 00 69 	brhi	800082a0 <_malloc_r+0x2c8>
800081d2:	f7 e8 00 09 	and	r9,r11,r8
800081d6:	c0 b1       	brne	800081ec <_malloc_r+0x214>
800081d8:	e0 13 ff fc 	andl	r3,0xfffc
800081dc:	a1 7b       	lsl	r11,0x1
800081de:	2f c3       	sub	r3,-4
800081e0:	c0 38       	rjmp	800081e6 <_malloc_r+0x20e>
800081e2:	2f c3       	sub	r3,-4
800081e4:	a1 7b       	lsl	r11,0x1
800081e6:	f7 e8 00 09 	and	r9,r11,r8
800081ea:	cf c0       	breq	800081e2 <_malloc_r+0x20a>
800081ec:	e8 03 00 3e 	add	lr,r4,r3<<0x3
800081f0:	06 92       	mov	r2,r3
800081f2:	1c 91       	mov	r1,lr
800081f4:	62 36       	ld.w	r6,r1[0xc]
800081f6:	c2 d8       	rjmp	80008250 <_malloc_r+0x278>
800081f8:	6c 1a       	ld.w	r10,r6[0x4]
800081fa:	e0 1a ff fc 	andl	r10,0xfffc
800081fe:	f4 07 01 08 	sub	r8,r10,r7
80008202:	58 f8       	cp.w	r8,15
80008204:	e0 8a 00 15 	brle	8000822e <_malloc_r+0x256>
80008208:	6c 3a       	ld.w	r10,r6[0xc]
8000820a:	6c 29       	ld.w	r9,r6[0x8]
8000820c:	95 29       	st.w	r10[0x8],r9
8000820e:	93 3a       	st.w	r9[0xc],r10
80008210:	0e 99       	mov	r9,r7
80008212:	ec 07 00 07 	add	r7,r6,r7
80008216:	a1 a9       	sbr	r9,0x0
80008218:	99 37       	st.w	r12[0xc],r7
8000821a:	99 27       	st.w	r12[0x8],r7
8000821c:	8d 19       	st.w	r6[0x4],r9
8000821e:	ee 08 09 08 	st.w	r7[r8],r8
80008222:	8f 2c       	st.w	r7[0x8],r12
80008224:	8f 3c       	st.w	r7[0xc],r12
80008226:	a1 a8       	sbr	r8,0x0
80008228:	0a 9c       	mov	r12,r5
8000822a:	8f 18       	st.w	r7[0x4],r8
8000822c:	c0 d8       	rjmp	80008246 <_malloc_r+0x26e>
8000822e:	6c 39       	ld.w	r9,r6[0xc]
80008230:	58 08       	cp.w	r8,0
80008232:	c0 e5       	brlt	8000824e <_malloc_r+0x276>
80008234:	ec 0a 00 0a 	add	r10,r6,r10
80008238:	74 18       	ld.w	r8,r10[0x4]
8000823a:	a1 a8       	sbr	r8,0x0
8000823c:	0a 9c       	mov	r12,r5
8000823e:	95 18       	st.w	r10[0x4],r8
80008240:	6c 28       	ld.w	r8,r6[0x8]
80008242:	93 28       	st.w	r9[0x8],r8
80008244:	91 39       	st.w	r8[0xc],r9
80008246:	c0 cd       	rcall	8000845e <__malloc_unlock>
80008248:	ec cc ff f8 	sub	r12,r6,-8
8000824c:	d8 32       	popm	r0-r7,pc
8000824e:	12 96       	mov	r6,r9
80008250:	02 36       	cp.w	r6,r1
80008252:	cd 31       	brne	800081f8 <_malloc_r+0x220>
80008254:	2f f2       	sub	r2,-1
80008256:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
8000825a:	c0 30       	breq	80008260 <_malloc_r+0x288>
8000825c:	2f 81       	sub	r1,-8
8000825e:	cc bb       	rjmp	800081f4 <_malloc_r+0x21c>
80008260:	1c 98       	mov	r8,lr
80008262:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80008266:	c0 81       	brne	80008276 <_malloc_r+0x29e>
80008268:	68 19       	ld.w	r9,r4[0x4]
8000826a:	f6 08 11 ff 	rsub	r8,r11,-1
8000826e:	f3 e8 00 08 	and	r8,r9,r8
80008272:	89 18       	st.w	r4[0x4],r8
80008274:	c0 78       	rjmp	80008282 <_malloc_r+0x2aa>
80008276:	f0 c9 00 08 	sub	r9,r8,8
8000827a:	20 13       	sub	r3,1
8000827c:	70 08       	ld.w	r8,r8[0x0]
8000827e:	12 38       	cp.w	r8,r9
80008280:	cf 10       	breq	80008262 <_malloc_r+0x28a>
80008282:	a1 7b       	lsl	r11,0x1
80008284:	68 18       	ld.w	r8,r4[0x4]
80008286:	10 3b       	cp.w	r11,r8
80008288:	e0 8b 00 0c 	brhi	800082a0 <_malloc_r+0x2c8>
8000828c:	58 0b       	cp.w	r11,0
8000828e:	c0 90       	breq	800082a0 <_malloc_r+0x2c8>
80008290:	04 93       	mov	r3,r2
80008292:	c0 38       	rjmp	80008298 <_malloc_r+0x2c0>
80008294:	2f c3       	sub	r3,-4
80008296:	a1 7b       	lsl	r11,0x1
80008298:	f7 e8 00 09 	and	r9,r11,r8
8000829c:	ca 81       	brne	800081ec <_malloc_r+0x214>
8000829e:	cf bb       	rjmp	80008294 <_malloc_r+0x2bc>
800082a0:	68 23       	ld.w	r3,r4[0x8]
800082a2:	66 12       	ld.w	r2,r3[0x4]
800082a4:	e0 12 ff fc 	andl	r2,0xfffc
800082a8:	0e 32       	cp.w	r2,r7
800082aa:	5f 39       	srlo	r9
800082ac:	e4 07 01 08 	sub	r8,r2,r7
800082b0:	58 f8       	cp.w	r8,15
800082b2:	5f aa       	srle	r10
800082b4:	f5 e9 10 09 	or	r9,r10,r9
800082b8:	e0 80 00 9a 	breq	800083ec <_malloc_r+0x414>
800082bc:	e0 68 06 60 	mov	r8,1632
800082c0:	70 01       	ld.w	r1,r8[0x0]
800082c2:	e0 68 05 38 	mov	r8,1336
800082c6:	2f 01       	sub	r1,-16
800082c8:	70 08       	ld.w	r8,r8[0x0]
800082ca:	0e 01       	add	r1,r7
800082cc:	5b f8       	cp.w	r8,-1
800082ce:	c0 40       	breq	800082d6 <_malloc_r+0x2fe>
800082d0:	28 11       	sub	r1,-127
800082d2:	e0 11 ff 80 	andl	r1,0xff80
800082d6:	02 9b       	mov	r11,r1
800082d8:	0a 9c       	mov	r12,r5
800082da:	e0 a0 05 31 	rcall	80008d3c <_sbrk_r>
800082de:	18 96       	mov	r6,r12
800082e0:	5b fc       	cp.w	r12,-1
800082e2:	c7 50       	breq	800083cc <_malloc_r+0x3f4>
800082e4:	e6 02 00 08 	add	r8,r3,r2
800082e8:	10 3c       	cp.w	r12,r8
800082ea:	c0 32       	brcc	800082f0 <_malloc_r+0x318>
800082ec:	08 33       	cp.w	r3,r4
800082ee:	c6 f1       	brne	800083cc <_malloc_r+0x3f4>
800082f0:	e0 6a 06 64 	mov	r10,1636
800082f4:	74 09       	ld.w	r9,r10[0x0]
800082f6:	e2 09 00 09 	add	r9,r1,r9
800082fa:	95 09       	st.w	r10[0x0],r9
800082fc:	10 36       	cp.w	r6,r8
800082fe:	c0 a1       	brne	80008312 <_malloc_r+0x33a>
80008300:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80008304:	c0 71       	brne	80008312 <_malloc_r+0x33a>
80008306:	e2 02 00 02 	add	r2,r1,r2
8000830a:	68 28       	ld.w	r8,r4[0x8]
8000830c:	a1 a2       	sbr	r2,0x0
8000830e:	91 12       	st.w	r8[0x4],r2
80008310:	c4 f8       	rjmp	800083ae <_malloc_r+0x3d6>
80008312:	e0 6a 05 38 	mov	r10,1336
80008316:	74 0b       	ld.w	r11,r10[0x0]
80008318:	5b fb       	cp.w	r11,-1
8000831a:	c0 31       	brne	80008320 <_malloc_r+0x348>
8000831c:	95 06       	st.w	r10[0x0],r6
8000831e:	c0 78       	rjmp	8000832c <_malloc_r+0x354>
80008320:	ec 09 00 09 	add	r9,r6,r9
80008324:	e0 6a 06 64 	mov	r10,1636
80008328:	10 19       	sub	r9,r8
8000832a:	95 09       	st.w	r10[0x0],r9
8000832c:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80008330:	f0 09 11 08 	rsub	r9,r8,8
80008334:	58 08       	cp.w	r8,0
80008336:	f2 08 17 10 	movne	r8,r9
8000833a:	ed d8 e1 06 	addne	r6,r6,r8
8000833e:	28 08       	sub	r8,-128
80008340:	ec 01 00 01 	add	r1,r6,r1
80008344:	0a 9c       	mov	r12,r5
80008346:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
8000834a:	f0 01 01 01 	sub	r1,r8,r1
8000834e:	02 9b       	mov	r11,r1
80008350:	e0 a0 04 f6 	rcall	80008d3c <_sbrk_r>
80008354:	e0 68 06 64 	mov	r8,1636
80008358:	5b fc       	cp.w	r12,-1
8000835a:	ec 0c 17 00 	moveq	r12,r6
8000835e:	f9 b1 00 00 	moveq	r1,0
80008362:	70 09       	ld.w	r9,r8[0x0]
80008364:	0c 1c       	sub	r12,r6
80008366:	89 26       	st.w	r4[0x8],r6
80008368:	02 0c       	add	r12,r1
8000836a:	12 01       	add	r1,r9
8000836c:	a1 ac       	sbr	r12,0x0
8000836e:	91 01       	st.w	r8[0x0],r1
80008370:	8d 1c       	st.w	r6[0x4],r12
80008372:	08 33       	cp.w	r3,r4
80008374:	c1 d0       	breq	800083ae <_malloc_r+0x3d6>
80008376:	58 f2       	cp.w	r2,15
80008378:	e0 8b 00 05 	brhi	80008382 <_malloc_r+0x3aa>
8000837c:	30 18       	mov	r8,1
8000837e:	8d 18       	st.w	r6[0x4],r8
80008380:	c2 68       	rjmp	800083cc <_malloc_r+0x3f4>
80008382:	30 59       	mov	r9,5
80008384:	20 c2       	sub	r2,12
80008386:	e0 12 ff f8 	andl	r2,0xfff8
8000838a:	e6 02 00 08 	add	r8,r3,r2
8000838e:	91 29       	st.w	r8[0x8],r9
80008390:	91 19       	st.w	r8[0x4],r9
80008392:	66 18       	ld.w	r8,r3[0x4]
80008394:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008398:	e5 e8 10 08 	or	r8,r2,r8
8000839c:	87 18       	st.w	r3[0x4],r8
8000839e:	58 f2       	cp.w	r2,15
800083a0:	e0 88 00 07 	brls	800083ae <_malloc_r+0x3d6>
800083a4:	e6 cb ff f8 	sub	r11,r3,-8
800083a8:	0a 9c       	mov	r12,r5
800083aa:	fe b0 fb 71 	rcall	80007a8c <_free_r>
800083ae:	e0 69 06 5c 	mov	r9,1628
800083b2:	72 0a       	ld.w	r10,r9[0x0]
800083b4:	e0 68 06 64 	mov	r8,1636
800083b8:	70 08       	ld.w	r8,r8[0x0]
800083ba:	14 38       	cp.w	r8,r10
800083bc:	f3 f8 ba 00 	st.whi	r9[0x0],r8
800083c0:	e0 69 06 58 	mov	r9,1624
800083c4:	72 0a       	ld.w	r10,r9[0x0]
800083c6:	14 38       	cp.w	r8,r10
800083c8:	f3 f8 ba 00 	st.whi	r9[0x0],r8
800083cc:	68 28       	ld.w	r8,r4[0x8]
800083ce:	70 18       	ld.w	r8,r8[0x4]
800083d0:	e0 18 ff fc 	andl	r8,0xfffc
800083d4:	0e 38       	cp.w	r8,r7
800083d6:	5f 39       	srlo	r9
800083d8:	0e 18       	sub	r8,r7
800083da:	58 f8       	cp.w	r8,15
800083dc:	5f aa       	srle	r10
800083de:	f5 e9 10 09 	or	r9,r10,r9
800083e2:	c0 50       	breq	800083ec <_malloc_r+0x414>
800083e4:	0a 9c       	mov	r12,r5
800083e6:	c3 cc       	rcall	8000845e <__malloc_unlock>
800083e8:	d8 3a       	popm	r0-r7,pc,r12=0
800083ea:	d7 03       	nop
800083ec:	68 26       	ld.w	r6,r4[0x8]
800083ee:	a1 a8       	sbr	r8,0x0
800083f0:	0e 99       	mov	r9,r7
800083f2:	a1 a9       	sbr	r9,0x0
800083f4:	8d 19       	st.w	r6[0x4],r9
800083f6:	ec 07 00 07 	add	r7,r6,r7
800083fa:	0a 9c       	mov	r12,r5
800083fc:	89 27       	st.w	r4[0x8],r7
800083fe:	8f 18       	st.w	r7[0x4],r8
80008400:	c2 fc       	rcall	8000845e <__malloc_unlock>
80008402:	ec cc ff f8 	sub	r12,r6,-8
80008406:	d8 32       	popm	r0-r7,pc

80008408 <memchr>:
80008408:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
8000840c:	c0 68       	rjmp	80008418 <memchr+0x10>
8000840e:	20 1a       	sub	r10,1
80008410:	19 88       	ld.ub	r8,r12[0x0]
80008412:	16 38       	cp.w	r8,r11
80008414:	5e 0c       	reteq	r12
80008416:	2f fc       	sub	r12,-1
80008418:	58 0a       	cp.w	r10,0
8000841a:	cf a1       	brne	8000840e <memchr+0x6>
8000841c:	5e fa       	retal	r10

8000841e <memmove>:
8000841e:	d4 01       	pushm	lr
80008420:	18 3b       	cp.w	r11,r12
80008422:	c1 92       	brcc	80008454 <memmove+0x36>
80008424:	f6 0a 00 09 	add	r9,r11,r10
80008428:	12 3c       	cp.w	r12,r9
8000842a:	c1 52       	brcc	80008454 <memmove+0x36>
8000842c:	f8 0a 00 0b 	add	r11,r12,r10
80008430:	30 08       	mov	r8,0
80008432:	c0 68       	rjmp	8000843e <memmove+0x20>
80008434:	f2 08 07 0e 	ld.ub	lr,r9[r8]
80008438:	20 1a       	sub	r10,1
8000843a:	f6 08 0b 0e 	st.b	r11[r8],lr
8000843e:	20 18       	sub	r8,1
80008440:	58 0a       	cp.w	r10,0
80008442:	cf 91       	brne	80008434 <memmove+0x16>
80008444:	d8 02       	popm	pc
80008446:	f6 08 07 09 	ld.ub	r9,r11[r8]
8000844a:	20 1a       	sub	r10,1
8000844c:	f8 08 0b 09 	st.b	r12[r8],r9
80008450:	2f f8       	sub	r8,-1
80008452:	c0 28       	rjmp	80008456 <memmove+0x38>
80008454:	30 08       	mov	r8,0
80008456:	58 0a       	cp.w	r10,0
80008458:	cf 71       	brne	80008446 <memmove+0x28>
8000845a:	d8 02       	popm	pc

8000845c <__malloc_lock>:
8000845c:	5e fc       	retal	r12

8000845e <__malloc_unlock>:
8000845e:	5e fc       	retal	r12

80008460 <__hi0bits>:
80008460:	18 98       	mov	r8,r12
80008462:	e0 1c 00 00 	andl	r12,0x0
80008466:	f0 09 15 10 	lsl	r9,r8,0x10
8000846a:	58 0c       	cp.w	r12,0
8000846c:	f2 08 17 00 	moveq	r8,r9
80008470:	f9 bc 00 10 	moveq	r12,16
80008474:	f9 bc 01 00 	movne	r12,0
80008478:	10 9a       	mov	r10,r8
8000847a:	f0 09 15 08 	lsl	r9,r8,0x8
8000847e:	e6 1a ff 00 	andh	r10,0xff00,COH
80008482:	f7 bc 00 f8 	subeq	r12,-8
80008486:	f2 08 17 00 	moveq	r8,r9
8000848a:	10 9a       	mov	r10,r8
8000848c:	f0 09 15 04 	lsl	r9,r8,0x4
80008490:	e6 1a f0 00 	andh	r10,0xf000,COH
80008494:	f7 bc 00 fc 	subeq	r12,-4
80008498:	f2 08 17 00 	moveq	r8,r9
8000849c:	10 9a       	mov	r10,r8
8000849e:	f0 09 15 02 	lsl	r9,r8,0x2
800084a2:	e6 1a c0 00 	andh	r10,0xc000,COH
800084a6:	f7 bc 00 fe 	subeq	r12,-2
800084aa:	f2 08 17 00 	moveq	r8,r9
800084ae:	58 08       	cp.w	r8,0
800084b0:	5e 5c       	retlt	r12
800084b2:	ed b8 00 1e 	bld	r8,0x1e
800084b6:	f9 bc 01 20 	movne	r12,32
800084ba:	f7 bc 00 ff 	subeq	r12,-1
800084be:	5e fc       	retal	r12

800084c0 <__lo0bits>:
800084c0:	18 99       	mov	r9,r12
800084c2:	78 08       	ld.w	r8,r12[0x0]
800084c4:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
800084c8:	c1 50       	breq	800084f2 <__lo0bits+0x32>
800084ca:	ed b8 00 00 	bld	r8,0x0
800084ce:	c0 21       	brne	800084d2 <__lo0bits+0x12>
800084d0:	5e fd       	retal	0
800084d2:	10 9b       	mov	r11,r8
800084d4:	f0 0a 16 01 	lsr	r10,r8,0x1
800084d8:	e2 1b 00 02 	andl	r11,0x2,COH
800084dc:	a3 88       	lsr	r8,0x2
800084de:	58 0b       	cp.w	r11,0
800084e0:	f3 fa 1a 00 	st.wne	r9[0x0],r10
800084e4:	f9 bc 01 01 	movne	r12,1
800084e8:	f3 f8 0a 00 	st.weq	r9[0x0],r8
800084ec:	f9 bc 00 02 	moveq	r12,2
800084f0:	5e fc       	retal	r12
800084f2:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
800084f6:	f0 0b 16 10 	lsr	r11,r8,0x10
800084fa:	58 0a       	cp.w	r10,0
800084fc:	f6 08 17 00 	moveq	r8,r11
80008500:	f9 bc 00 10 	moveq	r12,16
80008504:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
80008508:	f0 0a 16 08 	lsr	r10,r8,0x8
8000850c:	58 0b       	cp.w	r11,0
8000850e:	f7 bc 00 f8 	subeq	r12,-8
80008512:	f4 08 17 00 	moveq	r8,r10
80008516:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
8000851a:	f0 0a 16 04 	lsr	r10,r8,0x4
8000851e:	58 0b       	cp.w	r11,0
80008520:	f7 bc 00 fc 	subeq	r12,-4
80008524:	f4 08 17 00 	moveq	r8,r10
80008528:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
8000852c:	f0 0a 16 02 	lsr	r10,r8,0x2
80008530:	58 0b       	cp.w	r11,0
80008532:	f7 bc 00 fe 	subeq	r12,-2
80008536:	f4 08 17 00 	moveq	r8,r10
8000853a:	ed b8 00 00 	bld	r8,0x0
8000853e:	c0 60       	breq	8000854a <__lo0bits+0x8a>
80008540:	a1 98       	lsr	r8,0x1
80008542:	c0 31       	brne	80008548 <__lo0bits+0x88>
80008544:	32 0c       	mov	r12,32
80008546:	5e fc       	retal	r12
80008548:	2f fc       	sub	r12,-1
8000854a:	93 08       	st.w	r9[0x0],r8
8000854c:	5e fc       	retal	r12

8000854e <__mcmp>:
8000854e:	d4 01       	pushm	lr
80008550:	18 98       	mov	r8,r12
80008552:	76 49       	ld.w	r9,r11[0x10]
80008554:	78 4c       	ld.w	r12,r12[0x10]
80008556:	12 1c       	sub	r12,r9
80008558:	c1 31       	brne	8000857e <__mcmp+0x30>
8000855a:	2f b9       	sub	r9,-5
8000855c:	a3 69       	lsl	r9,0x2
8000855e:	12 0b       	add	r11,r9
80008560:	f0 09 00 09 	add	r9,r8,r9
80008564:	2e c8       	sub	r8,-20
80008566:	13 4e       	ld.w	lr,--r9
80008568:	17 4a       	ld.w	r10,--r11
8000856a:	14 3e       	cp.w	lr,r10
8000856c:	c0 60       	breq	80008578 <__mcmp+0x2a>
8000856e:	f9 bc 03 ff 	movlo	r12,-1
80008572:	f9 bc 02 01 	movhs	r12,1
80008576:	d8 02       	popm	pc
80008578:	10 39       	cp.w	r9,r8
8000857a:	fe 9b ff f6 	brhi	80008566 <__mcmp+0x18>
8000857e:	d8 02       	popm	pc

80008580 <_Bfree>:
80008580:	d4 21       	pushm	r4-r7,lr
80008582:	18 97       	mov	r7,r12
80008584:	16 95       	mov	r5,r11
80008586:	78 96       	ld.w	r6,r12[0x24]
80008588:	58 06       	cp.w	r6,0
8000858a:	c0 91       	brne	8000859c <_Bfree+0x1c>
8000858c:	31 0c       	mov	r12,16
8000858e:	fe b0 fd 1d 	rcall	80007fc8 <malloc>
80008592:	99 36       	st.w	r12[0xc],r6
80008594:	8f 9c       	st.w	r7[0x24],r12
80008596:	99 16       	st.w	r12[0x4],r6
80008598:	99 26       	st.w	r12[0x8],r6
8000859a:	99 06       	st.w	r12[0x0],r6
8000859c:	58 05       	cp.w	r5,0
8000859e:	c0 90       	breq	800085b0 <_Bfree+0x30>
800085a0:	6a 19       	ld.w	r9,r5[0x4]
800085a2:	6e 98       	ld.w	r8,r7[0x24]
800085a4:	70 38       	ld.w	r8,r8[0xc]
800085a6:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
800085aa:	8b 0a       	st.w	r5[0x0],r10
800085ac:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
800085b0:	d8 22       	popm	r4-r7,pc
800085b2:	d7 03       	nop

800085b4 <_Balloc>:
800085b4:	d4 21       	pushm	r4-r7,lr
800085b6:	18 97       	mov	r7,r12
800085b8:	16 96       	mov	r6,r11
800085ba:	78 95       	ld.w	r5,r12[0x24]
800085bc:	58 05       	cp.w	r5,0
800085be:	c0 91       	brne	800085d0 <_Balloc+0x1c>
800085c0:	31 0c       	mov	r12,16
800085c2:	fe b0 fd 03 	rcall	80007fc8 <malloc>
800085c6:	99 35       	st.w	r12[0xc],r5
800085c8:	8f 9c       	st.w	r7[0x24],r12
800085ca:	99 15       	st.w	r12[0x4],r5
800085cc:	99 25       	st.w	r12[0x8],r5
800085ce:	99 05       	st.w	r12[0x0],r5
800085d0:	6e 95       	ld.w	r5,r7[0x24]
800085d2:	6a 38       	ld.w	r8,r5[0xc]
800085d4:	58 08       	cp.w	r8,0
800085d6:	c0 b1       	brne	800085ec <_Balloc+0x38>
800085d8:	31 0a       	mov	r10,16
800085da:	30 4b       	mov	r11,4
800085dc:	0e 9c       	mov	r12,r7
800085de:	e0 a0 04 93 	rcall	80008f04 <_calloc_r>
800085e2:	8b 3c       	st.w	r5[0xc],r12
800085e4:	6e 98       	ld.w	r8,r7[0x24]
800085e6:	70 3c       	ld.w	r12,r8[0xc]
800085e8:	58 0c       	cp.w	r12,0
800085ea:	c1 b0       	breq	80008620 <_Balloc+0x6c>
800085ec:	6e 98       	ld.w	r8,r7[0x24]
800085ee:	70 38       	ld.w	r8,r8[0xc]
800085f0:	f0 06 00 28 	add	r8,r8,r6<<0x2
800085f4:	70 0c       	ld.w	r12,r8[0x0]
800085f6:	58 0c       	cp.w	r12,0
800085f8:	c0 40       	breq	80008600 <_Balloc+0x4c>
800085fa:	78 09       	ld.w	r9,r12[0x0]
800085fc:	91 09       	st.w	r8[0x0],r9
800085fe:	c0 e8       	rjmp	8000861a <_Balloc+0x66>
80008600:	0e 9c       	mov	r12,r7
80008602:	30 17       	mov	r7,1
80008604:	0e 9b       	mov	r11,r7
80008606:	ee 06 09 47 	lsl	r7,r7,r6
8000860a:	ee ca ff fb 	sub	r10,r7,-5
8000860e:	a3 6a       	lsl	r10,0x2
80008610:	e0 a0 04 7a 	rcall	80008f04 <_calloc_r>
80008614:	c0 60       	breq	80008620 <_Balloc+0x6c>
80008616:	99 16       	st.w	r12[0x4],r6
80008618:	99 27       	st.w	r12[0x8],r7
8000861a:	30 08       	mov	r8,0
8000861c:	99 38       	st.w	r12[0xc],r8
8000861e:	99 48       	st.w	r12[0x10],r8
80008620:	d8 22       	popm	r4-r7,pc
80008622:	d7 03       	nop

80008624 <__d2b>:
80008624:	d4 31       	pushm	r0-r7,lr
80008626:	20 2d       	sub	sp,8
80008628:	16 93       	mov	r3,r11
8000862a:	12 96       	mov	r6,r9
8000862c:	10 95       	mov	r5,r8
8000862e:	14 92       	mov	r2,r10
80008630:	30 1b       	mov	r11,1
80008632:	cc 1f       	rcall	800085b4 <_Balloc>
80008634:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
80008638:	50 09       	stdsp	sp[0x0],r9
8000863a:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
8000863e:	b5 a9       	sbr	r9,0x14
80008640:	f0 01 16 14 	lsr	r1,r8,0x14
80008644:	fb f9 1a 00 	st.wne	sp[0x0],r9
80008648:	18 94       	mov	r4,r12
8000864a:	58 02       	cp.w	r2,0
8000864c:	c1 d0       	breq	80008686 <__d2b+0x62>
8000864e:	fa cc ff f8 	sub	r12,sp,-8
80008652:	18 d2       	st.w	--r12,r2
80008654:	c3 6f       	rcall	800084c0 <__lo0bits>
80008656:	40 18       	lddsp	r8,sp[0x4]
80008658:	c0 d0       	breq	80008672 <__d2b+0x4e>
8000865a:	40 09       	lddsp	r9,sp[0x0]
8000865c:	f8 0a 11 20 	rsub	r10,r12,32
80008660:	f2 0a 09 4a 	lsl	r10,r9,r10
80008664:	f5 e8 10 08 	or	r8,r10,r8
80008668:	89 58       	st.w	r4[0x14],r8
8000866a:	f2 0c 0a 49 	lsr	r9,r9,r12
8000866e:	50 09       	stdsp	sp[0x0],r9
80008670:	c0 28       	rjmp	80008674 <__d2b+0x50>
80008672:	89 58       	st.w	r4[0x14],r8
80008674:	40 08       	lddsp	r8,sp[0x0]
80008676:	58 08       	cp.w	r8,0
80008678:	f9 b3 01 02 	movne	r3,2
8000867c:	f9 b3 00 01 	moveq	r3,1
80008680:	89 68       	st.w	r4[0x18],r8
80008682:	89 43       	st.w	r4[0x10],r3
80008684:	c0 88       	rjmp	80008694 <__d2b+0x70>
80008686:	1a 9c       	mov	r12,sp
80008688:	c1 cf       	rcall	800084c0 <__lo0bits>
8000868a:	30 13       	mov	r3,1
8000868c:	40 08       	lddsp	r8,sp[0x0]
8000868e:	2e 0c       	sub	r12,-32
80008690:	89 43       	st.w	r4[0x10],r3
80008692:	89 58       	st.w	r4[0x14],r8
80008694:	58 01       	cp.w	r1,0
80008696:	c0 90       	breq	800086a8 <__d2b+0x84>
80008698:	e2 c1 04 33 	sub	r1,r1,1075
8000869c:	18 01       	add	r1,r12
8000869e:	8d 01       	st.w	r6[0x0],r1
800086a0:	f8 0c 11 35 	rsub	r12,r12,53
800086a4:	8b 0c       	st.w	r5[0x0],r12
800086a6:	c0 c8       	rjmp	800086be <__d2b+0x9a>
800086a8:	e6 c8 ff fc 	sub	r8,r3,-4
800086ac:	f8 cc 04 32 	sub	r12,r12,1074
800086b0:	a5 73       	lsl	r3,0x5
800086b2:	8d 0c       	st.w	r6[0x0],r12
800086b4:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
800086b8:	cd 4e       	rcall	80008460 <__hi0bits>
800086ba:	18 13       	sub	r3,r12
800086bc:	8b 03       	st.w	r5[0x0],r3
800086be:	08 9c       	mov	r12,r4
800086c0:	2f ed       	sub	sp,-8
800086c2:	d8 32       	popm	r0-r7,pc

800086c4 <__mdiff>:
800086c4:	d4 31       	pushm	r0-r7,lr
800086c6:	74 48       	ld.w	r8,r10[0x10]
800086c8:	76 45       	ld.w	r5,r11[0x10]
800086ca:	16 97       	mov	r7,r11
800086cc:	14 96       	mov	r6,r10
800086ce:	10 15       	sub	r5,r8
800086d0:	c1 31       	brne	800086f6 <__mdiff+0x32>
800086d2:	2f b8       	sub	r8,-5
800086d4:	ee ce ff ec 	sub	lr,r7,-20
800086d8:	a3 68       	lsl	r8,0x2
800086da:	f4 08 00 0b 	add	r11,r10,r8
800086de:	ee 08 00 08 	add	r8,r7,r8
800086e2:	11 4a       	ld.w	r10,--r8
800086e4:	17 49       	ld.w	r9,--r11
800086e6:	12 3a       	cp.w	r10,r9
800086e8:	c0 30       	breq	800086ee <__mdiff+0x2a>
800086ea:	c0 e2       	brcc	80008706 <__mdiff+0x42>
800086ec:	c0 78       	rjmp	800086fa <__mdiff+0x36>
800086ee:	1c 38       	cp.w	r8,lr
800086f0:	fe 9b ff f9 	brhi	800086e2 <__mdiff+0x1e>
800086f4:	c4 98       	rjmp	80008786 <__mdiff+0xc2>
800086f6:	58 05       	cp.w	r5,0
800086f8:	c0 64       	brge	80008704 <__mdiff+0x40>
800086fa:	0e 98       	mov	r8,r7
800086fc:	30 15       	mov	r5,1
800086fe:	0c 97       	mov	r7,r6
80008700:	10 96       	mov	r6,r8
80008702:	c0 28       	rjmp	80008706 <__mdiff+0x42>
80008704:	30 05       	mov	r5,0
80008706:	6e 1b       	ld.w	r11,r7[0x4]
80008708:	c5 6f       	rcall	800085b4 <_Balloc>
8000870a:	6e 49       	ld.w	r9,r7[0x10]
8000870c:	6c 44       	ld.w	r4,r6[0x10]
8000870e:	99 35       	st.w	r12[0xc],r5
80008710:	2f b4       	sub	r4,-5
80008712:	f2 c5 ff fb 	sub	r5,r9,-5
80008716:	ec 04 00 24 	add	r4,r6,r4<<0x2
8000871a:	ee 05 00 25 	add	r5,r7,r5<<0x2
8000871e:	2e c6       	sub	r6,-20
80008720:	2e c7       	sub	r7,-20
80008722:	f8 c8 ff ec 	sub	r8,r12,-20
80008726:	30 0a       	mov	r10,0
80008728:	0f 0e       	ld.w	lr,r7++
8000872a:	0d 0b       	ld.w	r11,r6++
8000872c:	fc 02 16 10 	lsr	r2,lr,0x10
80008730:	f6 03 16 10 	lsr	r3,r11,0x10
80008734:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80008738:	e4 03 01 03 	sub	r3,r2,r3
8000873c:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008740:	fc 0b 01 0b 	sub	r11,lr,r11
80008744:	f6 0a 00 0a 	add	r10,r11,r10
80008748:	b0 1a       	st.h	r8[0x2],r10
8000874a:	b1 4a       	asr	r10,0x10
8000874c:	e6 0a 00 0a 	add	r10,r3,r10
80008750:	b0 0a       	st.h	r8[0x0],r10
80008752:	2f c8       	sub	r8,-4
80008754:	b1 4a       	asr	r10,0x10
80008756:	08 36       	cp.w	r6,r4
80008758:	ce 83       	brcs	80008728 <__mdiff+0x64>
8000875a:	c0 d8       	rjmp	80008774 <__mdiff+0xb0>
8000875c:	0f 0b       	ld.w	r11,r7++
8000875e:	f6 0e 16 10 	lsr	lr,r11,0x10
80008762:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008766:	16 0a       	add	r10,r11
80008768:	b0 1a       	st.h	r8[0x2],r10
8000876a:	b1 4a       	asr	r10,0x10
8000876c:	1c 0a       	add	r10,lr
8000876e:	b0 0a       	st.h	r8[0x0],r10
80008770:	2f c8       	sub	r8,-4
80008772:	b1 4a       	asr	r10,0x10
80008774:	0a 37       	cp.w	r7,r5
80008776:	cf 33       	brcs	8000875c <__mdiff+0x98>
80008778:	c0 28       	rjmp	8000877c <__mdiff+0xb8>
8000877a:	20 19       	sub	r9,1
8000877c:	11 4a       	ld.w	r10,--r8
8000877e:	58 0a       	cp.w	r10,0
80008780:	cf d0       	breq	8000877a <__mdiff+0xb6>
80008782:	99 49       	st.w	r12[0x10],r9
80008784:	d8 32       	popm	r0-r7,pc
80008786:	30 0b       	mov	r11,0
80008788:	c1 6f       	rcall	800085b4 <_Balloc>
8000878a:	30 18       	mov	r8,1
8000878c:	99 48       	st.w	r12[0x10],r8
8000878e:	30 08       	mov	r8,0
80008790:	99 58       	st.w	r12[0x14],r8
80008792:	d8 32       	popm	r0-r7,pc

80008794 <__lshift>:
80008794:	d4 31       	pushm	r0-r7,lr
80008796:	16 97       	mov	r7,r11
80008798:	76 46       	ld.w	r6,r11[0x10]
8000879a:	f4 02 14 05 	asr	r2,r10,0x5
8000879e:	2f f6       	sub	r6,-1
800087a0:	14 93       	mov	r3,r10
800087a2:	18 94       	mov	r4,r12
800087a4:	04 06       	add	r6,r2
800087a6:	76 1b       	ld.w	r11,r11[0x4]
800087a8:	6e 28       	ld.w	r8,r7[0x8]
800087aa:	c0 38       	rjmp	800087b0 <__lshift+0x1c>
800087ac:	2f fb       	sub	r11,-1
800087ae:	a1 78       	lsl	r8,0x1
800087b0:	10 36       	cp.w	r6,r8
800087b2:	fe 99 ff fd 	brgt	800087ac <__lshift+0x18>
800087b6:	08 9c       	mov	r12,r4
800087b8:	cf ee       	rcall	800085b4 <_Balloc>
800087ba:	30 09       	mov	r9,0
800087bc:	18 95       	mov	r5,r12
800087be:	f8 c8 ff ec 	sub	r8,r12,-20
800087c2:	12 9a       	mov	r10,r9
800087c4:	c0 38       	rjmp	800087ca <__lshift+0x36>
800087c6:	10 aa       	st.w	r8++,r10
800087c8:	2f f9       	sub	r9,-1
800087ca:	04 39       	cp.w	r9,r2
800087cc:	cf d5       	brlt	800087c6 <__lshift+0x32>
800087ce:	6e 4b       	ld.w	r11,r7[0x10]
800087d0:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
800087d4:	2f bb       	sub	r11,-5
800087d6:	ee c9 ff ec 	sub	r9,r7,-20
800087da:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
800087de:	58 03       	cp.w	r3,0
800087e0:	c1 30       	breq	80008806 <__lshift+0x72>
800087e2:	e6 0c 11 20 	rsub	r12,r3,32
800087e6:	30 0a       	mov	r10,0
800087e8:	72 02       	ld.w	r2,r9[0x0]
800087ea:	e4 03 09 42 	lsl	r2,r2,r3
800087ee:	04 4a       	or	r10,r2
800087f0:	10 aa       	st.w	r8++,r10
800087f2:	13 0a       	ld.w	r10,r9++
800087f4:	f4 0c 0a 4a 	lsr	r10,r10,r12
800087f8:	16 39       	cp.w	r9,r11
800087fa:	cf 73       	brcs	800087e8 <__lshift+0x54>
800087fc:	91 0a       	st.w	r8[0x0],r10
800087fe:	58 0a       	cp.w	r10,0
80008800:	c0 70       	breq	8000880e <__lshift+0x7a>
80008802:	2f f6       	sub	r6,-1
80008804:	c0 58       	rjmp	8000880e <__lshift+0x7a>
80008806:	13 0a       	ld.w	r10,r9++
80008808:	10 aa       	st.w	r8++,r10
8000880a:	16 39       	cp.w	r9,r11
8000880c:	cf d3       	brcs	80008806 <__lshift+0x72>
8000880e:	08 9c       	mov	r12,r4
80008810:	20 16       	sub	r6,1
80008812:	0e 9b       	mov	r11,r7
80008814:	8b 46       	st.w	r5[0x10],r6
80008816:	cb 5e       	rcall	80008580 <_Bfree>
80008818:	0a 9c       	mov	r12,r5
8000881a:	d8 32       	popm	r0-r7,pc

8000881c <__multiply>:
8000881c:	d4 31       	pushm	r0-r7,lr
8000881e:	20 2d       	sub	sp,8
80008820:	76 49       	ld.w	r9,r11[0x10]
80008822:	74 48       	ld.w	r8,r10[0x10]
80008824:	16 96       	mov	r6,r11
80008826:	14 95       	mov	r5,r10
80008828:	10 39       	cp.w	r9,r8
8000882a:	ec 08 17 50 	movlt	r8,r6
8000882e:	ea 06 17 50 	movlt	r6,r5
80008832:	f0 05 17 50 	movlt	r5,r8
80008836:	6c 28       	ld.w	r8,r6[0x8]
80008838:	76 43       	ld.w	r3,r11[0x10]
8000883a:	74 42       	ld.w	r2,r10[0x10]
8000883c:	76 1b       	ld.w	r11,r11[0x4]
8000883e:	e4 03 00 07 	add	r7,r2,r3
80008842:	10 37       	cp.w	r7,r8
80008844:	f7 bb 09 ff 	subgt	r11,-1
80008848:	cb 6e       	rcall	800085b4 <_Balloc>
8000884a:	ee c4 ff fb 	sub	r4,r7,-5
8000884e:	f8 c9 ff ec 	sub	r9,r12,-20
80008852:	f8 04 00 24 	add	r4,r12,r4<<0x2
80008856:	30 0a       	mov	r10,0
80008858:	12 98       	mov	r8,r9
8000885a:	c0 28       	rjmp	8000885e <__multiply+0x42>
8000885c:	10 aa       	st.w	r8++,r10
8000885e:	08 38       	cp.w	r8,r4
80008860:	cf e3       	brcs	8000885c <__multiply+0x40>
80008862:	2f b3       	sub	r3,-5
80008864:	2f b2       	sub	r2,-5
80008866:	ec 03 00 23 	add	r3,r6,r3<<0x2
8000886a:	ea 02 00 22 	add	r2,r5,r2<<0x2
8000886e:	ec cb ff ec 	sub	r11,r6,-20
80008872:	50 12       	stdsp	sp[0x4],r2
80008874:	ea ca ff ec 	sub	r10,r5,-20
80008878:	c4 48       	rjmp	80008900 <__multiply+0xe4>
8000887a:	94 95       	ld.uh	r5,r10[0x2]
8000887c:	58 05       	cp.w	r5,0
8000887e:	c2 00       	breq	800088be <__multiply+0xa2>
80008880:	12 98       	mov	r8,r9
80008882:	16 96       	mov	r6,r11
80008884:	30 0e       	mov	lr,0
80008886:	50 09       	stdsp	sp[0x0],r9
80008888:	0d 02       	ld.w	r2,r6++
8000888a:	e4 00 16 10 	lsr	r0,r2,0x10
8000888e:	70 01       	ld.w	r1,r8[0x0]
80008890:	70 09       	ld.w	r9,r8[0x0]
80008892:	b1 81       	lsr	r1,0x10
80008894:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80008898:	e0 05 03 41 	mac	r1,r0,r5
8000889c:	ab 32       	mul	r2,r5
8000889e:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
800088a2:	00 02       	add	r2,r0
800088a4:	e4 0e 00 0e 	add	lr,r2,lr
800088a8:	b0 1e       	st.h	r8[0x2],lr
800088aa:	b1 8e       	lsr	lr,0x10
800088ac:	1c 01       	add	r1,lr
800088ae:	b0 01       	st.h	r8[0x0],r1
800088b0:	e2 0e 16 10 	lsr	lr,r1,0x10
800088b4:	2f c8       	sub	r8,-4
800088b6:	06 36       	cp.w	r6,r3
800088b8:	ce 83       	brcs	80008888 <__multiply+0x6c>
800088ba:	40 09       	lddsp	r9,sp[0x0]
800088bc:	91 0e       	st.w	r8[0x0],lr
800088be:	94 86       	ld.uh	r6,r10[0x0]
800088c0:	58 06       	cp.w	r6,0
800088c2:	c1 d0       	breq	800088fc <__multiply+0xe0>
800088c4:	72 02       	ld.w	r2,r9[0x0]
800088c6:	12 98       	mov	r8,r9
800088c8:	16 9e       	mov	lr,r11
800088ca:	30 05       	mov	r5,0
800088cc:	b0 12       	st.h	r8[0x2],r2
800088ce:	1d 01       	ld.w	r1,lr++
800088d0:	90 82       	ld.uh	r2,r8[0x0]
800088d2:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
800088d6:	ad 30       	mul	r0,r6
800088d8:	e0 02 00 02 	add	r2,r0,r2
800088dc:	e4 05 00 05 	add	r5,r2,r5
800088e0:	b0 05       	st.h	r8[0x0],r5
800088e2:	b1 85       	lsr	r5,0x10
800088e4:	b1 81       	lsr	r1,0x10
800088e6:	2f c8       	sub	r8,-4
800088e8:	ad 31       	mul	r1,r6
800088ea:	90 92       	ld.uh	r2,r8[0x2]
800088ec:	e2 02 00 02 	add	r2,r1,r2
800088f0:	0a 02       	add	r2,r5
800088f2:	e4 05 16 10 	lsr	r5,r2,0x10
800088f6:	06 3e       	cp.w	lr,r3
800088f8:	ce a3       	brcs	800088cc <__multiply+0xb0>
800088fa:	91 02       	st.w	r8[0x0],r2
800088fc:	2f ca       	sub	r10,-4
800088fe:	2f c9       	sub	r9,-4
80008900:	40 18       	lddsp	r8,sp[0x4]
80008902:	10 3a       	cp.w	r10,r8
80008904:	cb b3       	brcs	8000887a <__multiply+0x5e>
80008906:	c0 28       	rjmp	8000890a <__multiply+0xee>
80008908:	20 17       	sub	r7,1
8000890a:	58 07       	cp.w	r7,0
8000890c:	e0 8a 00 05 	brle	80008916 <__multiply+0xfa>
80008910:	09 48       	ld.w	r8,--r4
80008912:	58 08       	cp.w	r8,0
80008914:	cf a0       	breq	80008908 <__multiply+0xec>
80008916:	99 47       	st.w	r12[0x10],r7
80008918:	2f ed       	sub	sp,-8
8000891a:	d8 32       	popm	r0-r7,pc

8000891c <__i2b>:
8000891c:	d4 21       	pushm	r4-r7,lr
8000891e:	16 97       	mov	r7,r11
80008920:	30 1b       	mov	r11,1
80008922:	c4 9e       	rcall	800085b4 <_Balloc>
80008924:	30 19       	mov	r9,1
80008926:	99 57       	st.w	r12[0x14],r7
80008928:	99 49       	st.w	r12[0x10],r9
8000892a:	d8 22       	popm	r4-r7,pc

8000892c <__multadd>:
8000892c:	d4 31       	pushm	r0-r7,lr
8000892e:	30 08       	mov	r8,0
80008930:	12 95       	mov	r5,r9
80008932:	16 97       	mov	r7,r11
80008934:	18 96       	mov	r6,r12
80008936:	76 44       	ld.w	r4,r11[0x10]
80008938:	f6 c9 ff ec 	sub	r9,r11,-20
8000893c:	72 0b       	ld.w	r11,r9[0x0]
8000893e:	f6 0c 16 10 	lsr	r12,r11,0x10
80008942:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008946:	f4 0c 02 4c 	mul	r12,r10,r12
8000894a:	f4 0b 03 45 	mac	r5,r10,r11
8000894e:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
80008952:	b1 85       	lsr	r5,0x10
80008954:	18 05       	add	r5,r12
80008956:	ea 0c 15 10 	lsl	r12,r5,0x10
8000895a:	f8 0b 00 0b 	add	r11,r12,r11
8000895e:	12 ab       	st.w	r9++,r11
80008960:	2f f8       	sub	r8,-1
80008962:	b1 85       	lsr	r5,0x10
80008964:	08 38       	cp.w	r8,r4
80008966:	ce b5       	brlt	8000893c <__multadd+0x10>
80008968:	58 05       	cp.w	r5,0
8000896a:	c1 c0       	breq	800089a2 <__multadd+0x76>
8000896c:	6e 28       	ld.w	r8,r7[0x8]
8000896e:	10 34       	cp.w	r4,r8
80008970:	c1 35       	brlt	80008996 <__multadd+0x6a>
80008972:	6e 1b       	ld.w	r11,r7[0x4]
80008974:	0c 9c       	mov	r12,r6
80008976:	2f fb       	sub	r11,-1
80008978:	c1 ee       	rcall	800085b4 <_Balloc>
8000897a:	6e 4a       	ld.w	r10,r7[0x10]
8000897c:	ee cb ff f4 	sub	r11,r7,-12
80008980:	18 93       	mov	r3,r12
80008982:	2f ea       	sub	r10,-2
80008984:	2f 4c       	sub	r12,-12
80008986:	a3 6a       	lsl	r10,0x2
80008988:	fe b0 de 13 	rcall	800045ae <memcpy>
8000898c:	0e 9b       	mov	r11,r7
8000898e:	0c 9c       	mov	r12,r6
80008990:	fe b0 fd f8 	rcall	80008580 <_Bfree>
80008994:	06 97       	mov	r7,r3
80008996:	e8 c8 ff ff 	sub	r8,r4,-1
8000899a:	2f b4       	sub	r4,-5
8000899c:	8f 48       	st.w	r7[0x10],r8
8000899e:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
800089a2:	0e 9c       	mov	r12,r7
800089a4:	d8 32       	popm	r0-r7,pc
800089a6:	d7 03       	nop

800089a8 <__pow5mult>:
800089a8:	d4 31       	pushm	r0-r7,lr
800089aa:	14 96       	mov	r6,r10
800089ac:	18 97       	mov	r7,r12
800089ae:	16 94       	mov	r4,r11
800089b0:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
800089b4:	c0 90       	breq	800089c6 <__pow5mult+0x1e>
800089b6:	20 18       	sub	r8,1
800089b8:	fe c9 e3 14 	sub	r9,pc,-7404
800089bc:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
800089c0:	30 09       	mov	r9,0
800089c2:	cb 5f       	rcall	8000892c <__multadd>
800089c4:	18 94       	mov	r4,r12
800089c6:	a3 46       	asr	r6,0x2
800089c8:	c3 40       	breq	80008a30 <__pow5mult+0x88>
800089ca:	6e 95       	ld.w	r5,r7[0x24]
800089cc:	58 05       	cp.w	r5,0
800089ce:	c0 91       	brne	800089e0 <__pow5mult+0x38>
800089d0:	31 0c       	mov	r12,16
800089d2:	fe b0 fa fb 	rcall	80007fc8 <malloc>
800089d6:	99 35       	st.w	r12[0xc],r5
800089d8:	8f 9c       	st.w	r7[0x24],r12
800089da:	99 15       	st.w	r12[0x4],r5
800089dc:	99 25       	st.w	r12[0x8],r5
800089de:	99 05       	st.w	r12[0x0],r5
800089e0:	6e 93       	ld.w	r3,r7[0x24]
800089e2:	66 25       	ld.w	r5,r3[0x8]
800089e4:	58 05       	cp.w	r5,0
800089e6:	c0 c1       	brne	800089fe <__pow5mult+0x56>
800089e8:	e0 6b 02 71 	mov	r11,625
800089ec:	0e 9c       	mov	r12,r7
800089ee:	c9 7f       	rcall	8000891c <__i2b>
800089f0:	87 2c       	st.w	r3[0x8],r12
800089f2:	30 08       	mov	r8,0
800089f4:	18 95       	mov	r5,r12
800089f6:	99 08       	st.w	r12[0x0],r8
800089f8:	c0 38       	rjmp	800089fe <__pow5mult+0x56>
800089fa:	06 9c       	mov	r12,r3
800089fc:	18 95       	mov	r5,r12
800089fe:	ed b6 00 00 	bld	r6,0x0
80008a02:	c0 b1       	brne	80008a18 <__pow5mult+0x70>
80008a04:	08 9b       	mov	r11,r4
80008a06:	0a 9a       	mov	r10,r5
80008a08:	0e 9c       	mov	r12,r7
80008a0a:	c0 9f       	rcall	8000881c <__multiply>
80008a0c:	08 9b       	mov	r11,r4
80008a0e:	18 93       	mov	r3,r12
80008a10:	0e 9c       	mov	r12,r7
80008a12:	06 94       	mov	r4,r3
80008a14:	fe b0 fd b6 	rcall	80008580 <_Bfree>
80008a18:	a1 56       	asr	r6,0x1
80008a1a:	c0 b0       	breq	80008a30 <__pow5mult+0x88>
80008a1c:	6a 03       	ld.w	r3,r5[0x0]
80008a1e:	58 03       	cp.w	r3,0
80008a20:	ce d1       	brne	800089fa <__pow5mult+0x52>
80008a22:	0a 9a       	mov	r10,r5
80008a24:	0a 9b       	mov	r11,r5
80008a26:	0e 9c       	mov	r12,r7
80008a28:	cf ae       	rcall	8000881c <__multiply>
80008a2a:	8b 0c       	st.w	r5[0x0],r12
80008a2c:	99 03       	st.w	r12[0x0],r3
80008a2e:	ce 7b       	rjmp	800089fc <__pow5mult+0x54>
80008a30:	08 9c       	mov	r12,r4
80008a32:	d8 32       	popm	r0-r7,pc

80008a34 <_realloc_r>:
80008a34:	d4 31       	pushm	r0-r7,lr
80008a36:	20 1d       	sub	sp,4
80008a38:	16 94       	mov	r4,r11
80008a3a:	18 92       	mov	r2,r12
80008a3c:	14 9b       	mov	r11,r10
80008a3e:	58 04       	cp.w	r4,0
80008a40:	c0 51       	brne	80008a4a <_realloc_r+0x16>
80008a42:	fe b0 fa cb 	rcall	80007fd8 <_malloc_r>
80008a46:	18 95       	mov	r5,r12
80008a48:	c5 39       	rjmp	80008cee <_realloc_r+0x2ba>
80008a4a:	50 0a       	stdsp	sp[0x0],r10
80008a4c:	fe b0 fd 08 	rcall	8000845c <__malloc_lock>
80008a50:	40 0b       	lddsp	r11,sp[0x0]
80008a52:	f6 c8 ff f5 	sub	r8,r11,-11
80008a56:	e8 c1 00 08 	sub	r1,r4,8
80008a5a:	10 96       	mov	r6,r8
80008a5c:	62 1c       	ld.w	r12,r1[0x4]
80008a5e:	e0 16 ff f8 	andl	r6,0xfff8
80008a62:	59 68       	cp.w	r8,22
80008a64:	f9 b6 08 10 	movls	r6,16
80008a68:	16 36       	cp.w	r6,r11
80008a6a:	5f 38       	srlo	r8
80008a6c:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80008a70:	c0 50       	breq	80008a7a <_realloc_r+0x46>
80008a72:	30 c8       	mov	r8,12
80008a74:	30 05       	mov	r5,0
80008a76:	85 38       	st.w	r2[0xc],r8
80008a78:	c3 b9       	rjmp	80008cee <_realloc_r+0x2ba>
80008a7a:	18 90       	mov	r0,r12
80008a7c:	e0 10 ff fc 	andl	r0,0xfffc
80008a80:	0c 30       	cp.w	r0,r6
80008a82:	e0 84 01 0b 	brge	80008c98 <_realloc_r+0x264>
80008a86:	e0 68 01 2c 	mov	r8,300
80008a8a:	e2 00 00 09 	add	r9,r1,r0
80008a8e:	70 25       	ld.w	r5,r8[0x8]
80008a90:	0a 39       	cp.w	r9,r5
80008a92:	c0 90       	breq	80008aa4 <_realloc_r+0x70>
80008a94:	72 1a       	ld.w	r10,r9[0x4]
80008a96:	a1 ca       	cbr	r10,0x0
80008a98:	f2 0a 00 0a 	add	r10,r9,r10
80008a9c:	74 1a       	ld.w	r10,r10[0x4]
80008a9e:	ed ba 00 00 	bld	r10,0x0
80008aa2:	c2 20       	breq	80008ae6 <_realloc_r+0xb2>
80008aa4:	72 1a       	ld.w	r10,r9[0x4]
80008aa6:	e0 1a ff fc 	andl	r10,0xfffc
80008aaa:	f4 00 00 03 	add	r3,r10,r0
80008aae:	0a 39       	cp.w	r9,r5
80008ab0:	c1 31       	brne	80008ad6 <_realloc_r+0xa2>
80008ab2:	ec c7 ff f0 	sub	r7,r6,-16
80008ab6:	0e 33       	cp.w	r3,r7
80008ab8:	c1 95       	brlt	80008aea <_realloc_r+0xb6>
80008aba:	e2 06 00 09 	add	r9,r1,r6
80008abe:	0c 13       	sub	r3,r6
80008ac0:	a1 a3       	sbr	r3,0x0
80008ac2:	93 13       	st.w	r9[0x4],r3
80008ac4:	91 29       	st.w	r8[0x8],r9
80008ac6:	04 9c       	mov	r12,r2
80008ac8:	62 18       	ld.w	r8,r1[0x4]
80008aca:	08 95       	mov	r5,r4
80008acc:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008ad0:	10 46       	or	r6,r8
80008ad2:	83 16       	st.w	r1[0x4],r6
80008ad4:	c0 b9       	rjmp	80008cea <_realloc_r+0x2b6>
80008ad6:	0c 33       	cp.w	r3,r6
80008ad8:	c0 95       	brlt	80008aea <_realloc_r+0xb6>
80008ada:	72 28       	ld.w	r8,r9[0x8]
80008adc:	02 97       	mov	r7,r1
80008ade:	72 39       	ld.w	r9,r9[0xc]
80008ae0:	93 28       	st.w	r9[0x8],r8
80008ae2:	91 39       	st.w	r8[0xc],r9
80008ae4:	cd c8       	rjmp	80008c9c <_realloc_r+0x268>
80008ae6:	30 0a       	mov	r10,0
80008ae8:	14 99       	mov	r9,r10
80008aea:	ed bc 00 00 	bld	r12,0x0
80008aee:	e0 80 00 95 	breq	80008c18 <_realloc_r+0x1e4>
80008af2:	62 07       	ld.w	r7,r1[0x0]
80008af4:	e2 07 01 07 	sub	r7,r1,r7
80008af8:	6e 1c       	ld.w	r12,r7[0x4]
80008afa:	e0 1c ff fc 	andl	r12,0xfffc
80008afe:	58 09       	cp.w	r9,0
80008b00:	c5 60       	breq	80008bac <_realloc_r+0x178>
80008b02:	f8 00 00 03 	add	r3,r12,r0
80008b06:	0a 39       	cp.w	r9,r5
80008b08:	c4 81       	brne	80008b98 <_realloc_r+0x164>
80008b0a:	14 03       	add	r3,r10
80008b0c:	ec c9 ff f0 	sub	r9,r6,-16
80008b10:	12 33       	cp.w	r3,r9
80008b12:	c4 d5       	brlt	80008bac <_realloc_r+0x178>
80008b14:	6e 3a       	ld.w	r10,r7[0xc]
80008b16:	6e 29       	ld.w	r9,r7[0x8]
80008b18:	95 29       	st.w	r10[0x8],r9
80008b1a:	93 3a       	st.w	r9[0xc],r10
80008b1c:	ee c5 ff f8 	sub	r5,r7,-8
80008b20:	e0 ca 00 04 	sub	r10,r0,4
80008b24:	e0 4a 00 24 	cp.w	r10,36
80008b28:	e0 8b 00 25 	brhi	80008b72 <_realloc_r+0x13e>
80008b2c:	0a 99       	mov	r9,r5
80008b2e:	59 3a       	cp.w	r10,19
80008b30:	e0 88 00 1a 	brls	80008b64 <_realloc_r+0x130>
80008b34:	09 09       	ld.w	r9,r4++
80008b36:	8b 09       	st.w	r5[0x0],r9
80008b38:	09 09       	ld.w	r9,r4++
80008b3a:	8f 39       	st.w	r7[0xc],r9
80008b3c:	ee c9 ff f0 	sub	r9,r7,-16
80008b40:	59 ba       	cp.w	r10,27
80008b42:	e0 88 00 11 	brls	80008b64 <_realloc_r+0x130>
80008b46:	09 0b       	ld.w	r11,r4++
80008b48:	93 0b       	st.w	r9[0x0],r11
80008b4a:	09 09       	ld.w	r9,r4++
80008b4c:	8f 59       	st.w	r7[0x14],r9
80008b4e:	ee c9 ff e8 	sub	r9,r7,-24
80008b52:	e0 4a 00 24 	cp.w	r10,36
80008b56:	c0 71       	brne	80008b64 <_realloc_r+0x130>
80008b58:	09 0a       	ld.w	r10,r4++
80008b5a:	93 0a       	st.w	r9[0x0],r10
80008b5c:	ee c9 ff e0 	sub	r9,r7,-32
80008b60:	09 0a       	ld.w	r10,r4++
80008b62:	8f 7a       	st.w	r7[0x1c],r10
80008b64:	09 0a       	ld.w	r10,r4++
80008b66:	12 aa       	st.w	r9++,r10
80008b68:	68 0a       	ld.w	r10,r4[0x0]
80008b6a:	93 0a       	st.w	r9[0x0],r10
80008b6c:	68 1a       	ld.w	r10,r4[0x4]
80008b6e:	93 1a       	st.w	r9[0x4],r10
80008b70:	c0 78       	rjmp	80008b7e <_realloc_r+0x14a>
80008b72:	50 08       	stdsp	sp[0x0],r8
80008b74:	08 9b       	mov	r11,r4
80008b76:	0a 9c       	mov	r12,r5
80008b78:	fe b0 fc 53 	rcall	8000841e <memmove>
80008b7c:	40 08       	lddsp	r8,sp[0x0]
80008b7e:	ee 06 00 09 	add	r9,r7,r6
80008b82:	0c 13       	sub	r3,r6
80008b84:	a1 a3       	sbr	r3,0x0
80008b86:	93 13       	st.w	r9[0x4],r3
80008b88:	91 29       	st.w	r8[0x8],r9
80008b8a:	04 9c       	mov	r12,r2
80008b8c:	6e 18       	ld.w	r8,r7[0x4]
80008b8e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008b92:	10 46       	or	r6,r8
80008b94:	8f 16       	st.w	r7[0x4],r6
80008b96:	ca a8       	rjmp	80008cea <_realloc_r+0x2b6>
80008b98:	14 03       	add	r3,r10
80008b9a:	0c 33       	cp.w	r3,r6
80008b9c:	c0 85       	brlt	80008bac <_realloc_r+0x178>
80008b9e:	72 28       	ld.w	r8,r9[0x8]
80008ba0:	72 39       	ld.w	r9,r9[0xc]
80008ba2:	93 28       	st.w	r9[0x8],r8
80008ba4:	91 39       	st.w	r8[0xc],r9
80008ba6:	6e 28       	ld.w	r8,r7[0x8]
80008ba8:	6e 39       	ld.w	r9,r7[0xc]
80008baa:	c0 78       	rjmp	80008bb8 <_realloc_r+0x184>
80008bac:	f8 00 00 03 	add	r3,r12,r0
80008bb0:	0c 33       	cp.w	r3,r6
80008bb2:	c3 35       	brlt	80008c18 <_realloc_r+0x1e4>
80008bb4:	6e 39       	ld.w	r9,r7[0xc]
80008bb6:	6e 28       	ld.w	r8,r7[0x8]
80008bb8:	93 28       	st.w	r9[0x8],r8
80008bba:	91 39       	st.w	r8[0xc],r9
80008bbc:	e0 ca 00 04 	sub	r10,r0,4
80008bc0:	ee cc ff f8 	sub	r12,r7,-8
80008bc4:	e0 4a 00 24 	cp.w	r10,36
80008bc8:	e0 8b 00 24 	brhi	80008c10 <_realloc_r+0x1dc>
80008bcc:	59 3a       	cp.w	r10,19
80008bce:	e0 88 00 1a 	brls	80008c02 <_realloc_r+0x1ce>
80008bd2:	09 08       	ld.w	r8,r4++
80008bd4:	99 08       	st.w	r12[0x0],r8
80008bd6:	09 08       	ld.w	r8,r4++
80008bd8:	8f 38       	st.w	r7[0xc],r8
80008bda:	ee cc ff f0 	sub	r12,r7,-16
80008bde:	59 ba       	cp.w	r10,27
80008be0:	e0 88 00 11 	brls	80008c02 <_realloc_r+0x1ce>
80008be4:	09 08       	ld.w	r8,r4++
80008be6:	99 08       	st.w	r12[0x0],r8
80008be8:	09 08       	ld.w	r8,r4++
80008bea:	8f 58       	st.w	r7[0x14],r8
80008bec:	ee cc ff e8 	sub	r12,r7,-24
80008bf0:	e0 4a 00 24 	cp.w	r10,36
80008bf4:	c0 71       	brne	80008c02 <_realloc_r+0x1ce>
80008bf6:	09 08       	ld.w	r8,r4++
80008bf8:	99 08       	st.w	r12[0x0],r8
80008bfa:	ee cc ff e0 	sub	r12,r7,-32
80008bfe:	09 08       	ld.w	r8,r4++
80008c00:	8f 78       	st.w	r7[0x1c],r8
80008c02:	09 08       	ld.w	r8,r4++
80008c04:	18 a8       	st.w	r12++,r8
80008c06:	68 08       	ld.w	r8,r4[0x0]
80008c08:	99 08       	st.w	r12[0x0],r8
80008c0a:	68 18       	ld.w	r8,r4[0x4]
80008c0c:	99 18       	st.w	r12[0x4],r8
80008c0e:	c4 78       	rjmp	80008c9c <_realloc_r+0x268>
80008c10:	08 9b       	mov	r11,r4
80008c12:	fe b0 fc 06 	rcall	8000841e <memmove>
80008c16:	c4 38       	rjmp	80008c9c <_realloc_r+0x268>
80008c18:	04 9c       	mov	r12,r2
80008c1a:	fe b0 f9 df 	rcall	80007fd8 <_malloc_r>
80008c1e:	18 95       	mov	r5,r12
80008c20:	c3 a0       	breq	80008c94 <_realloc_r+0x260>
80008c22:	62 18       	ld.w	r8,r1[0x4]
80008c24:	f8 c9 00 08 	sub	r9,r12,8
80008c28:	a1 c8       	cbr	r8,0x0
80008c2a:	e2 08 00 08 	add	r8,r1,r8
80008c2e:	10 39       	cp.w	r9,r8
80008c30:	c0 71       	brne	80008c3e <_realloc_r+0x20a>
80008c32:	72 13       	ld.w	r3,r9[0x4]
80008c34:	02 97       	mov	r7,r1
80008c36:	e0 13 ff fc 	andl	r3,0xfffc
80008c3a:	00 03       	add	r3,r0
80008c3c:	c3 08       	rjmp	80008c9c <_realloc_r+0x268>
80008c3e:	e0 ca 00 04 	sub	r10,r0,4
80008c42:	e0 4a 00 24 	cp.w	r10,36
80008c46:	e0 8b 00 20 	brhi	80008c86 <_realloc_r+0x252>
80008c4a:	08 99       	mov	r9,r4
80008c4c:	18 98       	mov	r8,r12
80008c4e:	59 3a       	cp.w	r10,19
80008c50:	e0 88 00 14 	brls	80008c78 <_realloc_r+0x244>
80008c54:	13 0b       	ld.w	r11,r9++
80008c56:	10 ab       	st.w	r8++,r11
80008c58:	13 0b       	ld.w	r11,r9++
80008c5a:	10 ab       	st.w	r8++,r11
80008c5c:	59 ba       	cp.w	r10,27
80008c5e:	e0 88 00 0d 	brls	80008c78 <_realloc_r+0x244>
80008c62:	13 0b       	ld.w	r11,r9++
80008c64:	10 ab       	st.w	r8++,r11
80008c66:	13 0b       	ld.w	r11,r9++
80008c68:	10 ab       	st.w	r8++,r11
80008c6a:	e0 4a 00 24 	cp.w	r10,36
80008c6e:	c0 51       	brne	80008c78 <_realloc_r+0x244>
80008c70:	13 0a       	ld.w	r10,r9++
80008c72:	10 aa       	st.w	r8++,r10
80008c74:	13 0a       	ld.w	r10,r9++
80008c76:	10 aa       	st.w	r8++,r10
80008c78:	13 0a       	ld.w	r10,r9++
80008c7a:	10 aa       	st.w	r8++,r10
80008c7c:	72 0a       	ld.w	r10,r9[0x0]
80008c7e:	91 0a       	st.w	r8[0x0],r10
80008c80:	72 19       	ld.w	r9,r9[0x4]
80008c82:	91 19       	st.w	r8[0x4],r9
80008c84:	c0 48       	rjmp	80008c8c <_realloc_r+0x258>
80008c86:	08 9b       	mov	r11,r4
80008c88:	fe b0 fb cb 	rcall	8000841e <memmove>
80008c8c:	08 9b       	mov	r11,r4
80008c8e:	04 9c       	mov	r12,r2
80008c90:	fe b0 f6 fe 	rcall	80007a8c <_free_r>
80008c94:	04 9c       	mov	r12,r2
80008c96:	c2 a8       	rjmp	80008cea <_realloc_r+0x2b6>
80008c98:	00 93       	mov	r3,r0
80008c9a:	02 97       	mov	r7,r1
80008c9c:	e6 06 01 09 	sub	r9,r3,r6
80008ca0:	6e 18       	ld.w	r8,r7[0x4]
80008ca2:	58 f9       	cp.w	r9,15
80008ca4:	e0 88 00 16 	brls	80008cd0 <_realloc_r+0x29c>
80008ca8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008cac:	ed e8 10 08 	or	r8,r6,r8
80008cb0:	8f 18       	st.w	r7[0x4],r8
80008cb2:	12 98       	mov	r8,r9
80008cb4:	a1 a8       	sbr	r8,0x0
80008cb6:	ee 06 00 0b 	add	r11,r7,r6
80008cba:	f6 09 00 09 	add	r9,r11,r9
80008cbe:	97 18       	st.w	r11[0x4],r8
80008cc0:	72 18       	ld.w	r8,r9[0x4]
80008cc2:	a1 a8       	sbr	r8,0x0
80008cc4:	2f 8b       	sub	r11,-8
80008cc6:	93 18       	st.w	r9[0x4],r8
80008cc8:	04 9c       	mov	r12,r2
80008cca:	fe b0 f6 e1 	rcall	80007a8c <_free_r>
80008cce:	c0 b8       	rjmp	80008ce4 <_realloc_r+0x2b0>
80008cd0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008cd4:	e7 e8 10 08 	or	r8,r3,r8
80008cd8:	8f 18       	st.w	r7[0x4],r8
80008cda:	ee 03 00 03 	add	r3,r7,r3
80008cde:	66 18       	ld.w	r8,r3[0x4]
80008ce0:	a1 a8       	sbr	r8,0x0
80008ce2:	87 18       	st.w	r3[0x4],r8
80008ce4:	04 9c       	mov	r12,r2
80008ce6:	ee c5 ff f8 	sub	r5,r7,-8
80008cea:	fe b0 fb ba 	rcall	8000845e <__malloc_unlock>
80008cee:	0a 9c       	mov	r12,r5
80008cf0:	2f fd       	sub	sp,-4
80008cf2:	d8 32       	popm	r0-r7,pc

80008cf4 <__isinfd>:
80008cf4:	14 98       	mov	r8,r10
80008cf6:	fc 19 7f f0 	movh	r9,0x7ff0
80008cfa:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80008cfe:	f0 0b 11 00 	rsub	r11,r8,0
80008d02:	f7 e8 10 08 	or	r8,r11,r8
80008d06:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
80008d0a:	f2 08 01 08 	sub	r8,r9,r8
80008d0e:	f0 0c 11 00 	rsub	r12,r8,0
80008d12:	f9 e8 10 08 	or	r8,r12,r8
80008d16:	f0 0c 14 1f 	asr	r12,r8,0x1f
80008d1a:	2f fc       	sub	r12,-1
80008d1c:	5e fc       	retal	r12

80008d1e <__isnand>:
80008d1e:	14 98       	mov	r8,r10
80008d20:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80008d24:	f0 0c 11 00 	rsub	r12,r8,0
80008d28:	10 4c       	or	r12,r8
80008d2a:	fc 18 7f f0 	movh	r8,0x7ff0
80008d2e:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
80008d32:	f0 0c 01 0c 	sub	r12,r8,r12
80008d36:	bf 9c       	lsr	r12,0x1f
80008d38:	5e fc       	retal	r12
80008d3a:	d7 03       	nop

80008d3c <_sbrk_r>:
80008d3c:	d4 21       	pushm	r4-r7,lr
80008d3e:	30 08       	mov	r8,0
80008d40:	18 97       	mov	r7,r12
80008d42:	e0 66 07 dc 	mov	r6,2012
80008d46:	16 9c       	mov	r12,r11
80008d48:	8d 08       	st.w	r6[0x0],r8
80008d4a:	ca fc       	rcall	80008ea8 <_sbrk>
80008d4c:	5b fc       	cp.w	r12,-1
80008d4e:	c0 51       	brne	80008d58 <_sbrk_r+0x1c>
80008d50:	6c 08       	ld.w	r8,r6[0x0]
80008d52:	58 08       	cp.w	r8,0
80008d54:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008d58:	d8 22       	popm	r4-r7,pc
80008d5a:	d7 03       	nop

80008d5c <__sclose>:
80008d5c:	d4 01       	pushm	lr
80008d5e:	96 7b       	ld.sh	r11,r11[0xe]
80008d60:	cf ec       	rcall	80008f5c <_close_r>
80008d62:	d8 02       	popm	pc

80008d64 <__sseek>:
80008d64:	d4 21       	pushm	r4-r7,lr
80008d66:	16 97       	mov	r7,r11
80008d68:	96 7b       	ld.sh	r11,r11[0xe]
80008d6a:	c8 5d       	rcall	80009074 <_lseek_r>
80008d6c:	8e 68       	ld.sh	r8,r7[0xc]
80008d6e:	10 99       	mov	r9,r8
80008d70:	ad c8       	cbr	r8,0xc
80008d72:	ad a9       	sbr	r9,0xc
80008d74:	5b fc       	cp.w	r12,-1
80008d76:	ef f8 0c 06 	st.heq	r7[0xc],r8
80008d7a:	ef f9 1c 06 	st.hne	r7[0xc],r9
80008d7e:	ef fc 1a 15 	st.wne	r7[0x54],r12
80008d82:	d8 22       	popm	r4-r7,pc

80008d84 <__swrite>:
80008d84:	d4 21       	pushm	r4-r7,lr
80008d86:	96 68       	ld.sh	r8,r11[0xc]
80008d88:	16 97       	mov	r7,r11
80008d8a:	14 95       	mov	r5,r10
80008d8c:	12 94       	mov	r4,r9
80008d8e:	e2 18 01 00 	andl	r8,0x100,COH
80008d92:	18 96       	mov	r6,r12
80008d94:	c0 50       	breq	80008d9e <__swrite+0x1a>
80008d96:	30 29       	mov	r9,2
80008d98:	30 0a       	mov	r10,0
80008d9a:	96 7b       	ld.sh	r11,r11[0xe]
80008d9c:	c6 cd       	rcall	80009074 <_lseek_r>
80008d9e:	8e 68       	ld.sh	r8,r7[0xc]
80008da0:	ad c8       	cbr	r8,0xc
80008da2:	08 99       	mov	r9,r4
80008da4:	0a 9a       	mov	r10,r5
80008da6:	8e 7b       	ld.sh	r11,r7[0xe]
80008da8:	0c 9c       	mov	r12,r6
80008daa:	ae 68       	st.h	r7[0xc],r8
80008dac:	c9 ac       	rcall	80008ee0 <_write_r>
80008dae:	d8 22       	popm	r4-r7,pc

80008db0 <__sread>:
80008db0:	d4 21       	pushm	r4-r7,lr
80008db2:	16 97       	mov	r7,r11
80008db4:	96 7b       	ld.sh	r11,r11[0xe]
80008db6:	c7 1d       	rcall	80009098 <_read_r>
80008db8:	c0 65       	brlt	80008dc4 <__sread+0x14>
80008dba:	6f 58       	ld.w	r8,r7[0x54]
80008dbc:	18 08       	add	r8,r12
80008dbe:	ef 48 00 54 	st.w	r7[84],r8
80008dc2:	d8 22       	popm	r4-r7,pc
80008dc4:	8e 68       	ld.sh	r8,r7[0xc]
80008dc6:	ad c8       	cbr	r8,0xc
80008dc8:	ae 68       	st.h	r7[0xc],r8
80008dca:	d8 22       	popm	r4-r7,pc

80008dcc <strlen>:
80008dcc:	30 09       	mov	r9,0
80008dce:	18 98       	mov	r8,r12
80008dd0:	c0 28       	rjmp	80008dd4 <strlen+0x8>
80008dd2:	2f f8       	sub	r8,-1
80008dd4:	11 8a       	ld.ub	r10,r8[0x0]
80008dd6:	f2 0a 18 00 	cp.b	r10,r9
80008dda:	cf c1       	brne	80008dd2 <strlen+0x6>
80008ddc:	f0 0c 01 0c 	sub	r12,r8,r12
80008de0:	5e fc       	retal	r12
80008de2:	d7 03       	nop

80008de4 <_close>:
80008de4:	30 28       	mov	r8,2
80008de6:	d6 73       	breakpoint
80008de8:	3f fc       	mov	r12,-1
80008dea:	35 8b       	mov	r11,88
80008dec:	58 0c       	cp.w	r12,0
80008dee:	5e 4c       	retge	r12
80008df0:	e0 6a 07 dc 	mov	r10,2012
80008df4:	95 0b       	st.w	r10[0x0],r11
80008df6:	5e fc       	retal	r12

80008df8 <_lseek>:
80008df8:	30 58       	mov	r8,5
80008dfa:	d6 73       	breakpoint
80008dfc:	3f fc       	mov	r12,-1
80008dfe:	35 8b       	mov	r11,88
80008e00:	58 0c       	cp.w	r12,0
80008e02:	5e 4c       	retge	r12
80008e04:	e0 6a 07 dc 	mov	r10,2012
80008e08:	95 0b       	st.w	r10[0x0],r11
80008e0a:	5e fc       	retal	r12

80008e0c <_read>:
80008e0c:	30 38       	mov	r8,3
80008e0e:	d6 73       	breakpoint
80008e10:	3f fc       	mov	r12,-1
80008e12:	35 8b       	mov	r11,88
80008e14:	58 0c       	cp.w	r12,0
80008e16:	5e 4c       	retge	r12
80008e18:	e0 6a 07 dc 	mov	r10,2012
80008e1c:	95 0b       	st.w	r10[0x0],r11
80008e1e:	5e fc       	retal	r12

80008e20 <_write>:
80008e20:	30 48       	mov	r8,4
80008e22:	d6 73       	breakpoint
80008e24:	3f fc       	mov	r12,-1
80008e26:	35 8b       	mov	r11,88
80008e28:	58 0c       	cp.w	r12,0
80008e2a:	5e 4c       	retge	r12
80008e2c:	e0 6a 07 dc 	mov	r10,2012
80008e30:	95 0b       	st.w	r10[0x0],r11
80008e32:	5e fc       	retal	r12

80008e34 <isatty>:
80008e34:	30 b8       	mov	r8,11
80008e36:	d6 73       	breakpoint
80008e38:	3f fc       	mov	r12,-1
80008e3a:	35 8b       	mov	r11,88
80008e3c:	58 0c       	cp.w	r12,0
80008e3e:	5e 4c       	retge	r12
80008e40:	e0 6a 07 dc 	mov	r10,2012
80008e44:	95 0b       	st.w	r10[0x0],r11
80008e46:	5e fc       	retal	r12

80008e48 <_fstat_host>:
80008e48:	30 98       	mov	r8,9
80008e4a:	d6 73       	breakpoint
80008e4c:	3f fc       	mov	r12,-1
80008e4e:	35 8b       	mov	r11,88
80008e50:	58 0c       	cp.w	r12,0
80008e52:	5e 4c       	retge	r12
80008e54:	e0 6a 07 dc 	mov	r10,2012
80008e58:	95 0b       	st.w	r10[0x0],r11
80008e5a:	5e fc       	retal	r12

80008e5c <_fstat>:
80008e5c:	d4 21       	pushm	r4-r7,lr
80008e5e:	21 0d       	sub	sp,64
80008e60:	16 97       	mov	r7,r11
80008e62:	1a 9b       	mov	r11,sp
80008e64:	cf 2f       	rcall	80008e48 <_fstat_host>
80008e66:	c0 34       	brge	80008e6c <_fstat+0x10>
80008e68:	3f fc       	mov	r12,-1
80008e6a:	c1 c8       	rjmp	80008ea2 <_fstat+0x46>
80008e6c:	40 08       	lddsp	r8,sp[0x0]
80008e6e:	ae 08       	st.h	r7[0x0],r8
80008e70:	40 18       	lddsp	r8,sp[0x4]
80008e72:	ae 18       	st.h	r7[0x2],r8
80008e74:	40 28       	lddsp	r8,sp[0x8]
80008e76:	8f 18       	st.w	r7[0x4],r8
80008e78:	40 38       	lddsp	r8,sp[0xc]
80008e7a:	ae 48       	st.h	r7[0x8],r8
80008e7c:	40 48       	lddsp	r8,sp[0x10]
80008e7e:	ae 58       	st.h	r7[0xa],r8
80008e80:	40 58       	lddsp	r8,sp[0x14]
80008e82:	ae 68       	st.h	r7[0xc],r8
80008e84:	40 68       	lddsp	r8,sp[0x18]
80008e86:	ae 78       	st.h	r7[0xe],r8
80008e88:	40 88       	lddsp	r8,sp[0x20]
80008e8a:	8f 48       	st.w	r7[0x10],r8
80008e8c:	40 a8       	lddsp	r8,sp[0x28]
80008e8e:	8f b8       	st.w	r7[0x2c],r8
80008e90:	40 c8       	lddsp	r8,sp[0x30]
80008e92:	8f c8       	st.w	r7[0x30],r8
80008e94:	40 d8       	lddsp	r8,sp[0x34]
80008e96:	8f 58       	st.w	r7[0x14],r8
80008e98:	40 e8       	lddsp	r8,sp[0x38]
80008e9a:	30 0c       	mov	r12,0
80008e9c:	8f 78       	st.w	r7[0x1c],r8
80008e9e:	40 f8       	lddsp	r8,sp[0x3c]
80008ea0:	8f 98       	st.w	r7[0x24],r8
80008ea2:	2f 0d       	sub	sp,-64
80008ea4:	d8 22       	popm	r4-r7,pc
80008ea6:	d7 03       	nop

80008ea8 <_sbrk>:
80008ea8:	d4 01       	pushm	lr
80008eaa:	e0 68 06 8c 	mov	r8,1676
80008eae:	70 09       	ld.w	r9,r8[0x0]
80008eb0:	58 09       	cp.w	r9,0
80008eb2:	c0 41       	brne	80008eba <_sbrk+0x12>
80008eb4:	e0 69 07 e0 	mov	r9,2016
80008eb8:	91 09       	st.w	r8[0x0],r9
80008eba:	e0 69 06 8c 	mov	r9,1676
80008ebe:	e0 6a 30 00 	mov	r10,12288
80008ec2:	72 08       	ld.w	r8,r9[0x0]
80008ec4:	f0 0c 00 0c 	add	r12,r8,r12
80008ec8:	14 3c       	cp.w	r12,r10
80008eca:	e0 8b 00 04 	brhi	80008ed2 <_sbrk+0x2a>
80008ece:	93 0c       	st.w	r9[0x0],r12
80008ed0:	c0 58       	rjmp	80008eda <_sbrk+0x32>
80008ed2:	c5 5c       	rcall	80008f7c <__errno>
80008ed4:	30 c8       	mov	r8,12
80008ed6:	99 08       	st.w	r12[0x0],r8
80008ed8:	3f f8       	mov	r8,-1
80008eda:	10 9c       	mov	r12,r8
80008edc:	d8 02       	popm	pc
80008ede:	d7 03       	nop

80008ee0 <_write_r>:
80008ee0:	d4 21       	pushm	r4-r7,lr
80008ee2:	16 98       	mov	r8,r11
80008ee4:	18 97       	mov	r7,r12
80008ee6:	10 9c       	mov	r12,r8
80008ee8:	30 08       	mov	r8,0
80008eea:	14 9b       	mov	r11,r10
80008eec:	e0 66 07 dc 	mov	r6,2012
80008ef0:	12 9a       	mov	r10,r9
80008ef2:	8d 08       	st.w	r6[0x0],r8
80008ef4:	c9 6f       	rcall	80008e20 <_write>
80008ef6:	5b fc       	cp.w	r12,-1
80008ef8:	c0 51       	brne	80008f02 <_write_r+0x22>
80008efa:	6c 08       	ld.w	r8,r6[0x0]
80008efc:	58 08       	cp.w	r8,0
80008efe:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008f02:	d8 22       	popm	r4-r7,pc

80008f04 <_calloc_r>:
80008f04:	d4 21       	pushm	r4-r7,lr
80008f06:	f4 0b 02 4b 	mul	r11,r10,r11
80008f0a:	fe b0 f8 67 	rcall	80007fd8 <_malloc_r>
80008f0e:	18 97       	mov	r7,r12
80008f10:	c2 30       	breq	80008f56 <_calloc_r+0x52>
80008f12:	f8 fa ff fc 	ld.w	r10,r12[-4]
80008f16:	e0 1a ff fc 	andl	r10,0xfffc
80008f1a:	20 4a       	sub	r10,4
80008f1c:	e0 4a 00 24 	cp.w	r10,36
80008f20:	e0 8b 00 18 	brhi	80008f50 <_calloc_r+0x4c>
80008f24:	18 98       	mov	r8,r12
80008f26:	59 3a       	cp.w	r10,19
80008f28:	e0 88 00 0f 	brls	80008f46 <_calloc_r+0x42>
80008f2c:	30 09       	mov	r9,0
80008f2e:	10 a9       	st.w	r8++,r9
80008f30:	10 a9       	st.w	r8++,r9
80008f32:	59 ba       	cp.w	r10,27
80008f34:	e0 88 00 09 	brls	80008f46 <_calloc_r+0x42>
80008f38:	10 a9       	st.w	r8++,r9
80008f3a:	10 a9       	st.w	r8++,r9
80008f3c:	e0 4a 00 24 	cp.w	r10,36
80008f40:	c0 31       	brne	80008f46 <_calloc_r+0x42>
80008f42:	10 a9       	st.w	r8++,r9
80008f44:	10 a9       	st.w	r8++,r9
80008f46:	30 09       	mov	r9,0
80008f48:	10 a9       	st.w	r8++,r9
80008f4a:	91 19       	st.w	r8[0x4],r9
80008f4c:	91 09       	st.w	r8[0x0],r9
80008f4e:	c0 48       	rjmp	80008f56 <_calloc_r+0x52>
80008f50:	30 0b       	mov	r11,0
80008f52:	fe b0 db d2 	rcall	800046f6 <memset>
80008f56:	0e 9c       	mov	r12,r7
80008f58:	d8 22       	popm	r4-r7,pc
80008f5a:	d7 03       	nop

80008f5c <_close_r>:
80008f5c:	d4 21       	pushm	r4-r7,lr
80008f5e:	30 08       	mov	r8,0
80008f60:	18 97       	mov	r7,r12
80008f62:	e0 66 07 dc 	mov	r6,2012
80008f66:	16 9c       	mov	r12,r11
80008f68:	8d 08       	st.w	r6[0x0],r8
80008f6a:	c3 df       	rcall	80008de4 <_close>
80008f6c:	5b fc       	cp.w	r12,-1
80008f6e:	c0 51       	brne	80008f78 <_close_r+0x1c>
80008f70:	6c 08       	ld.w	r8,r6[0x0]
80008f72:	58 08       	cp.w	r8,0
80008f74:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008f78:	d8 22       	popm	r4-r7,pc
80008f7a:	d7 03       	nop

80008f7c <__errno>:
80008f7c:	e0 68 01 28 	mov	r8,296
80008f80:	70 0c       	ld.w	r12,r8[0x0]
80008f82:	2f 4c       	sub	r12,-12
80008f84:	5e fc       	retal	r12
80008f86:	d7 03       	nop

80008f88 <_fclose_r>:
80008f88:	d4 21       	pushm	r4-r7,lr
80008f8a:	18 96       	mov	r6,r12
80008f8c:	16 97       	mov	r7,r11
80008f8e:	58 0b       	cp.w	r11,0
80008f90:	c0 31       	brne	80008f96 <_fclose_r+0xe>
80008f92:	16 95       	mov	r5,r11
80008f94:	c5 38       	rjmp	8000903a <_fclose_r+0xb2>
80008f96:	fe b0 f4 8f 	rcall	800078b4 <__sfp_lock_acquire>
80008f9a:	58 06       	cp.w	r6,0
80008f9c:	c0 70       	breq	80008faa <_fclose_r+0x22>
80008f9e:	6c 68       	ld.w	r8,r6[0x18]
80008fa0:	58 08       	cp.w	r8,0
80008fa2:	c0 41       	brne	80008faa <_fclose_r+0x22>
80008fa4:	0c 9c       	mov	r12,r6
80008fa6:	fe b0 f4 d9 	rcall	80007958 <__sinit>
80008faa:	fe c8 e9 ae 	sub	r8,pc,-5714
80008fae:	10 37       	cp.w	r7,r8
80008fb0:	c0 31       	brne	80008fb6 <_fclose_r+0x2e>
80008fb2:	6c 07       	ld.w	r7,r6[0x0]
80008fb4:	c0 c8       	rjmp	80008fcc <_fclose_r+0x44>
80008fb6:	fe c8 e9 9a 	sub	r8,pc,-5734
80008fba:	10 37       	cp.w	r7,r8
80008fbc:	c0 31       	brne	80008fc2 <_fclose_r+0x3a>
80008fbe:	6c 17       	ld.w	r7,r6[0x4]
80008fc0:	c0 68       	rjmp	80008fcc <_fclose_r+0x44>
80008fc2:	fe c8 e9 86 	sub	r8,pc,-5754
80008fc6:	10 37       	cp.w	r7,r8
80008fc8:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80008fcc:	8e 69       	ld.sh	r9,r7[0xc]
80008fce:	30 08       	mov	r8,0
80008fd0:	f0 09 19 00 	cp.h	r9,r8
80008fd4:	c0 51       	brne	80008fde <_fclose_r+0x56>
80008fd6:	fe b0 f4 70 	rcall	800078b6 <__sfp_lock_release>
80008fda:	30 05       	mov	r5,0
80008fdc:	c2 f8       	rjmp	8000903a <_fclose_r+0xb2>
80008fde:	0e 9b       	mov	r11,r7
80008fe0:	0c 9c       	mov	r12,r6
80008fe2:	fe b0 f3 e3 	rcall	800077a8 <_fflush_r>
80008fe6:	6e c8       	ld.w	r8,r7[0x30]
80008fe8:	18 95       	mov	r5,r12
80008fea:	58 08       	cp.w	r8,0
80008fec:	c0 60       	breq	80008ff8 <_fclose_r+0x70>
80008fee:	6e 8b       	ld.w	r11,r7[0x20]
80008ff0:	0c 9c       	mov	r12,r6
80008ff2:	5d 18       	icall	r8
80008ff4:	f9 b5 05 ff 	movlt	r5,-1
80008ff8:	8e 68       	ld.sh	r8,r7[0xc]
80008ffa:	ed b8 00 07 	bld	r8,0x7
80008ffe:	c0 51       	brne	80009008 <_fclose_r+0x80>
80009000:	6e 4b       	ld.w	r11,r7[0x10]
80009002:	0c 9c       	mov	r12,r6
80009004:	fe b0 f5 44 	rcall	80007a8c <_free_r>
80009008:	6e db       	ld.w	r11,r7[0x34]
8000900a:	58 0b       	cp.w	r11,0
8000900c:	c0 a0       	breq	80009020 <_fclose_r+0x98>
8000900e:	ee c8 ff bc 	sub	r8,r7,-68
80009012:	10 3b       	cp.w	r11,r8
80009014:	c0 40       	breq	8000901c <_fclose_r+0x94>
80009016:	0c 9c       	mov	r12,r6
80009018:	fe b0 f5 3a 	rcall	80007a8c <_free_r>
8000901c:	30 08       	mov	r8,0
8000901e:	8f d8       	st.w	r7[0x34],r8
80009020:	6f 2b       	ld.w	r11,r7[0x48]
80009022:	58 0b       	cp.w	r11,0
80009024:	c0 70       	breq	80009032 <_fclose_r+0xaa>
80009026:	0c 9c       	mov	r12,r6
80009028:	fe b0 f5 32 	rcall	80007a8c <_free_r>
8000902c:	30 08       	mov	r8,0
8000902e:	ef 48 00 48 	st.w	r7[72],r8
80009032:	30 08       	mov	r8,0
80009034:	ae 68       	st.h	r7[0xc],r8
80009036:	fe b0 f4 40 	rcall	800078b6 <__sfp_lock_release>
8000903a:	0a 9c       	mov	r12,r5
8000903c:	d8 22       	popm	r4-r7,pc
8000903e:	d7 03       	nop

80009040 <fclose>:
80009040:	d4 01       	pushm	lr
80009042:	e0 68 01 28 	mov	r8,296
80009046:	18 9b       	mov	r11,r12
80009048:	70 0c       	ld.w	r12,r8[0x0]
8000904a:	c9 ff       	rcall	80008f88 <_fclose_r>
8000904c:	d8 02       	popm	pc
8000904e:	d7 03       	nop

80009050 <_fstat_r>:
80009050:	d4 21       	pushm	r4-r7,lr
80009052:	16 98       	mov	r8,r11
80009054:	18 97       	mov	r7,r12
80009056:	10 9c       	mov	r12,r8
80009058:	30 08       	mov	r8,0
8000905a:	e0 66 07 dc 	mov	r6,2012
8000905e:	14 9b       	mov	r11,r10
80009060:	8d 08       	st.w	r6[0x0],r8
80009062:	cf de       	rcall	80008e5c <_fstat>
80009064:	5b fc       	cp.w	r12,-1
80009066:	c0 51       	brne	80009070 <_fstat_r+0x20>
80009068:	6c 08       	ld.w	r8,r6[0x0]
8000906a:	58 08       	cp.w	r8,0
8000906c:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009070:	d8 22       	popm	r4-r7,pc
80009072:	d7 03       	nop

80009074 <_lseek_r>:
80009074:	d4 21       	pushm	r4-r7,lr
80009076:	16 98       	mov	r8,r11
80009078:	18 97       	mov	r7,r12
8000907a:	10 9c       	mov	r12,r8
8000907c:	30 08       	mov	r8,0
8000907e:	14 9b       	mov	r11,r10
80009080:	e0 66 07 dc 	mov	r6,2012
80009084:	12 9a       	mov	r10,r9
80009086:	8d 08       	st.w	r6[0x0],r8
80009088:	cb 8e       	rcall	80008df8 <_lseek>
8000908a:	5b fc       	cp.w	r12,-1
8000908c:	c0 51       	brne	80009096 <_lseek_r+0x22>
8000908e:	6c 08       	ld.w	r8,r6[0x0]
80009090:	58 08       	cp.w	r8,0
80009092:	ef f8 1a 03 	st.wne	r7[0xc],r8
80009096:	d8 22       	popm	r4-r7,pc

80009098 <_read_r>:
80009098:	d4 21       	pushm	r4-r7,lr
8000909a:	16 98       	mov	r8,r11
8000909c:	18 97       	mov	r7,r12
8000909e:	10 9c       	mov	r12,r8
800090a0:	30 08       	mov	r8,0
800090a2:	14 9b       	mov	r11,r10
800090a4:	e0 66 07 dc 	mov	r6,2012
800090a8:	12 9a       	mov	r10,r9
800090aa:	8d 08       	st.w	r6[0x0],r8
800090ac:	cb 0e       	rcall	80008e0c <_read>
800090ae:	5b fc       	cp.w	r12,-1
800090b0:	c0 51       	brne	800090ba <_read_r+0x22>
800090b2:	6c 08       	ld.w	r8,r6[0x0]
800090b4:	58 08       	cp.w	r8,0
800090b6:	ef f8 1a 03 	st.wne	r7[0xc],r8
800090ba:	d8 22       	popm	r4-r7,pc

800090bc <__avr32_f64_sub_from_add>:
800090bc:	ee 19 80 00 	eorh	r9,0x8000

800090c0 <__avr32_f64_sub>:
800090c0:	f7 e9 20 0c 	eor	r12,r11,r9
800090c4:	e0 86 00 ca 	brmi	80009258 <__avr32_f64_add_from_sub>
800090c8:	eb cd 40 e0 	pushm	r5-r7,lr
800090cc:	16 9c       	mov	r12,r11
800090ce:	e6 1c 80 00 	andh	r12,0x8000,COH
800090d2:	bf db       	cbr	r11,0x1f
800090d4:	bf d9       	cbr	r9,0x1f
800090d6:	10 3a       	cp.w	r10,r8
800090d8:	f2 0b 13 00 	cpc	r11,r9
800090dc:	c0 92       	brcc	800090ee <__avr32_f64_sub+0x2e>
800090de:	16 97       	mov	r7,r11
800090e0:	12 9b       	mov	r11,r9
800090e2:	0e 99       	mov	r9,r7
800090e4:	14 97       	mov	r7,r10
800090e6:	10 9a       	mov	r10,r8
800090e8:	0e 98       	mov	r8,r7
800090ea:	ee 1c 80 00 	eorh	r12,0x8000
800090ee:	f6 07 16 14 	lsr	r7,r11,0x14
800090f2:	ab 7b       	lsl	r11,0xb
800090f4:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
800090f8:	ab 7a       	lsl	r10,0xb
800090fa:	bf bb       	sbr	r11,0x1f
800090fc:	f2 06 16 14 	lsr	r6,r9,0x14
80009100:	c4 40       	breq	80009188 <__avr32_f64_sub_opL_subnormal>
80009102:	ab 79       	lsl	r9,0xb
80009104:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80009108:	ab 78       	lsl	r8,0xb
8000910a:	bf b9       	sbr	r9,0x1f

8000910c <__avr32_f64_sub_opL_subnormal_done>:
8000910c:	e0 47 07 ff 	cp.w	r7,2047
80009110:	c4 f0       	breq	800091ae <__avr32_f64_sub_opH_nan_or_inf>
80009112:	0e 26       	rsub	r6,r7
80009114:	c1 20       	breq	80009138 <__avr32_f64_sub_shift_done>
80009116:	ec 05 11 20 	rsub	r5,r6,32
8000911a:	e0 46 00 20 	cp.w	r6,32
8000911e:	c7 c2       	brcc	80009216 <__avr32_f64_sub_longshift>
80009120:	f0 05 09 4e 	lsl	lr,r8,r5
80009124:	f2 05 09 45 	lsl	r5,r9,r5
80009128:	f0 06 0a 48 	lsr	r8,r8,r6
8000912c:	f2 06 0a 49 	lsr	r9,r9,r6
80009130:	0a 48       	or	r8,r5
80009132:	58 0e       	cp.w	lr,0
80009134:	5f 1e       	srne	lr
80009136:	1c 48       	or	r8,lr

80009138 <__avr32_f64_sub_shift_done>:
80009138:	10 1a       	sub	r10,r8
8000913a:	f6 09 01 4b 	sbc	r11,r11,r9
8000913e:	f6 06 12 00 	clz	r6,r11
80009142:	c0 e0       	breq	8000915e <__avr32_f64_sub_longnormalize_done>
80009144:	c7 83       	brcs	80009234 <__avr32_f64_sub_longnormalize>
80009146:	ec 0e 11 20 	rsub	lr,r6,32
8000914a:	f6 06 09 4b 	lsl	r11,r11,r6
8000914e:	f4 0e 0a 4e 	lsr	lr,r10,lr
80009152:	1c 4b       	or	r11,lr
80009154:	f4 06 09 4a 	lsl	r10,r10,r6
80009158:	0c 17       	sub	r7,r6
8000915a:	e0 8a 00 39 	brle	800091cc <__avr32_f64_sub_subnormal_result>

8000915e <__avr32_f64_sub_longnormalize_done>:
8000915e:	f4 09 15 15 	lsl	r9,r10,0x15
80009162:	ab 9a       	lsr	r10,0xb
80009164:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80009168:	ab 9b       	lsr	r11,0xb
8000916a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000916e:	18 4b       	or	r11,r12

80009170 <__avr32_f64_sub_round>:
80009170:	fc 17 80 00 	movh	r7,0x8000
80009174:	ed ba 00 00 	bld	r10,0x0
80009178:	f7 b7 01 ff 	subne	r7,-1
8000917c:	0e 39       	cp.w	r9,r7
8000917e:	5f 29       	srhs	r9
80009180:	12 0a       	add	r10,r9
80009182:	5c 0b       	acr	r11
80009184:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009188 <__avr32_f64_sub_opL_subnormal>:
80009188:	ab 79       	lsl	r9,0xb
8000918a:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000918e:	ab 78       	lsl	r8,0xb
80009190:	f3 e8 10 0e 	or	lr,r9,r8
80009194:	f9 b6 01 01 	movne	r6,1
80009198:	ee 0e 11 00 	rsub	lr,r7,0
8000919c:	f9 b7 00 01 	moveq	r7,1
800091a0:	ef bb 00 1f 	bst	r11,0x1f
800091a4:	f7 ea 10 0e 	or	lr,r11,r10
800091a8:	f9 b7 00 00 	moveq	r7,0
800091ac:	cb 0b       	rjmp	8000910c <__avr32_f64_sub_opL_subnormal_done>

800091ae <__avr32_f64_sub_opH_nan_or_inf>:
800091ae:	bf db       	cbr	r11,0x1f
800091b0:	f7 ea 10 0e 	or	lr,r11,r10
800091b4:	c0 81       	brne	800091c4 <__avr32_f64_sub_return_nan>
800091b6:	e0 46 07 ff 	cp.w	r6,2047
800091ba:	c0 50       	breq	800091c4 <__avr32_f64_sub_return_nan>
800091bc:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
800091c0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800091c4 <__avr32_f64_sub_return_nan>:
800091c4:	3f fa       	mov	r10,-1
800091c6:	3f fb       	mov	r11,-1
800091c8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800091cc <__avr32_f64_sub_subnormal_result>:
800091cc:	5c 37       	neg	r7
800091ce:	2f f7       	sub	r7,-1
800091d0:	f1 b7 04 c0 	satu	r7,0x6
800091d4:	e0 47 00 20 	cp.w	r7,32
800091d8:	c1 14       	brge	800091fa <__avr32_f64_sub_subnormal_result+0x2e>
800091da:	ee 08 11 20 	rsub	r8,r7,32
800091de:	f4 08 09 49 	lsl	r9,r10,r8
800091e2:	5f 16       	srne	r6
800091e4:	f4 07 0a 4a 	lsr	r10,r10,r7
800091e8:	0c 4a       	or	r10,r6
800091ea:	f6 08 09 49 	lsl	r9,r11,r8
800091ee:	f5 e9 10 0a 	or	r10,r10,r9
800091f2:	f4 07 0a 4b 	lsr	r11,r10,r7
800091f6:	30 07       	mov	r7,0
800091f8:	cb 3b       	rjmp	8000915e <__avr32_f64_sub_longnormalize_done>
800091fa:	ee 08 11 40 	rsub	r8,r7,64
800091fe:	f6 08 09 49 	lsl	r9,r11,r8
80009202:	14 49       	or	r9,r10
80009204:	5f 16       	srne	r6
80009206:	f6 07 0a 4a 	lsr	r10,r11,r7
8000920a:	0c 4a       	or	r10,r6
8000920c:	30 0b       	mov	r11,0
8000920e:	30 07       	mov	r7,0
80009210:	ca 7b       	rjmp	8000915e <__avr32_f64_sub_longnormalize_done>
80009212:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009216 <__avr32_f64_sub_longshift>:
80009216:	f1 b6 04 c0 	satu	r6,0x6
8000921a:	f0 0e 17 00 	moveq	lr,r8
8000921e:	c0 40       	breq	80009226 <__avr32_f64_sub_longshift+0x10>
80009220:	f2 05 09 4e 	lsl	lr,r9,r5
80009224:	10 4e       	or	lr,r8
80009226:	f2 06 0a 48 	lsr	r8,r9,r6
8000922a:	30 09       	mov	r9,0
8000922c:	58 0e       	cp.w	lr,0
8000922e:	5f 1e       	srne	lr
80009230:	1c 48       	or	r8,lr
80009232:	c8 3b       	rjmp	80009138 <__avr32_f64_sub_shift_done>

80009234 <__avr32_f64_sub_longnormalize>:
80009234:	f4 06 12 00 	clz	r6,r10
80009238:	f9 b7 03 00 	movlo	r7,0
8000923c:	f9 b6 03 00 	movlo	r6,0
80009240:	f9 bc 03 00 	movlo	r12,0
80009244:	f7 b6 02 e0 	subhs	r6,-32
80009248:	f4 06 09 4b 	lsl	r11,r10,r6
8000924c:	30 0a       	mov	r10,0
8000924e:	0c 17       	sub	r7,r6
80009250:	fe 9a ff be 	brle	800091cc <__avr32_f64_sub_subnormal_result>
80009254:	c8 5b       	rjmp	8000915e <__avr32_f64_sub_longnormalize_done>
80009256:	d7 03       	nop

80009258 <__avr32_f64_add_from_sub>:
80009258:	ee 19 80 00 	eorh	r9,0x8000

8000925c <__avr32_f64_add>:
8000925c:	f7 e9 20 0c 	eor	r12,r11,r9
80009260:	fe 96 ff 2e 	brmi	800090bc <__avr32_f64_sub_from_add>
80009264:	eb cd 40 e0 	pushm	r5-r7,lr
80009268:	16 9c       	mov	r12,r11
8000926a:	e6 1c 80 00 	andh	r12,0x8000,COH
8000926e:	bf db       	cbr	r11,0x1f
80009270:	bf d9       	cbr	r9,0x1f
80009272:	12 3b       	cp.w	r11,r9
80009274:	c0 72       	brcc	80009282 <__avr32_f64_add+0x26>
80009276:	16 97       	mov	r7,r11
80009278:	12 9b       	mov	r11,r9
8000927a:	0e 99       	mov	r9,r7
8000927c:	14 97       	mov	r7,r10
8000927e:	10 9a       	mov	r10,r8
80009280:	0e 98       	mov	r8,r7
80009282:	30 0e       	mov	lr,0
80009284:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80009288:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
8000928c:	b5 ab       	sbr	r11,0x14
8000928e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80009292:	c6 20       	breq	80009356 <__avr32_f64_add_op2_subnormal>
80009294:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
80009298:	b5 a9       	sbr	r9,0x14
8000929a:	e0 47 07 ff 	cp.w	r7,2047
8000929e:	c2 80       	breq	800092ee <__avr32_f64_add_opH_nan_or_inf>
800092a0:	0e 26       	rsub	r6,r7
800092a2:	c1 20       	breq	800092c6 <__avr32_f64_add_shift_done>
800092a4:	e0 46 00 36 	cp.w	r6,54
800092a8:	c1 52       	brcc	800092d2 <__avr32_f64_add_res_of_done>
800092aa:	ec 05 11 20 	rsub	r5,r6,32
800092ae:	e0 46 00 20 	cp.w	r6,32
800092b2:	c3 52       	brcc	8000931c <__avr32_f64_add_longshift>
800092b4:	f0 05 09 4e 	lsl	lr,r8,r5
800092b8:	f2 05 09 45 	lsl	r5,r9,r5
800092bc:	f0 06 0a 48 	lsr	r8,r8,r6
800092c0:	f2 06 0a 49 	lsr	r9,r9,r6
800092c4:	0a 48       	or	r8,r5

800092c6 <__avr32_f64_add_shift_done>:
800092c6:	10 0a       	add	r10,r8
800092c8:	f6 09 00 4b 	adc	r11,r11,r9
800092cc:	ed bb 00 15 	bld	r11,0x15
800092d0:	c3 40       	breq	80009338 <__avr32_f64_add_res_of>

800092d2 <__avr32_f64_add_res_of_done>:
800092d2:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
800092d6:	18 4b       	or	r11,r12

800092d8 <__avr32_f64_add_round>:
800092d8:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
800092dc:	18 4e       	or	lr,r12
800092de:	ee 1e 80 00 	eorh	lr,0x8000
800092e2:	f1 be 04 20 	satu	lr,0x1
800092e6:	1c 0a       	add	r10,lr
800092e8:	5c 0b       	acr	r11
800092ea:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800092ee <__avr32_f64_add_opH_nan_or_inf>:
800092ee:	b5 cb       	cbr	r11,0x14
800092f0:	f7 ea 10 0e 	or	lr,r11,r10
800092f4:	c1 01       	brne	80009314 <__avr32_f64_add_return_nan>
800092f6:	e0 46 07 ff 	cp.w	r6,2047
800092fa:	c0 30       	breq	80009300 <__avr32_f64_add_opL_nan_or_inf>
800092fc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009300 <__avr32_f64_add_opL_nan_or_inf>:
80009300:	b5 c9       	cbr	r9,0x14
80009302:	f3 e8 10 0e 	or	lr,r9,r8
80009306:	c0 71       	brne	80009314 <__avr32_f64_add_return_nan>
80009308:	30 0a       	mov	r10,0
8000930a:	fc 1b 7f f0 	movh	r11,0x7ff0
8000930e:	18 4b       	or	r11,r12
80009310:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009314 <__avr32_f64_add_return_nan>:
80009314:	3f fa       	mov	r10,-1
80009316:	3f fb       	mov	r11,-1
80009318:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000931c <__avr32_f64_add_longshift>:
8000931c:	f1 b6 04 c0 	satu	r6,0x6
80009320:	f0 0e 17 00 	moveq	lr,r8
80009324:	c0 60       	breq	80009330 <__avr32_f64_add_longshift+0x14>
80009326:	f2 05 09 4e 	lsl	lr,r9,r5
8000932a:	58 08       	cp.w	r8,0
8000932c:	5f 18       	srne	r8
8000932e:	10 4e       	or	lr,r8
80009330:	f2 06 0a 48 	lsr	r8,r9,r6
80009334:	30 09       	mov	r9,0
80009336:	cc 8b       	rjmp	800092c6 <__avr32_f64_add_shift_done>

80009338 <__avr32_f64_add_res_of>:
80009338:	fd ee 10 1e 	or	lr,lr,lr<<0x1
8000933c:	a1 9b       	lsr	r11,0x1
8000933e:	5d 0a       	ror	r10
80009340:	5d 0e       	ror	lr
80009342:	2f f7       	sub	r7,-1
80009344:	e0 47 07 ff 	cp.w	r7,2047
80009348:	f9 ba 00 00 	moveq	r10,0
8000934c:	f9 bb 00 00 	moveq	r11,0
80009350:	f9 be 00 00 	moveq	lr,0
80009354:	cb fb       	rjmp	800092d2 <__avr32_f64_add_res_of_done>

80009356 <__avr32_f64_add_op2_subnormal>:
80009356:	30 16       	mov	r6,1
80009358:	58 07       	cp.w	r7,0
8000935a:	ca 01       	brne	8000929a <__avr32_f64_add+0x3e>
8000935c:	b5 cb       	cbr	r11,0x14
8000935e:	10 0a       	add	r10,r8
80009360:	f6 09 00 4b 	adc	r11,r11,r9
80009364:	18 4b       	or	r11,r12
80009366:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000936a:	d7 03       	nop

8000936c <__avr32_f64_to_u32>:
8000936c:	58 0b       	cp.w	r11,0
8000936e:	5e 6d       	retmi	0

80009370 <__avr32_f64_to_s32>:
80009370:	f6 0c 15 01 	lsl	r12,r11,0x1
80009374:	b5 9c       	lsr	r12,0x15
80009376:	e0 2c 03 ff 	sub	r12,1023
8000937a:	5e 3d       	retlo	0
8000937c:	f8 0c 11 1f 	rsub	r12,r12,31
80009380:	16 99       	mov	r9,r11
80009382:	ab 7b       	lsl	r11,0xb
80009384:	bf bb       	sbr	r11,0x1f
80009386:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000938a:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000938e:	a1 79       	lsl	r9,0x1
80009390:	5e 2b       	reths	r11
80009392:	5c 3b       	neg	r11
80009394:	5e fb       	retal	r11

80009396 <__avr32_f64_cmp_eq>:
80009396:	10 3a       	cp.w	r10,r8
80009398:	f2 0b 13 00 	cpc	r11,r9
8000939c:	c0 80       	breq	800093ac <__avr32_f64_cmp_eq+0x16>
8000939e:	a1 7b       	lsl	r11,0x1
800093a0:	a1 79       	lsl	r9,0x1
800093a2:	14 4b       	or	r11,r10
800093a4:	12 4b       	or	r11,r9
800093a6:	10 4b       	or	r11,r8
800093a8:	5e 0f       	reteq	1
800093aa:	5e fd       	retal	0
800093ac:	a1 7b       	lsl	r11,0x1
800093ae:	fc 1c ff e0 	movh	r12,0xffe0
800093b2:	58 0a       	cp.w	r10,0
800093b4:	f8 0b 13 00 	cpc	r11,r12
800093b8:	5e 8f       	retls	1
800093ba:	5e fd       	retal	0

800093bc <__avr32_f64_cmp_ge>:
800093bc:	1a de       	st.w	--sp,lr
800093be:	1a d7       	st.w	--sp,r7
800093c0:	a1 7b       	lsl	r11,0x1
800093c2:	5f 3c       	srlo	r12
800093c4:	a1 79       	lsl	r9,0x1
800093c6:	5f 37       	srlo	r7
800093c8:	5c fc       	rol	r12
800093ca:	fc 1e ff e0 	movh	lr,0xffe0
800093ce:	58 0a       	cp.w	r10,0
800093d0:	fc 0b 13 00 	cpc	r11,lr
800093d4:	e0 8b 00 1d 	brhi	8000940e <__avr32_f64_cmp_ge+0x52>
800093d8:	58 08       	cp.w	r8,0
800093da:	fc 09 13 00 	cpc	r9,lr
800093de:	e0 8b 00 18 	brhi	8000940e <__avr32_f64_cmp_ge+0x52>
800093e2:	58 0b       	cp.w	r11,0
800093e4:	f5 ba 00 00 	subfeq	r10,0
800093e8:	c1 50       	breq	80009412 <__avr32_f64_cmp_ge+0x56>
800093ea:	1b 07       	ld.w	r7,sp++
800093ec:	1b 0e       	ld.w	lr,sp++
800093ee:	58 3c       	cp.w	r12,3
800093f0:	c0 a0       	breq	80009404 <__avr32_f64_cmp_ge+0x48>
800093f2:	58 1c       	cp.w	r12,1
800093f4:	c0 33       	brcs	800093fa <__avr32_f64_cmp_ge+0x3e>
800093f6:	5e 0f       	reteq	1
800093f8:	5e 1d       	retne	0
800093fa:	10 3a       	cp.w	r10,r8
800093fc:	f2 0b 13 00 	cpc	r11,r9
80009400:	5e 2f       	reths	1
80009402:	5e 3d       	retlo	0
80009404:	14 38       	cp.w	r8,r10
80009406:	f6 09 13 00 	cpc	r9,r11
8000940a:	5e 2f       	reths	1
8000940c:	5e 3d       	retlo	0
8000940e:	1b 07       	ld.w	r7,sp++
80009410:	d8 0a       	popm	pc,r12=0
80009412:	58 17       	cp.w	r7,1
80009414:	5f 0c       	sreq	r12
80009416:	58 09       	cp.w	r9,0
80009418:	f5 b8 00 00 	subfeq	r8,0
8000941c:	1b 07       	ld.w	r7,sp++
8000941e:	1b 0e       	ld.w	lr,sp++
80009420:	5e 0f       	reteq	1
80009422:	5e fc       	retal	r12

80009424 <__avr32_f64_cmp_lt>:
80009424:	1a de       	st.w	--sp,lr
80009426:	1a d7       	st.w	--sp,r7
80009428:	a1 7b       	lsl	r11,0x1
8000942a:	5f 3c       	srlo	r12
8000942c:	a1 79       	lsl	r9,0x1
8000942e:	5f 37       	srlo	r7
80009430:	5c fc       	rol	r12
80009432:	fc 1e ff e0 	movh	lr,0xffe0
80009436:	58 0a       	cp.w	r10,0
80009438:	fc 0b 13 00 	cpc	r11,lr
8000943c:	e0 8b 00 1d 	brhi	80009476 <__avr32_f64_cmp_lt+0x52>
80009440:	58 08       	cp.w	r8,0
80009442:	fc 09 13 00 	cpc	r9,lr
80009446:	e0 8b 00 18 	brhi	80009476 <__avr32_f64_cmp_lt+0x52>
8000944a:	58 0b       	cp.w	r11,0
8000944c:	f5 ba 00 00 	subfeq	r10,0
80009450:	c1 50       	breq	8000947a <__avr32_f64_cmp_lt+0x56>
80009452:	1b 07       	ld.w	r7,sp++
80009454:	1b 0e       	ld.w	lr,sp++
80009456:	58 3c       	cp.w	r12,3
80009458:	c0 a0       	breq	8000946c <__avr32_f64_cmp_lt+0x48>
8000945a:	58 1c       	cp.w	r12,1
8000945c:	c0 33       	brcs	80009462 <__avr32_f64_cmp_lt+0x3e>
8000945e:	5e 0d       	reteq	0
80009460:	5e 1f       	retne	1
80009462:	10 3a       	cp.w	r10,r8
80009464:	f2 0b 13 00 	cpc	r11,r9
80009468:	5e 2d       	reths	0
8000946a:	5e 3f       	retlo	1
8000946c:	14 38       	cp.w	r8,r10
8000946e:	f6 09 13 00 	cpc	r9,r11
80009472:	5e 2d       	reths	0
80009474:	5e 3f       	retlo	1
80009476:	1b 07       	ld.w	r7,sp++
80009478:	d8 0a       	popm	pc,r12=0
8000947a:	58 17       	cp.w	r7,1
8000947c:	5f 1c       	srne	r12
8000947e:	58 09       	cp.w	r9,0
80009480:	f5 b8 00 00 	subfeq	r8,0
80009484:	1b 07       	ld.w	r7,sp++
80009486:	1b 0e       	ld.w	lr,sp++
80009488:	5e 0d       	reteq	0
8000948a:	5e fc       	retal	r12

8000948c <__avr32_f64_div>:
8000948c:	eb cd 40 ff 	pushm	r0-r7,lr
80009490:	f7 e9 20 0e 	eor	lr,r11,r9
80009494:	f6 07 16 14 	lsr	r7,r11,0x14
80009498:	a9 7b       	lsl	r11,0x9
8000949a:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000949e:	a9 7a       	lsl	r10,0x9
800094a0:	bd bb       	sbr	r11,0x1d
800094a2:	e4 1b 3f ff 	andh	r11,0x3fff
800094a6:	ab d7       	cbr	r7,0xb
800094a8:	e0 80 00 cc 	breq	80009640 <__avr32_f64_div_round_subnormal+0x54>
800094ac:	e0 47 07 ff 	cp.w	r7,2047
800094b0:	e0 84 00 b5 	brge	8000961a <__avr32_f64_div_round_subnormal+0x2e>
800094b4:	f2 06 16 14 	lsr	r6,r9,0x14
800094b8:	a9 79       	lsl	r9,0x9
800094ba:	f3 e8 13 79 	or	r9,r9,r8>>0x17
800094be:	a9 78       	lsl	r8,0x9
800094c0:	bd b9       	sbr	r9,0x1d
800094c2:	e4 19 3f ff 	andh	r9,0x3fff
800094c6:	ab d6       	cbr	r6,0xb
800094c8:	e0 80 00 e2 	breq	8000968c <__avr32_f64_div_round_subnormal+0xa0>
800094cc:	e0 46 07 ff 	cp.w	r6,2047
800094d0:	e0 84 00 b2 	brge	80009634 <__avr32_f64_div_round_subnormal+0x48>
800094d4:	0c 17       	sub	r7,r6
800094d6:	fe 37 fc 01 	sub	r7,-1023
800094da:	fc 1c 80 00 	movh	r12,0x8000
800094de:	f8 03 16 01 	lsr	r3,r12,0x1
800094e2:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
800094e6:	5c d4       	com	r4
800094e8:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
800094ec:	e6 09 06 44 	mulu.d	r4,r3,r9
800094f0:	f8 05 01 25 	sub	r5,r12,r5<<0x2
800094f4:	e6 05 06 44 	mulu.d	r4,r3,r5
800094f8:	ea 03 15 02 	lsl	r3,r5,0x2
800094fc:	e6 09 06 44 	mulu.d	r4,r3,r9
80009500:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009504:	e6 05 06 44 	mulu.d	r4,r3,r5
80009508:	ea 03 15 02 	lsl	r3,r5,0x2
8000950c:	e6 09 06 44 	mulu.d	r4,r3,r9
80009510:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009514:	e6 05 06 44 	mulu.d	r4,r3,r5
80009518:	ea 03 15 02 	lsl	r3,r5,0x2
8000951c:	e6 08 06 40 	mulu.d	r0,r3,r8
80009520:	e4 09 07 40 	macu.d	r0,r2,r9
80009524:	e6 09 06 44 	mulu.d	r4,r3,r9
80009528:	02 04       	add	r4,r1
8000952a:	5c 05       	acr	r5
8000952c:	a3 65       	lsl	r5,0x2
8000952e:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
80009532:	a3 64       	lsl	r4,0x2
80009534:	5c 34       	neg	r4
80009536:	f8 05 01 45 	sbc	r5,r12,r5
8000953a:	e6 04 06 40 	mulu.d	r0,r3,r4
8000953e:	e4 05 07 40 	macu.d	r0,r2,r5
80009542:	e6 05 06 44 	mulu.d	r4,r3,r5
80009546:	02 04       	add	r4,r1
80009548:	5c 05       	acr	r5
8000954a:	ea 03 15 02 	lsl	r3,r5,0x2
8000954e:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80009552:	e8 02 15 02 	lsl	r2,r4,0x2
80009556:	e6 08 06 40 	mulu.d	r0,r3,r8
8000955a:	e4 09 07 40 	macu.d	r0,r2,r9
8000955e:	e6 09 06 44 	mulu.d	r4,r3,r9
80009562:	02 04       	add	r4,r1
80009564:	5c 05       	acr	r5
80009566:	a3 65       	lsl	r5,0x2
80009568:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000956c:	a3 64       	lsl	r4,0x2
8000956e:	5c 34       	neg	r4
80009570:	f8 05 01 45 	sbc	r5,r12,r5
80009574:	e6 04 06 40 	mulu.d	r0,r3,r4
80009578:	e4 05 07 40 	macu.d	r0,r2,r5
8000957c:	e6 05 06 44 	mulu.d	r4,r3,r5
80009580:	02 04       	add	r4,r1
80009582:	5c 05       	acr	r5
80009584:	ea 03 15 02 	lsl	r3,r5,0x2
80009588:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000958c:	e8 02 15 02 	lsl	r2,r4,0x2
80009590:	e6 0a 06 40 	mulu.d	r0,r3,r10
80009594:	e4 0b 07 40 	macu.d	r0,r2,r11
80009598:	e6 0b 06 42 	mulu.d	r2,r3,r11
8000959c:	02 02       	add	r2,r1
8000959e:	5c 03       	acr	r3
800095a0:	ed b3 00 1c 	bld	r3,0x1c
800095a4:	c0 90       	breq	800095b6 <__avr32_f64_div+0x12a>
800095a6:	a1 72       	lsl	r2,0x1
800095a8:	5c f3       	rol	r3
800095aa:	20 17       	sub	r7,1
800095ac:	a3 9a       	lsr	r10,0x3
800095ae:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
800095b2:	a3 9b       	lsr	r11,0x3
800095b4:	c0 58       	rjmp	800095be <__avr32_f64_div+0x132>
800095b6:	a5 8a       	lsr	r10,0x4
800095b8:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
800095bc:	a5 8b       	lsr	r11,0x4
800095be:	58 07       	cp.w	r7,0
800095c0:	e0 8a 00 8b 	brle	800096d6 <__avr32_f64_div_res_subnormal>
800095c4:	e0 12 ff 00 	andl	r2,0xff00
800095c8:	e8 12 00 80 	orl	r2,0x80
800095cc:	e6 08 06 40 	mulu.d	r0,r3,r8
800095d0:	e4 09 07 40 	macu.d	r0,r2,r9
800095d4:	e4 08 06 44 	mulu.d	r4,r2,r8
800095d8:	e6 09 06 48 	mulu.d	r8,r3,r9
800095dc:	00 05       	add	r5,r0
800095de:	f0 01 00 48 	adc	r8,r8,r1
800095e2:	5c 09       	acr	r9
800095e4:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
800095e8:	58 04       	cp.w	r4,0
800095ea:	5c 25       	cpc	r5

800095ec <__avr32_f64_div_round_subnormal>:
800095ec:	f4 08 13 00 	cpc	r8,r10
800095f0:	f6 09 13 00 	cpc	r9,r11
800095f4:	5f 36       	srlo	r6
800095f6:	f8 06 17 00 	moveq	r6,r12
800095fa:	e4 0a 16 08 	lsr	r10,r2,0x8
800095fe:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
80009602:	e6 0b 16 08 	lsr	r11,r3,0x8
80009606:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000960a:	ed be 00 1f 	bld	lr,0x1f
8000960e:	ef bb 00 1f 	bst	r11,0x1f
80009612:	0c 0a       	add	r10,r6
80009614:	5c 0b       	acr	r11
80009616:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000961a:	e4 1b 00 0f 	andh	r11,0xf
8000961e:	14 4b       	or	r11,r10
80009620:	e0 81 00 a7 	brne	8000976e <__avr32_f64_div_res_subnormal+0x98>
80009624:	f2 06 16 14 	lsr	r6,r9,0x14
80009628:	ab d6       	cbr	r6,0xb
8000962a:	e0 46 07 ff 	cp.w	r6,2047
8000962e:	e0 81 00 a4 	brne	80009776 <__avr32_f64_div_res_subnormal+0xa0>
80009632:	c9 e8       	rjmp	8000976e <__avr32_f64_div_res_subnormal+0x98>
80009634:	e4 19 00 0f 	andh	r9,0xf
80009638:	10 49       	or	r9,r8
8000963a:	e0 81 00 9a 	brne	8000976e <__avr32_f64_div_res_subnormal+0x98>
8000963e:	c9 28       	rjmp	80009762 <__avr32_f64_div_res_subnormal+0x8c>
80009640:	a3 7b       	lsl	r11,0x3
80009642:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
80009646:	a3 7a       	lsl	r10,0x3
80009648:	f5 eb 10 04 	or	r4,r10,r11
8000964c:	e0 80 00 a0 	breq	8000978c <__avr32_f64_div_op1_zero>
80009650:	f6 04 12 00 	clz	r4,r11
80009654:	c1 70       	breq	80009682 <__avr32_f64_div_round_subnormal+0x96>
80009656:	c0 c3       	brcs	8000966e <__avr32_f64_div_round_subnormal+0x82>
80009658:	e8 05 11 20 	rsub	r5,r4,32
8000965c:	f6 04 09 4b 	lsl	r11,r11,r4
80009660:	f4 05 0a 45 	lsr	r5,r10,r5
80009664:	0a 4b       	or	r11,r5
80009666:	f4 04 09 4a 	lsl	r10,r10,r4
8000966a:	08 17       	sub	r7,r4
8000966c:	c0 b8       	rjmp	80009682 <__avr32_f64_div_round_subnormal+0x96>
8000966e:	f4 04 12 00 	clz	r4,r10
80009672:	f9 b4 03 00 	movlo	r4,0
80009676:	f7 b4 02 e0 	subhs	r4,-32
8000967a:	f4 04 09 4b 	lsl	r11,r10,r4
8000967e:	30 0a       	mov	r10,0
80009680:	08 17       	sub	r7,r4
80009682:	a3 8a       	lsr	r10,0x2
80009684:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80009688:	a3 8b       	lsr	r11,0x2
8000968a:	c1 1b       	rjmp	800094ac <__avr32_f64_div+0x20>
8000968c:	a3 79       	lsl	r9,0x3
8000968e:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
80009692:	a3 78       	lsl	r8,0x3
80009694:	f3 e8 10 04 	or	r4,r9,r8
80009698:	c6 f0       	breq	80009776 <__avr32_f64_div_res_subnormal+0xa0>
8000969a:	f2 04 12 00 	clz	r4,r9
8000969e:	c1 70       	breq	800096cc <__avr32_f64_div_round_subnormal+0xe0>
800096a0:	c0 c3       	brcs	800096b8 <__avr32_f64_div_round_subnormal+0xcc>
800096a2:	e8 05 11 20 	rsub	r5,r4,32
800096a6:	f2 04 09 49 	lsl	r9,r9,r4
800096aa:	f0 05 0a 45 	lsr	r5,r8,r5
800096ae:	0a 49       	or	r9,r5
800096b0:	f0 04 09 48 	lsl	r8,r8,r4
800096b4:	08 16       	sub	r6,r4
800096b6:	c0 b8       	rjmp	800096cc <__avr32_f64_div_round_subnormal+0xe0>
800096b8:	f0 04 12 00 	clz	r4,r8
800096bc:	f9 b4 03 00 	movlo	r4,0
800096c0:	f7 b4 02 e0 	subhs	r4,-32
800096c4:	f0 04 09 49 	lsl	r9,r8,r4
800096c8:	30 08       	mov	r8,0
800096ca:	08 16       	sub	r6,r4
800096cc:	a3 88       	lsr	r8,0x2
800096ce:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
800096d2:	a3 89       	lsr	r9,0x2
800096d4:	cf ca       	rjmp	800094cc <__avr32_f64_div+0x40>

800096d6 <__avr32_f64_div_res_subnormal>:
800096d6:	5c 37       	neg	r7
800096d8:	2f f7       	sub	r7,-1
800096da:	f1 b7 04 c0 	satu	r7,0x6
800096de:	e0 47 00 20 	cp.w	r7,32
800096e2:	c1 54       	brge	8000970c <__avr32_f64_div_res_subnormal+0x36>
800096e4:	ee 06 11 20 	rsub	r6,r7,32
800096e8:	e4 07 0a 42 	lsr	r2,r2,r7
800096ec:	e6 06 09 4c 	lsl	r12,r3,r6
800096f0:	18 42       	or	r2,r12
800096f2:	e6 07 0a 43 	lsr	r3,r3,r7
800096f6:	f4 06 09 41 	lsl	r1,r10,r6
800096fa:	f4 07 0a 4a 	lsr	r10,r10,r7
800096fe:	f6 06 09 4c 	lsl	r12,r11,r6
80009702:	18 4a       	or	r10,r12
80009704:	f6 07 0a 4b 	lsr	r11,r11,r7
80009708:	30 00       	mov	r0,0
8000970a:	c1 58       	rjmp	80009734 <__avr32_f64_div_res_subnormal+0x5e>
8000970c:	ee 06 11 20 	rsub	r6,r7,32
80009710:	f9 b0 00 00 	moveq	r0,0
80009714:	f9 bc 00 00 	moveq	r12,0
80009718:	c0 50       	breq	80009722 <__avr32_f64_div_res_subnormal+0x4c>
8000971a:	f4 06 09 40 	lsl	r0,r10,r6
8000971e:	f6 06 09 4c 	lsl	r12,r11,r6
80009722:	e6 07 0a 42 	lsr	r2,r3,r7
80009726:	30 03       	mov	r3,0
80009728:	f4 07 0a 41 	lsr	r1,r10,r7
8000972c:	18 41       	or	r1,r12
8000972e:	f6 07 0a 4a 	lsr	r10,r11,r7
80009732:	30 0b       	mov	r11,0
80009734:	e0 12 ff 00 	andl	r2,0xff00
80009738:	e8 12 00 80 	orl	r2,0x80
8000973c:	e6 08 06 46 	mulu.d	r6,r3,r8
80009740:	e4 09 07 46 	macu.d	r6,r2,r9
80009744:	e4 08 06 44 	mulu.d	r4,r2,r8
80009748:	e6 09 06 48 	mulu.d	r8,r3,r9
8000974c:	0c 05       	add	r5,r6
8000974e:	f0 07 00 48 	adc	r8,r8,r7
80009752:	5c 09       	acr	r9
80009754:	30 07       	mov	r7,0
80009756:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000975a:	00 34       	cp.w	r4,r0
8000975c:	e2 05 13 00 	cpc	r5,r1
80009760:	c4 6b       	rjmp	800095ec <__avr32_f64_div_round_subnormal>
80009762:	1c 9b       	mov	r11,lr
80009764:	e6 1b 80 00 	andh	r11,0x8000,COH
80009768:	30 0a       	mov	r10,0
8000976a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000976e:	3f fb       	mov	r11,-1
80009770:	30 0a       	mov	r10,0
80009772:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009776:	f5 eb 10 04 	or	r4,r10,r11
8000977a:	c0 90       	breq	8000978c <__avr32_f64_div_op1_zero>
8000977c:	1c 9b       	mov	r11,lr
8000977e:	e6 1b 80 00 	andh	r11,0x8000,COH
80009782:	ea 1b 7f f0 	orh	r11,0x7ff0
80009786:	30 0a       	mov	r10,0
80009788:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000978c <__avr32_f64_div_op1_zero>:
8000978c:	f1 e9 10 15 	or	r5,r8,r9<<0x1
80009790:	ce f0       	breq	8000976e <__avr32_f64_div_res_subnormal+0x98>
80009792:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80009796:	e0 44 07 ff 	cp.w	r4,2047
8000979a:	ce 41       	brne	80009762 <__avr32_f64_div_res_subnormal+0x8c>
8000979c:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
800097a0:	ce 10       	breq	80009762 <__avr32_f64_div_res_subnormal+0x8c>
800097a2:	ce 6b       	rjmp	8000976e <__avr32_f64_div_res_subnormal+0x98>

800097a4 <__avr32_udiv64>:
800097a4:	d4 31       	pushm	r0-r7,lr
800097a6:	1a 97       	mov	r7,sp
800097a8:	20 3d       	sub	sp,12
800097aa:	10 9c       	mov	r12,r8
800097ac:	12 9e       	mov	lr,r9
800097ae:	14 93       	mov	r3,r10
800097b0:	58 09       	cp.w	r9,0
800097b2:	e0 81 00 bd 	brne	8000992c <__avr32_udiv64+0x188>
800097b6:	16 38       	cp.w	r8,r11
800097b8:	e0 88 00 40 	brls	80009838 <__avr32_udiv64+0x94>
800097bc:	f0 08 12 00 	clz	r8,r8
800097c0:	c0 d0       	breq	800097da <__avr32_udiv64+0x36>
800097c2:	f6 08 09 4b 	lsl	r11,r11,r8
800097c6:	f0 09 11 20 	rsub	r9,r8,32
800097ca:	f8 08 09 4c 	lsl	r12,r12,r8
800097ce:	f4 09 0a 49 	lsr	r9,r10,r9
800097d2:	f4 08 09 43 	lsl	r3,r10,r8
800097d6:	f3 eb 10 0b 	or	r11,r9,r11
800097da:	f8 0e 16 10 	lsr	lr,r12,0x10
800097de:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800097e2:	f6 0e 0d 00 	divu	r0,r11,lr
800097e6:	e6 0b 16 10 	lsr	r11,r3,0x10
800097ea:	00 99       	mov	r9,r0
800097ec:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800097f0:	e0 0a 02 48 	mul	r8,r0,r10
800097f4:	10 3b       	cp.w	r11,r8
800097f6:	c0 a2       	brcc	8000980a <__avr32_udiv64+0x66>
800097f8:	20 19       	sub	r9,1
800097fa:	18 0b       	add	r11,r12
800097fc:	18 3b       	cp.w	r11,r12
800097fe:	c0 63       	brcs	8000980a <__avr32_udiv64+0x66>
80009800:	10 3b       	cp.w	r11,r8
80009802:	f7 b9 03 01 	sublo	r9,1
80009806:	f7 dc e3 0b 	addcs	r11,r11,r12
8000980a:	f6 08 01 01 	sub	r1,r11,r8
8000980e:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80009812:	e2 0e 0d 00 	divu	r0,r1,lr
80009816:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000981a:	00 98       	mov	r8,r0
8000981c:	e0 0a 02 4a 	mul	r10,r0,r10
80009820:	14 33       	cp.w	r3,r10
80009822:	c0 82       	brcc	80009832 <__avr32_udiv64+0x8e>
80009824:	20 18       	sub	r8,1
80009826:	18 03       	add	r3,r12
80009828:	18 33       	cp.w	r3,r12
8000982a:	c0 43       	brcs	80009832 <__avr32_udiv64+0x8e>
8000982c:	14 33       	cp.w	r3,r10
8000982e:	f7 b8 03 01 	sublo	r8,1
80009832:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80009836:	cd f8       	rjmp	800099f4 <__avr32_udiv64+0x250>
80009838:	58 08       	cp.w	r8,0
8000983a:	c0 51       	brne	80009844 <__avr32_udiv64+0xa0>
8000983c:	30 19       	mov	r9,1
8000983e:	f2 08 0d 08 	divu	r8,r9,r8
80009842:	10 9c       	mov	r12,r8
80009844:	f8 06 12 00 	clz	r6,r12
80009848:	c0 41       	brne	80009850 <__avr32_udiv64+0xac>
8000984a:	18 1b       	sub	r11,r12
8000984c:	30 19       	mov	r9,1
8000984e:	c4 08       	rjmp	800098ce <__avr32_udiv64+0x12a>
80009850:	ec 01 11 20 	rsub	r1,r6,32
80009854:	f4 01 0a 49 	lsr	r9,r10,r1
80009858:	f8 06 09 4c 	lsl	r12,r12,r6
8000985c:	f6 06 09 48 	lsl	r8,r11,r6
80009860:	f6 01 0a 41 	lsr	r1,r11,r1
80009864:	f3 e8 10 08 	or	r8,r9,r8
80009868:	f8 03 16 10 	lsr	r3,r12,0x10
8000986c:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80009870:	e2 03 0d 00 	divu	r0,r1,r3
80009874:	f0 0b 16 10 	lsr	r11,r8,0x10
80009878:	00 9e       	mov	lr,r0
8000987a:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000987e:	e0 05 02 49 	mul	r9,r0,r5
80009882:	12 3b       	cp.w	r11,r9
80009884:	c0 a2       	brcc	80009898 <__avr32_udiv64+0xf4>
80009886:	20 1e       	sub	lr,1
80009888:	18 0b       	add	r11,r12
8000988a:	18 3b       	cp.w	r11,r12
8000988c:	c0 63       	brcs	80009898 <__avr32_udiv64+0xf4>
8000988e:	12 3b       	cp.w	r11,r9
80009890:	f7 be 03 01 	sublo	lr,1
80009894:	f7 dc e3 0b 	addcs	r11,r11,r12
80009898:	12 1b       	sub	r11,r9
8000989a:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
8000989e:	f6 03 0d 02 	divu	r2,r11,r3
800098a2:	f1 e3 11 08 	or	r8,r8,r3<<0x10
800098a6:	04 99       	mov	r9,r2
800098a8:	e4 05 02 4b 	mul	r11,r2,r5
800098ac:	16 38       	cp.w	r8,r11
800098ae:	c0 a2       	brcc	800098c2 <__avr32_udiv64+0x11e>
800098b0:	20 19       	sub	r9,1
800098b2:	18 08       	add	r8,r12
800098b4:	18 38       	cp.w	r8,r12
800098b6:	c0 63       	brcs	800098c2 <__avr32_udiv64+0x11e>
800098b8:	16 38       	cp.w	r8,r11
800098ba:	f7 b9 03 01 	sublo	r9,1
800098be:	f1 dc e3 08 	addcs	r8,r8,r12
800098c2:	f4 06 09 43 	lsl	r3,r10,r6
800098c6:	f0 0b 01 0b 	sub	r11,r8,r11
800098ca:	f3 ee 11 09 	or	r9,r9,lr<<0x10
800098ce:	f8 06 16 10 	lsr	r6,r12,0x10
800098d2:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
800098d6:	f6 06 0d 00 	divu	r0,r11,r6
800098da:	e6 0b 16 10 	lsr	r11,r3,0x10
800098de:	00 9a       	mov	r10,r0
800098e0:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800098e4:	e0 0e 02 48 	mul	r8,r0,lr
800098e8:	10 3b       	cp.w	r11,r8
800098ea:	c0 a2       	brcc	800098fe <__avr32_udiv64+0x15a>
800098ec:	20 1a       	sub	r10,1
800098ee:	18 0b       	add	r11,r12
800098f0:	18 3b       	cp.w	r11,r12
800098f2:	c0 63       	brcs	800098fe <__avr32_udiv64+0x15a>
800098f4:	10 3b       	cp.w	r11,r8
800098f6:	f7 ba 03 01 	sublo	r10,1
800098fa:	f7 dc e3 0b 	addcs	r11,r11,r12
800098fe:	f6 08 01 01 	sub	r1,r11,r8
80009902:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80009906:	e2 06 0d 00 	divu	r0,r1,r6
8000990a:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000990e:	00 98       	mov	r8,r0
80009910:	e0 0e 02 4b 	mul	r11,r0,lr
80009914:	16 33       	cp.w	r3,r11
80009916:	c0 82       	brcc	80009926 <__avr32_udiv64+0x182>
80009918:	20 18       	sub	r8,1
8000991a:	18 03       	add	r3,r12
8000991c:	18 33       	cp.w	r3,r12
8000991e:	c0 43       	brcs	80009926 <__avr32_udiv64+0x182>
80009920:	16 33       	cp.w	r3,r11
80009922:	f7 b8 03 01 	sublo	r8,1
80009926:	f1 ea 11 08 	or	r8,r8,r10<<0x10
8000992a:	c6 98       	rjmp	800099fc <__avr32_udiv64+0x258>
8000992c:	16 39       	cp.w	r9,r11
8000992e:	e0 8b 00 65 	brhi	800099f8 <__avr32_udiv64+0x254>
80009932:	f2 09 12 00 	clz	r9,r9
80009936:	c0 b1       	brne	8000994c <__avr32_udiv64+0x1a8>
80009938:	10 3a       	cp.w	r10,r8
8000993a:	5f 2a       	srhs	r10
8000993c:	1c 3b       	cp.w	r11,lr
8000993e:	5f b8       	srhi	r8
80009940:	10 4a       	or	r10,r8
80009942:	f2 0a 18 00 	cp.b	r10,r9
80009946:	c5 90       	breq	800099f8 <__avr32_udiv64+0x254>
80009948:	30 18       	mov	r8,1
8000994a:	c5 98       	rjmp	800099fc <__avr32_udiv64+0x258>
8000994c:	f0 09 09 46 	lsl	r6,r8,r9
80009950:	f2 03 11 20 	rsub	r3,r9,32
80009954:	fc 09 09 4e 	lsl	lr,lr,r9
80009958:	f0 03 0a 48 	lsr	r8,r8,r3
8000995c:	f6 09 09 4c 	lsl	r12,r11,r9
80009960:	f4 03 0a 42 	lsr	r2,r10,r3
80009964:	ef 46 ff f4 	st.w	r7[-12],r6
80009968:	f6 03 0a 43 	lsr	r3,r11,r3
8000996c:	18 42       	or	r2,r12
8000996e:	f1 ee 10 0c 	or	r12,r8,lr
80009972:	f8 01 16 10 	lsr	r1,r12,0x10
80009976:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000997a:	e6 01 0d 04 	divu	r4,r3,r1
8000997e:	e4 03 16 10 	lsr	r3,r2,0x10
80009982:	08 9e       	mov	lr,r4
80009984:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80009988:	e8 06 02 48 	mul	r8,r4,r6
8000998c:	10 33       	cp.w	r3,r8
8000998e:	c0 a2       	brcc	800099a2 <__avr32_udiv64+0x1fe>
80009990:	20 1e       	sub	lr,1
80009992:	18 03       	add	r3,r12
80009994:	18 33       	cp.w	r3,r12
80009996:	c0 63       	brcs	800099a2 <__avr32_udiv64+0x1fe>
80009998:	10 33       	cp.w	r3,r8
8000999a:	f7 be 03 01 	sublo	lr,1
8000999e:	e7 dc e3 03 	addcs	r3,r3,r12
800099a2:	10 13       	sub	r3,r8
800099a4:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
800099a8:	e6 01 0d 00 	divu	r0,r3,r1
800099ac:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800099b0:	00 98       	mov	r8,r0
800099b2:	e0 06 02 46 	mul	r6,r0,r6
800099b6:	0c 3b       	cp.w	r11,r6
800099b8:	c0 a2       	brcc	800099cc <__avr32_udiv64+0x228>
800099ba:	20 18       	sub	r8,1
800099bc:	18 0b       	add	r11,r12
800099be:	18 3b       	cp.w	r11,r12
800099c0:	c0 63       	brcs	800099cc <__avr32_udiv64+0x228>
800099c2:	0c 3b       	cp.w	r11,r6
800099c4:	f7 dc e3 0b 	addcs	r11,r11,r12
800099c8:	f7 b8 03 01 	sublo	r8,1
800099cc:	f1 ee 11 08 	or	r8,r8,lr<<0x10
800099d0:	ee f4 ff f4 	ld.w	r4,r7[-12]
800099d4:	0c 1b       	sub	r11,r6
800099d6:	f0 04 06 42 	mulu.d	r2,r8,r4
800099da:	06 95       	mov	r5,r3
800099dc:	16 35       	cp.w	r5,r11
800099de:	e0 8b 00 0a 	brhi	800099f2 <__avr32_udiv64+0x24e>
800099e2:	5f 0b       	sreq	r11
800099e4:	f4 09 09 49 	lsl	r9,r10,r9
800099e8:	12 32       	cp.w	r2,r9
800099ea:	5f b9       	srhi	r9
800099ec:	f7 e9 00 09 	and	r9,r11,r9
800099f0:	c0 60       	breq	800099fc <__avr32_udiv64+0x258>
800099f2:	20 18       	sub	r8,1
800099f4:	30 09       	mov	r9,0
800099f6:	c0 38       	rjmp	800099fc <__avr32_udiv64+0x258>
800099f8:	30 09       	mov	r9,0
800099fa:	12 98       	mov	r8,r9
800099fc:	10 9a       	mov	r10,r8
800099fe:	12 93       	mov	r3,r9
80009a00:	10 92       	mov	r2,r8
80009a02:	12 9b       	mov	r11,r9
80009a04:	2f dd       	sub	sp,-12
80009a06:	d8 32       	popm	r0-r7,pc

80009a08 <__avr32_umod64>:
80009a08:	d4 31       	pushm	r0-r7,lr
80009a0a:	1a 97       	mov	r7,sp
80009a0c:	20 3d       	sub	sp,12
80009a0e:	10 9c       	mov	r12,r8
80009a10:	12 95       	mov	r5,r9
80009a12:	14 9e       	mov	lr,r10
80009a14:	16 91       	mov	r1,r11
80009a16:	16 96       	mov	r6,r11
80009a18:	58 09       	cp.w	r9,0
80009a1a:	e0 81 00 81 	brne	80009b1c <__avr32_umod64+0x114>
80009a1e:	16 38       	cp.w	r8,r11
80009a20:	e0 88 00 12 	brls	80009a44 <__avr32_umod64+0x3c>
80009a24:	f0 08 12 00 	clz	r8,r8
80009a28:	c4 e0       	breq	80009ac4 <__avr32_umod64+0xbc>
80009a2a:	f6 08 09 46 	lsl	r6,r11,r8
80009a2e:	f8 08 09 4c 	lsl	r12,r12,r8
80009a32:	f0 0b 11 20 	rsub	r11,r8,32
80009a36:	f4 08 09 4e 	lsl	lr,r10,r8
80009a3a:	f4 0b 0a 4b 	lsr	r11,r10,r11
80009a3e:	f7 e6 10 06 	or	r6,r11,r6
80009a42:	c4 18       	rjmp	80009ac4 <__avr32_umod64+0xbc>
80009a44:	58 08       	cp.w	r8,0
80009a46:	c0 51       	brne	80009a50 <__avr32_umod64+0x48>
80009a48:	30 19       	mov	r9,1
80009a4a:	f2 08 0d 08 	divu	r8,r9,r8
80009a4e:	10 9c       	mov	r12,r8
80009a50:	f8 08 12 00 	clz	r8,r12
80009a54:	c0 31       	brne	80009a5a <__avr32_umod64+0x52>
80009a56:	18 16       	sub	r6,r12
80009a58:	c3 68       	rjmp	80009ac4 <__avr32_umod64+0xbc>
80009a5a:	f0 03 11 20 	rsub	r3,r8,32
80009a5e:	f4 03 0a 4b 	lsr	r11,r10,r3
80009a62:	f8 08 09 4c 	lsl	r12,r12,r8
80009a66:	ec 08 09 49 	lsl	r9,r6,r8
80009a6a:	ec 03 0a 43 	lsr	r3,r6,r3
80009a6e:	f7 e9 10 09 	or	r9,r11,r9
80009a72:	f8 05 16 10 	lsr	r5,r12,0x10
80009a76:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80009a7a:	e6 05 0d 02 	divu	r2,r3,r5
80009a7e:	f2 0e 16 10 	lsr	lr,r9,0x10
80009a82:	ec 02 02 4b 	mul	r11,r6,r2
80009a86:	fd e3 11 0e 	or	lr,lr,r3<<0x10
80009a8a:	16 3e       	cp.w	lr,r11
80009a8c:	c0 72       	brcc	80009a9a <__avr32_umod64+0x92>
80009a8e:	18 0e       	add	lr,r12
80009a90:	18 3e       	cp.w	lr,r12
80009a92:	c0 43       	brcs	80009a9a <__avr32_umod64+0x92>
80009a94:	16 3e       	cp.w	lr,r11
80009a96:	fd dc e3 0e 	addcs	lr,lr,r12
80009a9a:	fc 0b 01 03 	sub	r3,lr,r11
80009a9e:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
80009aa2:	e6 05 0d 02 	divu	r2,r3,r5
80009aa6:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80009aaa:	a5 36       	mul	r6,r2
80009aac:	0c 39       	cp.w	r9,r6
80009aae:	c0 72       	brcc	80009abc <__avr32_umod64+0xb4>
80009ab0:	18 09       	add	r9,r12
80009ab2:	18 39       	cp.w	r9,r12
80009ab4:	c0 43       	brcs	80009abc <__avr32_umod64+0xb4>
80009ab6:	0c 39       	cp.w	r9,r6
80009ab8:	f3 dc e3 09 	addcs	r9,r9,r12
80009abc:	f2 06 01 06 	sub	r6,r9,r6
80009ac0:	f4 08 09 4e 	lsl	lr,r10,r8
80009ac4:	f8 0a 16 10 	lsr	r10,r12,0x10
80009ac8:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80009acc:	ec 0a 0d 02 	divu	r2,r6,r10
80009ad0:	fc 09 16 10 	lsr	r9,lr,0x10
80009ad4:	ea 02 02 4b 	mul	r11,r5,r2
80009ad8:	f3 e3 11 09 	or	r9,r9,r3<<0x10
80009adc:	16 39       	cp.w	r9,r11
80009ade:	c0 72       	brcc	80009aec <__avr32_umod64+0xe4>
80009ae0:	18 09       	add	r9,r12
80009ae2:	18 39       	cp.w	r9,r12
80009ae4:	c0 43       	brcs	80009aec <__avr32_umod64+0xe4>
80009ae6:	16 39       	cp.w	r9,r11
80009ae8:	f3 dc e3 09 	addcs	r9,r9,r12
80009aec:	f2 0b 01 0b 	sub	r11,r9,r11
80009af0:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80009af4:	f6 0a 0d 0a 	divu	r10,r11,r10
80009af8:	fd eb 11 0e 	or	lr,lr,r11<<0x10
80009afc:	ea 0a 02 4a 	mul	r10,r5,r10
80009b00:	14 3e       	cp.w	lr,r10
80009b02:	c0 72       	brcc	80009b10 <__avr32_umod64+0x108>
80009b04:	18 0e       	add	lr,r12
80009b06:	18 3e       	cp.w	lr,r12
80009b08:	c0 43       	brcs	80009b10 <__avr32_umod64+0x108>
80009b0a:	14 3e       	cp.w	lr,r10
80009b0c:	fd dc e3 0e 	addcs	lr,lr,r12
80009b10:	fc 0a 01 0a 	sub	r10,lr,r10
80009b14:	30 0b       	mov	r11,0
80009b16:	f4 08 0a 4a 	lsr	r10,r10,r8
80009b1a:	c7 b8       	rjmp	80009c10 <__avr32_umod64+0x208>
80009b1c:	16 39       	cp.w	r9,r11
80009b1e:	e0 8b 00 79 	brhi	80009c10 <__avr32_umod64+0x208>
80009b22:	f2 09 12 00 	clz	r9,r9
80009b26:	c1 21       	brne	80009b4a <__avr32_umod64+0x142>
80009b28:	10 3a       	cp.w	r10,r8
80009b2a:	5f 2b       	srhs	r11
80009b2c:	0a 31       	cp.w	r1,r5
80009b2e:	5f ba       	srhi	r10
80009b30:	f7 ea 10 0a 	or	r10,r11,r10
80009b34:	f2 0a 18 00 	cp.b	r10,r9
80009b38:	c0 60       	breq	80009b44 <__avr32_umod64+0x13c>
80009b3a:	fc 08 01 0c 	sub	r12,lr,r8
80009b3e:	e2 05 01 46 	sbc	r6,r1,r5
80009b42:	18 9e       	mov	lr,r12
80009b44:	0c 9b       	mov	r11,r6
80009b46:	1c 9a       	mov	r10,lr
80009b48:	c6 48       	rjmp	80009c10 <__avr32_umod64+0x208>
80009b4a:	ea 09 09 4c 	lsl	r12,r5,r9
80009b4e:	f2 06 11 20 	rsub	r6,r9,32
80009b52:	f6 09 09 4b 	lsl	r11,r11,r9
80009b56:	f0 09 09 42 	lsl	r2,r8,r9
80009b5a:	ef 46 ff f4 	st.w	r7[-12],r6
80009b5e:	f0 06 0a 48 	lsr	r8,r8,r6
80009b62:	18 48       	or	r8,r12
80009b64:	e2 06 0a 4c 	lsr	r12,r1,r6
80009b68:	f4 09 09 43 	lsl	r3,r10,r9
80009b6c:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
80009b70:	f4 06 0a 4a 	lsr	r10,r10,r6
80009b74:	16 4a       	or	r10,r11
80009b76:	f0 0b 16 10 	lsr	r11,r8,0x10
80009b7a:	f8 0b 0d 04 	divu	r4,r12,r11
80009b7e:	f4 0c 16 10 	lsr	r12,r10,0x10
80009b82:	08 91       	mov	r1,r4
80009b84:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
80009b88:	e8 0e 02 46 	mul	r6,r4,lr
80009b8c:	0c 3c       	cp.w	r12,r6
80009b8e:	c0 a2       	brcc	80009ba2 <__avr32_umod64+0x19a>
80009b90:	20 11       	sub	r1,1
80009b92:	10 0c       	add	r12,r8
80009b94:	10 3c       	cp.w	r12,r8
80009b96:	c0 63       	brcs	80009ba2 <__avr32_umod64+0x19a>
80009b98:	0c 3c       	cp.w	r12,r6
80009b9a:	f7 b1 03 01 	sublo	r1,1
80009b9e:	f9 d8 e3 0c 	addcs	r12,r12,r8
80009ba2:	0c 1c       	sub	r12,r6
80009ba4:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
80009ba8:	f8 0b 0d 04 	divu	r4,r12,r11
80009bac:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
80009bb0:	08 96       	mov	r6,r4
80009bb2:	e8 0e 02 4e 	mul	lr,r4,lr
80009bb6:	1c 3b       	cp.w	r11,lr
80009bb8:	c0 a2       	brcc	80009bcc <__avr32_umod64+0x1c4>
80009bba:	20 16       	sub	r6,1
80009bbc:	10 0b       	add	r11,r8
80009bbe:	10 3b       	cp.w	r11,r8
80009bc0:	c0 63       	brcs	80009bcc <__avr32_umod64+0x1c4>
80009bc2:	1c 3b       	cp.w	r11,lr
80009bc4:	f7 b6 03 01 	sublo	r6,1
80009bc8:	f7 d8 e3 0b 	addcs	r11,r11,r8
80009bcc:	ed e1 11 01 	or	r1,r6,r1<<0x10
80009bd0:	1c 1b       	sub	r11,lr
80009bd2:	e2 02 06 40 	mulu.d	r0,r1,r2
80009bd6:	00 9e       	mov	lr,r0
80009bd8:	02 9c       	mov	r12,r1
80009bda:	16 3c       	cp.w	r12,r11
80009bdc:	e0 8b 00 08 	brhi	80009bec <__avr32_umod64+0x1e4>
80009be0:	5f 06       	sreq	r6
80009be2:	06 30       	cp.w	r0,r3
80009be4:	5f ba       	srhi	r10
80009be6:	ed ea 00 0a 	and	r10,r6,r10
80009bea:	c0 60       	breq	80009bf6 <__avr32_umod64+0x1ee>
80009bec:	fc 02 01 04 	sub	r4,lr,r2
80009bf0:	f8 08 01 4c 	sbc	r12,r12,r8
80009bf4:	08 9e       	mov	lr,r4
80009bf6:	e6 0e 01 0a 	sub	r10,r3,lr
80009bfa:	f6 0c 01 4c 	sbc	r12,r11,r12
80009bfe:	ee f1 ff f4 	ld.w	r1,r7[-12]
80009c02:	f8 09 0a 4b 	lsr	r11,r12,r9
80009c06:	f4 09 0a 4a 	lsr	r10,r10,r9
80009c0a:	f8 01 09 4c 	lsl	r12,r12,r1
80009c0e:	18 4a       	or	r10,r12
80009c10:	2f dd       	sub	sp,-12
80009c12:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

80009e00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80009e00:	c0 08       	rjmp	80009e00 <_evba>
	...

80009e04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80009e04:	c0 08       	rjmp	80009e04 <_handle_TLB_Multiple_Hit>
	...

80009e08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80009e08:	c0 08       	rjmp	80009e08 <_handle_Bus_Error_Data_Fetch>
	...

80009e0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80009e0c:	c0 08       	rjmp	80009e0c <_handle_Bus_Error_Instruction_Fetch>
	...

80009e10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80009e10:	c0 08       	rjmp	80009e10 <_handle_NMI>
	...

80009e14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80009e14:	c0 08       	rjmp	80009e14 <_handle_Instruction_Address>
	...

80009e18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80009e18:	c0 08       	rjmp	80009e18 <_handle_ITLB_Protection>
	...

80009e1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80009e1c:	c0 08       	rjmp	80009e1c <_handle_Breakpoint>
	...

80009e20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80009e20:	c0 08       	rjmp	80009e20 <_handle_Illegal_Opcode>
	...

80009e24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80009e24:	c0 08       	rjmp	80009e24 <_handle_Unimplemented_Instruction>
	...

80009e28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80009e28:	c0 08       	rjmp	80009e28 <_handle_Privilege_Violation>
	...

80009e2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
80009e2c:	c0 08       	rjmp	80009e2c <_handle_Floating_Point>
	...

80009e30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80009e30:	c0 08       	rjmp	80009e30 <_handle_Coprocessor_Absent>
	...

80009e34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80009e34:	c0 08       	rjmp	80009e34 <_handle_Data_Address_Read>
	...

80009e38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80009e38:	c0 08       	rjmp	80009e38 <_handle_Data_Address_Write>
	...

80009e3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80009e3c:	c0 08       	rjmp	80009e3c <_handle_DTLB_Protection_Read>
	...

80009e40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80009e40:	c0 08       	rjmp	80009e40 <_handle_DTLB_Protection_Write>
	...

80009e44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80009e44:	c0 08       	rjmp	80009e44 <_handle_DTLB_Modified>
	...

80009e50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80009e50:	c0 08       	rjmp	80009e50 <_handle_ITLB_Miss>
	...

80009e60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80009e60:	c0 08       	rjmp	80009e60 <_handle_DTLB_Miss_Read>
	...

80009e70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80009e70:	c0 08       	rjmp	80009e70 <_handle_DTLB_Miss_Write>
	...

80009f00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80009f00:	c0 08       	rjmp	80009f00 <_handle_Supervisor_Call>
80009f02:	d7 03       	nop

80009f04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009f04:	30 0c       	mov	r12,0
80009f06:	fe b0 c4 9d 	rcall	80002840 <_get_interrupt_handler>
80009f0a:	58 0c       	cp.w	r12,0
80009f0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009f10:	d6 03       	rete

80009f12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009f12:	30 1c       	mov	r12,1
80009f14:	fe b0 c4 96 	rcall	80002840 <_get_interrupt_handler>
80009f18:	58 0c       	cp.w	r12,0
80009f1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009f1e:	d6 03       	rete

80009f20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009f20:	30 2c       	mov	r12,2
80009f22:	fe b0 c4 8f 	rcall	80002840 <_get_interrupt_handler>
80009f26:	58 0c       	cp.w	r12,0
80009f28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009f2c:	d6 03       	rete

80009f2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009f2e:	30 3c       	mov	r12,3
80009f30:	fe b0 c4 88 	rcall	80002840 <_get_interrupt_handler>
80009f34:	58 0c       	cp.w	r12,0
80009f36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009f3a:	d6 03       	rete
80009f3c:	d7 03       	nop
80009f3e:	d7 03       	nop
80009f40:	d7 03       	nop
80009f42:	d7 03       	nop
80009f44:	d7 03       	nop
80009f46:	d7 03       	nop
80009f48:	d7 03       	nop
80009f4a:	d7 03       	nop
80009f4c:	d7 03       	nop
80009f4e:	d7 03       	nop
80009f50:	d7 03       	nop
80009f52:	d7 03       	nop
80009f54:	d7 03       	nop
80009f56:	d7 03       	nop
80009f58:	d7 03       	nop
80009f5a:	d7 03       	nop
80009f5c:	d7 03       	nop
80009f5e:	d7 03       	nop
80009f60:	d7 03       	nop
80009f62:	d7 03       	nop
80009f64:	d7 03       	nop
80009f66:	d7 03       	nop
80009f68:	d7 03       	nop
80009f6a:	d7 03       	nop
80009f6c:	d7 03       	nop
80009f6e:	d7 03       	nop
80009f70:	d7 03       	nop
80009f72:	d7 03       	nop
80009f74:	d7 03       	nop
80009f76:	d7 03       	nop
80009f78:	d7 03       	nop
80009f7a:	d7 03       	nop
80009f7c:	d7 03       	nop
80009f7e:	d7 03       	nop
80009f80:	d7 03       	nop
80009f82:	d7 03       	nop
80009f84:	d7 03       	nop
80009f86:	d7 03       	nop
80009f88:	d7 03       	nop
80009f8a:	d7 03       	nop
80009f8c:	d7 03       	nop
80009f8e:	d7 03       	nop
80009f90:	d7 03       	nop
80009f92:	d7 03       	nop
80009f94:	d7 03       	nop
80009f96:	d7 03       	nop
80009f98:	d7 03       	nop
80009f9a:	d7 03       	nop
80009f9c:	d7 03       	nop
80009f9e:	d7 03       	nop
80009fa0:	d7 03       	nop
80009fa2:	d7 03       	nop
80009fa4:	d7 03       	nop
80009fa6:	d7 03       	nop
80009fa8:	d7 03       	nop
80009faa:	d7 03       	nop
80009fac:	d7 03       	nop
80009fae:	d7 03       	nop
80009fb0:	d7 03       	nop
80009fb2:	d7 03       	nop
80009fb4:	d7 03       	nop
80009fb6:	d7 03       	nop
80009fb8:	d7 03       	nop
80009fba:	d7 03       	nop
80009fbc:	d7 03       	nop
80009fbe:	d7 03       	nop
80009fc0:	d7 03       	nop
80009fc2:	d7 03       	nop
80009fc4:	d7 03       	nop
80009fc6:	d7 03       	nop
80009fc8:	d7 03       	nop
80009fca:	d7 03       	nop
80009fcc:	d7 03       	nop
80009fce:	d7 03       	nop
80009fd0:	d7 03       	nop
80009fd2:	d7 03       	nop
80009fd4:	d7 03       	nop
80009fd6:	d7 03       	nop
80009fd8:	d7 03       	nop
80009fda:	d7 03       	nop
80009fdc:	d7 03       	nop
80009fde:	d7 03       	nop
80009fe0:	d7 03       	nop
80009fe2:	d7 03       	nop
80009fe4:	d7 03       	nop
80009fe6:	d7 03       	nop
80009fe8:	d7 03       	nop
80009fea:	d7 03       	nop
80009fec:	d7 03       	nop
80009fee:	d7 03       	nop
80009ff0:	d7 03       	nop
80009ff2:	d7 03       	nop
80009ff4:	d7 03       	nop
80009ff6:	d7 03       	nop
80009ff8:	d7 03       	nop
80009ffa:	d7 03       	nop
80009ffc:	d7 03       	nop
80009ffe:	d7 03       	nop
