============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 23 2019  12:45:24 pm
  Module:                 cas3
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           6   14.079    gscl45nm 
AOI21X1         18   50.684    gscl45nm 
AOI22X1          6   19.711    gscl45nm 
BUFX2           30   70.395    gscl45nm 
INVX1           84  118.264    gscl45nm 
MUX2X1          48  180.211    gscl45nm 
NAND2X1          3    5.632    gscl45nm 
NOR2X1           3    7.039    gscl45nm 
OAI21X1         12   33.790    gscl45nm 
----------------------------------------
total          210  499.804             


                                  
  Type   Instances   Area  Area % 
----------------------------------
inverter        84 118.264   23.7 
buffer          30  70.395   14.1 
logic           96 311.146   62.3 
----------------------------------
total          210 499.804  100.0 

