

================================================================
== Vivado HLS Report for 'L1toORAN'
================================================================
* Date:           Thu Feb 17 14:19:48 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        L1toORAN
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     2.771|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   12|   12|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     129|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|     189|     106|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      72|    -|
|Register         |        2|      -|     988|     322|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      0|    1177|     629|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |             Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |L1toORAN_udiv_8ns_8ns_3_12_1_U1  |L1toORAN_udiv_8ns_8ns_3_12_1  |        0|      0|  189|  106|    0|
    +---------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |Total                            |                              |        0|      0|  189|  106|    0|
    +---------------------------------+------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |CDATA_COUNTER_V                   |     +    |      0|  0|  15|           8|           1|
    |add_ln301_fu_561_p2               |     +    |      0|  0|  11|           1|           3|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1073                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1075                 |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1084                 |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op152_write_state13  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op166_write_state13  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op169_write_state13  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op179_write_state13  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op205_write_state13  |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_258_p3           |    and   |      0|  0|   2|           1|           0|
    |grp_fu_328_p2                     |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln125_fu_404_p2              |   icmp   |      0|  0|  11|           8|           4|
    |icmp_ln139_fu_595_p2              |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln879_fu_359_p2              |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln891_fu_601_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln895_fu_551_p2              |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln899_fu_424_p2              |   icmp   |      0|  0|  11|           8|           5|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state13_io               |    or    |      0|  0|   2|           1|           1|
    |or_ln139_fu_607_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln895_fu_567_p3            |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 129|          62|          41|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |L1_axis_V_TDATA_blk_n             |   9|          2|    1|          2|
    |application_header_V_TDATA_blk_n  |   9|          2|    1|          2|
    |extension_header_V_TDATA_blk_n    |   9|          2|    1|          2|
    |mux_config_V_V_TDATA_blk_n        |   9|          2|    1|          2|
    |mux_configs_V                     |   9|          2|   96|        192|
    |numBeams_V_V_TDATA_blk_n          |   9|          2|    1|          2|
    |rtcid_V_V_TDATA_blk_n             |   9|          2|    1|          2|
    |section_header_V_TDATA_blk_n      |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  72|         16|  103|        206|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |appn_hdr_dataDirecti      |   1|   0|    1|          0|
    |appn_hdr_filterIndex      |   4|   0|    4|          0|
    |appn_hdr_frameId_V        |   8|   0|    8|          0|
    |appn_hdr_numSections      |   8|   0|    8|          0|
    |appn_hdr_payloadVers      |   3|   0|    3|          0|
    |appn_hdr_sectionType      |   1|   0|    1|          0|
    |appn_hdr_slotID_V         |   6|   0|    6|          0|
    |appn_hdr_startsymbol      |   4|   0|    4|          0|
    |appn_hdr_subframeId_s     |   4|   0|    4|          0|
    |count                     |   1|   0|    1|          0|
    |count_load_reg_1225       |   1|   0|    1|          0|
    |cplane_data_counter_s     |   8|   0|    8|          0|
    |extn_hdr_RAD_V            |   1|   0|    1|          0|
    |extn_hdr_bfWCompHdr_s     |   8|   0|    8|          0|
    |extn_hdr_disablebfW_s     |   1|   0|    1|          0|
    |extn_hdr_ef_V             |   1|   0|    1|          0|
    |extn_hdr_extLen_V         |  16|   0|   16|          0|
    |extn_hdr_numBundPRB_s     |   8|   0|    8|          0|
    |icmp_ln125_reg_1199       |   1|   0|    1|          0|
    |icmp_ln63_reg_1217        |   1|   0|    1|          0|
    |icmp_ln879_reg_1180       |   1|   0|    1|          0|
    |icmp_ln899_reg_1209       |   1|   0|    1|          0|
    |icmp_ln93_reg_1213        |   1|   0|    1|          0|
    |mux_configs_V             |  96|   0|   96|          0|
    |numMatrix_V               |   3|   0|    3|          0|
    |or_ln139_reg_1234         |   1|   0|    1|          0|
    |p_Result_19_reg_1203      |   8|   0|    8|          0|
    |p_Result_2_reg_1184       |   2|   0|    2|          0|
    |prb_bit_V                 |   2|   0|    2|          0|
    |section_hdr_numPrbu_s     |   8|   0|    8|          0|
    |section_hdr_rb_V          |   1|   0|    1|          0|
    |section_hdr_reMask_V      |  12|   0|   12|          0|
    |section_hdr_sectionI      |  12|   0|   12|          0|
    |section_hdr_startPrb      |   8|   0|    8|          0|
    |section_hdr_symInc_V      |   1|   0|    1|          0|
    |state_V                   |   2|   0|    2|          0|
    |tmp1_reg_1147             |  64|   0|   64|          0|
    |tmp_1_reg_1189            |   1|   0|    1|          0|
    |tmp_2_reg_1221            |   1|   0|    1|          0|
    |tmp_V_2_reg_1229          |   3|   0|    3|          0|
    |tmp_numPrbu_V_reg_1193    |   8|   0|    8|          0|
    |tmp_reg_1143              |   1|   0|    1|          0|
    |value_V                   |   8|   0|    8|          0|
    |icmp_ln125_reg_1199       |  64|  32|    1|          0|
    |icmp_ln63_reg_1217        |  64|  32|    1|          0|
    |icmp_ln879_reg_1180       |  64|  32|    1|          0|
    |icmp_ln899_reg_1209       |  64|  32|    1|          0|
    |icmp_ln93_reg_1213        |  64|  32|    1|          0|
    |p_Result_19_reg_1203      |  64|  32|    8|          0|
    |p_Result_2_reg_1184       |  64|  32|    2|          0|
    |tmp1_reg_1147             |   4|   2|   64|          0|
    |tmp_1_reg_1189            |  64|  32|    1|          0|
    |tmp_numPrbu_V_reg_1193    |  64|  32|    8|          0|
    |tmp_reg_1143              |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 988| 322|  433|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+--------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+-----------------------------+-----+-----+--------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_none |       L1toORAN       | return value |
|ap_rst_n                     |  in |    1| ap_ctrl_none |       L1toORAN       | return value |
|L1_axis_V_TDATA              |  in |   64|     axis     |       L1_axis_V      |    pointer   |
|L1_axis_V_TVALID             |  in |    1|     axis     |       L1_axis_V      |    pointer   |
|L1_axis_V_TREADY             | out |    1|     axis     |       L1_axis_V      |    pointer   |
|application_header_V_TDATA   | out |   64|     axis     | application_header_V |    pointer   |
|application_header_V_TVALID  | out |    1|     axis     | application_header_V |    pointer   |
|application_header_V_TREADY  |  in |    1|     axis     | application_header_V |    pointer   |
|section_header_V_TDATA       | out |   64|     axis     |   section_header_V   |    pointer   |
|section_header_V_TVALID      | out |    1|     axis     |   section_header_V   |    pointer   |
|section_header_V_TREADY      |  in |    1|     axis     |   section_header_V   |    pointer   |
|extension_header_V_TDATA     | out |   72|     axis     |  extension_header_V  |    pointer   |
|extension_header_V_TVALID    | out |    1|     axis     |  extension_header_V  |    pointer   |
|extension_header_V_TREADY    |  in |    1|     axis     |  extension_header_V  |    pointer   |
|mux_config_V_V_TDATA         | out |   96|     axis     |    mux_config_V_V    |    pointer   |
|mux_config_V_V_TVALID        | out |    1|     axis     |    mux_config_V_V    |    pointer   |
|mux_config_V_V_TREADY        |  in |    1|     axis     |    mux_config_V_V    |    pointer   |
|numBeams_V_V_TDATA           | out |    8|     axis     |     numBeams_V_V     |    pointer   |
|numBeams_V_V_TVALID          | out |    1|     axis     |     numBeams_V_V     |    pointer   |
|numBeams_V_V_TREADY          |  in |    1|     axis     |     numBeams_V_V     |    pointer   |
|l1toc_stateout_V             | out |    8|    ap_none   |   l1toc_stateout_V   |    pointer   |
|rtcid_V_V_TDATA              | out |   16|     axis     |       rtcid_V_V      |    pointer   |
|rtcid_V_V_TVALID             | out |    1|     axis     |       rtcid_V_V      |    pointer   |
|rtcid_V_V_TREADY             |  in |    1|     axis     |       rtcid_V_V      |    pointer   |
|CDATA_COUNTER_V              | out |    8|    ap_none   |    CDATA_COUNTER_V   |    pointer   |
+-----------------------------+-----+-----+--------------+----------------------+--------------+

