;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-122
	DJN -9, @-20
	SUB @127, 106
	SUB #112, @0
	DJN -9, @-20
	CMP #112, @0
	CMP @72, @250
	SUB -1, <-6
	SUB #12, @60
	SUB #12, @60
	DJN -9, @-20
	SUB @72, @250
	SUB #112, @0
	ADD -127, 579
	MOV -7, <-20
	CMP 12, @-10
	CMP 12, @-10
	CMP 12, @-10
	ADD 210, 66
	SUB #12, @60
	ADD 210, 66
	ADD 210, 66
	MOV -7, <-20
	SUB @72, @250
	SUB @72, @250
	SUB #72, @760
	MOV @0, @2
	SUB 10, 20
	SUB @0, @0
	SPL 0, <-2
	SPL 0, <-2
	ADD 300, 90
	ADD 300, 90
	CMP 12, @-10
	ADD 270, 60
	ADD 210, 66
	MOV -7, <-20
	SPL 727, 600
	MOV -7, <-20
	ADD 1, 0
	MOV -7, <-20
	DJN -1, @-20
	SUB @129, 103
	ADD 270, 60
	CMP -207, <-120
	CMP -207, <-120
