--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 8.592 ns
From           : GPIO[21]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]
From Clock     : --
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 22.489 ns
From           : LessThan0~2_OTERM219
To             : DEBUG_LED2
From Clock     : IFCLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.682 ns
From           : SDOBACK
To             : FX2_PE1
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 5.787 ns
From           : MDOUT
To             : q[0]
From Clock     : --
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Setup: 'IFCLK'
Slack          : -0.075 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 47.66 MHz ( period = 20.982 ns )
From           : CCcount[0]
To             : PCC~reg0
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 1

Type           : Clock Setup: 'MCLK_12MHZ'
Slack          : 0.260 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 49.23 MHz ( period = 20.312 ns )
From           : CCcount[0]
To             : PCC~reg0
From Clock     : MCLK_12MHZ
To Clock       : MCLK_12MHZ
Failed Paths   : 0

Type           : Clock Setup: 'SPI_SCK'
Slack          : 13.006 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 127.76 MHz ( period = 7.827 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Setup: 'FX2_CLK'
Slack          : 17.111 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 268.67 MHz ( period = 3.722 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Clock Setup: 'PCLK_12MHZ'
Slack          : 29.416 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : 47.24 MHz ( period = 21.168 ns )
From           : CCcount[0]
To             : PCC~reg0
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 0

Type           : Clock Setup: 'CLK_12MHZ'
Slack          : 30.475 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : 48.95 MHz ( period = 20.430 ns )
From           : CCcount[0]
To             : PCC~reg0
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 0

Type           : Clock Hold: 'IFCLK'
Slack          : -6.847 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : division:division_phoenix|quotient[12]
To             : PCC~reg0
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 989

Type           : Clock Hold: 'PCLK_12MHZ'
Slack          : -6.027 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : AK_reset~reg0
To             : DFS0~reg0
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 974

Type           : Clock Hold: 'CLK_12MHZ'
Slack          : -5.658 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : AK_reset~reg0
To             : DFS0~reg0
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 740

Type           : Clock Hold: 'MCLK_12MHZ'
Slack          : -5.599 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : AK_reset~reg0
To             : DFS0~reg0
From Clock     : MCLK_12MHZ
To Clock       : MCLK_12MHZ
Failed Paths   : 697

Type           : Clock Hold: 'SPI_SCK'
Slack          : 0.499 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Hold: 'FX2_CLK'
Slack          : 0.914 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 3401

--------------------------------------------------------------------------------------

