int F_1 ( const char * V_1 , const struct V_2 * V_3 ,\r\nconst char * V_4 , ... )\r\n{\r\nT_1 args ;\r\nstruct V_5 V_6 ;\r\nint V_7 ;\r\nva_start ( args , V_4 ) ;\r\nV_6 . V_8 = V_4 ;\r\nV_6 . V_9 = & args ;\r\nif ( V_3 -> V_10 )\r\nV_7 = F_2 ( L_1 ,\r\nV_1 , V_11 , V_3 -> V_12 -> V_13 , & V_6 ) ;\r\nelse\r\nV_7 = F_2 ( L_2 ,\r\nV_1 , V_11 , F_3 ( & V_3 -> V_14 -> V_15 -> V_12 ) ,\r\nV_3 -> V_16 , & V_6 ) ;\r\nva_end ( args ) ;\r\nreturn V_7 ;\r\n}\r\nstatic int F_4 ( struct V_17 * V_14 )\r\n{\r\nstruct V_18 * V_19 = & V_14 -> V_20 ;\r\nint V_7 ;\r\nV_19 -> V_21 = V_21 ;\r\nif ( V_19 -> V_21 && ! ( V_14 -> V_12 -> V_22 . V_23\r\n& V_24 ) ) {\r\nF_5 ( V_14 , L_3 ) ;\r\nV_19 -> V_21 = 0 ;\r\n}\r\nfor ( V_7 = 1 ; V_7 <= V_25 ; V_7 ++ ) {\r\nV_19 -> V_26 [ V_7 ] . V_27 = 1 ;\r\nV_19 -> V_26 [ V_7 ] . V_28 = V_29 ;\r\nV_19 -> V_26 [ V_7 ] . V_30 = 1 ;\r\nV_19 -> V_26 [ V_7 ] . V_31 = V_32 ;\r\nV_19 -> V_26 [ V_7 ] . V_33 = V_34 ;\r\nV_19 -> V_26 [ V_7 ] . V_35 = V_36 ;\r\nV_19 -> V_26 [ V_7 ] . V_37 = V_38 +\r\n( ! ! V_29 ) * V_39 ;\r\nV_19 -> V_26 [ V_7 ] . V_40 = 0 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void * F_6 ( struct V_41 * V_12 , void * V_42 , T_2 V_16 )\r\n{\r\nstruct V_17 * V_43 = V_42 ;\r\nreturn V_43 -> V_44 [ V_16 ] ;\r\n}\r\nstatic void F_7 ( struct V_41 * V_12 , void * V_45 ,\r\nenum V_46 V_47 , int V_16 )\r\n{\r\nstruct V_17 * V_14 = (struct V_17 * ) V_45 ;\r\nstruct V_2 * V_3 ;\r\nif ( ! V_14 -> V_44 [ V_16 ] )\r\nreturn;\r\nV_3 = F_8 ( V_14 -> V_44 [ V_16 ] ) ;\r\nswitch ( V_47 ) {\r\ncase V_48 :\r\ncase V_49 :\r\nV_3 -> V_50 = V_47 ;\r\nF_9 ( V_14 -> V_51 , & V_3 -> V_52 ) ;\r\nbreak;\r\ncase V_53 :\r\nF_10 ( V_14 , L_4 ) ;\r\nbreak;\r\ndefault:\r\nF_5 ( V_14 , L_5 , V_47 ) ;\r\n}\r\n}\r\nstatic void F_11 ( struct V_41 * V_12 , void * V_45 )\r\n{\r\nstruct V_17 * V_14 = V_45 ;\r\nint V_7 ;\r\nF_12 ( & V_14 -> V_54 ) ;\r\nV_14 -> V_55 = false ;\r\nF_13 ( & V_14 -> V_54 ) ;\r\nF_14 (i, dev, MLX4_PORT_TYPE_ETH)\r\nif ( V_14 -> V_44 [ V_7 ] )\r\nF_15 ( V_14 -> V_44 [ V_7 ] ) ;\r\nF_16 ( V_14 -> V_51 ) ;\r\nF_17 ( V_14 -> V_51 ) ;\r\nF_18 ( V_12 , & V_14 -> V_56 ) ;\r\nF_19 ( V_14 -> V_57 ) ;\r\nF_20 ( V_12 , & V_14 -> V_58 ) ;\r\nF_21 ( V_12 , V_14 -> V_59 ) ;\r\nF_22 ( V_14 ) ;\r\n}\r\nstatic void * F_23 ( struct V_41 * V_12 )\r\n{\r\nstruct V_17 * V_14 ;\r\nint V_7 ;\r\nint V_60 ;\r\nF_24 ( V_61 L_6 , V_62 ) ;\r\nV_14 = F_25 ( sizeof *V_14 , V_63 ) ;\r\nif ( ! V_14 ) {\r\nF_26 ( & V_12 -> V_15 -> V_12 , L_7\r\nL_8 ) ;\r\nV_60 = - V_64 ;\r\ngoto V_65;\r\n}\r\nif ( F_27 ( V_12 , & V_14 -> V_59 ) )\r\ngoto V_66;\r\nif ( F_28 ( V_12 , & V_14 -> V_58 ) )\r\ngoto V_67;\r\nV_14 -> V_57 = F_29 ( ( V_68 ) V_14 -> V_58 . V_69 << V_70 ,\r\nV_71 ) ;\r\nif ( ! V_14 -> V_57 )\r\ngoto V_72;\r\nF_30 ( & V_14 -> V_73 ) ;\r\nV_14 -> V_12 = V_12 ;\r\nV_14 -> V_74 = & ( V_12 -> V_15 -> V_12 ) ;\r\nV_14 -> V_15 = V_12 -> V_15 ;\r\nV_14 -> V_55 = false ;\r\nV_14 -> V_75 = ! ! ( V_12 -> V_22 . V_23 & ( 1 << 15 ) ) ;\r\nif ( ! V_14 -> V_75 )\r\nF_5 ( V_14 , L_9\r\nL_10 ) ;\r\nif ( F_31 ( V_14 -> V_12 , V_14 -> V_59 , 0 , ~ 0ull ,\r\nV_76 | V_77 ,\r\n0 , 0 , & V_14 -> V_56 ) ) {\r\nF_10 ( V_14 , L_11 ) ;\r\ngoto V_78;\r\n}\r\nif ( F_32 ( V_14 -> V_12 , & V_14 -> V_56 ) ) {\r\nF_10 ( V_14 , L_12 ) ;\r\ngoto V_79;\r\n}\r\nV_60 = F_4 ( V_14 ) ;\r\nif ( V_60 ) {\r\nF_10 ( V_14 , L_13 ) ;\r\ngoto V_79;\r\n}\r\nV_14 -> V_80 = 0 ;\r\nF_14 (i, dev, MLX4_PORT_TYPE_ETH)\r\nV_14 -> V_80 ++ ;\r\nF_14 (i, dev, MLX4_PORT_TYPE_ETH) {\r\nif ( ! V_12 -> V_22 . V_81 ) {\r\nV_14 -> V_20 . V_26 [ V_7 ] . V_82 =\r\nF_33 ( F_34 ( int , V_83 ,\r\nF_35 ( int ,\r\nV_12 -> V_22 . V_84 ,\r\nV_85 ) ) ) ;\r\n} else {\r\nV_14 -> V_20 . V_26 [ V_7 ] . V_82 = F_33 (\r\nF_35 ( int , V_12 -> V_22 . V_81 /\r\nV_12 -> V_22 . V_86 - 1 , V_87 - 1 ) ) ;\r\n}\r\n}\r\nV_14 -> V_51 = F_36 ( L_14 ) ;\r\nif ( ! V_14 -> V_51 ) {\r\nV_60 = - V_64 ;\r\ngoto V_79;\r\n}\r\nF_37 ( & V_14 -> V_54 ) ;\r\nV_14 -> V_55 = true ;\r\nF_14 (i, dev, MLX4_PORT_TYPE_ETH) {\r\nF_38 ( V_14 , L_15 , V_7 ) ;\r\nif ( F_39 ( V_14 , V_7 , & V_14 -> V_20 . V_26 [ V_7 ] ) )\r\nV_14 -> V_44 [ V_7 ] = NULL ;\r\n}\r\nreturn V_14 ;\r\nV_79:\r\nF_18 ( V_12 , & V_14 -> V_56 ) ;\r\nV_78:\r\nif ( ! V_14 -> V_57 )\r\nF_19 ( V_14 -> V_57 ) ;\r\nV_72:\r\nF_20 ( V_12 , & V_14 -> V_58 ) ;\r\nV_67:\r\nF_21 ( V_12 , V_14 -> V_59 ) ;\r\nV_66:\r\nF_22 ( V_14 ) ;\r\nV_65:\r\nreturn NULL ;\r\n}\r\nstatic int T_3 F_40 ( void )\r\n{\r\nreturn F_41 ( & V_88 ) ;\r\n}\r\nstatic void T_4 F_42 ( void )\r\n{\r\nF_43 ( & V_88 ) ;\r\n}
