\hypertarget{union__hw__mpu__cesr}{}\section{\+\_\+hw\+\_\+mpu\+\_\+cesr Union Reference}
\label{union__hw__mpu__cesr}\index{\+\_\+hw\+\_\+mpu\+\_\+cesr@{\+\_\+hw\+\_\+mpu\+\_\+cesr}}


H\+W\+\_\+\+M\+P\+U\+\_\+\+C\+E\+SR -\/ Control/\+Error Status Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mpu.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields}{\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__mpu__cesr_abe32250c9f0040c465a366944e7a53c9}{}\label{union__hw__mpu__cesr_abe32250c9f0040c465a366944e7a53c9}

\item 
struct \hyperlink{struct__hw__mpu__cesr_1_1__hw__mpu__cesr__bitfields}{\+\_\+hw\+\_\+mpu\+\_\+cesr\+::\+\_\+hw\+\_\+mpu\+\_\+cesr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mpu__cesr_a9449bf76c7e328cd8934a40677fdfd9e}{}\label{union__hw__mpu__cesr_a9449bf76c7e328cd8934a40677fdfd9e}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+P\+U\+\_\+\+C\+E\+SR -\/ Control/\+Error Status Register (RW) 

Reset value\+: 0x00815101U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mpu.\+h\end{DoxyCompactItemize}
