{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 01:03:25 2024 " "Info: Processing started: Fri Nov 08 01:03:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsr_reg -c fsr_reg " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fsr_reg -c fsr_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsr_reg-fsr_reg " "Info: Found design unit 1: fsr_reg-fsr_reg" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsr_reg " "Info: Found entity 1: fsr_reg" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsr_reg " "Info: Elaborating entity \"fsr_reg\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_reg fsr_reg.vhd(25) " "Warning (10631): VHDL Process Statement warning at fsr_reg.vhd(25): inferring latch(es) for signal or variable \"mem_reg\", which holds its previous value in one or more paths through the process" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[0\] fsr_reg.vhd(25) " "Info (10041): Inferred latch for \"mem_reg\[0\]\" at fsr_reg.vhd(25)" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[1\] fsr_reg.vhd(25) " "Info (10041): Inferred latch for \"mem_reg\[1\]\" at fsr_reg.vhd(25)" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[2\] fsr_reg.vhd(25) " "Info (10041): Inferred latch for \"mem_reg\[2\]\" at fsr_reg.vhd(25)" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[3\] fsr_reg.vhd(25) " "Info (10041): Inferred latch for \"mem_reg\[3\]\" at fsr_reg.vhd(25)" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[4\] fsr_reg.vhd(25) " "Info (10041): Inferred latch for \"mem_reg\[4\]\" at fsr_reg.vhd(25)" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[5\] fsr_reg.vhd(25) " "Info (10041): Inferred latch for \"mem_reg\[5\]\" at fsr_reg.vhd(25)" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[6\] fsr_reg.vhd(25) " "Info (10041): Inferred latch for \"mem_reg\[6\]\" at fsr_reg.vhd(25)" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_reg\[7\] fsr_reg.vhd(25) " "Info (10041): Inferred latch for \"mem_reg\[7\]\" at fsr_reg.vhd(25)" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Warning: Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nrst " "Warning (15610): No output dependent on input pin \"nrst\"" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_in " "Warning (15610): No output dependent on input pin \"clk_in\"" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "abus_in\[0\] " "Warning (15610): No output dependent on input pin \"abus_in\[0\]\"" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "abus_in\[1\] " "Warning (15610): No output dependent on input pin \"abus_in\[1\]\"" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "abus_in\[2\] " "Warning (15610): No output dependent on input pin \"abus_in\[2\]\"" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "abus_in\[3\] " "Warning (15610): No output dependent on input pin \"abus_in\[3\]\"" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "abus_in\[4\] " "Warning (15610): No output dependent on input pin \"abus_in\[4\]\"" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "abus_in\[5\] " "Warning (15610): No output dependent on input pin \"abus_in\[5\]\"" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "abus_in\[6\] " "Warning (15610): No output dependent on input pin \"abus_in\[6\]\"" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "abus_in\[7\] " "Warning (15610): No output dependent on input pin \"abus_in\[7\]\"" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "abus_in\[8\] " "Warning (15610): No output dependent on input pin \"abus_in\[8\]\"" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wr_en " "Warning (15610): No output dependent on input pin \"wr_en\"" {  } { { "fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/Faculdade/PUC-sistemas-reconfiguraveis/tp2/fsr_reg/fsr_reg.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Info: Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 01:03:27 2024 " "Info: Processing ended: Fri Nov 08 01:03:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
