/*
 * QEMU model of Liverpool's DCE device.
 *
 * Copyright (c) 2017 Alexandro Sanchez Bach
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
 */

#include "lvp_dce.h"

#include "dce/dce_8_0_d.h"

/* Helpers */
#define CASE(x) \
    case x: return #x;

const char* liverpool_gc_dce_name(uint32_t index)
{
    switch (index) {
    CASE(mmPIPE0_PG_CONFIG);
    CASE(mmPIPE0_PG_ENABLE);
    CASE(mmPIPE0_PG_STATUS);
    CASE(mmPIPE1_PG_CONFIG);
    CASE(mmPIPE1_PG_ENABLE);
    CASE(mmPIPE1_PG_STATUS);
    CASE(mmPIPE2_PG_CONFIG);
    CASE(mmPIPE2_PG_ENABLE);
    CASE(mmPIPE2_PG_STATUS);
    CASE(mmPIPE3_PG_CONFIG);
    CASE(mmPIPE3_PG_ENABLE);
    CASE(mmPIPE3_PG_STATUS);
    CASE(mmPIPE4_PG_CONFIG);
    CASE(mmPIPE4_PG_ENABLE);
    CASE(mmPIPE4_PG_STATUS);
    CASE(mmPIPE5_PG_CONFIG);
    CASE(mmPIPE5_PG_ENABLE);
    CASE(mmPIPE5_PG_STATUS);
    CASE(mmDC_IP_REQUEST_CNTL);
    CASE(mmDC_PGFSM_CONFIG_REG);
    CASE(mmDC_PGFSM_WRITE_REG);
    CASE(mmDC_PGCNTL_STATUS_REG);
    CASE(mmDCPG_TEST_DEBUG_INDEX);
    CASE(mmDCPG_TEST_DEBUG_DATA);
    CASE(mmBL1_PWM_AMBIENT_LIGHT_LEVEL);
    CASE(mmBL1_PWM_USER_LEVEL);
    CASE(mmBL1_PWM_TARGET_ABM_LEVEL);
    CASE(mmBL1_PWM_CURRENT_ABM_LEVEL);
    CASE(mmBL1_PWM_FINAL_DUTY_CYCLE);
    CASE(mmBL1_PWM_MINIMUM_DUTY_CYCLE);
    CASE(mmBL1_PWM_ABM_CNTL);
    CASE(mmBL1_PWM_BL_UPDATE_SAMPLE_RATE);
    CASE(mmBL1_PWM_GRP2_REG_LOCK);
    CASE(mmDC_ABM1_CNTL);
    CASE(mmDC_ABM1_IPCSC_COEFF_SEL);
    CASE(mmDC_ABM1_ACE_OFFSET_SLOPE_0);
    CASE(mmDC_ABM1_ACE_OFFSET_SLOPE_1);
    CASE(mmDC_ABM1_ACE_OFFSET_SLOPE_2);
    CASE(mmDC_ABM1_ACE_OFFSET_SLOPE_3);
    CASE(mmDC_ABM1_ACE_OFFSET_SLOPE_4);
    CASE(mmDC_ABM1_ACE_THRES_12);
    CASE(mmDC_ABM1_ACE_THRES_34);
    CASE(mmDC_ABM1_ACE_CNTL_MISC);
    CASE(mmDC_ABM1_DEBUG_MISC);
    CASE(mmDC_ABM1_HGLS_REG_READ_PROGRESS);
    CASE(mmDC_ABM1_HG_MISC_CTRL);
    CASE(mmDC_ABM1_LS_SUM_OF_LUMA);
    CASE(mmDC_ABM1_LS_MIN_MAX_LUMA);
    CASE(mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA);
    CASE(mmDC_ABM1_LS_PIXEL_COUNT);
    CASE(mmDC_ABM1_LS_OVR_SCAN_BIN);
    CASE(mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES);
    CASE(mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT);
    CASE(mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT);
    CASE(mmDC_ABM1_HG_SAMPLE_RATE);
    CASE(mmDC_ABM1_LS_SAMPLE_RATE);
    CASE(mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG);
    CASE(mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX);
    CASE(mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX);
    CASE(mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX);
    CASE(mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX);
    CASE(mmDC_ABM1_HG_RESULT_1);
    CASE(mmDC_ABM1_HG_RESULT_2);
    CASE(mmDC_ABM1_HG_RESULT_3);
    CASE(mmDC_ABM1_HG_RESULT_4);
    CASE(mmDC_ABM1_HG_RESULT_5);
    CASE(mmDC_ABM1_HG_RESULT_6);
    CASE(mmDC_ABM1_HG_RESULT_7);
    CASE(mmDC_ABM1_HG_RESULT_8);
    CASE(mmDC_ABM1_HG_RESULT_9);
    CASE(mmDC_ABM1_HG_RESULT_10);
    CASE(mmDC_ABM1_HG_RESULT_11);
    CASE(mmDC_ABM1_HG_RESULT_12);
    CASE(mmDC_ABM1_HG_RESULT_13);
    CASE(mmDC_ABM1_HG_RESULT_14);
    CASE(mmDC_ABM1_HG_RESULT_15);
    CASE(mmDC_ABM1_HG_RESULT_16);
    CASE(mmDC_ABM1_HG_RESULT_17);
    CASE(mmDC_ABM1_HG_RESULT_18);
    CASE(mmDC_ABM1_HG_RESULT_19);
    CASE(mmDC_ABM1_HG_RESULT_20);
    CASE(mmDC_ABM1_HG_RESULT_21);
    CASE(mmDC_ABM1_HG_RESULT_22);
    CASE(mmDC_ABM1_HG_RESULT_23);
    CASE(mmDC_ABM1_HG_RESULT_24);
    CASE(mmDC_ABM1_OVERSCAN_PIXEL_VALUE);
    CASE(mmDC_ABM1_BL_MASTER_LOCK);
    CASE(mmABM_TEST_DEBUG_INDEX);
    CASE(mmABM_TEST_DEBUG_DATA);
    CASE(mmCRTC0_CRTC_DCFE_CLOCK_CONTROL);
    CASE(mmCRTC1_CRTC_DCFE_CLOCK_CONTROL);
    CASE(mmCRTC2_CRTC_DCFE_CLOCK_CONTROL);
    CASE(mmCRTC3_CRTC_DCFE_CLOCK_CONTROL);
    CASE(mmCRTC4_CRTC_DCFE_CLOCK_CONTROL);
    CASE(mmCRTC5_CRTC_DCFE_CLOCK_CONTROL);
    CASE(mmCRTC0_CRTC_H_BLANK_EARLY_NUM);
    CASE(mmCRTC1_CRTC_H_BLANK_EARLY_NUM);
    CASE(mmCRTC2_CRTC_H_BLANK_EARLY_NUM);
    CASE(mmCRTC3_CRTC_H_BLANK_EARLY_NUM);
    CASE(mmCRTC4_CRTC_H_BLANK_EARLY_NUM);
    CASE(mmCRTC5_CRTC_H_BLANK_EARLY_NUM);
    CASE(mmCRTC0_DCFE_DBG_SEL);
    CASE(mmCRTC1_DCFE_DBG_SEL);
    CASE(mmCRTC2_DCFE_DBG_SEL);
    CASE(mmCRTC3_DCFE_DBG_SEL);
    CASE(mmCRTC4_DCFE_DBG_SEL);
    CASE(mmCRTC5_DCFE_DBG_SEL);
    CASE(mmCRTC0_DCFE_MEM_LIGHT_SLEEP_CNTL);
    CASE(mmCRTC1_DCFE_MEM_LIGHT_SLEEP_CNTL);
    CASE(mmCRTC2_DCFE_MEM_LIGHT_SLEEP_CNTL);
    CASE(mmCRTC3_DCFE_MEM_LIGHT_SLEEP_CNTL);
    CASE(mmCRTC4_DCFE_MEM_LIGHT_SLEEP_CNTL);
    CASE(mmCRTC5_DCFE_MEM_LIGHT_SLEEP_CNTL);
    CASE(mmCRTC0_CRTC_H_TOTAL);
    CASE(mmCRTC1_CRTC_H_TOTAL);
    CASE(mmCRTC2_CRTC_H_TOTAL);
    CASE(mmCRTC3_CRTC_H_TOTAL);
    CASE(mmCRTC4_CRTC_H_TOTAL);
    CASE(mmCRTC5_CRTC_H_TOTAL);
    CASE(mmCRTC0_CRTC_H_BLANK_START_END);
    CASE(mmCRTC1_CRTC_H_BLANK_START_END);
    CASE(mmCRTC2_CRTC_H_BLANK_START_END);
    CASE(mmCRTC3_CRTC_H_BLANK_START_END);
    CASE(mmCRTC4_CRTC_H_BLANK_START_END);
    CASE(mmCRTC5_CRTC_H_BLANK_START_END);
    CASE(mmCRTC0_CRTC_H_SYNC_A);
    CASE(mmCRTC1_CRTC_H_SYNC_A);
    CASE(mmCRTC2_CRTC_H_SYNC_A);
    CASE(mmCRTC3_CRTC_H_SYNC_A);
    CASE(mmCRTC4_CRTC_H_SYNC_A);
    CASE(mmCRTC5_CRTC_H_SYNC_A);
    CASE(mmCRTC0_CRTC_H_SYNC_A_CNTL);
    CASE(mmCRTC1_CRTC_H_SYNC_A_CNTL);
    CASE(mmCRTC2_CRTC_H_SYNC_A_CNTL);
    CASE(mmCRTC3_CRTC_H_SYNC_A_CNTL);
    CASE(mmCRTC4_CRTC_H_SYNC_A_CNTL);
    CASE(mmCRTC5_CRTC_H_SYNC_A_CNTL);
    CASE(mmCRTC0_CRTC_H_SYNC_B);
    CASE(mmCRTC1_CRTC_H_SYNC_B);
    CASE(mmCRTC2_CRTC_H_SYNC_B);
    CASE(mmCRTC3_CRTC_H_SYNC_B);
    CASE(mmCRTC4_CRTC_H_SYNC_B);
    CASE(mmCRTC5_CRTC_H_SYNC_B);
    CASE(mmCRTC0_CRTC_H_SYNC_B_CNTL);
    CASE(mmCRTC1_CRTC_H_SYNC_B_CNTL);
    CASE(mmCRTC2_CRTC_H_SYNC_B_CNTL);
    CASE(mmCRTC3_CRTC_H_SYNC_B_CNTL);
    CASE(mmCRTC4_CRTC_H_SYNC_B_CNTL);
    CASE(mmCRTC5_CRTC_H_SYNC_B_CNTL);
    CASE(mmCRTC0_CRTC_VBI_END);
    CASE(mmCRTC1_CRTC_VBI_END);
    CASE(mmCRTC2_CRTC_VBI_END);
    CASE(mmCRTC3_CRTC_VBI_END);
    CASE(mmCRTC4_CRTC_VBI_END);
    CASE(mmCRTC5_CRTC_VBI_END);
    CASE(mmCRTC0_CRTC_V_TOTAL);
    CASE(mmCRTC1_CRTC_V_TOTAL);
    CASE(mmCRTC2_CRTC_V_TOTAL);
    CASE(mmCRTC3_CRTC_V_TOTAL);
    CASE(mmCRTC4_CRTC_V_TOTAL);
    CASE(mmCRTC5_CRTC_V_TOTAL);
    CASE(mmCRTC0_CRTC_V_TOTAL_MIN);
    CASE(mmCRTC1_CRTC_V_TOTAL_MIN);
    CASE(mmCRTC2_CRTC_V_TOTAL_MIN);
    CASE(mmCRTC3_CRTC_V_TOTAL_MIN);
    CASE(mmCRTC4_CRTC_V_TOTAL_MIN);
    CASE(mmCRTC5_CRTC_V_TOTAL_MIN);
    CASE(mmCRTC0_CRTC_V_TOTAL_MAX);
    CASE(mmCRTC1_CRTC_V_TOTAL_MAX);
    CASE(mmCRTC2_CRTC_V_TOTAL_MAX);
    CASE(mmCRTC3_CRTC_V_TOTAL_MAX);
    CASE(mmCRTC4_CRTC_V_TOTAL_MAX);
    CASE(mmCRTC5_CRTC_V_TOTAL_MAX);
    CASE(mmCRTC0_CRTC_V_TOTAL_CONTROL);
    CASE(mmCRTC1_CRTC_V_TOTAL_CONTROL);
    CASE(mmCRTC2_CRTC_V_TOTAL_CONTROL);
    CASE(mmCRTC3_CRTC_V_TOTAL_CONTROL);
    CASE(mmCRTC4_CRTC_V_TOTAL_CONTROL);
    CASE(mmCRTC5_CRTC_V_TOTAL_CONTROL);
    CASE(mmCRTC0_CRTC_V_TOTAL_INT_STATUS);
    CASE(mmCRTC1_CRTC_V_TOTAL_INT_STATUS);
    CASE(mmCRTC2_CRTC_V_TOTAL_INT_STATUS);
    CASE(mmCRTC3_CRTC_V_TOTAL_INT_STATUS);
    CASE(mmCRTC4_CRTC_V_TOTAL_INT_STATUS);
    CASE(mmCRTC5_CRTC_V_TOTAL_INT_STATUS);
    CASE(mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS);
    CASE(mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS);
    CASE(mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS);
    CASE(mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS);
    CASE(mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS);
    CASE(mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS);
    CASE(mmCRTC0_CRTC_V_BLANK_START_END);
    CASE(mmCRTC1_CRTC_V_BLANK_START_END);
    CASE(mmCRTC2_CRTC_V_BLANK_START_END);
    CASE(mmCRTC3_CRTC_V_BLANK_START_END);
    CASE(mmCRTC4_CRTC_V_BLANK_START_END);
    CASE(mmCRTC5_CRTC_V_BLANK_START_END);
    CASE(mmCRTC0_CRTC_V_SYNC_A);
    CASE(mmCRTC1_CRTC_V_SYNC_A);
    CASE(mmCRTC2_CRTC_V_SYNC_A);
    CASE(mmCRTC3_CRTC_V_SYNC_A);
    CASE(mmCRTC4_CRTC_V_SYNC_A);
    CASE(mmCRTC5_CRTC_V_SYNC_A);
    CASE(mmCRTC0_CRTC_V_SYNC_A_CNTL);
    CASE(mmCRTC1_CRTC_V_SYNC_A_CNTL);
    CASE(mmCRTC2_CRTC_V_SYNC_A_CNTL);
    CASE(mmCRTC3_CRTC_V_SYNC_A_CNTL);
    CASE(mmCRTC4_CRTC_V_SYNC_A_CNTL);
    CASE(mmCRTC5_CRTC_V_SYNC_A_CNTL);
    CASE(mmCRTC0_CRTC_V_SYNC_B);
    CASE(mmCRTC1_CRTC_V_SYNC_B);
    CASE(mmCRTC2_CRTC_V_SYNC_B);
    CASE(mmCRTC3_CRTC_V_SYNC_B);
    CASE(mmCRTC4_CRTC_V_SYNC_B);
    CASE(mmCRTC5_CRTC_V_SYNC_B);
    CASE(mmCRTC0_CRTC_V_SYNC_B_CNTL);
    CASE(mmCRTC1_CRTC_V_SYNC_B_CNTL);
    CASE(mmCRTC2_CRTC_V_SYNC_B_CNTL);
    CASE(mmCRTC3_CRTC_V_SYNC_B_CNTL);
    CASE(mmCRTC4_CRTC_V_SYNC_B_CNTL);
    CASE(mmCRTC5_CRTC_V_SYNC_B_CNTL);
    CASE(mmCRTC0_CRTC_DTMTEST_CNTL);
    CASE(mmCRTC1_CRTC_DTMTEST_CNTL);
    CASE(mmCRTC2_CRTC_DTMTEST_CNTL);
    CASE(mmCRTC3_CRTC_DTMTEST_CNTL);
    CASE(mmCRTC4_CRTC_DTMTEST_CNTL);
    CASE(mmCRTC5_CRTC_DTMTEST_CNTL);
    CASE(mmCRTC0_CRTC_DTMTEST_STATUS_POSITION);
    CASE(mmCRTC1_CRTC_DTMTEST_STATUS_POSITION);
    CASE(mmCRTC2_CRTC_DTMTEST_STATUS_POSITION);
    CASE(mmCRTC3_CRTC_DTMTEST_STATUS_POSITION);
    CASE(mmCRTC4_CRTC_DTMTEST_STATUS_POSITION);
    CASE(mmCRTC5_CRTC_DTMTEST_STATUS_POSITION);
    CASE(mmCRTC0_CRTC_TRIGA_CNTL);
    CASE(mmCRTC1_CRTC_TRIGA_CNTL);
    CASE(mmCRTC2_CRTC_TRIGA_CNTL);
    CASE(mmCRTC3_CRTC_TRIGA_CNTL);
    CASE(mmCRTC4_CRTC_TRIGA_CNTL);
    CASE(mmCRTC5_CRTC_TRIGA_CNTL);
    CASE(mmCRTC0_CRTC_TRIGA_MANUAL_TRIG);
    CASE(mmCRTC1_CRTC_TRIGA_MANUAL_TRIG);
    CASE(mmCRTC2_CRTC_TRIGA_MANUAL_TRIG);
    CASE(mmCRTC3_CRTC_TRIGA_MANUAL_TRIG);
    CASE(mmCRTC4_CRTC_TRIGA_MANUAL_TRIG);
    CASE(mmCRTC5_CRTC_TRIGA_MANUAL_TRIG);
    CASE(mmCRTC0_CRTC_TRIGB_CNTL);
    CASE(mmCRTC1_CRTC_TRIGB_CNTL);
    CASE(mmCRTC2_CRTC_TRIGB_CNTL);
    CASE(mmCRTC3_CRTC_TRIGB_CNTL);
    CASE(mmCRTC4_CRTC_TRIGB_CNTL);
    CASE(mmCRTC5_CRTC_TRIGB_CNTL);
    CASE(mmCRTC0_CRTC_TRIGB_MANUAL_TRIG);
    CASE(mmCRTC1_CRTC_TRIGB_MANUAL_TRIG);
    CASE(mmCRTC2_CRTC_TRIGB_MANUAL_TRIG);
    CASE(mmCRTC3_CRTC_TRIGB_MANUAL_TRIG);
    CASE(mmCRTC4_CRTC_TRIGB_MANUAL_TRIG);
    CASE(mmCRTC5_CRTC_TRIGB_MANUAL_TRIG);
    CASE(mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL);
    CASE(mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL);
    CASE(mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL);
    CASE(mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL);
    CASE(mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL);
    CASE(mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL);
    CASE(mmCRTC0_CRTC_FLOW_CONTROL);
    CASE(mmCRTC1_CRTC_FLOW_CONTROL);
    CASE(mmCRTC2_CRTC_FLOW_CONTROL);
    CASE(mmCRTC3_CRTC_FLOW_CONTROL);
    CASE(mmCRTC4_CRTC_FLOW_CONTROL);
    CASE(mmCRTC5_CRTC_FLOW_CONTROL);
    CASE(mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE);
    CASE(mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE);
    CASE(mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE);
    CASE(mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE);
    CASE(mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE);
    CASE(mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE);
    CASE(mmCRTC0_CRTC_CONTROL);
    CASE(mmCRTC1_CRTC_CONTROL);
    CASE(mmCRTC2_CRTC_CONTROL);
    CASE(mmCRTC3_CRTC_CONTROL);
    CASE(mmCRTC4_CRTC_CONTROL);
    CASE(mmCRTC5_CRTC_CONTROL);
    CASE(mmCRTC0_CRTC_BLANK_CONTROL);
    CASE(mmCRTC1_CRTC_BLANK_CONTROL);
    CASE(mmCRTC2_CRTC_BLANK_CONTROL);
    CASE(mmCRTC3_CRTC_BLANK_CONTROL);
    CASE(mmCRTC4_CRTC_BLANK_CONTROL);
    CASE(mmCRTC5_CRTC_BLANK_CONTROL);
    CASE(mmCRTC0_CRTC_INTERLACE_CONTROL);
    CASE(mmCRTC1_CRTC_INTERLACE_CONTROL);
    CASE(mmCRTC2_CRTC_INTERLACE_CONTROL);
    CASE(mmCRTC3_CRTC_INTERLACE_CONTROL);
    CASE(mmCRTC4_CRTC_INTERLACE_CONTROL);
    CASE(mmCRTC5_CRTC_INTERLACE_CONTROL);
    CASE(mmCRTC0_CRTC_INTERLACE_STATUS);
    CASE(mmCRTC1_CRTC_INTERLACE_STATUS);
    CASE(mmCRTC2_CRTC_INTERLACE_STATUS);
    CASE(mmCRTC3_CRTC_INTERLACE_STATUS);
    CASE(mmCRTC4_CRTC_INTERLACE_STATUS);
    CASE(mmCRTC5_CRTC_INTERLACE_STATUS);
    CASE(mmCRTC0_CRTC_FIELD_INDICATION_CONTROL);
    CASE(mmCRTC1_CRTC_FIELD_INDICATION_CONTROL);
    CASE(mmCRTC2_CRTC_FIELD_INDICATION_CONTROL);
    CASE(mmCRTC3_CRTC_FIELD_INDICATION_CONTROL);
    CASE(mmCRTC4_CRTC_FIELD_INDICATION_CONTROL);
    CASE(mmCRTC5_CRTC_FIELD_INDICATION_CONTROL);
    CASE(mmCRTC0_CRTC_PIXEL_DATA_READBACK0);
    CASE(mmCRTC1_CRTC_PIXEL_DATA_READBACK0);
    CASE(mmCRTC2_CRTC_PIXEL_DATA_READBACK0);
    CASE(mmCRTC3_CRTC_PIXEL_DATA_READBACK0);
    CASE(mmCRTC4_CRTC_PIXEL_DATA_READBACK0);
    CASE(mmCRTC5_CRTC_PIXEL_DATA_READBACK0);
    CASE(mmCRTC0_CRTC_PIXEL_DATA_READBACK1);
    CASE(mmCRTC1_CRTC_PIXEL_DATA_READBACK1);
    CASE(mmCRTC2_CRTC_PIXEL_DATA_READBACK1);
    CASE(mmCRTC3_CRTC_PIXEL_DATA_READBACK1);
    CASE(mmCRTC4_CRTC_PIXEL_DATA_READBACK1);
    CASE(mmCRTC5_CRTC_PIXEL_DATA_READBACK1);
    CASE(mmCRTC0_CRTC_STATUS);
    CASE(mmCRTC1_CRTC_STATUS);
    CASE(mmCRTC2_CRTC_STATUS);
    CASE(mmCRTC3_CRTC_STATUS);
    CASE(mmCRTC4_CRTC_STATUS);
    CASE(mmCRTC5_CRTC_STATUS);
    CASE(mmCRTC0_CRTC_STATUS_POSITION);
    CASE(mmCRTC1_CRTC_STATUS_POSITION);
    CASE(mmCRTC2_CRTC_STATUS_POSITION);
    CASE(mmCRTC3_CRTC_STATUS_POSITION);
    CASE(mmCRTC4_CRTC_STATUS_POSITION);
    CASE(mmCRTC5_CRTC_STATUS_POSITION);
    CASE(mmCRTC0_CRTC_NOM_VERT_POSITION);
    CASE(mmCRTC1_CRTC_NOM_VERT_POSITION);
    CASE(mmCRTC2_CRTC_NOM_VERT_POSITION);
    CASE(mmCRTC3_CRTC_NOM_VERT_POSITION);
    CASE(mmCRTC4_CRTC_NOM_VERT_POSITION);
    CASE(mmCRTC5_CRTC_NOM_VERT_POSITION);
    CASE(mmCRTC0_CRTC_STATUS_FRAME_COUNT);
    CASE(mmCRTC1_CRTC_STATUS_FRAME_COUNT);
    CASE(mmCRTC2_CRTC_STATUS_FRAME_COUNT);
    CASE(mmCRTC3_CRTC_STATUS_FRAME_COUNT);
    CASE(mmCRTC4_CRTC_STATUS_FRAME_COUNT);
    CASE(mmCRTC5_CRTC_STATUS_FRAME_COUNT);
    CASE(mmCRTC0_CRTC_STATUS_VF_COUNT);
    CASE(mmCRTC1_CRTC_STATUS_VF_COUNT);
    CASE(mmCRTC2_CRTC_STATUS_VF_COUNT);
    CASE(mmCRTC3_CRTC_STATUS_VF_COUNT);
    CASE(mmCRTC4_CRTC_STATUS_VF_COUNT);
    CASE(mmCRTC5_CRTC_STATUS_VF_COUNT);
    CASE(mmCRTC0_CRTC_STATUS_HV_COUNT);
    CASE(mmCRTC1_CRTC_STATUS_HV_COUNT);
    CASE(mmCRTC2_CRTC_STATUS_HV_COUNT);
    CASE(mmCRTC3_CRTC_STATUS_HV_COUNT);
    CASE(mmCRTC4_CRTC_STATUS_HV_COUNT);
    CASE(mmCRTC5_CRTC_STATUS_HV_COUNT);
    CASE(mmCRTC0_CRTC_COUNT_CONTROL);
    CASE(mmCRTC1_CRTC_COUNT_CONTROL);
    CASE(mmCRTC2_CRTC_COUNT_CONTROL);
    CASE(mmCRTC3_CRTC_COUNT_CONTROL);
    CASE(mmCRTC4_CRTC_COUNT_CONTROL);
    CASE(mmCRTC5_CRTC_COUNT_CONTROL);
    CASE(mmCRTC0_CRTC_COUNT_RESET);
    CASE(mmCRTC1_CRTC_COUNT_RESET);
    CASE(mmCRTC2_CRTC_COUNT_RESET);
    CASE(mmCRTC3_CRTC_COUNT_RESET);
    CASE(mmCRTC4_CRTC_COUNT_RESET);
    CASE(mmCRTC5_CRTC_COUNT_RESET);
    CASE(mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE);
    CASE(mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE);
    CASE(mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE);
    CASE(mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE);
    CASE(mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE);
    CASE(mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE);
    CASE(mmCRTC0_CRTC_VERT_SYNC_CONTROL);
    CASE(mmCRTC1_CRTC_VERT_SYNC_CONTROL);
    CASE(mmCRTC2_CRTC_VERT_SYNC_CONTROL);
    CASE(mmCRTC3_CRTC_VERT_SYNC_CONTROL);
    CASE(mmCRTC4_CRTC_VERT_SYNC_CONTROL);
    CASE(mmCRTC5_CRTC_VERT_SYNC_CONTROL);
    CASE(mmCRTC0_CRTC_STEREO_STATUS);
    CASE(mmCRTC1_CRTC_STEREO_STATUS);
    CASE(mmCRTC2_CRTC_STEREO_STATUS);
    CASE(mmCRTC3_CRTC_STEREO_STATUS);
    CASE(mmCRTC4_CRTC_STEREO_STATUS);
    CASE(mmCRTC5_CRTC_STEREO_STATUS);
    CASE(mmCRTC0_CRTC_STEREO_CONTROL);
    CASE(mmCRTC1_CRTC_STEREO_CONTROL);
    CASE(mmCRTC2_CRTC_STEREO_CONTROL);
    CASE(mmCRTC3_CRTC_STEREO_CONTROL);
    CASE(mmCRTC4_CRTC_STEREO_CONTROL);
    CASE(mmCRTC5_CRTC_STEREO_CONTROL);
    CASE(mmCRTC0_CRTC_SNAPSHOT_STATUS);
    CASE(mmCRTC1_CRTC_SNAPSHOT_STATUS);
    CASE(mmCRTC2_CRTC_SNAPSHOT_STATUS);
    CASE(mmCRTC3_CRTC_SNAPSHOT_STATUS);
    CASE(mmCRTC4_CRTC_SNAPSHOT_STATUS);
    CASE(mmCRTC5_CRTC_SNAPSHOT_STATUS);
    CASE(mmCRTC0_CRTC_SNAPSHOT_CONTROL);
    CASE(mmCRTC1_CRTC_SNAPSHOT_CONTROL);
    CASE(mmCRTC2_CRTC_SNAPSHOT_CONTROL);
    CASE(mmCRTC3_CRTC_SNAPSHOT_CONTROL);
    CASE(mmCRTC4_CRTC_SNAPSHOT_CONTROL);
    CASE(mmCRTC5_CRTC_SNAPSHOT_CONTROL);
    CASE(mmCRTC0_CRTC_SNAPSHOT_POSITION);
    CASE(mmCRTC1_CRTC_SNAPSHOT_POSITION);
    CASE(mmCRTC2_CRTC_SNAPSHOT_POSITION);
    CASE(mmCRTC3_CRTC_SNAPSHOT_POSITION);
    CASE(mmCRTC4_CRTC_SNAPSHOT_POSITION);
    CASE(mmCRTC5_CRTC_SNAPSHOT_POSITION);
    CASE(mmCRTC0_CRTC_SNAPSHOT_FRAME);
    CASE(mmCRTC1_CRTC_SNAPSHOT_FRAME);
    CASE(mmCRTC2_CRTC_SNAPSHOT_FRAME);
    CASE(mmCRTC3_CRTC_SNAPSHOT_FRAME);
    CASE(mmCRTC4_CRTC_SNAPSHOT_FRAME);
    CASE(mmCRTC5_CRTC_SNAPSHOT_FRAME);
    CASE(mmCRTC0_CRTC_START_LINE_CONTROL);
    CASE(mmCRTC1_CRTC_START_LINE_CONTROL);
    CASE(mmCRTC2_CRTC_START_LINE_CONTROL);
    CASE(mmCRTC3_CRTC_START_LINE_CONTROL);
    CASE(mmCRTC4_CRTC_START_LINE_CONTROL);
    CASE(mmCRTC5_CRTC_START_LINE_CONTROL);
    CASE(mmCRTC0_CRTC_INTERRUPT_CONTROL);
    CASE(mmCRTC1_CRTC_INTERRUPT_CONTROL);
    CASE(mmCRTC2_CRTC_INTERRUPT_CONTROL);
    CASE(mmCRTC3_CRTC_INTERRUPT_CONTROL);
    CASE(mmCRTC4_CRTC_INTERRUPT_CONTROL);
    CASE(mmCRTC5_CRTC_INTERRUPT_CONTROL);
    CASE(mmCRTC0_CRTC_UPDATE_LOCK);
    CASE(mmCRTC1_CRTC_UPDATE_LOCK);
    CASE(mmCRTC2_CRTC_UPDATE_LOCK);
    CASE(mmCRTC3_CRTC_UPDATE_LOCK);
    CASE(mmCRTC4_CRTC_UPDATE_LOCK);
    CASE(mmCRTC5_CRTC_UPDATE_LOCK);
    CASE(mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL);
    CASE(mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL);
    CASE(mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL);
    CASE(mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL);
    CASE(mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL);
    CASE(mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL);
    CASE(mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE);
    CASE(mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE);
    CASE(mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE);
    CASE(mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE);
    CASE(mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE);
    CASE(mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE);
    CASE(mmCRTC0_CRTC_TEST_PATTERN_CONTROL);
    CASE(mmCRTC1_CRTC_TEST_PATTERN_CONTROL);
    CASE(mmCRTC2_CRTC_TEST_PATTERN_CONTROL);
    CASE(mmCRTC3_CRTC_TEST_PATTERN_CONTROL);
    CASE(mmCRTC4_CRTC_TEST_PATTERN_CONTROL);
    CASE(mmCRTC5_CRTC_TEST_PATTERN_CONTROL);
    CASE(mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS);
    CASE(mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS);
    CASE(mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS);
    CASE(mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS);
    CASE(mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS);
    CASE(mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS);
    CASE(mmCRTC0_CRTC_TEST_PATTERN_COLOR);
    CASE(mmCRTC1_CRTC_TEST_PATTERN_COLOR);
    CASE(mmCRTC2_CRTC_TEST_PATTERN_COLOR);
    CASE(mmCRTC3_CRTC_TEST_PATTERN_COLOR);
    CASE(mmCRTC4_CRTC_TEST_PATTERN_COLOR);
    CASE(mmCRTC5_CRTC_TEST_PATTERN_COLOR);
    CASE(mmCRTC0_MASTER_UPDATE_LOCK);
    CASE(mmCRTC1_MASTER_UPDATE_LOCK);
    CASE(mmCRTC2_MASTER_UPDATE_LOCK);
    CASE(mmCRTC3_MASTER_UPDATE_LOCK);
    CASE(mmCRTC4_MASTER_UPDATE_LOCK);
    CASE(mmCRTC5_MASTER_UPDATE_LOCK);
    CASE(mmCRTC0_MASTER_UPDATE_MODE);
    CASE(mmCRTC1_MASTER_UPDATE_MODE);
    CASE(mmCRTC2_MASTER_UPDATE_MODE);
    CASE(mmCRTC3_MASTER_UPDATE_MODE);
    CASE(mmCRTC4_MASTER_UPDATE_MODE);
    CASE(mmCRTC5_MASTER_UPDATE_MODE);
    CASE(mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT);
    CASE(mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT);
    CASE(mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT);
    CASE(mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT);
    CASE(mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT);
    CASE(mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT);
    CASE(mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER);
    CASE(mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER);
    CASE(mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER);
    CASE(mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER);
    CASE(mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER);
    CASE(mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER);
    CASE(mmCRTC0_CRTC_MVP_STATUS);
    CASE(mmCRTC1_CRTC_MVP_STATUS);
    CASE(mmCRTC2_CRTC_MVP_STATUS);
    CASE(mmCRTC3_CRTC_MVP_STATUS);
    CASE(mmCRTC4_CRTC_MVP_STATUS);
    CASE(mmCRTC5_CRTC_MVP_STATUS);
    CASE(mmCRTC0_CRTC_MASTER_EN);
    CASE(mmCRTC1_CRTC_MASTER_EN);
    CASE(mmCRTC2_CRTC_MASTER_EN);
    CASE(mmCRTC3_CRTC_MASTER_EN);
    CASE(mmCRTC4_CRTC_MASTER_EN);
    CASE(mmCRTC5_CRTC_MASTER_EN);
    CASE(mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT);
    CASE(mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT);
    CASE(mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT);
    CASE(mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT);
    CASE(mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT);
    CASE(mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT);
    CASE(mmCRTC0_CRTC_V_UPDATE_INT_STATUS);
    CASE(mmCRTC1_CRTC_V_UPDATE_INT_STATUS);
    CASE(mmCRTC2_CRTC_V_UPDATE_INT_STATUS);
    CASE(mmCRTC3_CRTC_V_UPDATE_INT_STATUS);
    CASE(mmCRTC4_CRTC_V_UPDATE_INT_STATUS);
    CASE(mmCRTC5_CRTC_V_UPDATE_INT_STATUS);
    CASE(mmCRTC0_CRTC_OVERSCAN_COLOR);
    CASE(mmCRTC1_CRTC_OVERSCAN_COLOR);
    CASE(mmCRTC2_CRTC_OVERSCAN_COLOR);
    CASE(mmCRTC3_CRTC_OVERSCAN_COLOR);
    CASE(mmCRTC4_CRTC_OVERSCAN_COLOR);
    CASE(mmCRTC5_CRTC_OVERSCAN_COLOR);
    CASE(mmCRTC0_CRTC_OVERSCAN_COLOR_EXT);
    CASE(mmCRTC1_CRTC_OVERSCAN_COLOR_EXT);
    CASE(mmCRTC2_CRTC_OVERSCAN_COLOR_EXT);
    CASE(mmCRTC3_CRTC_OVERSCAN_COLOR_EXT);
    CASE(mmCRTC4_CRTC_OVERSCAN_COLOR_EXT);
    CASE(mmCRTC5_CRTC_OVERSCAN_COLOR_EXT);
    CASE(mmCRTC0_CRTC_BLANK_DATA_COLOR);
    CASE(mmCRTC1_CRTC_BLANK_DATA_COLOR);
    CASE(mmCRTC2_CRTC_BLANK_DATA_COLOR);
    CASE(mmCRTC3_CRTC_BLANK_DATA_COLOR);
    CASE(mmCRTC4_CRTC_BLANK_DATA_COLOR);
    CASE(mmCRTC5_CRTC_BLANK_DATA_COLOR);
    CASE(mmCRTC0_CRTC_BLANK_DATA_COLOR_EXT);
    CASE(mmCRTC1_CRTC_BLANK_DATA_COLOR_EXT);
    CASE(mmCRTC2_CRTC_BLANK_DATA_COLOR_EXT);
    CASE(mmCRTC3_CRTC_BLANK_DATA_COLOR_EXT);
    CASE(mmCRTC4_CRTC_BLANK_DATA_COLOR_EXT);
    CASE(mmCRTC5_CRTC_BLANK_DATA_COLOR_EXT);
    CASE(mmCRTC0_CRTC_BLACK_COLOR);
    CASE(mmCRTC1_CRTC_BLACK_COLOR);
    CASE(mmCRTC2_CRTC_BLACK_COLOR);
    CASE(mmCRTC3_CRTC_BLACK_COLOR);
    CASE(mmCRTC4_CRTC_BLACK_COLOR);
    CASE(mmCRTC5_CRTC_BLACK_COLOR);
    CASE(mmCRTC0_CRTC_BLACK_COLOR_EXT);
    CASE(mmCRTC1_CRTC_BLACK_COLOR_EXT);
    CASE(mmCRTC2_CRTC_BLACK_COLOR_EXT);
    CASE(mmCRTC3_CRTC_BLACK_COLOR_EXT);
    CASE(mmCRTC4_CRTC_BLACK_COLOR_EXT);
    CASE(mmCRTC5_CRTC_BLACK_COLOR_EXT);
    CASE(mmCRTC0_CRTC_VERTICAL_INTERRUPT0_POSITION);
    CASE(mmCRTC1_CRTC_VERTICAL_INTERRUPT0_POSITION);
    CASE(mmCRTC2_CRTC_VERTICAL_INTERRUPT0_POSITION);
    CASE(mmCRTC3_CRTC_VERTICAL_INTERRUPT0_POSITION);
    CASE(mmCRTC4_CRTC_VERTICAL_INTERRUPT0_POSITION);
    CASE(mmCRTC5_CRTC_VERTICAL_INTERRUPT0_POSITION);
    CASE(mmCRTC0_CRTC_VERTICAL_INTERRUPT0_CONTROL);
    CASE(mmCRTC1_CRTC_VERTICAL_INTERRUPT0_CONTROL);
    CASE(mmCRTC2_CRTC_VERTICAL_INTERRUPT0_CONTROL);
    CASE(mmCRTC3_CRTC_VERTICAL_INTERRUPT0_CONTROL);
    CASE(mmCRTC4_CRTC_VERTICAL_INTERRUPT0_CONTROL);
    CASE(mmCRTC5_CRTC_VERTICAL_INTERRUPT0_CONTROL);
    CASE(mmCRTC0_CRTC_VERTICAL_INTERRUPT1_POSITION);
    CASE(mmCRTC1_CRTC_VERTICAL_INTERRUPT1_POSITION);
    CASE(mmCRTC2_CRTC_VERTICAL_INTERRUPT1_POSITION);
    CASE(mmCRTC3_CRTC_VERTICAL_INTERRUPT1_POSITION);
    CASE(mmCRTC4_CRTC_VERTICAL_INTERRUPT1_POSITION);
    CASE(mmCRTC5_CRTC_VERTICAL_INTERRUPT1_POSITION);
    CASE(mmCRTC0_CRTC_VERTICAL_INTERRUPT1_CONTROL);
    CASE(mmCRTC1_CRTC_VERTICAL_INTERRUPT1_CONTROL);
    CASE(mmCRTC2_CRTC_VERTICAL_INTERRUPT1_CONTROL);
    CASE(mmCRTC3_CRTC_VERTICAL_INTERRUPT1_CONTROL);
    CASE(mmCRTC4_CRTC_VERTICAL_INTERRUPT1_CONTROL);
    CASE(mmCRTC5_CRTC_VERTICAL_INTERRUPT1_CONTROL);
    CASE(mmCRTC0_CRTC_VERTICAL_INTERRUPT2_POSITION);
    CASE(mmCRTC1_CRTC_VERTICAL_INTERRUPT2_POSITION);
    CASE(mmCRTC2_CRTC_VERTICAL_INTERRUPT2_POSITION);
    CASE(mmCRTC3_CRTC_VERTICAL_INTERRUPT2_POSITION);
    CASE(mmCRTC4_CRTC_VERTICAL_INTERRUPT2_POSITION);
    CASE(mmCRTC5_CRTC_VERTICAL_INTERRUPT2_POSITION);
    CASE(mmCRTC0_CRTC_VERTICAL_INTERRUPT2_CONTROL);
    CASE(mmCRTC1_CRTC_VERTICAL_INTERRUPT2_CONTROL);
    CASE(mmCRTC2_CRTC_VERTICAL_INTERRUPT2_CONTROL);
    CASE(mmCRTC3_CRTC_VERTICAL_INTERRUPT2_CONTROL);
    CASE(mmCRTC4_CRTC_VERTICAL_INTERRUPT2_CONTROL);
    CASE(mmCRTC5_CRTC_VERTICAL_INTERRUPT2_CONTROL);
    CASE(mmCRTC0_CRTC_CRC_CNTL);
    CASE(mmCRTC1_CRTC_CRC_CNTL);
    CASE(mmCRTC2_CRTC_CRC_CNTL);
    CASE(mmCRTC3_CRTC_CRC_CNTL);
    CASE(mmCRTC4_CRTC_CRC_CNTL);
    CASE(mmCRTC5_CRTC_CRC_CNTL);
    CASE(mmCRTC0_CRTC_CRC0_WINDOWA_X_CONTROL);
    CASE(mmCRTC1_CRTC_CRC0_WINDOWA_X_CONTROL);
    CASE(mmCRTC2_CRTC_CRC0_WINDOWA_X_CONTROL);
    CASE(mmCRTC3_CRTC_CRC0_WINDOWA_X_CONTROL);
    CASE(mmCRTC4_CRTC_CRC0_WINDOWA_X_CONTROL);
    CASE(mmCRTC5_CRTC_CRC0_WINDOWA_X_CONTROL);
    CASE(mmCRTC0_CRTC_CRC0_WINDOWA_Y_CONTROL);
    CASE(mmCRTC1_CRTC_CRC0_WINDOWA_Y_CONTROL);
    CASE(mmCRTC2_CRTC_CRC0_WINDOWA_Y_CONTROL);
    CASE(mmCRTC3_CRTC_CRC0_WINDOWA_Y_CONTROL);
    CASE(mmCRTC4_CRTC_CRC0_WINDOWA_Y_CONTROL);
    CASE(mmCRTC5_CRTC_CRC0_WINDOWA_Y_CONTROL);
    CASE(mmCRTC0_CRTC_CRC0_WINDOWB_X_CONTROL);
    CASE(mmCRTC1_CRTC_CRC0_WINDOWB_X_CONTROL);
    CASE(mmCRTC2_CRTC_CRC0_WINDOWB_X_CONTROL);
    CASE(mmCRTC3_CRTC_CRC0_WINDOWB_X_CONTROL);
    CASE(mmCRTC4_CRTC_CRC0_WINDOWB_X_CONTROL);
    CASE(mmCRTC5_CRTC_CRC0_WINDOWB_X_CONTROL);
    CASE(mmCRTC0_CRTC_CRC0_WINDOWB_Y_CONTROL);
    CASE(mmCRTC1_CRTC_CRC0_WINDOWB_Y_CONTROL);
    CASE(mmCRTC2_CRTC_CRC0_WINDOWB_Y_CONTROL);
    CASE(mmCRTC3_CRTC_CRC0_WINDOWB_Y_CONTROL);
    CASE(mmCRTC4_CRTC_CRC0_WINDOWB_Y_CONTROL);
    CASE(mmCRTC5_CRTC_CRC0_WINDOWB_Y_CONTROL);
    CASE(mmCRTC0_CRTC_CRC0_DATA_RG);
    CASE(mmCRTC1_CRTC_CRC0_DATA_RG);
    CASE(mmCRTC2_CRTC_CRC0_DATA_RG);
    CASE(mmCRTC3_CRTC_CRC0_DATA_RG);
    CASE(mmCRTC4_CRTC_CRC0_DATA_RG);
    CASE(mmCRTC5_CRTC_CRC0_DATA_RG);
    CASE(mmCRTC0_CRTC_CRC0_DATA_B);
    CASE(mmCRTC1_CRTC_CRC0_DATA_B);
    CASE(mmCRTC2_CRTC_CRC0_DATA_B);
    CASE(mmCRTC3_CRTC_CRC0_DATA_B);
    CASE(mmCRTC4_CRTC_CRC0_DATA_B);
    CASE(mmCRTC5_CRTC_CRC0_DATA_B);
    CASE(mmCRTC0_CRTC_CRC1_WINDOWA_X_CONTROL);
    CASE(mmCRTC1_CRTC_CRC1_WINDOWA_X_CONTROL);
    CASE(mmCRTC2_CRTC_CRC1_WINDOWA_X_CONTROL);
    CASE(mmCRTC3_CRTC_CRC1_WINDOWA_X_CONTROL);
    CASE(mmCRTC4_CRTC_CRC1_WINDOWA_X_CONTROL);
    CASE(mmCRTC5_CRTC_CRC1_WINDOWA_X_CONTROL);
    CASE(mmCRTC0_CRTC_CRC1_WINDOWA_Y_CONTROL);
    CASE(mmCRTC1_CRTC_CRC1_WINDOWA_Y_CONTROL);
    CASE(mmCRTC2_CRTC_CRC1_WINDOWA_Y_CONTROL);
    CASE(mmCRTC3_CRTC_CRC1_WINDOWA_Y_CONTROL);
    CASE(mmCRTC4_CRTC_CRC1_WINDOWA_Y_CONTROL);
    CASE(mmCRTC5_CRTC_CRC1_WINDOWA_Y_CONTROL);
    CASE(mmCRTC0_CRTC_CRC1_WINDOWB_X_CONTROL);
    CASE(mmCRTC1_CRTC_CRC1_WINDOWB_X_CONTROL);
    CASE(mmCRTC2_CRTC_CRC1_WINDOWB_X_CONTROL);
    CASE(mmCRTC3_CRTC_CRC1_WINDOWB_X_CONTROL);
    CASE(mmCRTC4_CRTC_CRC1_WINDOWB_X_CONTROL);
    CASE(mmCRTC5_CRTC_CRC1_WINDOWB_X_CONTROL);
    CASE(mmCRTC0_CRTC_CRC1_WINDOWB_Y_CONTROL);
    CASE(mmCRTC1_CRTC_CRC1_WINDOWB_Y_CONTROL);
    CASE(mmCRTC2_CRTC_CRC1_WINDOWB_Y_CONTROL);
    CASE(mmCRTC3_CRTC_CRC1_WINDOWB_Y_CONTROL);
    CASE(mmCRTC4_CRTC_CRC1_WINDOWB_Y_CONTROL);
    CASE(mmCRTC5_CRTC_CRC1_WINDOWB_Y_CONTROL);
    CASE(mmCRTC0_CRTC_CRC1_DATA_RG);
    CASE(mmCRTC1_CRTC_CRC1_DATA_RG);
    CASE(mmCRTC2_CRTC_CRC1_DATA_RG);
    CASE(mmCRTC3_CRTC_CRC1_DATA_RG);
    CASE(mmCRTC4_CRTC_CRC1_DATA_RG);
    CASE(mmCRTC5_CRTC_CRC1_DATA_RG);
    CASE(mmCRTC0_CRTC_CRC1_DATA_B);
    CASE(mmCRTC1_CRTC_CRC1_DATA_B);
    CASE(mmCRTC2_CRTC_CRC1_DATA_B);
    CASE(mmCRTC3_CRTC_CRC1_DATA_B);
    CASE(mmCRTC4_CRTC_CRC1_DATA_B);
    CASE(mmCRTC5_CRTC_CRC1_DATA_B);
    CASE(mmCRTC0_CRTC_EXT_TIMING_SYNC_CONTROL);
    CASE(mmCRTC1_CRTC_EXT_TIMING_SYNC_CONTROL);
    CASE(mmCRTC2_CRTC_EXT_TIMING_SYNC_CONTROL);
    CASE(mmCRTC3_CRTC_EXT_TIMING_SYNC_CONTROL);
    CASE(mmCRTC4_CRTC_EXT_TIMING_SYNC_CONTROL);
    CASE(mmCRTC5_CRTC_EXT_TIMING_SYNC_CONTROL);
    CASE(mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_START);
    CASE(mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_START);
    CASE(mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_START);
    CASE(mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_START);
    CASE(mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_START);
    CASE(mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_START);
    CASE(mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_END);
    CASE(mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_END);
    CASE(mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_END);
    CASE(mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_END);
    CASE(mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_END);
    CASE(mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_END);
    CASE(mmCRTC0_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL);
    CASE(mmCRTC1_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL);
    CASE(mmCRTC2_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL);
    CASE(mmCRTC3_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL);
    CASE(mmCRTC4_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL);
    CASE(mmCRTC5_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL);
    CASE(mmCRTC0_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL);
    CASE(mmCRTC1_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL);
    CASE(mmCRTC2_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL);
    CASE(mmCRTC3_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL);
    CASE(mmCRTC4_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL);
    CASE(mmCRTC5_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL);
    CASE(mmCRTC0_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL);
    CASE(mmCRTC1_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL);
    CASE(mmCRTC2_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL);
    CASE(mmCRTC3_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL);
    CASE(mmCRTC4_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL);
    CASE(mmCRTC5_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL);
    CASE(mmCRTC0_CRTC_STATIC_SCREEN_CONTROL);
    CASE(mmCRTC1_CRTC_STATIC_SCREEN_CONTROL);
    CASE(mmCRTC2_CRTC_STATIC_SCREEN_CONTROL);
    CASE(mmCRTC3_CRTC_STATIC_SCREEN_CONTROL);
    CASE(mmCRTC4_CRTC_STATIC_SCREEN_CONTROL);
    CASE(mmCRTC5_CRTC_STATIC_SCREEN_CONTROL);
    CASE(mmCRTC0_CRTC_3D_STRUCTURE_CONTROL);
    CASE(mmCRTC1_CRTC_3D_STRUCTURE_CONTROL);
    CASE(mmCRTC2_CRTC_3D_STRUCTURE_CONTROL);
    CASE(mmCRTC3_CRTC_3D_STRUCTURE_CONTROL);
    CASE(mmCRTC4_CRTC_3D_STRUCTURE_CONTROL);
    CASE(mmCRTC5_CRTC_3D_STRUCTURE_CONTROL);
    CASE(mmCRTC0_CRTC_GSL_VSYNC_GAP);
    CASE(mmCRTC1_CRTC_GSL_VSYNC_GAP);
    CASE(mmCRTC2_CRTC_GSL_VSYNC_GAP);
    CASE(mmCRTC3_CRTC_GSL_VSYNC_GAP);
    CASE(mmCRTC4_CRTC_GSL_VSYNC_GAP);
    CASE(mmCRTC5_CRTC_GSL_VSYNC_GAP);
    CASE(mmCRTC0_CRTC_GSL_WINDOW);
    CASE(mmCRTC1_CRTC_GSL_WINDOW);
    CASE(mmCRTC2_CRTC_GSL_WINDOW);
    CASE(mmCRTC3_CRTC_GSL_WINDOW);
    CASE(mmCRTC4_CRTC_GSL_WINDOW);
    CASE(mmCRTC5_CRTC_GSL_WINDOW);
    CASE(mmCRTC0_CRTC_GSL_CONTROL);
    CASE(mmCRTC1_CRTC_GSL_CONTROL);
    CASE(mmCRTC2_CRTC_GSL_CONTROL);
    CASE(mmCRTC3_CRTC_GSL_CONTROL);
    CASE(mmCRTC4_CRTC_GSL_CONTROL);
    CASE(mmCRTC5_CRTC_GSL_CONTROL);
    CASE(mmCRTC0_CRTC_TEST_DEBUG_INDEX);
    CASE(mmCRTC1_CRTC_TEST_DEBUG_INDEX);
    CASE(mmCRTC2_CRTC_TEST_DEBUG_INDEX);
    CASE(mmCRTC3_CRTC_TEST_DEBUG_INDEX);
    CASE(mmCRTC4_CRTC_TEST_DEBUG_INDEX);
    CASE(mmCRTC5_CRTC_TEST_DEBUG_INDEX);
    CASE(mmCRTC0_CRTC_TEST_DEBUG_DATA);
    CASE(mmCRTC1_CRTC_TEST_DEBUG_DATA);
    CASE(mmCRTC2_CRTC_TEST_DEBUG_DATA);
    CASE(mmCRTC3_CRTC_TEST_DEBUG_DATA);
    CASE(mmCRTC4_CRTC_TEST_DEBUG_DATA);
    CASE(mmCRTC5_CRTC_TEST_DEBUG_DATA);
#if 0
    CASE(mmDAC_ENABLE);
    CASE(mmDAC_SOURCE_SELECT);
    CASE(mmDAC_CRC_EN);
    CASE(mmDAC_CRC_CONTROL);
    CASE(mmDAC_CRC_SIG_RGB_MASK);
    CASE(mmDAC_CRC_SIG_CONTROL_MASK);
    CASE(mmDAC_CRC_SIG_RGB);
    CASE(mmDAC_CRC_SIG_CONTROL);
    CASE(mmDAC_SYNC_TRISTATE_CONTROL);
    CASE(mmDAC_STEREOSYNC_SELECT);
    CASE(mmDAC_AUTODETECT_CONTROL);
    CASE(mmDAC_AUTODETECT_CONTROL2);
    CASE(mmDAC_AUTODETECT_CONTROL3);
    CASE(mmDAC_AUTODETECT_STATUS);
    CASE(mmDAC_AUTODETECT_INT_CONTROL);
    CASE(mmDAC_FORCE_OUTPUT_CNTL);
    CASE(mmDAC_FORCE_DATA);
    CASE(mmDAC_POWERDOWN);
    CASE(mmDAC_CONTROL);
    CASE(mmDAC_COMPARATOR_ENABLE);
    CASE(mmDAC_COMPARATOR_OUTPUT);
    CASE(mmDAC_PWR_CNTL);
    CASE(mmDAC_DFT_CONFIG);
    CASE(mmDAC_FIFO_STATUS);
    CASE(mmDC_PERFMON0_PERFCOUNTER_CNTL);
    CASE(mmDC_PERFMON1_PERFCOUNTER_CNTL);
    CASE(mmDC_PERFMON2_PERFCOUNTER_CNTL);
    CASE(mmDC_PERFMON3_PERFCOUNTER_CNTL);
    CASE(mmDC_PERFMON4_PERFCOUNTER_CNTL);
    CASE(mmDC_PERFMON5_PERFCOUNTER_CNTL);
    CASE(mmDC_PERFMON6_PERFCOUNTER_CNTL);
    CASE(mmDC_PERFMON7_PERFCOUNTER_CNTL);
    CASE(mmDC_PERFMON8_PERFCOUNTER_CNTL);
    CASE(mmDC_PERFMON9_PERFCOUNTER_CNTL);
    CASE(mmDC_PERFMON0_PERFCOUNTER_STATE);
    CASE(mmDC_PERFMON1_PERFCOUNTER_STATE);
    CASE(mmDC_PERFMON2_PERFCOUNTER_STATE);
    CASE(mmDC_PERFMON3_PERFCOUNTER_STATE);
    CASE(mmDC_PERFMON4_PERFCOUNTER_STATE);
    CASE(mmDC_PERFMON5_PERFCOUNTER_STATE);
    CASE(mmDC_PERFMON6_PERFCOUNTER_STATE);
    CASE(mmDC_PERFMON7_PERFCOUNTER_STATE);
    CASE(mmDC_PERFMON8_PERFCOUNTER_STATE);
    CASE(mmDC_PERFMON9_PERFCOUNTER_STATE);
    CASE(mmDC_PERFMON0_PERFMON_CNTL);
    CASE(mmDC_PERFMON1_PERFMON_CNTL);
    CASE(mmDC_PERFMON2_PERFMON_CNTL);
    CASE(mmDC_PERFMON3_PERFMON_CNTL);
    CASE(mmDC_PERFMON4_PERFMON_CNTL);
    CASE(mmDC_PERFMON5_PERFMON_CNTL);
    CASE(mmDC_PERFMON6_PERFMON_CNTL);
    CASE(mmDC_PERFMON7_PERFMON_CNTL);
    CASE(mmDC_PERFMON8_PERFMON_CNTL);
    CASE(mmDC_PERFMON9_PERFMON_CNTL);
    CASE(mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC);
    CASE(mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC);
    CASE(mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC);
    CASE(mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC);
    CASE(mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC);
    CASE(mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC);
    CASE(mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC);
    CASE(mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC);
    CASE(mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC);
    CASE(mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC);
    CASE(mmDC_PERFMON0_PERFMON_CVALUE_LOW);
    CASE(mmDC_PERFMON1_PERFMON_CVALUE_LOW);
    CASE(mmDC_PERFMON2_PERFMON_CVALUE_LOW);
    CASE(mmDC_PERFMON3_PERFMON_CVALUE_LOW);
    CASE(mmDC_PERFMON4_PERFMON_CVALUE_LOW);
    CASE(mmDC_PERFMON5_PERFMON_CVALUE_LOW);
    CASE(mmDC_PERFMON6_PERFMON_CVALUE_LOW);
    CASE(mmDC_PERFMON7_PERFMON_CVALUE_LOW);
    CASE(mmDC_PERFMON8_PERFMON_CVALUE_LOW);
    CASE(mmDC_PERFMON9_PERFMON_CVALUE_LOW);
    CASE(mmDC_PERFMON0_PERFMON_HI);
    CASE(mmDC_PERFMON1_PERFMON_HI);
    CASE(mmDC_PERFMON2_PERFMON_HI);
    CASE(mmDC_PERFMON3_PERFMON_HI);
    CASE(mmDC_PERFMON4_PERFMON_HI);
    CASE(mmDC_PERFMON5_PERFMON_HI);
    CASE(mmDC_PERFMON6_PERFMON_HI);
    CASE(mmDC_PERFMON7_PERFMON_HI);
    CASE(mmDC_PERFMON8_PERFMON_HI);
    CASE(mmDC_PERFMON9_PERFMON_HI);
    CASE(mmDC_PERFMON0_PERFMON_LOW);
    CASE(mmDC_PERFMON1_PERFMON_LOW);
    CASE(mmDC_PERFMON2_PERFMON_LOW);
    CASE(mmDC_PERFMON3_PERFMON_LOW);
    CASE(mmDC_PERFMON4_PERFMON_LOW);
    CASE(mmDC_PERFMON5_PERFMON_LOW);
    CASE(mmDC_PERFMON6_PERFMON_LOW);
    CASE(mmDC_PERFMON7_PERFMON_LOW);
    CASE(mmDC_PERFMON8_PERFMON_LOW);
    CASE(mmDC_PERFMON9_PERFMON_LOW);
    CASE(mmDC_PERFMON0_PERFMON_TEST_DEBUG_INDEX);
    CASE(mmDC_PERFMON1_PERFMON_TEST_DEBUG_INDEX);
    CASE(mmDC_PERFMON2_PERFMON_TEST_DEBUG_INDEX);
    CASE(mmDC_PERFMON3_PERFMON_TEST_DEBUG_INDEX);
    CASE(mmDC_PERFMON4_PERFMON_TEST_DEBUG_INDEX);
    CASE(mmDC_PERFMON5_PERFMON_TEST_DEBUG_INDEX);
    CASE(mmDC_PERFMON6_PERFMON_TEST_DEBUG_INDEX);
    CASE(mmDC_PERFMON7_PERFMON_TEST_DEBUG_INDEX);
    CASE(mmDC_PERFMON8_PERFMON_TEST_DEBUG_INDEX);
    CASE(mmDC_PERFMON9_PERFMON_TEST_DEBUG_INDEX);
    CASE(mmDC_PERFMON0_PERFMON_TEST_DEBUG_DATA);
    CASE(mmDC_PERFMON1_PERFMON_TEST_DEBUG_DATA);
    CASE(mmDC_PERFMON2_PERFMON_TEST_DEBUG_DATA);
    CASE(mmDC_PERFMON3_PERFMON_TEST_DEBUG_DATA);
    CASE(mmDC_PERFMON4_PERFMON_TEST_DEBUG_DATA);
    CASE(mmDC_PERFMON5_PERFMON_TEST_DEBUG_DATA);
    CASE(mmDC_PERFMON6_PERFMON_TEST_DEBUG_DATA);
    CASE(mmDC_PERFMON7_PERFMON_TEST_DEBUG_DATA);
    CASE(mmDC_PERFMON8_PERFMON_TEST_DEBUG_DATA);
    CASE(mmDC_PERFMON9_PERFMON_TEST_DEBUG_DATA);
    CASE(mmVGA25_PPLL_REF_DIV);
    CASE(mmVGA28_PPLL_REF_DIV);
    CASE(mmVGA41_PPLL_REF_DIV);
    CASE(mmVGA25_PPLL_FB_DIV);
    CASE(mmVGA28_PPLL_FB_DIV);
    CASE(mmVGA41_PPLL_FB_DIV);
    CASE(mmVGA25_PPLL_POST_DIV);
    CASE(mmVGA28_PPLL_POST_DIV);
    CASE(mmVGA41_PPLL_POST_DIV);
    CASE(mmVGA25_PPLL_ANALOG);
    CASE(mmVGA28_PPLL_ANALOG);
    CASE(mmVGA41_PPLL_ANALOG);
    CASE(mmDPREFCLK_CNTL);
    CASE(mmSCANIN_SOFT_RESET);
    CASE(mmDCCG_GTC_CNTL);
    CASE(mmDCCG_GTC_DTO_INCR);
    CASE(mmDCCG_GTC_DTO_MODULO);
    CASE(mmDCCG_GTC_CURRENT);
    CASE(mmDCCG_DS_DTO_INCR);
    CASE(mmDCCG_DS_DTO_MODULO);
    CASE(mmDCCG_DS_CNTL);
    CASE(mmDCCG_DS_HW_CAL_INTERVAL);
    CASE(mmDCCG_DS_DEBUG_CNTL);
    CASE(mmDMCU_SMU_INTERRUPT_CNTL);
    CASE(mmSMU_CONTROL);
    CASE(mmSMU_INTERRUPT_CONTROL);
    CASE(mmDAC_CLK_ENABLE);
    CASE(mmDVO_CLK_ENABLE);
    CASE(mmDCCG_GATE_DISABLE_CNTL);
    CASE(mmDISPCLK_CGTT_BLK_CTRL_REG);
    CASE(mmSCLK_CGTT_BLK_CTRL_REG);
    CASE(mmDCCG_CAC_STATUS);
    CASE(mmPIXCLK1_RESYNC_CNTL);
    CASE(mmPIXCLK2_RESYNC_CNTL);
    CASE(mmPIXCLK0_RESYNC_CNTL);
    CASE(mmMICROSECOND_TIME_BASE_DIV);
    CASE(mmDCCG_DISP_CNTL_REG);
    CASE(mmDISPPLL_BG_CNTL);
    CASE(mmDIG_SOFT_RESET);
    CASE(mmMILLISECOND_TIME_BASE_DIV);
    CASE(mmDISPCLK_FREQ_CHANGE_CNTL);
    CASE(mmLIGHT_SLEEP_CNTL);
    CASE(mmDCCG_PERFMON_CNTL);
    CASE(mmCRTC0_PIXEL_RATE_CNTL);
    CASE(mmDP_DTO0_PHASE);
    CASE(mmDP_DTO0_MODULO);
    CASE(mmCRTC1_PIXEL_RATE_CNTL);
    CASE(mmDP_DTO1_PHASE);
    CASE(mmDP_DTO1_MODULO);
    CASE(mmCRTC2_PIXEL_RATE_CNTL);
    CASE(mmDP_DTO2_PHASE);
    CASE(mmDP_DTO2_MODULO);
    CASE(mmCRTC3_PIXEL_RATE_CNTL);
    CASE(mmDP_DTO3_PHASE);
    CASE(mmDP_DTO3_MODULO);
    CASE(mmCRTC4_PIXEL_RATE_CNTL);
    CASE(mmDP_DTO4_PHASE);
    CASE(mmDP_DTO4_MODULO);
    CASE(mmCRTC5_PIXEL_RATE_CNTL);
    CASE(mmDP_DTO5_PHASE);
    CASE(mmDP_DTO5_MODULO);
    CASE(mmDCFE0_SOFT_RESET);
    CASE(mmDCFE1_SOFT_RESET);
    CASE(mmDCFE2_SOFT_RESET);
    CASE(mmDCFE3_SOFT_RESET);
    CASE(mmDCFE4_SOFT_RESET);
    CASE(mmDCFE5_SOFT_RESET);
    CASE(mmDCI_SOFT_RESET);
    CASE(mmDCCG_SOFT_RESET);
    CASE(mmSYMCLKA_CLOCK_ENABLE);
    CASE(mmSYMCLKB_CLOCK_ENABLE);
    CASE(mmSYMCLKC_CLOCK_ENABLE);
    CASE(mmSYMCLKD_CLOCK_ENABLE);
    CASE(mmSYMCLKE_CLOCK_ENABLE);
    CASE(mmSYMCLKF_CLOCK_ENABLE);
    CASE(mmSYMCLKG_CLOCK_ENABLE);
    CASE(mmUNIPHY_SOFT_RESET);
    CASE(mmDCO_SOFT_RESET);
    CASE(mmDVOACLKD_CNTL);
    CASE(mmDVOACLKC_MVP_CNTL);
    CASE(mmDVOACLKC_CNTL);
    CASE(mmDCCG_AUDIO_DTO_SOURCE);
    CASE(mmDCCG_AUDIO_DTO0_PHASE);
    CASE(mmDCCG_AUDIO_DTO0_MODULE);
    CASE(mmDCCG_AUDIO_DTO1_PHASE);
    CASE(mmDCCG_AUDIO_DTO1_MODULE);
    CASE(mmDCCG_TEST_DEBUG_INDEX);
    CASE(mmDCCG_TEST_DEBUG_DATA);
    CASE(mmDCCG_TEST_CLK_SEL);
    CASE(mmDCCG_PLL0_PLL_REF_DIV);
    CASE(mmDCCG_PLL1_PLL_REF_DIV);
    CASE(mmDCCG_PLL2_PLL_REF_DIV);
    CASE(mmDCCG_PLL3_PLL_REF_DIV);
    CASE(mmDCCG_PLL0_PLL_FB_DIV);
    CASE(mmDCCG_PLL1_PLL_FB_DIV);
    CASE(mmDCCG_PLL2_PLL_FB_DIV);
    CASE(mmDCCG_PLL3_PLL_FB_DIV);
    CASE(mmDCCG_PLL0_PLL_POST_DIV);
    CASE(mmDCCG_PLL1_PLL_POST_DIV);
    CASE(mmDCCG_PLL2_PLL_POST_DIV);
    CASE(mmDCCG_PLL3_PLL_POST_DIV);
    CASE(mmDCCG_PLL0_PLL_SS_AMOUNT_DSFRAC);
    CASE(mmDCCG_PLL1_PLL_SS_AMOUNT_DSFRAC);
    CASE(mmDCCG_PLL2_PLL_SS_AMOUNT_DSFRAC);
    CASE(mmDCCG_PLL3_PLL_SS_AMOUNT_DSFRAC);
    CASE(mmDCCG_PLL0_PLL_SS_CNTL);
    CASE(mmDCCG_PLL1_PLL_SS_CNTL);
    CASE(mmDCCG_PLL2_PLL_SS_CNTL);
    CASE(mmDCCG_PLL3_PLL_SS_CNTL);
    CASE(mmDCCG_PLL0_PLL_DS_CNTL);
    CASE(mmDCCG_PLL1_PLL_DS_CNTL);
    CASE(mmDCCG_PLL2_PLL_DS_CNTL);
    CASE(mmDCCG_PLL3_PLL_DS_CNTL);
    CASE(mmDCCG_PLL0_PLL_IDCLK_CNTL);
    CASE(mmDCCG_PLL1_PLL_IDCLK_CNTL);
    CASE(mmDCCG_PLL2_PLL_IDCLK_CNTL);
    CASE(mmDCCG_PLL3_PLL_IDCLK_CNTL);
    CASE(mmDCCG_PLL0_PLL_CNTL);
    CASE(mmDCCG_PLL1_PLL_CNTL);
    CASE(mmDCCG_PLL2_PLL_CNTL);
    CASE(mmDCCG_PLL3_PLL_CNTL);
    CASE(mmDCCG_PLL0_PLL_ANALOG);
    CASE(mmDCCG_PLL1_PLL_ANALOG);
    CASE(mmDCCG_PLL2_PLL_ANALOG);
    CASE(mmDCCG_PLL3_PLL_ANALOG);
    CASE(mmDCCG_PLL0_PLL_ANALOG_CNTL);
    CASE(mmDCCG_PLL1_PLL_ANALOG_CNTL);
    CASE(mmDCCG_PLL2_PLL_ANALOG_CNTL);
    CASE(mmDCCG_PLL3_PLL_ANALOG_CNTL);
    CASE(mmDCCG_PLL0_PLL_VREG_CNTL);
    CASE(mmDCCG_PLL1_PLL_VREG_CNTL);
    CASE(mmDCCG_PLL2_PLL_VREG_CNTL);
    CASE(mmDCCG_PLL3_PLL_VREG_CNTL);
    CASE(mmDCCG_PLL0_PLL_XOR_LOCK);
    CASE(mmDCCG_PLL1_PLL_XOR_LOCK);
    CASE(mmDCCG_PLL2_PLL_XOR_LOCK);
    CASE(mmDCCG_PLL3_PLL_XOR_LOCK);
    CASE(mmDCCG_PLL0_PLL_UNLOCK_DETECT_CNTL);
    CASE(mmDCCG_PLL1_PLL_UNLOCK_DETECT_CNTL);
    CASE(mmDCCG_PLL2_PLL_UNLOCK_DETECT_CNTL);
    CASE(mmDCCG_PLL3_PLL_UNLOCK_DETECT_CNTL);
    CASE(mmDCCG_PLL0_PLL_DEBUG_CNTL);
    CASE(mmDCCG_PLL1_PLL_DEBUG_CNTL);
    CASE(mmDCCG_PLL2_PLL_DEBUG_CNTL);
    CASE(mmDCCG_PLL3_PLL_DEBUG_CNTL);
    CASE(mmDCCG_PLL0_PLL_UPDATE_LOCK);
    CASE(mmDCCG_PLL1_PLL_UPDATE_LOCK);
    CASE(mmDCCG_PLL2_PLL_UPDATE_LOCK);
    CASE(mmDCCG_PLL3_PLL_UPDATE_LOCK);
    CASE(mmDCCG_PLL0_PLL_UPDATE_CNTL);
    CASE(mmDCCG_PLL1_PLL_UPDATE_CNTL);
    CASE(mmDCCG_PLL2_PLL_UPDATE_CNTL);
    CASE(mmDCCG_PLL3_PLL_UPDATE_CNTL);
    CASE(mmDCCG_PLL0_PLL_DISPCLK_DTO_CNTL);
    CASE(mmDCCG_PLL1_PLL_DISPCLK_DTO_CNTL);
    CASE(mmDCCG_PLL2_PLL_DISPCLK_DTO_CNTL);
    CASE(mmDCCG_PLL3_PLL_DISPCLK_DTO_CNTL);
    CASE(mmDCCG_PLL0_PLL_DISPCLK_CURRENT_DTO_PHASE);
    CASE(mmDCCG_PLL1_PLL_DISPCLK_CURRENT_DTO_PHASE);
    CASE(mmDCCG_PLL2_PLL_DISPCLK_CURRENT_DTO_PHASE);
    CASE(mmDCCG_PLL3_PLL_DISPCLK_CURRENT_DTO_PHASE);
    CASE(mmDENTIST_DISPCLK_CNTL);
    CASE(mmDCDEBUG_BUS_CLK1_SEL);
    CASE(mmDCDEBUG_BUS_CLK2_SEL);
    CASE(mmDCDEBUG_BUS_CLK3_SEL);
    CASE(mmDCDEBUG_BUS_CLK4_SEL);
    CASE(mmDCDEBUG_OUT_PIN_OVERRIDE);
    CASE(mmDCDEBUG_OUT_CNTL);
    CASE(mmDCDEBUG_OUT_DATA);
    CASE(mmDMIF_ADDR_CONFIG);
    CASE(mmDMIF_CONTROL);
    CASE(mmDMIF_STATUS);
    CASE(mmDMIF_HW_DEBUG);
    CASE(mmDMIF_ARBITRATION_CONTROL);
    CASE(mmPIPE0_ARBITRATION_CONTROL3);
    CASE(mmPIPE1_ARBITRATION_CONTROL3);
    CASE(mmPIPE2_ARBITRATION_CONTROL3);
    CASE(mmPIPE3_ARBITRATION_CONTROL3);
    CASE(mmPIPE4_ARBITRATION_CONTROL3);
    CASE(mmPIPE5_ARBITRATION_CONTROL3);
    CASE(mmDMIF_TEST_DEBUG_INDEX);
    CASE(mmDMIF_TEST_DEBUG_DATA);
    CASE(mmDMIF_ADDR_CALC);
    CASE(mmDMIF_STATUS2);
    CASE(mmPIPE0_MAX_REQUESTS);
    CASE(mmPIPE1_MAX_REQUESTS);
    CASE(mmPIPE2_MAX_REQUESTS);
    CASE(mmPIPE3_MAX_REQUESTS);
    CASE(mmPIPE4_MAX_REQUESTS);
    CASE(mmPIPE5_MAX_REQUESTS);
    CASE(mmLOW_POWER_TILING_CONTROL);
    CASE(mmMCIF_CONTROL);
    CASE(mmMCIF_WRITE_COMBINE_CONTROL);
    CASE(mmMCIF_TEST_DEBUG_INDEX);
    CASE(mmMCIF_TEST_DEBUG_DATA);
    CASE(mmMCIF_VMID);
    CASE(mmMCIF_MEM_CONTROL);
    CASE(mmCC_DC_PIPE_DIS);
    CASE(mmMC_DC_INTERFACE_NACK_STATUS);
    CASE(mmDC_RBBMIF_RDWR_CNTL1);
    CASE(mmDC_RBBMIF_RDWR_CNTL2);
    CASE(mmDC_RBBMIF_RDWR_CNTL3);
    CASE(mmDCI_MEM_PWR_STATE);
    CASE(mmDCI_MEM_PWR_STATE2);
    CASE(mmDCI_CLK_CNTL);
    CASE(mmDCCG_VPCLK_CNTL);
    CASE(mmDCI_MEM_PWR_CNTL);
    CASE(mmDC_XDMA_INTERFACE_CNTL);
    CASE(mmDCI_TEST_DEBUG_INDEX);
    CASE(mmDCI_TEST_DEBUG_DATA);
    CASE(mmDCI_DEBUG_CONFIG);
    CASE(mmPIPE0_DMIF_BUFFER_CONTROL);
    CASE(mmPIPE1_DMIF_BUFFER_CONTROL);
    CASE(mmPIPE2_DMIF_BUFFER_CONTROL);
    CASE(mmPIPE3_DMIF_BUFFER_CONTROL);
    CASE(mmPIPE4_DMIF_BUFFER_CONTROL);
    CASE(mmPIPE5_DMIF_BUFFER_CONTROL);
    CASE(mmMCIF_BUFMGR_SW_CONTROL);
    CASE(mmMCIF_BUFMGR_STATUS);
    CASE(mmMCIF_BUF_PITCH);
    CASE(mmMCIF_BUF_1_ADDR_Y_LOW);
    CASE(mmMCIF_BUF_2_ADDR_Y_LOW);
    CASE(mmMCIF_BUF_3_ADDR_Y_LOW);
    CASE(mmMCIF_BUF_4_ADDR_Y_LOW);
    CASE(mmMCIF_BUF_1_ADDR_UP);
    CASE(mmMCIF_BUF_2_ADDR_UP);
    CASE(mmMCIF_BUF_3_ADDR_UP);
    CASE(mmMCIF_BUF_4_ADDR_UP);
    CASE(mmMCIF_BUF_1_ADDR_C_LOW);
    CASE(mmMCIF_BUF_2_ADDR_C_LOW);
    CASE(mmMCIF_BUF_3_ADDR_C_LOW);
    CASE(mmMCIF_BUF_4_ADDR_C_LOW);
    CASE(mmMCIF_BUF_1_STATUS);
    CASE(mmMCIF_BUF_2_STATUS);
    CASE(mmMCIF_BUF_3_STATUS);
    CASE(mmMCIF_BUF_4_STATUS);
    CASE(mmMCIF_SI_ARBITRATION_CONTROL);
    CASE(mmMCIF_URGENCY_WATERMARK);
    CASE(mmDC_GENERICA);
    CASE(mmDC_GENERICB);
    CASE(mmDC_PAD_EXTERN_SIG);
    CASE(mmDC_REF_CLK_CNTL);
    CASE(mmDC_GPIO_DEBUG);
    CASE(mmDCO_MEM_POWER_STATE);
    CASE(mmDCO_MEM_POWER_STATE_2);
    CASE(mmDCO_LIGHT_SLEEP_DIS);
    CASE(mmUNIPHY_IMPCAL_LINKA);
    CASE(mmUNIPHY_IMPCAL_LINKB);
    CASE(mmUNIPHY_IMPCAL_PERIOD);
    CASE(mmAUXP_IMPCAL);
    CASE(mmAUXN_IMPCAL);
    CASE(mmDCIO_IMPCAL_CNTL_AB);
    CASE(mmUNIPHY_IMPCAL_PSW_AB);
    CASE(mmUNIPHY_IMPCAL_LINKC);
    CASE(mmUNIPHY_IMPCAL_LINKD);
    CASE(mmDCIO_IMPCAL_CNTL_CD);
    CASE(mmUNIPHY_IMPCAL_PSW_CD);
    CASE(mmUNIPHY_IMPCAL_LINKE);
    CASE(mmUNIPHY_IMPCAL_LINKF);
    CASE(mmDCIO_IMPCAL_CNTL_EF);
    CASE(mmUNIPHY_IMPCAL_PSW_EF);
    CASE(mmDC_PINSTRAPS);
    CASE(mmDC_DVODATA_CONFIG);
    CASE(mmLVTMA_PWRSEQ_CNTL);
    CASE(mmLVTMA_PWRSEQ_STATE);
    CASE(mmLVTMA_PWRSEQ_REF_DIV);
    CASE(mmLVTMA_PWRSEQ_DELAY1);
    CASE(mmLVTMA_PWRSEQ_DELAY2);
    CASE(mmBL_PWM_CNTL);
    CASE(mmBL_PWM_CNTL2);
    CASE(mmBL_PWM_PERIOD_CNTL);
    CASE(mmBL_PWM_GRP1_REG_LOCK);
    CASE(mmDCIO_GSL_GENLK_PAD_CNTL);
    CASE(mmDCIO_GSL_SWAPLOCK_PAD_CNTL);
    CASE(mmDCIO_GSL0_CNTL);
    CASE(mmDCIO_GSL1_CNTL);
    CASE(mmDCIO_GSL2_CNTL);
    CASE(mmDC_GPU_TIMER_START_POSITION_V_UPDATE);
    CASE(mmDC_GPU_TIMER_START_POSITION_P_FLIP);
    CASE(mmDC_GPU_TIMER_READ);
    CASE(mmDC_GPU_TIMER_READ_CNTL);
    CASE(mmDCO_CLK_CNTL);
    CASE(mmDCO_CLK_RAMP_CNTL);
    CASE(mmDCIO_DEBUG);
    CASE(mmDCO_DCFE_EXT_VSYNC_CNTL);
    CASE(mmDCIO_TEST_DEBUG_INDEX);
    CASE(mmDCIO_TEST_DEBUG_DATA);
    CASE(mmDC_GPIO_GENERIC_MASK);
    CASE(mmDC_GPIO_GENERIC_A);
    CASE(mmDC_GPIO_GENERIC_EN);
    CASE(mmDC_GPIO_GENERIC_Y);
    CASE(mmDC_GPIO_DVODATA_MASK);
    CASE(mmDC_GPIO_DVODATA_A);
    CASE(mmDC_GPIO_DVODATA_EN);
    CASE(mmDC_GPIO_DVODATA_Y);
    CASE(mmDC_GPIO_DDC1_MASK);
    CASE(mmDC_GPIO_DDC1_A);
    CASE(mmDC_GPIO_DDC1_EN);
    CASE(mmDC_GPIO_DDC1_Y);
    CASE(mmDC_GPIO_DDC2_MASK);
    CASE(mmDC_GPIO_DDC2_A);
    CASE(mmDC_GPIO_DDC2_EN);
    CASE(mmDC_GPIO_DDC2_Y);
    CASE(mmDC_GPIO_DDC3_MASK);
    CASE(mmDC_GPIO_DDC3_A);
    CASE(mmDC_GPIO_DDC3_EN);
    CASE(mmDC_GPIO_DDC3_Y);
    CASE(mmDC_GPIO_DDC4_MASK);
    CASE(mmDC_GPIO_DDC4_A);
    CASE(mmDC_GPIO_DDC4_EN);
    CASE(mmDC_GPIO_DDC4_Y);
    CASE(mmDC_GPIO_DDC5_MASK);
    CASE(mmDC_GPIO_DDC5_A);
    CASE(mmDC_GPIO_DDC5_EN);
    CASE(mmDC_GPIO_DDC5_Y);
    CASE(mmDC_GPIO_DDC6_MASK);
    CASE(mmDC_GPIO_DDC6_A);
    CASE(mmDC_GPIO_DDC6_EN);
    CASE(mmDC_GPIO_DDC6_Y);
    CASE(mmDC_GPIO_DDCVGA_MASK);
    CASE(mmDC_GPIO_DDCVGA_A);
    CASE(mmDC_GPIO_DDCVGA_EN);
    CASE(mmDC_GPIO_DDCVGA_Y);
    CASE(mmDC_GPIO_SYNCA_MASK);
    CASE(mmDC_GPIO_SYNCA_A);
    CASE(mmDC_GPIO_SYNCA_EN);
    CASE(mmDC_GPIO_SYNCA_Y);
    CASE(mmDC_GPIO_GENLK_MASK);
    CASE(mmDC_GPIO_GENLK_A);
    CASE(mmDC_GPIO_GENLK_EN);
    CASE(mmDC_GPIO_GENLK_Y);
    CASE(mmDC_GPIO_HPD_MASK);
    CASE(mmDC_GPIO_HPD_A);
    CASE(mmDC_GPIO_HPD_EN);
    CASE(mmDC_GPIO_HPD_Y);
    CASE(mmDC_GPIO_PWRSEQ_MASK);
    CASE(mmDC_GPIO_PWRSEQ_A);
    CASE(mmDC_GPIO_PWRSEQ_EN);
    CASE(mmDC_GPIO_PWRSEQ_Y);
    CASE(mmDC_GPIO_PAD_STRENGTH_1);
    CASE(mmDC_GPIO_PAD_STRENGTH_2);
    CASE(mmPHY_AUX_CNTL);
    CASE(mmDC_GPIO_I2CPAD_MASK);
    CASE(mmDC_GPIO_I2CPAD_A);
    CASE(mmDC_GPIO_I2CPAD_EN);
    CASE(mmDC_GPIO_I2CPAD_Y);
    CASE(mmDC_GPIO_I2CPAD_STRENGTH);
    CASE(mmDVO_STRENGTH_CONTROL);
    CASE(mmDVO_VREF_CONTROL);
    CASE(mmDVO_SKEW_ADJUST);
    CASE(mmUNIPHYAB_TPG_CONTROL);
    CASE(mmUNIPHYAB_TPG_SEED);
    CASE(mmUNIPHYCD_TPG_CONTROL);
    CASE(mmUNIPHYCD_TPG_SEED);
    CASE(mmUNIPHYEF_TPG_CONTROL);
    CASE(mmUNIPHYEF_TPG_SEED);
    CASE(mmUNIPHYGH_TPG_CONTROL);
    CASE(mmUNIPHYGH_TPG_SEED);
    CASE(mmDC_GPIO_I2S_SPDIF_MASK);
    CASE(mmDC_GPIO_I2S_SPDIF_A);
    CASE(mmDC_GPIO_I2S_SPDIF_EN);
    CASE(mmDC_GPIO_I2S_SPDIF_Y);
    CASE(mmDC_GPIO_I2S_SPDIF_STRENGTH);
    CASE(mmDAC_MACRO_CNTL_RESERVED0);
    CASE(mmDAC_MACRO_CNTL_RESERVED1);
    CASE(mmDAC_MACRO_CNTL_RESERVED2);
    CASE(mmDAC_MACRO_CNTL_RESERVED3);
    CASE(mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL1);
    CASE(mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL1);
    CASE(mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL1);
    CASE(mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL1);
    CASE(mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL1);
    CASE(mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL1);
    CASE(mmDCIO_UNIPHY6_UNIPHY_TX_CONTROL1);
    CASE(mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL2);
    CASE(mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL2);
    CASE(mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL2);
    CASE(mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL2);
    CASE(mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL2);
    CASE(mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL2);
    CASE(mmDCIO_UNIPHY6_UNIPHY_TX_CONTROL2);
    CASE(mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL3);
    CASE(mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL3);
    CASE(mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL3);
    CASE(mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL3);
    CASE(mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL3);
    CASE(mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL3);
    CASE(mmDCIO_UNIPHY6_UNIPHY_TX_CONTROL3);
    CASE(mmDCIO_UNIPHY0_UNIPHY_TX_CONTROL4);
    CASE(mmDCIO_UNIPHY1_UNIPHY_TX_CONTROL4);
    CASE(mmDCIO_UNIPHY2_UNIPHY_TX_CONTROL4);
    CASE(mmDCIO_UNIPHY3_UNIPHY_TX_CONTROL4);
    CASE(mmDCIO_UNIPHY4_UNIPHY_TX_CONTROL4);
    CASE(mmDCIO_UNIPHY5_UNIPHY_TX_CONTROL4);
    CASE(mmDCIO_UNIPHY6_UNIPHY_TX_CONTROL4);
    CASE(mmDCIO_UNIPHY0_UNIPHY_POWER_CONTROL);
    CASE(mmDCIO_UNIPHY1_UNIPHY_POWER_CONTROL);
    CASE(mmDCIO_UNIPHY2_UNIPHY_POWER_CONTROL);
    CASE(mmDCIO_UNIPHY3_UNIPHY_POWER_CONTROL);
    CASE(mmDCIO_UNIPHY4_UNIPHY_POWER_CONTROL);
    CASE(mmDCIO_UNIPHY5_UNIPHY_POWER_CONTROL);
    CASE(mmDCIO_UNIPHY6_UNIPHY_POWER_CONTROL);
    CASE(mmDCIO_UNIPHY0_UNIPHY_PLL_FBDIV);
    CASE(mmDCIO_UNIPHY1_UNIPHY_PLL_FBDIV);
    CASE(mmDCIO_UNIPHY2_UNIPHY_PLL_FBDIV);
    CASE(mmDCIO_UNIPHY3_UNIPHY_PLL_FBDIV);
    CASE(mmDCIO_UNIPHY4_UNIPHY_PLL_FBDIV);
    CASE(mmDCIO_UNIPHY5_UNIPHY_PLL_FBDIV);
    CASE(mmDCIO_UNIPHY6_UNIPHY_PLL_FBDIV);
    CASE(mmDCIO_UNIPHY0_UNIPHY_PLL_CONTROL1);
    CASE(mmDCIO_UNIPHY1_UNIPHY_PLL_CONTROL1);
    CASE(mmDCIO_UNIPHY2_UNIPHY_PLL_CONTROL1);
    CASE(mmDCIO_UNIPHY3_UNIPHY_PLL_CONTROL1);
    CASE(mmDCIO_UNIPHY4_UNIPHY_PLL_CONTROL1);
    CASE(mmDCIO_UNIPHY5_UNIPHY_PLL_CONTROL1);
    CASE(mmDCIO_UNIPHY6_UNIPHY_PLL_CONTROL1);
    CASE(mmDCIO_UNIPHY0_UNIPHY_PLL_CONTROL2);
    CASE(mmDCIO_UNIPHY1_UNIPHY_PLL_CONTROL2);
    CASE(mmDCIO_UNIPHY2_UNIPHY_PLL_CONTROL2);
    CASE(mmDCIO_UNIPHY3_UNIPHY_PLL_CONTROL2);
    CASE(mmDCIO_UNIPHY4_UNIPHY_PLL_CONTROL2);
    CASE(mmDCIO_UNIPHY5_UNIPHY_PLL_CONTROL2);
    CASE(mmDCIO_UNIPHY6_UNIPHY_PLL_CONTROL2);
    CASE(mmDCIO_UNIPHY0_UNIPHY_PLL_SS_STEP_SIZE);
    CASE(mmDCIO_UNIPHY1_UNIPHY_PLL_SS_STEP_SIZE);
    CASE(mmDCIO_UNIPHY2_UNIPHY_PLL_SS_STEP_SIZE);
    CASE(mmDCIO_UNIPHY3_UNIPHY_PLL_SS_STEP_SIZE);
    CASE(mmDCIO_UNIPHY4_UNIPHY_PLL_SS_STEP_SIZE);
    CASE(mmDCIO_UNIPHY5_UNIPHY_PLL_SS_STEP_SIZE);
    CASE(mmDCIO_UNIPHY6_UNIPHY_PLL_SS_STEP_SIZE);
    CASE(mmDCIO_UNIPHY0_UNIPHY_PLL_SS_CNTL);
    CASE(mmDCIO_UNIPHY1_UNIPHY_PLL_SS_CNTL);
    CASE(mmDCIO_UNIPHY2_UNIPHY_PLL_SS_CNTL);
    CASE(mmDCIO_UNIPHY3_UNIPHY_PLL_SS_CNTL);
    CASE(mmDCIO_UNIPHY4_UNIPHY_PLL_SS_CNTL);
    CASE(mmDCIO_UNIPHY5_UNIPHY_PLL_SS_CNTL);
    CASE(mmDCIO_UNIPHY6_UNIPHY_PLL_SS_CNTL);
    CASE(mmDCIO_UNIPHY0_UNIPHY_DATA_SYNCHRONIZATION);
    CASE(mmDCIO_UNIPHY1_UNIPHY_DATA_SYNCHRONIZATION);
    CASE(mmDCIO_UNIPHY2_UNIPHY_DATA_SYNCHRONIZATION);
    CASE(mmDCIO_UNIPHY3_UNIPHY_DATA_SYNCHRONIZATION);
    CASE(mmDCIO_UNIPHY4_UNIPHY_DATA_SYNCHRONIZATION);
    CASE(mmDCIO_UNIPHY5_UNIPHY_DATA_SYNCHRONIZATION);
    CASE(mmDCIO_UNIPHY6_UNIPHY_DATA_SYNCHRONIZATION);
    CASE(mmDCIO_UNIPHY0_UNIPHY_REG_TEST_OUTPUT);
    CASE(mmDCIO_UNIPHY1_UNIPHY_REG_TEST_OUTPUT);
    CASE(mmDCIO_UNIPHY2_UNIPHY_REG_TEST_OUTPUT);
    CASE(mmDCIO_UNIPHY3_UNIPHY_REG_TEST_OUTPUT);
    CASE(mmDCIO_UNIPHY4_UNIPHY_REG_TEST_OUTPUT);
    CASE(mmDCIO_UNIPHY5_UNIPHY_REG_TEST_OUTPUT);
    CASE(mmDCIO_UNIPHY6_UNIPHY_REG_TEST_OUTPUT);
    CASE(mmDCIO_UNIPHY0_UNIPHY_ANG_BIST_CNTL);
    CASE(mmDCIO_UNIPHY1_UNIPHY_ANG_BIST_CNTL);
    CASE(mmDCIO_UNIPHY2_UNIPHY_ANG_BIST_CNTL);
    CASE(mmDCIO_UNIPHY3_UNIPHY_ANG_BIST_CNTL);
    CASE(mmDCIO_UNIPHY4_UNIPHY_ANG_BIST_CNTL);
    CASE(mmDCIO_UNIPHY5_UNIPHY_ANG_BIST_CNTL);
    CASE(mmDCIO_UNIPHY6_UNIPHY_ANG_BIST_CNTL);
    CASE(mmDCIO_UNIPHY0_UNIPHY_LINK_CNTL);
    CASE(mmDCIO_UNIPHY1_UNIPHY_LINK_CNTL);
    CASE(mmDCIO_UNIPHY2_UNIPHY_LINK_CNTL);
    CASE(mmDCIO_UNIPHY3_UNIPHY_LINK_CNTL);
    CASE(mmDCIO_UNIPHY4_UNIPHY_LINK_CNTL);
    CASE(mmDCIO_UNIPHY5_UNIPHY_LINK_CNTL);
    CASE(mmDCIO_UNIPHY6_UNIPHY_LINK_CNTL);
    CASE(mmDCIO_UNIPHY0_UNIPHY_CHANNEL_XBAR_CNTL);
    CASE(mmDCIO_UNIPHY1_UNIPHY_CHANNEL_XBAR_CNTL);
    CASE(mmDCIO_UNIPHY2_UNIPHY_CHANNEL_XBAR_CNTL);
    CASE(mmDCIO_UNIPHY3_UNIPHY_CHANNEL_XBAR_CNTL);
    CASE(mmDCIO_UNIPHY4_UNIPHY_CHANNEL_XBAR_CNTL);
    CASE(mmDCIO_UNIPHY5_UNIPHY_CHANNEL_XBAR_CNTL);
    CASE(mmDCIO_UNIPHY6_UNIPHY_CHANNEL_XBAR_CNTL);
    CASE(mmDCIO_UNIPHY0_UNIPHY_REG_TEST_OUTPUT2);
    CASE(mmDCIO_UNIPHY1_UNIPHY_REG_TEST_OUTPUT2);
    CASE(mmDCIO_UNIPHY2_UNIPHY_REG_TEST_OUTPUT2);
    CASE(mmDCIO_UNIPHY3_UNIPHY_REG_TEST_OUTPUT2);
    CASE(mmDCIO_UNIPHY4_UNIPHY_REG_TEST_OUTPUT2);
    CASE(mmDCIO_UNIPHY5_UNIPHY_REG_TEST_OUTPUT2);
    CASE(mmDCIO_UNIPHY6_UNIPHY_REG_TEST_OUTPUT2);
#endif
    CASE(mmDCP0_GRPH_ENABLE);
    CASE(mmDCP1_GRPH_ENABLE);
    CASE(mmDCP2_GRPH_ENABLE);
    CASE(mmDCP3_GRPH_ENABLE);
    CASE(mmDCP4_GRPH_ENABLE);
    CASE(mmDCP5_GRPH_ENABLE);
    CASE(mmDCP0_GRPH_CONTROL);
    CASE(mmDCP1_GRPH_CONTROL);
    CASE(mmDCP2_GRPH_CONTROL);
    CASE(mmDCP3_GRPH_CONTROL);
    CASE(mmDCP4_GRPH_CONTROL);
    CASE(mmDCP5_GRPH_CONTROL);
    CASE(mmDCP0_GRPH_LUT_10BIT_BYPASS);
    CASE(mmDCP1_GRPH_LUT_10BIT_BYPASS);
    CASE(mmDCP2_GRPH_LUT_10BIT_BYPASS);
    CASE(mmDCP3_GRPH_LUT_10BIT_BYPASS);
    CASE(mmDCP4_GRPH_LUT_10BIT_BYPASS);
    CASE(mmDCP5_GRPH_LUT_10BIT_BYPASS);
    CASE(mmDCP0_GRPH_SWAP_CNTL);
    CASE(mmDCP1_GRPH_SWAP_CNTL);
    CASE(mmDCP2_GRPH_SWAP_CNTL);
    CASE(mmDCP3_GRPH_SWAP_CNTL);
    CASE(mmDCP4_GRPH_SWAP_CNTL);
    CASE(mmDCP5_GRPH_SWAP_CNTL);
    CASE(mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS);
    CASE(mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS);
    CASE(mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS);
    CASE(mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS);
    CASE(mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS);
    CASE(mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS);
    CASE(mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS);
    CASE(mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS);
    CASE(mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS);
    CASE(mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS);
    CASE(mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS);
    CASE(mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS);
    CASE(mmDCP0_GRPH_PITCH);
    CASE(mmDCP1_GRPH_PITCH);
    CASE(mmDCP2_GRPH_PITCH);
    CASE(mmDCP3_GRPH_PITCH);
    CASE(mmDCP4_GRPH_PITCH);
    CASE(mmDCP5_GRPH_PITCH);
    CASE(mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP0_GRPH_SURFACE_OFFSET_X);
    CASE(mmDCP1_GRPH_SURFACE_OFFSET_X);
    CASE(mmDCP2_GRPH_SURFACE_OFFSET_X);
    CASE(mmDCP3_GRPH_SURFACE_OFFSET_X);
    CASE(mmDCP4_GRPH_SURFACE_OFFSET_X);
    CASE(mmDCP5_GRPH_SURFACE_OFFSET_X);
    CASE(mmDCP0_GRPH_SURFACE_OFFSET_Y);
    CASE(mmDCP1_GRPH_SURFACE_OFFSET_Y);
    CASE(mmDCP2_GRPH_SURFACE_OFFSET_Y);
    CASE(mmDCP3_GRPH_SURFACE_OFFSET_Y);
    CASE(mmDCP4_GRPH_SURFACE_OFFSET_Y);
    CASE(mmDCP5_GRPH_SURFACE_OFFSET_Y);
    CASE(mmDCP0_GRPH_X_START);
    CASE(mmDCP1_GRPH_X_START);
    CASE(mmDCP2_GRPH_X_START);
    CASE(mmDCP3_GRPH_X_START);
    CASE(mmDCP4_GRPH_X_START);
    CASE(mmDCP5_GRPH_X_START);
    CASE(mmDCP0_GRPH_Y_START);
    CASE(mmDCP1_GRPH_Y_START);
    CASE(mmDCP2_GRPH_Y_START);
    CASE(mmDCP3_GRPH_Y_START);
    CASE(mmDCP4_GRPH_Y_START);
    CASE(mmDCP5_GRPH_Y_START);
    CASE(mmDCP0_GRPH_X_END);
    CASE(mmDCP1_GRPH_X_END);
    CASE(mmDCP2_GRPH_X_END);
    CASE(mmDCP3_GRPH_X_END);
    CASE(mmDCP4_GRPH_X_END);
    CASE(mmDCP5_GRPH_X_END);
    CASE(mmDCP0_GRPH_Y_END);
    CASE(mmDCP1_GRPH_Y_END);
    CASE(mmDCP2_GRPH_Y_END);
    CASE(mmDCP3_GRPH_Y_END);
    CASE(mmDCP4_GRPH_Y_END);
    CASE(mmDCP5_GRPH_Y_END);
    CASE(mmDCP0_INPUT_GAMMA_CONTROL);
    CASE(mmDCP1_INPUT_GAMMA_CONTROL);
    CASE(mmDCP2_INPUT_GAMMA_CONTROL);
    CASE(mmDCP3_INPUT_GAMMA_CONTROL);
    CASE(mmDCP4_INPUT_GAMMA_CONTROL);
    CASE(mmDCP5_INPUT_GAMMA_CONTROL);
    CASE(mmDCP0_GRPH_UPDATE);
    CASE(mmDCP1_GRPH_UPDATE);
    CASE(mmDCP2_GRPH_UPDATE);
    CASE(mmDCP3_GRPH_UPDATE);
    CASE(mmDCP4_GRPH_UPDATE);
    CASE(mmDCP5_GRPH_UPDATE);
    CASE(mmDCP0_GRPH_FLIP_CONTROL);
    CASE(mmDCP1_GRPH_FLIP_CONTROL);
    CASE(mmDCP2_GRPH_FLIP_CONTROL);
    CASE(mmDCP3_GRPH_FLIP_CONTROL);
    CASE(mmDCP4_GRPH_FLIP_CONTROL);
    CASE(mmDCP5_GRPH_FLIP_CONTROL);
    CASE(mmDCP0_GRPH_SURFACE_ADDRESS_INUSE);
    CASE(mmDCP1_GRPH_SURFACE_ADDRESS_INUSE);
    CASE(mmDCP2_GRPH_SURFACE_ADDRESS_INUSE);
    CASE(mmDCP3_GRPH_SURFACE_ADDRESS_INUSE);
    CASE(mmDCP4_GRPH_SURFACE_ADDRESS_INUSE);
    CASE(mmDCP5_GRPH_SURFACE_ADDRESS_INUSE);
    CASE(mmDCP0_GRPH_DFQ_CONTROL);
    CASE(mmDCP1_GRPH_DFQ_CONTROL);
    CASE(mmDCP2_GRPH_DFQ_CONTROL);
    CASE(mmDCP3_GRPH_DFQ_CONTROL);
    CASE(mmDCP4_GRPH_DFQ_CONTROL);
    CASE(mmDCP5_GRPH_DFQ_CONTROL);
    CASE(mmDCP0_GRPH_DFQ_STATUS);
    CASE(mmDCP1_GRPH_DFQ_STATUS);
    CASE(mmDCP2_GRPH_DFQ_STATUS);
    CASE(mmDCP3_GRPH_DFQ_STATUS);
    CASE(mmDCP4_GRPH_DFQ_STATUS);
    CASE(mmDCP5_GRPH_DFQ_STATUS);
    CASE(mmDCP0_GRPH_INTERRUPT_STATUS);
    CASE(mmDCP1_GRPH_INTERRUPT_STATUS);
    CASE(mmDCP2_GRPH_INTERRUPT_STATUS);
    CASE(mmDCP3_GRPH_INTERRUPT_STATUS);
    CASE(mmDCP4_GRPH_INTERRUPT_STATUS);
    CASE(mmDCP5_GRPH_INTERRUPT_STATUS);
    CASE(mmDCP0_GRPH_INTERRUPT_CONTROL);
    CASE(mmDCP1_GRPH_INTERRUPT_CONTROL);
    CASE(mmDCP2_GRPH_INTERRUPT_CONTROL);
    CASE(mmDCP3_GRPH_INTERRUPT_CONTROL);
    CASE(mmDCP4_GRPH_INTERRUPT_CONTROL);
    CASE(mmDCP5_GRPH_INTERRUPT_CONTROL);
    CASE(mmDCP0_GRPH_SURFACE_ADDRESS_HIGH_INUSE);
    CASE(mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE);
    CASE(mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE);
    CASE(mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE);
    CASE(mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE);
    CASE(mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE);
    CASE(mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS);
    CASE(mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS);
    CASE(mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS);
    CASE(mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS);
    CASE(mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS);
    CASE(mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS);
    CASE(mmDCP0_GRPH_COMPRESS_PITCH);
    CASE(mmDCP1_GRPH_COMPRESS_PITCH);
    CASE(mmDCP2_GRPH_COMPRESS_PITCH);
    CASE(mmDCP3_GRPH_COMPRESS_PITCH);
    CASE(mmDCP4_GRPH_COMPRESS_PITCH);
    CASE(mmDCP5_GRPH_COMPRESS_PITCH);
    CASE(mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH);
#if 0
    CASE(mmOVL_ENABLE);
    CASE(mmDCP0_OVL_ENABLE);
    CASE(mmDCP1_OVL_ENABLE);
    CASE(mmDCP2_OVL_ENABLE);
    CASE(mmDCP3_OVL_ENABLE);
    CASE(mmDCP4_OVL_ENABLE);
    CASE(mmDCP5_OVL_ENABLE);
    CASE(mmOVL_CONTROL1);
    CASE(mmDCP0_OVL_CONTROL1);
    CASE(mmDCP1_OVL_CONTROL1);
    CASE(mmDCP2_OVL_CONTROL1);
    CASE(mmDCP3_OVL_CONTROL1);
    CASE(mmDCP4_OVL_CONTROL1);
    CASE(mmDCP5_OVL_CONTROL1);
    CASE(mmOVL_CONTROL2);
    CASE(mmDCP0_OVL_CONTROL2);
    CASE(mmDCP1_OVL_CONTROL2);
    CASE(mmDCP2_OVL_CONTROL2);
    CASE(mmDCP3_OVL_CONTROL2);
    CASE(mmDCP4_OVL_CONTROL2);
    CASE(mmDCP5_OVL_CONTROL2);
    CASE(mmOVL_SWAP_CNTL);
    CASE(mmDCP0_OVL_SWAP_CNTL);
    CASE(mmDCP1_OVL_SWAP_CNTL);
    CASE(mmDCP2_OVL_SWAP_CNTL);
    CASE(mmDCP3_OVL_SWAP_CNTL);
    CASE(mmDCP4_OVL_SWAP_CNTL);
    CASE(mmDCP5_OVL_SWAP_CNTL);
    CASE(mmOVL_SURFACE_ADDRESS);
    CASE(mmDCP0_OVL_SURFACE_ADDRESS);
    CASE(mmDCP1_OVL_SURFACE_ADDRESS);
    CASE(mmDCP2_OVL_SURFACE_ADDRESS);
    CASE(mmDCP3_OVL_SURFACE_ADDRESS);
    CASE(mmDCP4_OVL_SURFACE_ADDRESS);
    CASE(mmDCP5_OVL_SURFACE_ADDRESS);
    CASE(mmOVL_PITCH);
    CASE(mmDCP0_OVL_PITCH);
    CASE(mmDCP1_OVL_PITCH);
    CASE(mmDCP2_OVL_PITCH);
    CASE(mmDCP3_OVL_PITCH);
    CASE(mmDCP4_OVL_PITCH);
    CASE(mmDCP5_OVL_PITCH);
    CASE(mmOVL_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP0_OVL_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP1_OVL_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP2_OVL_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP3_OVL_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP4_OVL_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP5_OVL_SURFACE_ADDRESS_HIGH);
    CASE(mmOVL_SURFACE_OFFSET_X);
    CASE(mmDCP0_OVL_SURFACE_OFFSET_X);
    CASE(mmDCP1_OVL_SURFACE_OFFSET_X);
    CASE(mmDCP2_OVL_SURFACE_OFFSET_X);
    CASE(mmDCP3_OVL_SURFACE_OFFSET_X);
    CASE(mmDCP4_OVL_SURFACE_OFFSET_X);
    CASE(mmDCP5_OVL_SURFACE_OFFSET_X);
    CASE(mmOVL_SURFACE_OFFSET_Y);
    CASE(mmDCP0_OVL_SURFACE_OFFSET_Y);
    CASE(mmDCP1_OVL_SURFACE_OFFSET_Y);
    CASE(mmDCP2_OVL_SURFACE_OFFSET_Y);
    CASE(mmDCP3_OVL_SURFACE_OFFSET_Y);
    CASE(mmDCP4_OVL_SURFACE_OFFSET_Y);
    CASE(mmDCP5_OVL_SURFACE_OFFSET_Y);
    CASE(mmOVL_START);
    CASE(mmDCP0_OVL_START);
    CASE(mmDCP1_OVL_START);
    CASE(mmDCP2_OVL_START);
    CASE(mmDCP3_OVL_START);
    CASE(mmDCP4_OVL_START);
    CASE(mmDCP5_OVL_START);
    CASE(mmOVL_END);
    CASE(mmDCP0_OVL_END);
    CASE(mmDCP1_OVL_END);
    CASE(mmDCP2_OVL_END);
    CASE(mmDCP3_OVL_END);
    CASE(mmDCP4_OVL_END);
    CASE(mmDCP5_OVL_END);
    CASE(mmOVL_UPDATE);
    CASE(mmDCP0_OVL_UPDATE);
    CASE(mmDCP1_OVL_UPDATE);
    CASE(mmDCP2_OVL_UPDATE);
    CASE(mmDCP3_OVL_UPDATE);
    CASE(mmDCP4_OVL_UPDATE);
    CASE(mmDCP5_OVL_UPDATE);
    CASE(mmOVL_SURFACE_ADDRESS_INUSE);
    CASE(mmDCP0_OVL_SURFACE_ADDRESS_INUSE);
    CASE(mmDCP1_OVL_SURFACE_ADDRESS_INUSE);
    CASE(mmDCP2_OVL_SURFACE_ADDRESS_INUSE);
    CASE(mmDCP3_OVL_SURFACE_ADDRESS_INUSE);
    CASE(mmDCP4_OVL_SURFACE_ADDRESS_INUSE);
    CASE(mmDCP5_OVL_SURFACE_ADDRESS_INUSE);
    CASE(mmOVL_DFQ_CONTROL);
    CASE(mmDCP0_OVL_DFQ_CONTROL);
    CASE(mmDCP1_OVL_DFQ_CONTROL);
    CASE(mmDCP2_OVL_DFQ_CONTROL);
    CASE(mmDCP3_OVL_DFQ_CONTROL);
    CASE(mmDCP4_OVL_DFQ_CONTROL);
    CASE(mmDCP5_OVL_DFQ_CONTROL);
    CASE(mmOVL_DFQ_STATUS);
    CASE(mmDCP0_OVL_DFQ_STATUS);
    CASE(mmDCP1_OVL_DFQ_STATUS);
    CASE(mmDCP2_OVL_DFQ_STATUS);
    CASE(mmDCP3_OVL_DFQ_STATUS);
    CASE(mmDCP4_OVL_DFQ_STATUS);
    CASE(mmDCP5_OVL_DFQ_STATUS);
    CASE(mmOVL_SURFACE_ADDRESS_HIGH_INUSE);
    CASE(mmDCP0_OVL_SURFACE_ADDRESS_HIGH_INUSE);
    CASE(mmDCP1_OVL_SURFACE_ADDRESS_HIGH_INUSE);
    CASE(mmDCP2_OVL_SURFACE_ADDRESS_HIGH_INUSE);
    CASE(mmDCP3_OVL_SURFACE_ADDRESS_HIGH_INUSE);
    CASE(mmDCP4_OVL_SURFACE_ADDRESS_HIGH_INUSE);
    CASE(mmDCP5_OVL_SURFACE_ADDRESS_HIGH_INUSE);
    CASE(mmOVLSCL_EDGE_PIXEL_CNTL);
    CASE(mmDCP0_OVLSCL_EDGE_PIXEL_CNTL);
    CASE(mmDCP1_OVLSCL_EDGE_PIXEL_CNTL);
    CASE(mmDCP2_OVLSCL_EDGE_PIXEL_CNTL);
    CASE(mmDCP3_OVLSCL_EDGE_PIXEL_CNTL);
    CASE(mmDCP4_OVLSCL_EDGE_PIXEL_CNTL);
    CASE(mmDCP5_OVLSCL_EDGE_PIXEL_CNTL);
    CASE(mmPRESCALE_GRPH_CONTROL);
    CASE(mmDCP0_PRESCALE_GRPH_CONTROL);
    CASE(mmDCP1_PRESCALE_GRPH_CONTROL);
    CASE(mmDCP2_PRESCALE_GRPH_CONTROL);
    CASE(mmDCP3_PRESCALE_GRPH_CONTROL);
    CASE(mmDCP4_PRESCALE_GRPH_CONTROL);
    CASE(mmDCP5_PRESCALE_GRPH_CONTROL);
    CASE(mmPRESCALE_VALUES_GRPH_R);
    CASE(mmDCP0_PRESCALE_VALUES_GRPH_R);
    CASE(mmDCP1_PRESCALE_VALUES_GRPH_R);
    CASE(mmDCP2_PRESCALE_VALUES_GRPH_R);
    CASE(mmDCP3_PRESCALE_VALUES_GRPH_R);
    CASE(mmDCP4_PRESCALE_VALUES_GRPH_R);
    CASE(mmDCP5_PRESCALE_VALUES_GRPH_R);
    CASE(mmPRESCALE_VALUES_GRPH_G);
    CASE(mmDCP0_PRESCALE_VALUES_GRPH_G);
    CASE(mmDCP1_PRESCALE_VALUES_GRPH_G);
    CASE(mmDCP2_PRESCALE_VALUES_GRPH_G);
    CASE(mmDCP3_PRESCALE_VALUES_GRPH_G);
    CASE(mmDCP4_PRESCALE_VALUES_GRPH_G);
    CASE(mmDCP5_PRESCALE_VALUES_GRPH_G);
    CASE(mmPRESCALE_VALUES_GRPH_B);
    CASE(mmDCP0_PRESCALE_VALUES_GRPH_B);
    CASE(mmDCP1_PRESCALE_VALUES_GRPH_B);
    CASE(mmDCP2_PRESCALE_VALUES_GRPH_B);
    CASE(mmDCP3_PRESCALE_VALUES_GRPH_B);
    CASE(mmDCP4_PRESCALE_VALUES_GRPH_B);
    CASE(mmDCP5_PRESCALE_VALUES_GRPH_B);
    CASE(mmPRESCALE_OVL_CONTROL);
    CASE(mmDCP0_PRESCALE_OVL_CONTROL);
    CASE(mmDCP1_PRESCALE_OVL_CONTROL);
    CASE(mmDCP2_PRESCALE_OVL_CONTROL);
    CASE(mmDCP3_PRESCALE_OVL_CONTROL);
    CASE(mmDCP4_PRESCALE_OVL_CONTROL);
    CASE(mmDCP5_PRESCALE_OVL_CONTROL);
    CASE(mmPRESCALE_VALUES_OVL_CB);
    CASE(mmDCP0_PRESCALE_VALUES_OVL_CB);
    CASE(mmDCP1_PRESCALE_VALUES_OVL_CB);
    CASE(mmDCP2_PRESCALE_VALUES_OVL_CB);
    CASE(mmDCP3_PRESCALE_VALUES_OVL_CB);
    CASE(mmDCP4_PRESCALE_VALUES_OVL_CB);
    CASE(mmDCP5_PRESCALE_VALUES_OVL_CB);
    CASE(mmPRESCALE_VALUES_OVL_Y);
    CASE(mmDCP0_PRESCALE_VALUES_OVL_Y);
    CASE(mmDCP1_PRESCALE_VALUES_OVL_Y);
    CASE(mmDCP2_PRESCALE_VALUES_OVL_Y);
    CASE(mmDCP3_PRESCALE_VALUES_OVL_Y);
    CASE(mmDCP4_PRESCALE_VALUES_OVL_Y);
    CASE(mmDCP5_PRESCALE_VALUES_OVL_Y);
    CASE(mmPRESCALE_VALUES_OVL_CR);
    CASE(mmDCP0_PRESCALE_VALUES_OVL_CR);
    CASE(mmDCP1_PRESCALE_VALUES_OVL_CR);
    CASE(mmDCP2_PRESCALE_VALUES_OVL_CR);
    CASE(mmDCP3_PRESCALE_VALUES_OVL_CR);
    CASE(mmDCP4_PRESCALE_VALUES_OVL_CR);
    CASE(mmDCP5_PRESCALE_VALUES_OVL_CR);
    CASE(mmINPUT_CSC_CONTROL);
    CASE(mmDCP0_INPUT_CSC_CONTROL);
    CASE(mmDCP1_INPUT_CSC_CONTROL);
    CASE(mmDCP2_INPUT_CSC_CONTROL);
    CASE(mmDCP3_INPUT_CSC_CONTROL);
    CASE(mmDCP4_INPUT_CSC_CONTROL);
    CASE(mmDCP5_INPUT_CSC_CONTROL);
    CASE(mmINPUT_CSC_C11_C12);
    CASE(mmDCP0_INPUT_CSC_C11_C12);
    CASE(mmDCP1_INPUT_CSC_C11_C12);
    CASE(mmDCP2_INPUT_CSC_C11_C12);
    CASE(mmDCP3_INPUT_CSC_C11_C12);
    CASE(mmDCP4_INPUT_CSC_C11_C12);
    CASE(mmDCP5_INPUT_CSC_C11_C12);
    CASE(mmINPUT_CSC_C13_C14);
    CASE(mmDCP0_INPUT_CSC_C13_C14);
    CASE(mmDCP1_INPUT_CSC_C13_C14);
    CASE(mmDCP2_INPUT_CSC_C13_C14);
    CASE(mmDCP3_INPUT_CSC_C13_C14);
    CASE(mmDCP4_INPUT_CSC_C13_C14);
    CASE(mmDCP5_INPUT_CSC_C13_C14);
    CASE(mmINPUT_CSC_C21_C22);
    CASE(mmDCP0_INPUT_CSC_C21_C22);
    CASE(mmDCP1_INPUT_CSC_C21_C22);
    CASE(mmDCP2_INPUT_CSC_C21_C22);
    CASE(mmDCP3_INPUT_CSC_C21_C22);
    CASE(mmDCP4_INPUT_CSC_C21_C22);
    CASE(mmDCP5_INPUT_CSC_C21_C22);
    CASE(mmINPUT_CSC_C23_C24);
    CASE(mmDCP0_INPUT_CSC_C23_C24);
    CASE(mmDCP1_INPUT_CSC_C23_C24);
    CASE(mmDCP2_INPUT_CSC_C23_C24);
    CASE(mmDCP3_INPUT_CSC_C23_C24);
    CASE(mmDCP4_INPUT_CSC_C23_C24);
    CASE(mmDCP5_INPUT_CSC_C23_C24);
    CASE(mmINPUT_CSC_C31_C32);
    CASE(mmDCP0_INPUT_CSC_C31_C32);
    CASE(mmDCP1_INPUT_CSC_C31_C32);
    CASE(mmDCP2_INPUT_CSC_C31_C32);
    CASE(mmDCP3_INPUT_CSC_C31_C32);
    CASE(mmDCP4_INPUT_CSC_C31_C32);
    CASE(mmDCP5_INPUT_CSC_C31_C32);
    CASE(mmINPUT_CSC_C33_C34);
    CASE(mmDCP0_INPUT_CSC_C33_C34);
    CASE(mmDCP1_INPUT_CSC_C33_C34);
    CASE(mmDCP2_INPUT_CSC_C33_C34);
    CASE(mmDCP3_INPUT_CSC_C33_C34);
    CASE(mmDCP4_INPUT_CSC_C33_C34);
    CASE(mmDCP5_INPUT_CSC_C33_C34);
    CASE(mmOUTPUT_CSC_CONTROL);
    CASE(mmDCP0_OUTPUT_CSC_CONTROL);
    CASE(mmDCP1_OUTPUT_CSC_CONTROL);
    CASE(mmDCP2_OUTPUT_CSC_CONTROL);
    CASE(mmDCP3_OUTPUT_CSC_CONTROL);
    CASE(mmDCP4_OUTPUT_CSC_CONTROL);
    CASE(mmDCP5_OUTPUT_CSC_CONTROL);
    CASE(mmOUTPUT_CSC_C11_C12);
    CASE(mmDCP0_OUTPUT_CSC_C11_C12);
    CASE(mmDCP1_OUTPUT_CSC_C11_C12);
    CASE(mmDCP2_OUTPUT_CSC_C11_C12);
    CASE(mmDCP3_OUTPUT_CSC_C11_C12);
    CASE(mmDCP4_OUTPUT_CSC_C11_C12);
    CASE(mmDCP5_OUTPUT_CSC_C11_C12);
    CASE(mmOUTPUT_CSC_C13_C14);
    CASE(mmDCP0_OUTPUT_CSC_C13_C14);
    CASE(mmDCP1_OUTPUT_CSC_C13_C14);
    CASE(mmDCP2_OUTPUT_CSC_C13_C14);
    CASE(mmDCP3_OUTPUT_CSC_C13_C14);
    CASE(mmDCP4_OUTPUT_CSC_C13_C14);
    CASE(mmDCP5_OUTPUT_CSC_C13_C14);
    CASE(mmOUTPUT_CSC_C21_C22);
    CASE(mmDCP0_OUTPUT_CSC_C21_C22);
    CASE(mmDCP1_OUTPUT_CSC_C21_C22);
    CASE(mmDCP2_OUTPUT_CSC_C21_C22);
    CASE(mmDCP3_OUTPUT_CSC_C21_C22);
    CASE(mmDCP4_OUTPUT_CSC_C21_C22);
    CASE(mmDCP5_OUTPUT_CSC_C21_C22);
    CASE(mmOUTPUT_CSC_C23_C24);
    CASE(mmDCP0_OUTPUT_CSC_C23_C24);
    CASE(mmDCP1_OUTPUT_CSC_C23_C24);
    CASE(mmDCP2_OUTPUT_CSC_C23_C24);
    CASE(mmDCP3_OUTPUT_CSC_C23_C24);
    CASE(mmDCP4_OUTPUT_CSC_C23_C24);
    CASE(mmDCP5_OUTPUT_CSC_C23_C24);
    CASE(mmOUTPUT_CSC_C31_C32);
    CASE(mmDCP0_OUTPUT_CSC_C31_C32);
    CASE(mmDCP1_OUTPUT_CSC_C31_C32);
    CASE(mmDCP2_OUTPUT_CSC_C31_C32);
    CASE(mmDCP3_OUTPUT_CSC_C31_C32);
    CASE(mmDCP4_OUTPUT_CSC_C31_C32);
    CASE(mmDCP5_OUTPUT_CSC_C31_C32);
    CASE(mmOUTPUT_CSC_C33_C34);
    CASE(mmDCP0_OUTPUT_CSC_C33_C34);
    CASE(mmDCP1_OUTPUT_CSC_C33_C34);
    CASE(mmDCP2_OUTPUT_CSC_C33_C34);
    CASE(mmDCP3_OUTPUT_CSC_C33_C34);
    CASE(mmDCP4_OUTPUT_CSC_C33_C34);
    CASE(mmDCP5_OUTPUT_CSC_C33_C34);
    CASE(mmCOMM_MATRIXA_TRANS_C11_C12);
    CASE(mmDCP0_COMM_MATRIXA_TRANS_C11_C12);
    CASE(mmDCP1_COMM_MATRIXA_TRANS_C11_C12);
    CASE(mmDCP2_COMM_MATRIXA_TRANS_C11_C12);
    CASE(mmDCP3_COMM_MATRIXA_TRANS_C11_C12);
    CASE(mmDCP4_COMM_MATRIXA_TRANS_C11_C12);
    CASE(mmDCP5_COMM_MATRIXA_TRANS_C11_C12);
    CASE(mmCOMM_MATRIXA_TRANS_C13_C14);
    CASE(mmDCP0_COMM_MATRIXA_TRANS_C13_C14);
    CASE(mmDCP1_COMM_MATRIXA_TRANS_C13_C14);
    CASE(mmDCP2_COMM_MATRIXA_TRANS_C13_C14);
    CASE(mmDCP3_COMM_MATRIXA_TRANS_C13_C14);
    CASE(mmDCP4_COMM_MATRIXA_TRANS_C13_C14);
    CASE(mmDCP5_COMM_MATRIXA_TRANS_C13_C14);
    CASE(mmCOMM_MATRIXA_TRANS_C21_C22);
    CASE(mmDCP0_COMM_MATRIXA_TRANS_C21_C22);
    CASE(mmDCP1_COMM_MATRIXA_TRANS_C21_C22);
    CASE(mmDCP2_COMM_MATRIXA_TRANS_C21_C22);
    CASE(mmDCP3_COMM_MATRIXA_TRANS_C21_C22);
    CASE(mmDCP4_COMM_MATRIXA_TRANS_C21_C22);
    CASE(mmDCP5_COMM_MATRIXA_TRANS_C21_C22);
    CASE(mmCOMM_MATRIXA_TRANS_C23_C24);
    CASE(mmDCP0_COMM_MATRIXA_TRANS_C23_C24);
    CASE(mmDCP1_COMM_MATRIXA_TRANS_C23_C24);
    CASE(mmDCP2_COMM_MATRIXA_TRANS_C23_C24);
    CASE(mmDCP3_COMM_MATRIXA_TRANS_C23_C24);
    CASE(mmDCP4_COMM_MATRIXA_TRANS_C23_C24);
    CASE(mmDCP5_COMM_MATRIXA_TRANS_C23_C24);
    CASE(mmCOMM_MATRIXA_TRANS_C31_C32);
    CASE(mmDCP0_COMM_MATRIXA_TRANS_C31_C32);
    CASE(mmDCP1_COMM_MATRIXA_TRANS_C31_C32);
    CASE(mmDCP2_COMM_MATRIXA_TRANS_C31_C32);
    CASE(mmDCP3_COMM_MATRIXA_TRANS_C31_C32);
    CASE(mmDCP4_COMM_MATRIXA_TRANS_C31_C32);
    CASE(mmDCP5_COMM_MATRIXA_TRANS_C31_C32);
    CASE(mmCOMM_MATRIXA_TRANS_C33_C34);
    CASE(mmDCP0_COMM_MATRIXA_TRANS_C33_C34);
    CASE(mmDCP1_COMM_MATRIXA_TRANS_C33_C34);
    CASE(mmDCP2_COMM_MATRIXA_TRANS_C33_C34);
    CASE(mmDCP3_COMM_MATRIXA_TRANS_C33_C34);
    CASE(mmDCP4_COMM_MATRIXA_TRANS_C33_C34);
    CASE(mmDCP5_COMM_MATRIXA_TRANS_C33_C34);
    CASE(mmCOMM_MATRIXB_TRANS_C11_C12);
    CASE(mmDCP0_COMM_MATRIXB_TRANS_C11_C12);
    CASE(mmDCP1_COMM_MATRIXB_TRANS_C11_C12);
    CASE(mmDCP2_COMM_MATRIXB_TRANS_C11_C12);
    CASE(mmDCP3_COMM_MATRIXB_TRANS_C11_C12);
    CASE(mmDCP4_COMM_MATRIXB_TRANS_C11_C12);
    CASE(mmDCP5_COMM_MATRIXB_TRANS_C11_C12);
    CASE(mmCOMM_MATRIXB_TRANS_C13_C14);
    CASE(mmDCP0_COMM_MATRIXB_TRANS_C13_C14);
    CASE(mmDCP1_COMM_MATRIXB_TRANS_C13_C14);
    CASE(mmDCP2_COMM_MATRIXB_TRANS_C13_C14);
    CASE(mmDCP3_COMM_MATRIXB_TRANS_C13_C14);
    CASE(mmDCP4_COMM_MATRIXB_TRANS_C13_C14);
    CASE(mmDCP5_COMM_MATRIXB_TRANS_C13_C14);
    CASE(mmCOMM_MATRIXB_TRANS_C21_C22);
    CASE(mmDCP0_COMM_MATRIXB_TRANS_C21_C22);
    CASE(mmDCP1_COMM_MATRIXB_TRANS_C21_C22);
    CASE(mmDCP2_COMM_MATRIXB_TRANS_C21_C22);
    CASE(mmDCP3_COMM_MATRIXB_TRANS_C21_C22);
    CASE(mmDCP4_COMM_MATRIXB_TRANS_C21_C22);
    CASE(mmDCP5_COMM_MATRIXB_TRANS_C21_C22);
    CASE(mmCOMM_MATRIXB_TRANS_C23_C24);
    CASE(mmDCP0_COMM_MATRIXB_TRANS_C23_C24);
    CASE(mmDCP1_COMM_MATRIXB_TRANS_C23_C24);
    CASE(mmDCP2_COMM_MATRIXB_TRANS_C23_C24);
    CASE(mmDCP3_COMM_MATRIXB_TRANS_C23_C24);
    CASE(mmDCP4_COMM_MATRIXB_TRANS_C23_C24);
    CASE(mmDCP5_COMM_MATRIXB_TRANS_C23_C24);
    CASE(mmCOMM_MATRIXB_TRANS_C31_C32);
    CASE(mmDCP0_COMM_MATRIXB_TRANS_C31_C32);
    CASE(mmDCP1_COMM_MATRIXB_TRANS_C31_C32);
    CASE(mmDCP2_COMM_MATRIXB_TRANS_C31_C32);
    CASE(mmDCP3_COMM_MATRIXB_TRANS_C31_C32);
    CASE(mmDCP4_COMM_MATRIXB_TRANS_C31_C32);
    CASE(mmDCP5_COMM_MATRIXB_TRANS_C31_C32);
    CASE(mmCOMM_MATRIXB_TRANS_C33_C34);
    CASE(mmDCP0_COMM_MATRIXB_TRANS_C33_C34);
    CASE(mmDCP1_COMM_MATRIXB_TRANS_C33_C34);
    CASE(mmDCP2_COMM_MATRIXB_TRANS_C33_C34);
    CASE(mmDCP3_COMM_MATRIXB_TRANS_C33_C34);
    CASE(mmDCP4_COMM_MATRIXB_TRANS_C33_C34);
    CASE(mmDCP5_COMM_MATRIXB_TRANS_C33_C34);
    CASE(mmDENORM_CONTROL);
    CASE(mmDCP0_DENORM_CONTROL);
    CASE(mmDCP1_DENORM_CONTROL);
    CASE(mmDCP2_DENORM_CONTROL);
    CASE(mmDCP3_DENORM_CONTROL);
    CASE(mmDCP4_DENORM_CONTROL);
    CASE(mmDCP5_DENORM_CONTROL);
    CASE(mmOUT_ROUND_CONTROL);
    CASE(mmDCP0_OUT_ROUND_CONTROL);
    CASE(mmDCP1_OUT_ROUND_CONTROL);
    CASE(mmDCP2_OUT_ROUND_CONTROL);
    CASE(mmDCP3_OUT_ROUND_CONTROL);
    CASE(mmDCP4_OUT_ROUND_CONTROL);
    CASE(mmDCP5_OUT_ROUND_CONTROL);
    CASE(mmOUT_CLAMP_CONTROL_R_CR);
    CASE(mmDCP0_OUT_CLAMP_CONTROL_R_CR);
    CASE(mmDCP1_OUT_CLAMP_CONTROL_R_CR);
    CASE(mmDCP2_OUT_CLAMP_CONTROL_R_CR);
    CASE(mmDCP3_OUT_CLAMP_CONTROL_R_CR);
    CASE(mmDCP4_OUT_CLAMP_CONTROL_R_CR);
    CASE(mmDCP5_OUT_CLAMP_CONTROL_R_CR);
    CASE(mmOUT_CLAMP_CONTROL_G_Y);
    CASE(mmDCP0_OUT_CLAMP_CONTROL_G_Y);
    CASE(mmDCP1_OUT_CLAMP_CONTROL_G_Y);
    CASE(mmDCP2_OUT_CLAMP_CONTROL_G_Y);
    CASE(mmDCP3_OUT_CLAMP_CONTROL_G_Y);
    CASE(mmDCP4_OUT_CLAMP_CONTROL_G_Y);
    CASE(mmDCP5_OUT_CLAMP_CONTROL_G_Y);
    CASE(mmOUT_CLAMP_CONTROL_B_CB);
    CASE(mmDCP0_OUT_CLAMP_CONTROL_B_CB);
    CASE(mmDCP1_OUT_CLAMP_CONTROL_B_CB);
    CASE(mmDCP2_OUT_CLAMP_CONTROL_B_CB);
    CASE(mmDCP3_OUT_CLAMP_CONTROL_B_CB);
    CASE(mmDCP4_OUT_CLAMP_CONTROL_B_CB);
    CASE(mmDCP5_OUT_CLAMP_CONTROL_B_CB);
    CASE(mmKEY_CONTROL);
    CASE(mmDCP0_KEY_CONTROL);
    CASE(mmDCP1_KEY_CONTROL);
    CASE(mmDCP2_KEY_CONTROL);
    CASE(mmDCP3_KEY_CONTROL);
    CASE(mmDCP4_KEY_CONTROL);
    CASE(mmDCP5_KEY_CONTROL);
    CASE(mmKEY_RANGE_ALPHA);
    CASE(mmDCP0_KEY_RANGE_ALPHA);
    CASE(mmDCP1_KEY_RANGE_ALPHA);
    CASE(mmDCP2_KEY_RANGE_ALPHA);
    CASE(mmDCP3_KEY_RANGE_ALPHA);
    CASE(mmDCP4_KEY_RANGE_ALPHA);
    CASE(mmDCP5_KEY_RANGE_ALPHA);
    CASE(mmKEY_RANGE_RED);
    CASE(mmDCP0_KEY_RANGE_RED);
    CASE(mmDCP1_KEY_RANGE_RED);
    CASE(mmDCP2_KEY_RANGE_RED);
    CASE(mmDCP3_KEY_RANGE_RED);
    CASE(mmDCP4_KEY_RANGE_RED);
    CASE(mmDCP5_KEY_RANGE_RED);
    CASE(mmKEY_RANGE_GREEN);
    CASE(mmDCP0_KEY_RANGE_GREEN);
    CASE(mmDCP1_KEY_RANGE_GREEN);
    CASE(mmDCP2_KEY_RANGE_GREEN);
    CASE(mmDCP3_KEY_RANGE_GREEN);
    CASE(mmDCP4_KEY_RANGE_GREEN);
    CASE(mmDCP5_KEY_RANGE_GREEN);
    CASE(mmKEY_RANGE_BLUE);
    CASE(mmDCP0_KEY_RANGE_BLUE);
    CASE(mmDCP1_KEY_RANGE_BLUE);
    CASE(mmDCP2_KEY_RANGE_BLUE);
    CASE(mmDCP3_KEY_RANGE_BLUE);
    CASE(mmDCP4_KEY_RANGE_BLUE);
    CASE(mmDCP5_KEY_RANGE_BLUE);
    CASE(mmDEGAMMA_CONTROL);
    CASE(mmDCP0_DEGAMMA_CONTROL);
    CASE(mmDCP1_DEGAMMA_CONTROL);
    CASE(mmDCP2_DEGAMMA_CONTROL);
    CASE(mmDCP3_DEGAMMA_CONTROL);
    CASE(mmDCP4_DEGAMMA_CONTROL);
    CASE(mmDCP5_DEGAMMA_CONTROL);
    CASE(mmGAMUT_REMAP_CONTROL);
    CASE(mmDCP0_GAMUT_REMAP_CONTROL);
    CASE(mmDCP1_GAMUT_REMAP_CONTROL);
    CASE(mmDCP2_GAMUT_REMAP_CONTROL);
    CASE(mmDCP3_GAMUT_REMAP_CONTROL);
    CASE(mmDCP4_GAMUT_REMAP_CONTROL);
    CASE(mmDCP5_GAMUT_REMAP_CONTROL);
    CASE(mmGAMUT_REMAP_C11_C12);
    CASE(mmDCP0_GAMUT_REMAP_C11_C12);
    CASE(mmDCP1_GAMUT_REMAP_C11_C12);
    CASE(mmDCP2_GAMUT_REMAP_C11_C12);
    CASE(mmDCP3_GAMUT_REMAP_C11_C12);
    CASE(mmDCP4_GAMUT_REMAP_C11_C12);
    CASE(mmDCP5_GAMUT_REMAP_C11_C12);
    CASE(mmGAMUT_REMAP_C13_C14);
    CASE(mmDCP0_GAMUT_REMAP_C13_C14);
    CASE(mmDCP1_GAMUT_REMAP_C13_C14);
    CASE(mmDCP2_GAMUT_REMAP_C13_C14);
    CASE(mmDCP3_GAMUT_REMAP_C13_C14);
    CASE(mmDCP4_GAMUT_REMAP_C13_C14);
    CASE(mmDCP5_GAMUT_REMAP_C13_C14);
    CASE(mmGAMUT_REMAP_C21_C22);
    CASE(mmDCP0_GAMUT_REMAP_C21_C22);
    CASE(mmDCP1_GAMUT_REMAP_C21_C22);
    CASE(mmDCP2_GAMUT_REMAP_C21_C22);
    CASE(mmDCP3_GAMUT_REMAP_C21_C22);
    CASE(mmDCP4_GAMUT_REMAP_C21_C22);
    CASE(mmDCP5_GAMUT_REMAP_C21_C22);
    CASE(mmGAMUT_REMAP_C23_C24);
    CASE(mmDCP0_GAMUT_REMAP_C23_C24);
    CASE(mmDCP1_GAMUT_REMAP_C23_C24);
    CASE(mmDCP2_GAMUT_REMAP_C23_C24);
    CASE(mmDCP3_GAMUT_REMAP_C23_C24);
    CASE(mmDCP4_GAMUT_REMAP_C23_C24);
    CASE(mmDCP5_GAMUT_REMAP_C23_C24);
    CASE(mmGAMUT_REMAP_C31_C32);
    CASE(mmDCP0_GAMUT_REMAP_C31_C32);
    CASE(mmDCP1_GAMUT_REMAP_C31_C32);
    CASE(mmDCP2_GAMUT_REMAP_C31_C32);
    CASE(mmDCP3_GAMUT_REMAP_C31_C32);
    CASE(mmDCP4_GAMUT_REMAP_C31_C32);
    CASE(mmDCP5_GAMUT_REMAP_C31_C32);
    CASE(mmGAMUT_REMAP_C33_C34);
    CASE(mmDCP0_GAMUT_REMAP_C33_C34);
    CASE(mmDCP1_GAMUT_REMAP_C33_C34);
    CASE(mmDCP2_GAMUT_REMAP_C33_C34);
    CASE(mmDCP3_GAMUT_REMAP_C33_C34);
    CASE(mmDCP4_GAMUT_REMAP_C33_C34);
    CASE(mmDCP5_GAMUT_REMAP_C33_C34);
    CASE(mmDCP_SPATIAL_DITHER_CNTL);
    CASE(mmDCP0_DCP_SPATIAL_DITHER_CNTL);
    CASE(mmDCP1_DCP_SPATIAL_DITHER_CNTL);
    CASE(mmDCP2_DCP_SPATIAL_DITHER_CNTL);
    CASE(mmDCP3_DCP_SPATIAL_DITHER_CNTL);
    CASE(mmDCP4_DCP_SPATIAL_DITHER_CNTL);
    CASE(mmDCP5_DCP_SPATIAL_DITHER_CNTL);
    CASE(mmDCP_RANDOM_SEEDS);
    CASE(mmDCP0_DCP_RANDOM_SEEDS);
    CASE(mmDCP1_DCP_RANDOM_SEEDS);
    CASE(mmDCP2_DCP_RANDOM_SEEDS);
    CASE(mmDCP3_DCP_RANDOM_SEEDS);
    CASE(mmDCP4_DCP_RANDOM_SEEDS);
    CASE(mmDCP5_DCP_RANDOM_SEEDS);
    CASE(mmDCP_FP_CONVERTED_FIELD);
    CASE(mmDCP0_DCP_FP_CONVERTED_FIELD);
    CASE(mmDCP1_DCP_FP_CONVERTED_FIELD);
    CASE(mmDCP2_DCP_FP_CONVERTED_FIELD);
    CASE(mmDCP3_DCP_FP_CONVERTED_FIELD);
    CASE(mmDCP4_DCP_FP_CONVERTED_FIELD);
    CASE(mmDCP5_DCP_FP_CONVERTED_FIELD);
    CASE(mmDCP0_CUR_CONTROL);
    CASE(mmDCP1_CUR_CONTROL);
    CASE(mmDCP2_CUR_CONTROL);
    CASE(mmDCP3_CUR_CONTROL);
    CASE(mmDCP4_CUR_CONTROL);
    CASE(mmDCP5_CUR_CONTROL);
    CASE(mmDCP0_CUR_SURFACE_ADDRESS);
    CASE(mmDCP1_CUR_SURFACE_ADDRESS);
    CASE(mmDCP2_CUR_SURFACE_ADDRESS);
    CASE(mmDCP3_CUR_SURFACE_ADDRESS);
    CASE(mmDCP4_CUR_SURFACE_ADDRESS);
    CASE(mmDCP5_CUR_SURFACE_ADDRESS);
    CASE(mmDCP0_CUR_SIZE);
    CASE(mmDCP1_CUR_SIZE);
    CASE(mmDCP2_CUR_SIZE);
    CASE(mmDCP3_CUR_SIZE);
    CASE(mmDCP4_CUR_SIZE);
    CASE(mmDCP5_CUR_SIZE);
    CASE(mmDCP0_CUR_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP1_CUR_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP2_CUR_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP3_CUR_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP4_CUR_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP5_CUR_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP0_CUR_POSITION);
    CASE(mmDCP1_CUR_POSITION);
    CASE(mmDCP2_CUR_POSITION);
    CASE(mmDCP3_CUR_POSITION);
    CASE(mmDCP4_CUR_POSITION);
    CASE(mmDCP5_CUR_POSITION);
    CASE(mmDCP0_CUR_HOT_SPOT);
    CASE(mmDCP1_CUR_HOT_SPOT);
    CASE(mmDCP2_CUR_HOT_SPOT);
    CASE(mmDCP3_CUR_HOT_SPOT);
    CASE(mmDCP4_CUR_HOT_SPOT);
    CASE(mmDCP5_CUR_HOT_SPOT);
    CASE(mmDCP0_CUR_COLOR1);
    CASE(mmDCP1_CUR_COLOR1);
    CASE(mmDCP2_CUR_COLOR1);
    CASE(mmDCP3_CUR_COLOR1);
    CASE(mmDCP4_CUR_COLOR1);
    CASE(mmDCP5_CUR_COLOR1);
    CASE(mmDCP0_CUR_COLOR2);
    CASE(mmDCP1_CUR_COLOR2);
    CASE(mmDCP2_CUR_COLOR2);
    CASE(mmDCP3_CUR_COLOR2);
    CASE(mmDCP4_CUR_COLOR2);
    CASE(mmDCP5_CUR_COLOR2);
    CASE(mmDCP0_CUR_UPDATE);
    CASE(mmDCP1_CUR_UPDATE);
    CASE(mmDCP2_CUR_UPDATE);
    CASE(mmDCP3_CUR_UPDATE);
    CASE(mmDCP4_CUR_UPDATE);
    CASE(mmDCP5_CUR_UPDATE);
    CASE(mmCUR2_CONTROL);
    CASE(mmDCP0_CUR2_CONTROL);
    CASE(mmDCP1_CUR2_CONTROL);
    CASE(mmDCP2_CUR2_CONTROL);
    CASE(mmDCP3_CUR2_CONTROL);
    CASE(mmDCP4_CUR2_CONTROL);
    CASE(mmDCP5_CUR2_CONTROL);
    CASE(mmCUR2_SURFACE_ADDRESS);
    CASE(mmDCP0_CUR2_SURFACE_ADDRESS);
    CASE(mmDCP1_CUR2_SURFACE_ADDRESS);
    CASE(mmDCP2_CUR2_SURFACE_ADDRESS);
    CASE(mmDCP3_CUR2_SURFACE_ADDRESS);
    CASE(mmDCP4_CUR2_SURFACE_ADDRESS);
    CASE(mmDCP5_CUR2_SURFACE_ADDRESS);
    CASE(mmCUR2_SIZE);
    CASE(mmDCP0_CUR2_SIZE);
    CASE(mmDCP1_CUR2_SIZE);
    CASE(mmDCP2_CUR2_SIZE);
    CASE(mmDCP3_CUR2_SIZE);
    CASE(mmDCP4_CUR2_SIZE);
    CASE(mmDCP5_CUR2_SIZE);
    CASE(mmCUR2_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP0_CUR2_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP1_CUR2_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP2_CUR2_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP3_CUR2_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP4_CUR2_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP5_CUR2_SURFACE_ADDRESS_HIGH);
    CASE(mmCUR2_POSITION);
    CASE(mmDCP0_CUR2_POSITION);
    CASE(mmDCP1_CUR2_POSITION);
    CASE(mmDCP2_CUR2_POSITION);
    CASE(mmDCP3_CUR2_POSITION);
    CASE(mmDCP4_CUR2_POSITION);
    CASE(mmDCP5_CUR2_POSITION);
    CASE(mmCUR2_HOT_SPOT);
    CASE(mmDCP0_CUR2_HOT_SPOT);
    CASE(mmDCP1_CUR2_HOT_SPOT);
    CASE(mmDCP2_CUR2_HOT_SPOT);
    CASE(mmDCP3_CUR2_HOT_SPOT);
    CASE(mmDCP4_CUR2_HOT_SPOT);
    CASE(mmDCP5_CUR2_HOT_SPOT);
    CASE(mmCUR2_COLOR1);
    CASE(mmDCP0_CUR2_COLOR1);
    CASE(mmDCP1_CUR2_COLOR1);
    CASE(mmDCP2_CUR2_COLOR1);
    CASE(mmDCP3_CUR2_COLOR1);
    CASE(mmDCP4_CUR2_COLOR1);
    CASE(mmDCP5_CUR2_COLOR1);
    CASE(mmCUR2_COLOR2);
    CASE(mmDCP0_CUR2_COLOR2);
    CASE(mmDCP1_CUR2_COLOR2);
    CASE(mmDCP2_CUR2_COLOR2);
    CASE(mmDCP3_CUR2_COLOR2);
    CASE(mmDCP4_CUR2_COLOR2);
    CASE(mmDCP5_CUR2_COLOR2);
    CASE(mmCUR2_UPDATE);
    CASE(mmDCP0_CUR2_UPDATE);
    CASE(mmDCP1_CUR2_UPDATE);
    CASE(mmDCP2_CUR2_UPDATE);
    CASE(mmDCP3_CUR2_UPDATE);
    CASE(mmDCP4_CUR2_UPDATE);
    CASE(mmDCP5_CUR2_UPDATE);
    CASE(mmDCP0_CUR_REQUEST_FILTER_CNTL);
    CASE(mmDCP1_CUR_REQUEST_FILTER_CNTL);
    CASE(mmDCP2_CUR_REQUEST_FILTER_CNTL);
    CASE(mmDCP3_CUR_REQUEST_FILTER_CNTL);
    CASE(mmDCP4_CUR_REQUEST_FILTER_CNTL);
    CASE(mmDCP5_CUR_REQUEST_FILTER_CNTL);
    CASE(mmDCP0_CUR_STEREO_CONTROL);
    CASE(mmDCP1_CUR_STEREO_CONTROL);
    CASE(mmDCP2_CUR_STEREO_CONTROL);
    CASE(mmDCP3_CUR_STEREO_CONTROL);
    CASE(mmDCP4_CUR_STEREO_CONTROL);
    CASE(mmDCP5_CUR_STEREO_CONTROL);
    CASE(mmCUR2_STEREO_CONTROL);
    CASE(mmDCP0_CUR2_STEREO_CONTROL);
    CASE(mmDCP1_CUR2_STEREO_CONTROL);
    CASE(mmDCP2_CUR2_STEREO_CONTROL);
    CASE(mmDCP3_CUR2_STEREO_CONTROL);
    CASE(mmDCP4_CUR2_STEREO_CONTROL);
    CASE(mmDCP5_CUR2_STEREO_CONTROL);
    CASE(mmDCP0_DC_LUT_RW_MODE);
    CASE(mmDCP1_DC_LUT_RW_MODE);
    CASE(mmDCP2_DC_LUT_RW_MODE);
    CASE(mmDCP3_DC_LUT_RW_MODE);
    CASE(mmDCP4_DC_LUT_RW_MODE);
    CASE(mmDCP5_DC_LUT_RW_MODE);
    CASE(mmDCP0_DC_LUT_RW_INDEX);
    CASE(mmDCP1_DC_LUT_RW_INDEX);
    CASE(mmDCP2_DC_LUT_RW_INDEX);
    CASE(mmDCP3_DC_LUT_RW_INDEX);
    CASE(mmDCP4_DC_LUT_RW_INDEX);
    CASE(mmDCP5_DC_LUT_RW_INDEX);
    CASE(mmDCP0_DC_LUT_SEQ_COLOR);
    CASE(mmDCP1_DC_LUT_SEQ_COLOR);
    CASE(mmDCP2_DC_LUT_SEQ_COLOR);
    CASE(mmDCP3_DC_LUT_SEQ_COLOR);
    CASE(mmDCP4_DC_LUT_SEQ_COLOR);
    CASE(mmDCP5_DC_LUT_SEQ_COLOR);
    CASE(mmDCP0_DC_LUT_PWL_DATA);
    CASE(mmDCP1_DC_LUT_PWL_DATA);
    CASE(mmDCP2_DC_LUT_PWL_DATA);
    CASE(mmDCP3_DC_LUT_PWL_DATA);
    CASE(mmDCP4_DC_LUT_PWL_DATA);
    CASE(mmDCP5_DC_LUT_PWL_DATA);
    CASE(mmDCP0_DC_LUT_30_COLOR);
    CASE(mmDCP1_DC_LUT_30_COLOR);
    CASE(mmDCP2_DC_LUT_30_COLOR);
    CASE(mmDCP3_DC_LUT_30_COLOR);
    CASE(mmDCP4_DC_LUT_30_COLOR);
    CASE(mmDCP5_DC_LUT_30_COLOR);
    CASE(mmDCP0_DC_LUT_VGA_ACCESS_ENABLE);
    CASE(mmDCP1_DC_LUT_VGA_ACCESS_ENABLE);
    CASE(mmDCP2_DC_LUT_VGA_ACCESS_ENABLE);
    CASE(mmDCP3_DC_LUT_VGA_ACCESS_ENABLE);
    CASE(mmDCP4_DC_LUT_VGA_ACCESS_ENABLE);
    CASE(mmDCP5_DC_LUT_VGA_ACCESS_ENABLE);
    CASE(mmDCP0_DC_LUT_WRITE_EN_MASK);
    CASE(mmDCP1_DC_LUT_WRITE_EN_MASK);
    CASE(mmDCP2_DC_LUT_WRITE_EN_MASK);
    CASE(mmDCP3_DC_LUT_WRITE_EN_MASK);
    CASE(mmDCP4_DC_LUT_WRITE_EN_MASK);
    CASE(mmDCP5_DC_LUT_WRITE_EN_MASK);
    CASE(mmDCP0_DC_LUT_AUTOFILL);
    CASE(mmDCP1_DC_LUT_AUTOFILL);
    CASE(mmDCP2_DC_LUT_AUTOFILL);
    CASE(mmDCP3_DC_LUT_AUTOFILL);
    CASE(mmDCP4_DC_LUT_AUTOFILL);
    CASE(mmDCP5_DC_LUT_AUTOFILL);
    CASE(mmDCP0_DC_LUT_CONTROL);
    CASE(mmDCP1_DC_LUT_CONTROL);
    CASE(mmDCP2_DC_LUT_CONTROL);
    CASE(mmDCP3_DC_LUT_CONTROL);
    CASE(mmDCP4_DC_LUT_CONTROL);
    CASE(mmDCP5_DC_LUT_CONTROL);
    CASE(mmDCP0_DC_LUT_BLACK_OFFSET_BLUE);
    CASE(mmDCP1_DC_LUT_BLACK_OFFSET_BLUE);
    CASE(mmDCP2_DC_LUT_BLACK_OFFSET_BLUE);
    CASE(mmDCP3_DC_LUT_BLACK_OFFSET_BLUE);
    CASE(mmDCP4_DC_LUT_BLACK_OFFSET_BLUE);
    CASE(mmDCP5_DC_LUT_BLACK_OFFSET_BLUE);
    CASE(mmDCP0_DC_LUT_BLACK_OFFSET_GREEN);
    CASE(mmDCP1_DC_LUT_BLACK_OFFSET_GREEN);
    CASE(mmDCP2_DC_LUT_BLACK_OFFSET_GREEN);
    CASE(mmDCP3_DC_LUT_BLACK_OFFSET_GREEN);
    CASE(mmDCP4_DC_LUT_BLACK_OFFSET_GREEN);
    CASE(mmDCP5_DC_LUT_BLACK_OFFSET_GREEN);
    CASE(mmDCP0_DC_LUT_BLACK_OFFSET_RED);
    CASE(mmDCP1_DC_LUT_BLACK_OFFSET_RED);
    CASE(mmDCP2_DC_LUT_BLACK_OFFSET_RED);
    CASE(mmDCP3_DC_LUT_BLACK_OFFSET_RED);
    CASE(mmDCP4_DC_LUT_BLACK_OFFSET_RED);
    CASE(mmDCP5_DC_LUT_BLACK_OFFSET_RED);
    CASE(mmDCP0_DC_LUT_WHITE_OFFSET_BLUE);
    CASE(mmDCP1_DC_LUT_WHITE_OFFSET_BLUE);
    CASE(mmDCP2_DC_LUT_WHITE_OFFSET_BLUE);
    CASE(mmDCP3_DC_LUT_WHITE_OFFSET_BLUE);
    CASE(mmDCP4_DC_LUT_WHITE_OFFSET_BLUE);
    CASE(mmDCP5_DC_LUT_WHITE_OFFSET_BLUE);
    CASE(mmDCP0_DC_LUT_WHITE_OFFSET_GREEN);
    CASE(mmDCP1_DC_LUT_WHITE_OFFSET_GREEN);
    CASE(mmDCP2_DC_LUT_WHITE_OFFSET_GREEN);
    CASE(mmDCP3_DC_LUT_WHITE_OFFSET_GREEN);
    CASE(mmDCP4_DC_LUT_WHITE_OFFSET_GREEN);
    CASE(mmDCP5_DC_LUT_WHITE_OFFSET_GREEN);
    CASE(mmDCP0_DC_LUT_WHITE_OFFSET_RED);
    CASE(mmDCP1_DC_LUT_WHITE_OFFSET_RED);
    CASE(mmDCP2_DC_LUT_WHITE_OFFSET_RED);
    CASE(mmDCP3_DC_LUT_WHITE_OFFSET_RED);
    CASE(mmDCP4_DC_LUT_WHITE_OFFSET_RED);
    CASE(mmDCP5_DC_LUT_WHITE_OFFSET_RED);
    CASE(mmDCP_CRC_CONTROL);
    CASE(mmDCP0_DCP_CRC_CONTROL);
    CASE(mmDCP1_DCP_CRC_CONTROL);
    CASE(mmDCP2_DCP_CRC_CONTROL);
    CASE(mmDCP3_DCP_CRC_CONTROL);
    CASE(mmDCP4_DCP_CRC_CONTROL);
    CASE(mmDCP5_DCP_CRC_CONTROL);
    CASE(mmDCP_CRC_MASK);
    CASE(mmDCP0_DCP_CRC_MASK);
    CASE(mmDCP1_DCP_CRC_MASK);
    CASE(mmDCP2_DCP_CRC_MASK);
    CASE(mmDCP3_DCP_CRC_MASK);
    CASE(mmDCP4_DCP_CRC_MASK);
    CASE(mmDCP5_DCP_CRC_MASK);
    CASE(mmDCP_CRC_CURRENT);
    CASE(mmDCP0_DCP_CRC_CURRENT);
    CASE(mmDCP1_DCP_CRC_CURRENT);
    CASE(mmDCP2_DCP_CRC_CURRENT);
    CASE(mmDCP3_DCP_CRC_CURRENT);
    CASE(mmDCP4_DCP_CRC_CURRENT);
    CASE(mmDCP5_DCP_CRC_CURRENT);
    CASE(mmDCP_CRC_LAST);
    CASE(mmDCP0_DCP_CRC_LAST);
    CASE(mmDCP1_DCP_CRC_LAST);
    CASE(mmDCP2_DCP_CRC_LAST);
    CASE(mmDCP3_DCP_CRC_LAST);
    CASE(mmDCP4_DCP_CRC_LAST);
    CASE(mmDCP5_DCP_CRC_LAST);
    CASE(mmDCP_DEBUG);
    CASE(mmDCP0_DCP_DEBUG);
    CASE(mmDCP1_DCP_DEBUG);
    CASE(mmDCP2_DCP_DEBUG);
    CASE(mmDCP3_DCP_DEBUG);
    CASE(mmDCP4_DCP_DEBUG);
    CASE(mmDCP5_DCP_DEBUG);
    CASE(mmDCP0_GRPH_FLIP_RATE_CNTL);
    CASE(mmDCP1_GRPH_FLIP_RATE_CNTL);
    CASE(mmDCP2_GRPH_FLIP_RATE_CNTL);
    CASE(mmDCP3_GRPH_FLIP_RATE_CNTL);
    CASE(mmDCP4_GRPH_FLIP_RATE_CNTL);
    CASE(mmDCP5_GRPH_FLIP_RATE_CNTL);
    CASE(mmDCP_GSL_CONTROL);
    CASE(mmDCP0_DCP_GSL_CONTROL);
    CASE(mmDCP1_DCP_GSL_CONTROL);
    CASE(mmDCP2_DCP_GSL_CONTROL);
    CASE(mmDCP3_DCP_GSL_CONTROL);
    CASE(mmDCP4_DCP_GSL_CONTROL);
    CASE(mmDCP5_DCP_GSL_CONTROL);
    CASE(mmDCP_LB_DATA_GAP_BETWEEN_CHUNK);
    CASE(mmDCP0_DCP_LB_DATA_GAP_BETWEEN_CHUNK);
    CASE(mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK);
    CASE(mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK);
    CASE(mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK);
    CASE(mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK);
    CASE(mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK);
    CASE(mmOVL_SECONDARY_SURFACE_ADDRESS);
    CASE(mmDCP0_OVL_SECONDARY_SURFACE_ADDRESS);
    CASE(mmDCP1_OVL_SECONDARY_SURFACE_ADDRESS);
    CASE(mmDCP2_OVL_SECONDARY_SURFACE_ADDRESS);
    CASE(mmDCP3_OVL_SECONDARY_SURFACE_ADDRESS);
    CASE(mmDCP4_OVL_SECONDARY_SURFACE_ADDRESS);
    CASE(mmDCP5_OVL_SECONDARY_SURFACE_ADDRESS);
    CASE(mmOVL_STEREOSYNC_FLIP);
    CASE(mmDCP0_OVL_STEREOSYNC_FLIP);
    CASE(mmDCP1_OVL_STEREOSYNC_FLIP);
    CASE(mmDCP2_OVL_STEREOSYNC_FLIP);
    CASE(mmDCP3_OVL_STEREOSYNC_FLIP);
    CASE(mmDCP4_OVL_STEREOSYNC_FLIP);
    CASE(mmDCP5_OVL_STEREOSYNC_FLIP);
    CASE(mmOVL_SECONDARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP0_OVL_SECONDARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP1_OVL_SECONDARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP2_OVL_SECONDARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP3_OVL_SECONDARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP4_OVL_SECONDARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP5_OVL_SECONDARY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP_TEST_DEBUG_INDEX);
    CASE(mmDCP0_DCP_TEST_DEBUG_INDEX);
    CASE(mmDCP1_DCP_TEST_DEBUG_INDEX);
    CASE(mmDCP2_DCP_TEST_DEBUG_INDEX);
    CASE(mmDCP3_DCP_TEST_DEBUG_INDEX);
    CASE(mmDCP4_DCP_TEST_DEBUG_INDEX);
    CASE(mmDCP5_DCP_TEST_DEBUG_INDEX);
    CASE(mmDCP_TEST_DEBUG_DATA);
    CASE(mmDCP0_DCP_TEST_DEBUG_DATA);
    CASE(mmDCP1_DCP_TEST_DEBUG_DATA);
    CASE(mmDCP2_DCP_TEST_DEBUG_DATA);
    CASE(mmDCP3_DCP_TEST_DEBUG_DATA);
    CASE(mmDCP4_DCP_TEST_DEBUG_DATA);
    CASE(mmDCP5_DCP_TEST_DEBUG_DATA);
    CASE(mmDCP0_GRPH_STEREOSYNC_FLIP);
    CASE(mmDCP1_GRPH_STEREOSYNC_FLIP);
    CASE(mmDCP2_GRPH_STEREOSYNC_FLIP);
    CASE(mmDCP3_GRPH_STEREOSYNC_FLIP);
    CASE(mmDCP4_GRPH_STEREOSYNC_FLIP);
    CASE(mmDCP5_GRPH_STEREOSYNC_FLIP);
    CASE(mmDCP_DEBUG2);
    CASE(mmDCP0_DCP_DEBUG2);
    CASE(mmDCP1_DCP_DEBUG2);
    CASE(mmDCP2_DCP_DEBUG2);
    CASE(mmDCP3_DCP_DEBUG2);
    CASE(mmDCP4_DCP_DEBUG2);
    CASE(mmDCP5_DCP_DEBUG2);
    CASE(mmHW_ROTATION);
    CASE(mmDCP0_HW_ROTATION);
    CASE(mmDCP1_HW_ROTATION);
    CASE(mmDCP2_HW_ROTATION);
    CASE(mmDCP3_HW_ROTATION);
    CASE(mmDCP4_HW_ROTATION);
    CASE(mmDCP5_HW_ROTATION);
    CASE(mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL);
    CASE(mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL);
    CASE(mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL);
    CASE(mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL);
    CASE(mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL);
    CASE(mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL);
    CASE(mmDCP0_REGAMMA_CONTROL);
    CASE(mmDCP1_REGAMMA_CONTROL);
    CASE(mmDCP2_REGAMMA_CONTROL);
    CASE(mmDCP3_REGAMMA_CONTROL);
    CASE(mmDCP4_REGAMMA_CONTROL);
    CASE(mmDCP5_REGAMMA_CONTROL);
    CASE(mmDCP0_REGAMMA_LUT_INDEX);
    CASE(mmDCP1_REGAMMA_LUT_INDEX);
    CASE(mmDCP2_REGAMMA_LUT_INDEX);
    CASE(mmDCP3_REGAMMA_LUT_INDEX);
    CASE(mmDCP4_REGAMMA_LUT_INDEX);
    CASE(mmDCP5_REGAMMA_LUT_INDEX);
    CASE(mmDCP0_REGAMMA_LUT_DATA);
    CASE(mmDCP1_REGAMMA_LUT_DATA);
    CASE(mmDCP2_REGAMMA_LUT_DATA);
    CASE(mmDCP3_REGAMMA_LUT_DATA);
    CASE(mmDCP4_REGAMMA_LUT_DATA);
    CASE(mmDCP5_REGAMMA_LUT_DATA);
    CASE(mmDCP0_REGAMMA_LUT_WRITE_EN_MASK);
    CASE(mmDCP1_REGAMMA_LUT_WRITE_EN_MASK);
    CASE(mmDCP2_REGAMMA_LUT_WRITE_EN_MASK);
    CASE(mmDCP3_REGAMMA_LUT_WRITE_EN_MASK);
    CASE(mmDCP4_REGAMMA_LUT_WRITE_EN_MASK);
    CASE(mmDCP5_REGAMMA_LUT_WRITE_EN_MASK);
    CASE(mmDCP0_REGAMMA_CNTLA_START_CNTL);
    CASE(mmDCP1_REGAMMA_CNTLA_START_CNTL);
    CASE(mmDCP2_REGAMMA_CNTLA_START_CNTL);
    CASE(mmDCP3_REGAMMA_CNTLA_START_CNTL);
    CASE(mmDCP4_REGAMMA_CNTLA_START_CNTL);
    CASE(mmDCP5_REGAMMA_CNTLA_START_CNTL);
    CASE(mmDCP0_REGAMMA_CNTLA_SLOPE_CNTL);
    CASE(mmDCP1_REGAMMA_CNTLA_SLOPE_CNTL);
    CASE(mmDCP2_REGAMMA_CNTLA_SLOPE_CNTL);
    CASE(mmDCP3_REGAMMA_CNTLA_SLOPE_CNTL);
    CASE(mmDCP4_REGAMMA_CNTLA_SLOPE_CNTL);
    CASE(mmDCP5_REGAMMA_CNTLA_SLOPE_CNTL);
    CASE(mmDCP0_REGAMMA_CNTLA_END_CNTL1);
    CASE(mmDCP1_REGAMMA_CNTLA_END_CNTL1);
    CASE(mmDCP2_REGAMMA_CNTLA_END_CNTL1);
    CASE(mmDCP3_REGAMMA_CNTLA_END_CNTL1);
    CASE(mmDCP4_REGAMMA_CNTLA_END_CNTL1);
    CASE(mmDCP5_REGAMMA_CNTLA_END_CNTL1);
    CASE(mmDCP0_REGAMMA_CNTLA_END_CNTL2);
    CASE(mmDCP1_REGAMMA_CNTLA_END_CNTL2);
    CASE(mmDCP2_REGAMMA_CNTLA_END_CNTL2);
    CASE(mmDCP3_REGAMMA_CNTLA_END_CNTL2);
    CASE(mmDCP4_REGAMMA_CNTLA_END_CNTL2);
    CASE(mmDCP5_REGAMMA_CNTLA_END_CNTL2);
    CASE(mmDCP0_REGAMMA_CNTLA_REGION_0_1);
    CASE(mmDCP1_REGAMMA_CNTLA_REGION_0_1);
    CASE(mmDCP2_REGAMMA_CNTLA_REGION_0_1);
    CASE(mmDCP3_REGAMMA_CNTLA_REGION_0_1);
    CASE(mmDCP4_REGAMMA_CNTLA_REGION_0_1);
    CASE(mmDCP5_REGAMMA_CNTLA_REGION_0_1);
    CASE(mmDCP0_REGAMMA_CNTLA_REGION_2_3);
    CASE(mmDCP1_REGAMMA_CNTLA_REGION_2_3);
    CASE(mmDCP2_REGAMMA_CNTLA_REGION_2_3);
    CASE(mmDCP3_REGAMMA_CNTLA_REGION_2_3);
    CASE(mmDCP4_REGAMMA_CNTLA_REGION_2_3);
    CASE(mmDCP5_REGAMMA_CNTLA_REGION_2_3);
    CASE(mmDCP0_REGAMMA_CNTLA_REGION_4_5);
    CASE(mmDCP1_REGAMMA_CNTLA_REGION_4_5);
    CASE(mmDCP2_REGAMMA_CNTLA_REGION_4_5);
    CASE(mmDCP3_REGAMMA_CNTLA_REGION_4_5);
    CASE(mmDCP4_REGAMMA_CNTLA_REGION_4_5);
    CASE(mmDCP5_REGAMMA_CNTLA_REGION_4_5);
    CASE(mmDCP0_REGAMMA_CNTLA_REGION_6_7);
    CASE(mmDCP1_REGAMMA_CNTLA_REGION_6_7);
    CASE(mmDCP2_REGAMMA_CNTLA_REGION_6_7);
    CASE(mmDCP3_REGAMMA_CNTLA_REGION_6_7);
    CASE(mmDCP4_REGAMMA_CNTLA_REGION_6_7);
    CASE(mmDCP5_REGAMMA_CNTLA_REGION_6_7);
    CASE(mmDCP0_REGAMMA_CNTLA_REGION_8_9);
    CASE(mmDCP1_REGAMMA_CNTLA_REGION_8_9);
    CASE(mmDCP2_REGAMMA_CNTLA_REGION_8_9);
    CASE(mmDCP3_REGAMMA_CNTLA_REGION_8_9);
    CASE(mmDCP4_REGAMMA_CNTLA_REGION_8_9);
    CASE(mmDCP5_REGAMMA_CNTLA_REGION_8_9);
    CASE(mmDCP0_REGAMMA_CNTLA_REGION_10_11);
    CASE(mmDCP1_REGAMMA_CNTLA_REGION_10_11);
    CASE(mmDCP2_REGAMMA_CNTLA_REGION_10_11);
    CASE(mmDCP3_REGAMMA_CNTLA_REGION_10_11);
    CASE(mmDCP4_REGAMMA_CNTLA_REGION_10_11);
    CASE(mmDCP5_REGAMMA_CNTLA_REGION_10_11);
    CASE(mmDCP0_REGAMMA_CNTLA_REGION_12_13);
    CASE(mmDCP1_REGAMMA_CNTLA_REGION_12_13);
    CASE(mmDCP2_REGAMMA_CNTLA_REGION_12_13);
    CASE(mmDCP3_REGAMMA_CNTLA_REGION_12_13);
    CASE(mmDCP4_REGAMMA_CNTLA_REGION_12_13);
    CASE(mmDCP5_REGAMMA_CNTLA_REGION_12_13);
    CASE(mmDCP0_REGAMMA_CNTLA_REGION_14_15);
    CASE(mmDCP1_REGAMMA_CNTLA_REGION_14_15);
    CASE(mmDCP2_REGAMMA_CNTLA_REGION_14_15);
    CASE(mmDCP3_REGAMMA_CNTLA_REGION_14_15);
    CASE(mmDCP4_REGAMMA_CNTLA_REGION_14_15);
    CASE(mmDCP5_REGAMMA_CNTLA_REGION_14_15);
    CASE(mmDCP0_REGAMMA_CNTLB_START_CNTL);
    CASE(mmDCP1_REGAMMA_CNTLB_START_CNTL);
    CASE(mmDCP2_REGAMMA_CNTLB_START_CNTL);
    CASE(mmDCP3_REGAMMA_CNTLB_START_CNTL);
    CASE(mmDCP4_REGAMMA_CNTLB_START_CNTL);
    CASE(mmDCP5_REGAMMA_CNTLB_START_CNTL);
    CASE(mmDCP0_REGAMMA_CNTLB_SLOPE_CNTL);
    CASE(mmDCP1_REGAMMA_CNTLB_SLOPE_CNTL);
    CASE(mmDCP2_REGAMMA_CNTLB_SLOPE_CNTL);
    CASE(mmDCP3_REGAMMA_CNTLB_SLOPE_CNTL);
    CASE(mmDCP4_REGAMMA_CNTLB_SLOPE_CNTL);
    CASE(mmDCP5_REGAMMA_CNTLB_SLOPE_CNTL);
    CASE(mmDCP0_REGAMMA_CNTLB_END_CNTL1);
    CASE(mmDCP1_REGAMMA_CNTLB_END_CNTL1);
    CASE(mmDCP2_REGAMMA_CNTLB_END_CNTL1);
    CASE(mmDCP3_REGAMMA_CNTLB_END_CNTL1);
    CASE(mmDCP4_REGAMMA_CNTLB_END_CNTL1);
    CASE(mmDCP5_REGAMMA_CNTLB_END_CNTL1);
    CASE(mmDCP0_REGAMMA_CNTLB_END_CNTL2);
    CASE(mmDCP1_REGAMMA_CNTLB_END_CNTL2);
    CASE(mmDCP2_REGAMMA_CNTLB_END_CNTL2);
    CASE(mmDCP3_REGAMMA_CNTLB_END_CNTL2);
    CASE(mmDCP4_REGAMMA_CNTLB_END_CNTL2);
    CASE(mmDCP5_REGAMMA_CNTLB_END_CNTL2);
    CASE(mmDCP0_REGAMMA_CNTLB_REGION_0_1);
    CASE(mmDCP1_REGAMMA_CNTLB_REGION_0_1);
    CASE(mmDCP2_REGAMMA_CNTLB_REGION_0_1);
    CASE(mmDCP3_REGAMMA_CNTLB_REGION_0_1);
    CASE(mmDCP4_REGAMMA_CNTLB_REGION_0_1);
    CASE(mmDCP5_REGAMMA_CNTLB_REGION_0_1);
    CASE(mmDCP0_REGAMMA_CNTLB_REGION_2_3);
    CASE(mmDCP1_REGAMMA_CNTLB_REGION_2_3);
    CASE(mmDCP2_REGAMMA_CNTLB_REGION_2_3);
    CASE(mmDCP3_REGAMMA_CNTLB_REGION_2_3);
    CASE(mmDCP4_REGAMMA_CNTLB_REGION_2_3);
    CASE(mmDCP5_REGAMMA_CNTLB_REGION_2_3);
    CASE(mmDCP0_REGAMMA_CNTLB_REGION_4_5);
    CASE(mmDCP1_REGAMMA_CNTLB_REGION_4_5);
    CASE(mmDCP2_REGAMMA_CNTLB_REGION_4_5);
    CASE(mmDCP3_REGAMMA_CNTLB_REGION_4_5);
    CASE(mmDCP4_REGAMMA_CNTLB_REGION_4_5);
    CASE(mmDCP5_REGAMMA_CNTLB_REGION_4_5);
    CASE(mmDCP0_REGAMMA_CNTLB_REGION_6_7);
    CASE(mmDCP1_REGAMMA_CNTLB_REGION_6_7);
    CASE(mmDCP2_REGAMMA_CNTLB_REGION_6_7);
    CASE(mmDCP3_REGAMMA_CNTLB_REGION_6_7);
    CASE(mmDCP4_REGAMMA_CNTLB_REGION_6_7);
    CASE(mmDCP5_REGAMMA_CNTLB_REGION_6_7);
    CASE(mmDCP0_REGAMMA_CNTLB_REGION_8_9);
    CASE(mmDCP1_REGAMMA_CNTLB_REGION_8_9);
    CASE(mmDCP2_REGAMMA_CNTLB_REGION_8_9);
    CASE(mmDCP3_REGAMMA_CNTLB_REGION_8_9);
    CASE(mmDCP4_REGAMMA_CNTLB_REGION_8_9);
    CASE(mmDCP5_REGAMMA_CNTLB_REGION_8_9);
    CASE(mmDCP0_REGAMMA_CNTLB_REGION_10_11);
    CASE(mmDCP1_REGAMMA_CNTLB_REGION_10_11);
    CASE(mmDCP2_REGAMMA_CNTLB_REGION_10_11);
    CASE(mmDCP3_REGAMMA_CNTLB_REGION_10_11);
    CASE(mmDCP4_REGAMMA_CNTLB_REGION_10_11);
    CASE(mmDCP5_REGAMMA_CNTLB_REGION_10_11);
    CASE(mmDCP0_REGAMMA_CNTLB_REGION_12_13);
    CASE(mmDCP1_REGAMMA_CNTLB_REGION_12_13);
    CASE(mmDCP2_REGAMMA_CNTLB_REGION_12_13);
    CASE(mmDCP3_REGAMMA_CNTLB_REGION_12_13);
    CASE(mmDCP4_REGAMMA_CNTLB_REGION_12_13);
    CASE(mmDCP5_REGAMMA_CNTLB_REGION_12_13);
    CASE(mmDCP0_REGAMMA_CNTLB_REGION_14_15);
    CASE(mmDCP1_REGAMMA_CNTLB_REGION_14_15);
    CASE(mmDCP2_REGAMMA_CNTLB_REGION_14_15);
    CASE(mmDCP3_REGAMMA_CNTLB_REGION_14_15);
    CASE(mmDCP4_REGAMMA_CNTLB_REGION_14_15);
    CASE(mmDCP5_REGAMMA_CNTLB_REGION_14_15);
    CASE(mmALPHA_CONTROL);
    CASE(mmDCP0_ALPHA_CONTROL);
    CASE(mmDCP1_ALPHA_CONTROL);
    CASE(mmDCP2_ALPHA_CONTROL);
    CASE(mmDCP3_ALPHA_CONTROL);
    CASE(mmDCP4_ALPHA_CONTROL);
    CASE(mmDCP5_ALPHA_CONTROL);
    CASE(mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS);
    CASE(mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS);
    CASE(mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS);
    CASE(mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS);
    CASE(mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS);
    CASE(mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS);
    CASE(mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH);
    CASE(mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS);
    CASE(mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS);
    CASE(mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS);
    CASE(mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS);
    CASE(mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS);
    CASE(mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS);
    CASE(mmDIG_FE_CNTL);
    CASE(mmDIG0_DIG_FE_CNTL);
    CASE(mmDIG1_DIG_FE_CNTL);
    CASE(mmDIG2_DIG_FE_CNTL);
    CASE(mmDIG3_DIG_FE_CNTL);
    CASE(mmDIG4_DIG_FE_CNTL);
    CASE(mmDIG5_DIG_FE_CNTL);
    CASE(mmDIG6_DIG_FE_CNTL);
    CASE(mmDIG_OUTPUT_CRC_CNTL);
    CASE(mmDIG0_DIG_OUTPUT_CRC_CNTL);
    CASE(mmDIG1_DIG_OUTPUT_CRC_CNTL);
    CASE(mmDIG2_DIG_OUTPUT_CRC_CNTL);
    CASE(mmDIG3_DIG_OUTPUT_CRC_CNTL);
    CASE(mmDIG4_DIG_OUTPUT_CRC_CNTL);
    CASE(mmDIG5_DIG_OUTPUT_CRC_CNTL);
    CASE(mmDIG6_DIG_OUTPUT_CRC_CNTL);
    CASE(mmDIG_OUTPUT_CRC_RESULT);
    CASE(mmDIG0_DIG_OUTPUT_CRC_RESULT);
    CASE(mmDIG1_DIG_OUTPUT_CRC_RESULT);
    CASE(mmDIG2_DIG_OUTPUT_CRC_RESULT);
    CASE(mmDIG3_DIG_OUTPUT_CRC_RESULT);
    CASE(mmDIG4_DIG_OUTPUT_CRC_RESULT);
    CASE(mmDIG5_DIG_OUTPUT_CRC_RESULT);
    CASE(mmDIG6_DIG_OUTPUT_CRC_RESULT);
    CASE(mmDIG_CLOCK_PATTERN);
    CASE(mmDIG0_DIG_CLOCK_PATTERN);
    CASE(mmDIG1_DIG_CLOCK_PATTERN);
    CASE(mmDIG2_DIG_CLOCK_PATTERN);
    CASE(mmDIG3_DIG_CLOCK_PATTERN);
    CASE(mmDIG4_DIG_CLOCK_PATTERN);
    CASE(mmDIG5_DIG_CLOCK_PATTERN);
    CASE(mmDIG6_DIG_CLOCK_PATTERN);
    CASE(mmDIG_TEST_PATTERN);
    CASE(mmDIG0_DIG_TEST_PATTERN);
    CASE(mmDIG1_DIG_TEST_PATTERN);
    CASE(mmDIG2_DIG_TEST_PATTERN);
    CASE(mmDIG3_DIG_TEST_PATTERN);
    CASE(mmDIG4_DIG_TEST_PATTERN);
    CASE(mmDIG5_DIG_TEST_PATTERN);
    CASE(mmDIG6_DIG_TEST_PATTERN);
    CASE(mmDIG_RANDOM_PATTERN_SEED);
    CASE(mmDIG0_DIG_RANDOM_PATTERN_SEED);
    CASE(mmDIG1_DIG_RANDOM_PATTERN_SEED);
    CASE(mmDIG2_DIG_RANDOM_PATTERN_SEED);
    CASE(mmDIG3_DIG_RANDOM_PATTERN_SEED);
    CASE(mmDIG4_DIG_RANDOM_PATTERN_SEED);
    CASE(mmDIG5_DIG_RANDOM_PATTERN_SEED);
    CASE(mmDIG6_DIG_RANDOM_PATTERN_SEED);
    CASE(mmDIG_FIFO_STATUS);
    CASE(mmDIG0_DIG_FIFO_STATUS);
    CASE(mmDIG1_DIG_FIFO_STATUS);
    CASE(mmDIG2_DIG_FIFO_STATUS);
    CASE(mmDIG3_DIG_FIFO_STATUS);
    CASE(mmDIG4_DIG_FIFO_STATUS);
    CASE(mmDIG5_DIG_FIFO_STATUS);
    CASE(mmDIG6_DIG_FIFO_STATUS);
    CASE(mmDIG_DISPCLK_SWITCH_CNTL);
    CASE(mmDIG0_DIG_DISPCLK_SWITCH_CNTL);
    CASE(mmDIG1_DIG_DISPCLK_SWITCH_CNTL);
    CASE(mmDIG2_DIG_DISPCLK_SWITCH_CNTL);
    CASE(mmDIG3_DIG_DISPCLK_SWITCH_CNTL);
    CASE(mmDIG4_DIG_DISPCLK_SWITCH_CNTL);
    CASE(mmDIG5_DIG_DISPCLK_SWITCH_CNTL);
    CASE(mmDIG6_DIG_DISPCLK_SWITCH_CNTL);
    CASE(mmDIG_DISPCLK_SWITCH_STATUS);
    CASE(mmDIG0_DIG_DISPCLK_SWITCH_STATUS);
    CASE(mmDIG1_DIG_DISPCLK_SWITCH_STATUS);
    CASE(mmDIG2_DIG_DISPCLK_SWITCH_STATUS);
    CASE(mmDIG3_DIG_DISPCLK_SWITCH_STATUS);
    CASE(mmDIG4_DIG_DISPCLK_SWITCH_STATUS);
    CASE(mmDIG5_DIG_DISPCLK_SWITCH_STATUS);
    CASE(mmDIG6_DIG_DISPCLK_SWITCH_STATUS);
    CASE(mmHDMI_CONTROL);
    CASE(mmDIG0_HDMI_CONTROL);
    CASE(mmDIG1_HDMI_CONTROL);
    CASE(mmDIG2_HDMI_CONTROL);
    CASE(mmDIG3_HDMI_CONTROL);
    CASE(mmDIG4_HDMI_CONTROL);
    CASE(mmDIG5_HDMI_CONTROL);
    CASE(mmDIG6_HDMI_CONTROL);
    CASE(mmHDMI_STATUS);
    CASE(mmDIG0_HDMI_STATUS);
    CASE(mmDIG1_HDMI_STATUS);
    CASE(mmDIG2_HDMI_STATUS);
    CASE(mmDIG3_HDMI_STATUS);
    CASE(mmDIG4_HDMI_STATUS);
    CASE(mmDIG5_HDMI_STATUS);
    CASE(mmDIG6_HDMI_STATUS);
    CASE(mmHDMI_AUDIO_PACKET_CONTROL);
    CASE(mmDIG0_HDMI_AUDIO_PACKET_CONTROL);
    CASE(mmDIG1_HDMI_AUDIO_PACKET_CONTROL);
    CASE(mmDIG2_HDMI_AUDIO_PACKET_CONTROL);
    CASE(mmDIG3_HDMI_AUDIO_PACKET_CONTROL);
    CASE(mmDIG4_HDMI_AUDIO_PACKET_CONTROL);
    CASE(mmDIG5_HDMI_AUDIO_PACKET_CONTROL);
    CASE(mmDIG6_HDMI_AUDIO_PACKET_CONTROL);
    CASE(mmHDMI_ACR_PACKET_CONTROL);
    CASE(mmDIG0_HDMI_ACR_PACKET_CONTROL);
    CASE(mmDIG1_HDMI_ACR_PACKET_CONTROL);
    CASE(mmDIG2_HDMI_ACR_PACKET_CONTROL);
    CASE(mmDIG3_HDMI_ACR_PACKET_CONTROL);
    CASE(mmDIG4_HDMI_ACR_PACKET_CONTROL);
    CASE(mmDIG5_HDMI_ACR_PACKET_CONTROL);
    CASE(mmDIG6_HDMI_ACR_PACKET_CONTROL);
    CASE(mmHDMI_VBI_PACKET_CONTROL);
    CASE(mmDIG0_HDMI_VBI_PACKET_CONTROL);
    CASE(mmDIG1_HDMI_VBI_PACKET_CONTROL);
    CASE(mmDIG2_HDMI_VBI_PACKET_CONTROL);
    CASE(mmDIG3_HDMI_VBI_PACKET_CONTROL);
    CASE(mmDIG4_HDMI_VBI_PACKET_CONTROL);
    CASE(mmDIG5_HDMI_VBI_PACKET_CONTROL);
    CASE(mmDIG6_HDMI_VBI_PACKET_CONTROL);
    CASE(mmHDMI_INFOFRAME_CONTROL0);
    CASE(mmDIG0_HDMI_INFOFRAME_CONTROL0);
    CASE(mmDIG1_HDMI_INFOFRAME_CONTROL0);
    CASE(mmDIG2_HDMI_INFOFRAME_CONTROL0);
    CASE(mmDIG3_HDMI_INFOFRAME_CONTROL0);
    CASE(mmDIG4_HDMI_INFOFRAME_CONTROL0);
    CASE(mmDIG5_HDMI_INFOFRAME_CONTROL0);
    CASE(mmDIG6_HDMI_INFOFRAME_CONTROL0);
    CASE(mmHDMI_INFOFRAME_CONTROL1);
    CASE(mmDIG0_HDMI_INFOFRAME_CONTROL1);
    CASE(mmDIG1_HDMI_INFOFRAME_CONTROL1);
    CASE(mmDIG2_HDMI_INFOFRAME_CONTROL1);
    CASE(mmDIG3_HDMI_INFOFRAME_CONTROL1);
    CASE(mmDIG4_HDMI_INFOFRAME_CONTROL1);
    CASE(mmDIG5_HDMI_INFOFRAME_CONTROL1);
    CASE(mmDIG6_HDMI_INFOFRAME_CONTROL1);
    CASE(mmHDMI_GENERIC_PACKET_CONTROL0);
    CASE(mmDIG0_HDMI_GENERIC_PACKET_CONTROL0);
    CASE(mmDIG1_HDMI_GENERIC_PACKET_CONTROL0);
    CASE(mmDIG2_HDMI_GENERIC_PACKET_CONTROL0);
    CASE(mmDIG3_HDMI_GENERIC_PACKET_CONTROL0);
    CASE(mmDIG4_HDMI_GENERIC_PACKET_CONTROL0);
    CASE(mmDIG5_HDMI_GENERIC_PACKET_CONTROL0);
    CASE(mmDIG6_HDMI_GENERIC_PACKET_CONTROL0);
    CASE(mmAFMT_INTERRUPT_STATUS);
    CASE(mmDIG0_AFMT_INTERRUPT_STATUS);
    CASE(mmDIG1_AFMT_INTERRUPT_STATUS);
    CASE(mmDIG2_AFMT_INTERRUPT_STATUS);
    CASE(mmDIG3_AFMT_INTERRUPT_STATUS);
    CASE(mmDIG4_AFMT_INTERRUPT_STATUS);
    CASE(mmDIG5_AFMT_INTERRUPT_STATUS);
    CASE(mmDIG6_AFMT_INTERRUPT_STATUS);
    CASE(mmHDMI_GC);
    CASE(mmDIG0_HDMI_GC);
    CASE(mmDIG1_HDMI_GC);
    CASE(mmDIG2_HDMI_GC);
    CASE(mmDIG3_HDMI_GC);
    CASE(mmDIG4_HDMI_GC);
    CASE(mmDIG5_HDMI_GC);
    CASE(mmDIG6_HDMI_GC);
    CASE(mmAFMT_AUDIO_PACKET_CONTROL2);
    CASE(mmDIG0_AFMT_AUDIO_PACKET_CONTROL2);
    CASE(mmDIG1_AFMT_AUDIO_PACKET_CONTROL2);
    CASE(mmDIG2_AFMT_AUDIO_PACKET_CONTROL2);
    CASE(mmDIG3_AFMT_AUDIO_PACKET_CONTROL2);
    CASE(mmDIG4_AFMT_AUDIO_PACKET_CONTROL2);
    CASE(mmDIG5_AFMT_AUDIO_PACKET_CONTROL2);
    CASE(mmDIG6_AFMT_AUDIO_PACKET_CONTROL2);
    CASE(mmAFMT_ISRC1_0);
    CASE(mmDIG0_AFMT_ISRC1_0);
    CASE(mmDIG1_AFMT_ISRC1_0);
    CASE(mmDIG2_AFMT_ISRC1_0);
    CASE(mmDIG3_AFMT_ISRC1_0);
    CASE(mmDIG4_AFMT_ISRC1_0);
    CASE(mmDIG5_AFMT_ISRC1_0);
    CASE(mmDIG6_AFMT_ISRC1_0);
    CASE(mmAFMT_ISRC1_1);
    CASE(mmDIG0_AFMT_ISRC1_1);
    CASE(mmDIG1_AFMT_ISRC1_1);
    CASE(mmDIG2_AFMT_ISRC1_1);
    CASE(mmDIG3_AFMT_ISRC1_1);
    CASE(mmDIG4_AFMT_ISRC1_1);
    CASE(mmDIG5_AFMT_ISRC1_1);
    CASE(mmDIG6_AFMT_ISRC1_1);
    CASE(mmAFMT_ISRC1_2);
    CASE(mmDIG0_AFMT_ISRC1_2);
    CASE(mmDIG1_AFMT_ISRC1_2);
    CASE(mmDIG2_AFMT_ISRC1_2);
    CASE(mmDIG3_AFMT_ISRC1_2);
    CASE(mmDIG4_AFMT_ISRC1_2);
    CASE(mmDIG5_AFMT_ISRC1_2);
    CASE(mmDIG6_AFMT_ISRC1_2);
    CASE(mmAFMT_ISRC1_3);
    CASE(mmDIG0_AFMT_ISRC1_3);
    CASE(mmDIG1_AFMT_ISRC1_3);
    CASE(mmDIG2_AFMT_ISRC1_3);
    CASE(mmDIG3_AFMT_ISRC1_3);
    CASE(mmDIG4_AFMT_ISRC1_3);
    CASE(mmDIG5_AFMT_ISRC1_3);
    CASE(mmDIG6_AFMT_ISRC1_3);
    CASE(mmAFMT_ISRC1_4);
    CASE(mmDIG0_AFMT_ISRC1_4);
    CASE(mmDIG1_AFMT_ISRC1_4);
    CASE(mmDIG2_AFMT_ISRC1_4);
    CASE(mmDIG3_AFMT_ISRC1_4);
    CASE(mmDIG4_AFMT_ISRC1_4);
    CASE(mmDIG5_AFMT_ISRC1_4);
    CASE(mmDIG6_AFMT_ISRC1_4);
    CASE(mmAFMT_ISRC2_0);
    CASE(mmDIG0_AFMT_ISRC2_0);
    CASE(mmDIG1_AFMT_ISRC2_0);
    CASE(mmDIG2_AFMT_ISRC2_0);
    CASE(mmDIG3_AFMT_ISRC2_0);
    CASE(mmDIG4_AFMT_ISRC2_0);
    CASE(mmDIG5_AFMT_ISRC2_0);
    CASE(mmDIG6_AFMT_ISRC2_0);
    CASE(mmAFMT_ISRC2_1);
    CASE(mmDIG0_AFMT_ISRC2_1);
    CASE(mmDIG1_AFMT_ISRC2_1);
    CASE(mmDIG2_AFMT_ISRC2_1);
    CASE(mmDIG3_AFMT_ISRC2_1);
    CASE(mmDIG4_AFMT_ISRC2_1);
    CASE(mmDIG5_AFMT_ISRC2_1);
    CASE(mmDIG6_AFMT_ISRC2_1);
    CASE(mmAFMT_ISRC2_2);
    CASE(mmDIG0_AFMT_ISRC2_2);
    CASE(mmDIG1_AFMT_ISRC2_2);
    CASE(mmDIG2_AFMT_ISRC2_2);
    CASE(mmDIG3_AFMT_ISRC2_2);
    CASE(mmDIG4_AFMT_ISRC2_2);
    CASE(mmDIG5_AFMT_ISRC2_2);
    CASE(mmDIG6_AFMT_ISRC2_2);
    CASE(mmAFMT_ISRC2_3);
    CASE(mmDIG0_AFMT_ISRC2_3);
    CASE(mmDIG1_AFMT_ISRC2_3);
    CASE(mmDIG2_AFMT_ISRC2_3);
    CASE(mmDIG3_AFMT_ISRC2_3);
    CASE(mmDIG4_AFMT_ISRC2_3);
    CASE(mmDIG5_AFMT_ISRC2_3);
    CASE(mmDIG6_AFMT_ISRC2_3);
    CASE(mmAFMT_AVI_INFO0);
    CASE(mmDIG0_AFMT_AVI_INFO0);
    CASE(mmDIG1_AFMT_AVI_INFO0);
    CASE(mmDIG2_AFMT_AVI_INFO0);
    CASE(mmDIG3_AFMT_AVI_INFO0);
    CASE(mmDIG4_AFMT_AVI_INFO0);
    CASE(mmDIG5_AFMT_AVI_INFO0);
    CASE(mmDIG6_AFMT_AVI_INFO0);
    CASE(mmAFMT_AVI_INFO1);
    CASE(mmDIG0_AFMT_AVI_INFO1);
    CASE(mmDIG1_AFMT_AVI_INFO1);
    CASE(mmDIG2_AFMT_AVI_INFO1);
    CASE(mmDIG3_AFMT_AVI_INFO1);
    CASE(mmDIG4_AFMT_AVI_INFO1);
    CASE(mmDIG5_AFMT_AVI_INFO1);
    CASE(mmDIG6_AFMT_AVI_INFO1);
    CASE(mmAFMT_AVI_INFO2);
    CASE(mmDIG0_AFMT_AVI_INFO2);
    CASE(mmDIG1_AFMT_AVI_INFO2);
    CASE(mmDIG2_AFMT_AVI_INFO2);
    CASE(mmDIG3_AFMT_AVI_INFO2);
    CASE(mmDIG4_AFMT_AVI_INFO2);
    CASE(mmDIG5_AFMT_AVI_INFO2);
    CASE(mmDIG6_AFMT_AVI_INFO2);
    CASE(mmAFMT_AVI_INFO3);
    CASE(mmDIG0_AFMT_AVI_INFO3);
    CASE(mmDIG1_AFMT_AVI_INFO3);
    CASE(mmDIG2_AFMT_AVI_INFO3);
    CASE(mmDIG3_AFMT_AVI_INFO3);
    CASE(mmDIG4_AFMT_AVI_INFO3);
    CASE(mmDIG5_AFMT_AVI_INFO3);
    CASE(mmDIG6_AFMT_AVI_INFO3);
    CASE(mmAFMT_MPEG_INFO0);
    CASE(mmDIG0_AFMT_MPEG_INFO0);
    CASE(mmDIG1_AFMT_MPEG_INFO0);
    CASE(mmDIG2_AFMT_MPEG_INFO0);
    CASE(mmDIG3_AFMT_MPEG_INFO0);
    CASE(mmDIG4_AFMT_MPEG_INFO0);
    CASE(mmDIG5_AFMT_MPEG_INFO0);
    CASE(mmDIG6_AFMT_MPEG_INFO0);
    CASE(mmAFMT_MPEG_INFO1);
    CASE(mmDIG0_AFMT_MPEG_INFO1);
    CASE(mmDIG1_AFMT_MPEG_INFO1);
    CASE(mmDIG2_AFMT_MPEG_INFO1);
    CASE(mmDIG3_AFMT_MPEG_INFO1);
    CASE(mmDIG4_AFMT_MPEG_INFO1);
    CASE(mmDIG5_AFMT_MPEG_INFO1);
    CASE(mmDIG6_AFMT_MPEG_INFO1);
    CASE(mmAFMT_GENERIC_HDR);
    CASE(mmDIG0_AFMT_GENERIC_HDR);
    CASE(mmDIG1_AFMT_GENERIC_HDR);
    CASE(mmDIG2_AFMT_GENERIC_HDR);
    CASE(mmDIG3_AFMT_GENERIC_HDR);
    CASE(mmDIG4_AFMT_GENERIC_HDR);
    CASE(mmDIG5_AFMT_GENERIC_HDR);
    CASE(mmDIG6_AFMT_GENERIC_HDR);
    CASE(mmAFMT_GENERIC_0);
    CASE(mmDIG0_AFMT_GENERIC_0);
    CASE(mmDIG1_AFMT_GENERIC_0);
    CASE(mmDIG2_AFMT_GENERIC_0);
    CASE(mmDIG3_AFMT_GENERIC_0);
    CASE(mmDIG4_AFMT_GENERIC_0);
    CASE(mmDIG5_AFMT_GENERIC_0);
    CASE(mmDIG6_AFMT_GENERIC_0);
    CASE(mmAFMT_GENERIC_1);
    CASE(mmDIG0_AFMT_GENERIC_1);
    CASE(mmDIG1_AFMT_GENERIC_1);
    CASE(mmDIG2_AFMT_GENERIC_1);
    CASE(mmDIG3_AFMT_GENERIC_1);
    CASE(mmDIG4_AFMT_GENERIC_1);
    CASE(mmDIG5_AFMT_GENERIC_1);
    CASE(mmDIG6_AFMT_GENERIC_1);
    CASE(mmAFMT_GENERIC_2);
    CASE(mmDIG0_AFMT_GENERIC_2);
    CASE(mmDIG1_AFMT_GENERIC_2);
    CASE(mmDIG2_AFMT_GENERIC_2);
    CASE(mmDIG3_AFMT_GENERIC_2);
    CASE(mmDIG4_AFMT_GENERIC_2);
    CASE(mmDIG5_AFMT_GENERIC_2);
    CASE(mmDIG6_AFMT_GENERIC_2);
    CASE(mmAFMT_GENERIC_3);
    CASE(mmDIG0_AFMT_GENERIC_3);
    CASE(mmDIG1_AFMT_GENERIC_3);
    CASE(mmDIG2_AFMT_GENERIC_3);
    CASE(mmDIG3_AFMT_GENERIC_3);
    CASE(mmDIG4_AFMT_GENERIC_3);
    CASE(mmDIG5_AFMT_GENERIC_3);
    CASE(mmDIG6_AFMT_GENERIC_3);
    CASE(mmAFMT_GENERIC_4);
    CASE(mmDIG0_AFMT_GENERIC_4);
    CASE(mmDIG1_AFMT_GENERIC_4);
    CASE(mmDIG2_AFMT_GENERIC_4);
    CASE(mmDIG3_AFMT_GENERIC_4);
    CASE(mmDIG4_AFMT_GENERIC_4);
    CASE(mmDIG5_AFMT_GENERIC_4);
    CASE(mmDIG6_AFMT_GENERIC_4);
    CASE(mmAFMT_GENERIC_5);
    CASE(mmDIG0_AFMT_GENERIC_5);
    CASE(mmDIG1_AFMT_GENERIC_5);
    CASE(mmDIG2_AFMT_GENERIC_5);
    CASE(mmDIG3_AFMT_GENERIC_5);
    CASE(mmDIG4_AFMT_GENERIC_5);
    CASE(mmDIG5_AFMT_GENERIC_5);
    CASE(mmDIG6_AFMT_GENERIC_5);
    CASE(mmAFMT_GENERIC_6);
    CASE(mmDIG0_AFMT_GENERIC_6);
    CASE(mmDIG1_AFMT_GENERIC_6);
    CASE(mmDIG2_AFMT_GENERIC_6);
    CASE(mmDIG3_AFMT_GENERIC_6);
    CASE(mmDIG4_AFMT_GENERIC_6);
    CASE(mmDIG5_AFMT_GENERIC_6);
    CASE(mmDIG6_AFMT_GENERIC_6);
    CASE(mmAFMT_GENERIC_7);
    CASE(mmDIG0_AFMT_GENERIC_7);
    CASE(mmDIG1_AFMT_GENERIC_7);
    CASE(mmDIG2_AFMT_GENERIC_7);
    CASE(mmDIG3_AFMT_GENERIC_7);
    CASE(mmDIG4_AFMT_GENERIC_7);
    CASE(mmDIG5_AFMT_GENERIC_7);
    CASE(mmDIG6_AFMT_GENERIC_7);
    CASE(mmHDMI_GENERIC_PACKET_CONTROL1);
    CASE(mmDIG0_HDMI_GENERIC_PACKET_CONTROL1);
    CASE(mmDIG1_HDMI_GENERIC_PACKET_CONTROL1);
    CASE(mmDIG2_HDMI_GENERIC_PACKET_CONTROL1);
    CASE(mmDIG3_HDMI_GENERIC_PACKET_CONTROL1);
    CASE(mmDIG4_HDMI_GENERIC_PACKET_CONTROL1);
    CASE(mmDIG5_HDMI_GENERIC_PACKET_CONTROL1);
    CASE(mmDIG6_HDMI_GENERIC_PACKET_CONTROL1);
    CASE(mmHDMI_ACR_32_0);
    CASE(mmDIG0_HDMI_ACR_32_0);
    CASE(mmDIG1_HDMI_ACR_32_0);
    CASE(mmDIG2_HDMI_ACR_32_0);
    CASE(mmDIG3_HDMI_ACR_32_0);
    CASE(mmDIG4_HDMI_ACR_32_0);
    CASE(mmDIG5_HDMI_ACR_32_0);
    CASE(mmDIG6_HDMI_ACR_32_0);
    CASE(mmHDMI_ACR_32_1);
    CASE(mmDIG0_HDMI_ACR_32_1);
    CASE(mmDIG1_HDMI_ACR_32_1);
    CASE(mmDIG2_HDMI_ACR_32_1);
    CASE(mmDIG3_HDMI_ACR_32_1);
    CASE(mmDIG4_HDMI_ACR_32_1);
    CASE(mmDIG5_HDMI_ACR_32_1);
    CASE(mmDIG6_HDMI_ACR_32_1);
    CASE(mmHDMI_ACR_44_0);
    CASE(mmDIG0_HDMI_ACR_44_0);
    CASE(mmDIG1_HDMI_ACR_44_0);
    CASE(mmDIG2_HDMI_ACR_44_0);
    CASE(mmDIG3_HDMI_ACR_44_0);
    CASE(mmDIG4_HDMI_ACR_44_0);
    CASE(mmDIG5_HDMI_ACR_44_0);
    CASE(mmDIG6_HDMI_ACR_44_0);
    CASE(mmHDMI_ACR_44_1);
    CASE(mmDIG0_HDMI_ACR_44_1);
    CASE(mmDIG1_HDMI_ACR_44_1);
    CASE(mmDIG2_HDMI_ACR_44_1);
    CASE(mmDIG3_HDMI_ACR_44_1);
    CASE(mmDIG4_HDMI_ACR_44_1);
    CASE(mmDIG5_HDMI_ACR_44_1);
    CASE(mmDIG6_HDMI_ACR_44_1);
    CASE(mmHDMI_ACR_48_0);
    CASE(mmDIG0_HDMI_ACR_48_0);
    CASE(mmDIG1_HDMI_ACR_48_0);
    CASE(mmDIG2_HDMI_ACR_48_0);
    CASE(mmDIG3_HDMI_ACR_48_0);
    CASE(mmDIG4_HDMI_ACR_48_0);
    CASE(mmDIG5_HDMI_ACR_48_0);
    CASE(mmDIG6_HDMI_ACR_48_0);
    CASE(mmHDMI_ACR_48_1);
    CASE(mmDIG0_HDMI_ACR_48_1);
    CASE(mmDIG1_HDMI_ACR_48_1);
    CASE(mmDIG2_HDMI_ACR_48_1);
    CASE(mmDIG3_HDMI_ACR_48_1);
    CASE(mmDIG4_HDMI_ACR_48_1);
    CASE(mmDIG5_HDMI_ACR_48_1);
    CASE(mmDIG6_HDMI_ACR_48_1);
    CASE(mmHDMI_ACR_STATUS_0);
    CASE(mmDIG0_HDMI_ACR_STATUS_0);
    CASE(mmDIG1_HDMI_ACR_STATUS_0);
    CASE(mmDIG2_HDMI_ACR_STATUS_0);
    CASE(mmDIG3_HDMI_ACR_STATUS_0);
    CASE(mmDIG4_HDMI_ACR_STATUS_0);
    CASE(mmDIG5_HDMI_ACR_STATUS_0);
    CASE(mmDIG6_HDMI_ACR_STATUS_0);
    CASE(mmHDMI_ACR_STATUS_1);
    CASE(mmDIG0_HDMI_ACR_STATUS_1);
    CASE(mmDIG1_HDMI_ACR_STATUS_1);
    CASE(mmDIG2_HDMI_ACR_STATUS_1);
    CASE(mmDIG3_HDMI_ACR_STATUS_1);
    CASE(mmDIG4_HDMI_ACR_STATUS_1);
    CASE(mmDIG5_HDMI_ACR_STATUS_1);
    CASE(mmDIG6_HDMI_ACR_STATUS_1);
    CASE(mmAFMT_AUDIO_INFO0);
    CASE(mmDIG0_AFMT_AUDIO_INFO0);
    CASE(mmDIG1_AFMT_AUDIO_INFO0);
    CASE(mmDIG2_AFMT_AUDIO_INFO0);
    CASE(mmDIG3_AFMT_AUDIO_INFO0);
    CASE(mmDIG4_AFMT_AUDIO_INFO0);
    CASE(mmDIG5_AFMT_AUDIO_INFO0);
    CASE(mmDIG6_AFMT_AUDIO_INFO0);
    CASE(mmAFMT_AUDIO_INFO1);
    CASE(mmDIG0_AFMT_AUDIO_INFO1);
    CASE(mmDIG1_AFMT_AUDIO_INFO1);
    CASE(mmDIG2_AFMT_AUDIO_INFO1);
    CASE(mmDIG3_AFMT_AUDIO_INFO1);
    CASE(mmDIG4_AFMT_AUDIO_INFO1);
    CASE(mmDIG5_AFMT_AUDIO_INFO1);
    CASE(mmDIG6_AFMT_AUDIO_INFO1);
    CASE(mmAFMT_60958_0);
    CASE(mmDIG0_AFMT_60958_0);
    CASE(mmDIG1_AFMT_60958_0);
    CASE(mmDIG2_AFMT_60958_0);
    CASE(mmDIG3_AFMT_60958_0);
    CASE(mmDIG4_AFMT_60958_0);
    CASE(mmDIG5_AFMT_60958_0);
    CASE(mmDIG6_AFMT_60958_0);
    CASE(mmAFMT_60958_1);
    CASE(mmDIG0_AFMT_60958_1);
    CASE(mmDIG1_AFMT_60958_1);
    CASE(mmDIG2_AFMT_60958_1);
    CASE(mmDIG3_AFMT_60958_1);
    CASE(mmDIG4_AFMT_60958_1);
    CASE(mmDIG5_AFMT_60958_1);
    CASE(mmDIG6_AFMT_60958_1);
    CASE(mmAFMT_AUDIO_CRC_CONTROL);
    CASE(mmDIG0_AFMT_AUDIO_CRC_CONTROL);
    CASE(mmDIG1_AFMT_AUDIO_CRC_CONTROL);
    CASE(mmDIG2_AFMT_AUDIO_CRC_CONTROL);
    CASE(mmDIG3_AFMT_AUDIO_CRC_CONTROL);
    CASE(mmDIG4_AFMT_AUDIO_CRC_CONTROL);
    CASE(mmDIG5_AFMT_AUDIO_CRC_CONTROL);
    CASE(mmDIG6_AFMT_AUDIO_CRC_CONTROL);
    CASE(mmAFMT_RAMP_CONTROL0);
    CASE(mmDIG0_AFMT_RAMP_CONTROL0);
    CASE(mmDIG1_AFMT_RAMP_CONTROL0);
    CASE(mmDIG2_AFMT_RAMP_CONTROL0);
    CASE(mmDIG3_AFMT_RAMP_CONTROL0);
    CASE(mmDIG4_AFMT_RAMP_CONTROL0);
    CASE(mmDIG5_AFMT_RAMP_CONTROL0);
    CASE(mmDIG6_AFMT_RAMP_CONTROL0);
    CASE(mmAFMT_RAMP_CONTROL1);
    CASE(mmDIG0_AFMT_RAMP_CONTROL1);
    CASE(mmDIG1_AFMT_RAMP_CONTROL1);
    CASE(mmDIG2_AFMT_RAMP_CONTROL1);
    CASE(mmDIG3_AFMT_RAMP_CONTROL1);
    CASE(mmDIG4_AFMT_RAMP_CONTROL1);
    CASE(mmDIG5_AFMT_RAMP_CONTROL1);
    CASE(mmDIG6_AFMT_RAMP_CONTROL1);
    CASE(mmAFMT_RAMP_CONTROL2);
    CASE(mmDIG0_AFMT_RAMP_CONTROL2);
    CASE(mmDIG1_AFMT_RAMP_CONTROL2);
    CASE(mmDIG2_AFMT_RAMP_CONTROL2);
    CASE(mmDIG3_AFMT_RAMP_CONTROL2);
    CASE(mmDIG4_AFMT_RAMP_CONTROL2);
    CASE(mmDIG5_AFMT_RAMP_CONTROL2);
    CASE(mmDIG6_AFMT_RAMP_CONTROL2);
    CASE(mmAFMT_RAMP_CONTROL3);
    CASE(mmDIG0_AFMT_RAMP_CONTROL3);
    CASE(mmDIG1_AFMT_RAMP_CONTROL3);
    CASE(mmDIG2_AFMT_RAMP_CONTROL3);
    CASE(mmDIG3_AFMT_RAMP_CONTROL3);
    CASE(mmDIG4_AFMT_RAMP_CONTROL3);
    CASE(mmDIG5_AFMT_RAMP_CONTROL3);
    CASE(mmDIG6_AFMT_RAMP_CONTROL3);
    CASE(mmAFMT_60958_2);
    CASE(mmDIG0_AFMT_60958_2);
    CASE(mmDIG1_AFMT_60958_2);
    CASE(mmDIG2_AFMT_60958_2);
    CASE(mmDIG3_AFMT_60958_2);
    CASE(mmDIG4_AFMT_60958_2);
    CASE(mmDIG5_AFMT_60958_2);
    CASE(mmDIG6_AFMT_60958_2);
    CASE(mmAFMT_AUDIO_CRC_RESULT);
    CASE(mmDIG0_AFMT_AUDIO_CRC_RESULT);
    CASE(mmDIG1_AFMT_AUDIO_CRC_RESULT);
    CASE(mmDIG2_AFMT_AUDIO_CRC_RESULT);
    CASE(mmDIG3_AFMT_AUDIO_CRC_RESULT);
    CASE(mmDIG4_AFMT_AUDIO_CRC_RESULT);
    CASE(mmDIG5_AFMT_AUDIO_CRC_RESULT);
    CASE(mmDIG6_AFMT_AUDIO_CRC_RESULT);
    CASE(mmAFMT_STATUS);
    CASE(mmDIG0_AFMT_STATUS);
    CASE(mmDIG1_AFMT_STATUS);
    CASE(mmDIG2_AFMT_STATUS);
    CASE(mmDIG3_AFMT_STATUS);
    CASE(mmDIG4_AFMT_STATUS);
    CASE(mmDIG5_AFMT_STATUS);
    CASE(mmDIG6_AFMT_STATUS);
    CASE(mmAFMT_AUDIO_PACKET_CONTROL);
    CASE(mmDIG0_AFMT_AUDIO_PACKET_CONTROL);
    CASE(mmDIG1_AFMT_AUDIO_PACKET_CONTROL);
    CASE(mmDIG2_AFMT_AUDIO_PACKET_CONTROL);
    CASE(mmDIG3_AFMT_AUDIO_PACKET_CONTROL);
    CASE(mmDIG4_AFMT_AUDIO_PACKET_CONTROL);
    CASE(mmDIG5_AFMT_AUDIO_PACKET_CONTROL);
    CASE(mmDIG6_AFMT_AUDIO_PACKET_CONTROL);
    CASE(mmAFMT_VBI_PACKET_CONTROL);
    CASE(mmDIG0_AFMT_VBI_PACKET_CONTROL);
    CASE(mmDIG1_AFMT_VBI_PACKET_CONTROL);
    CASE(mmDIG2_AFMT_VBI_PACKET_CONTROL);
    CASE(mmDIG3_AFMT_VBI_PACKET_CONTROL);
    CASE(mmDIG4_AFMT_VBI_PACKET_CONTROL);
    CASE(mmDIG5_AFMT_VBI_PACKET_CONTROL);
    CASE(mmDIG6_AFMT_VBI_PACKET_CONTROL);
    CASE(mmAFMT_INFOFRAME_CONTROL0);
    CASE(mmDIG0_AFMT_INFOFRAME_CONTROL0);
    CASE(mmDIG1_AFMT_INFOFRAME_CONTROL0);
    CASE(mmDIG2_AFMT_INFOFRAME_CONTROL0);
    CASE(mmDIG3_AFMT_INFOFRAME_CONTROL0);
    CASE(mmDIG4_AFMT_INFOFRAME_CONTROL0);
    CASE(mmDIG5_AFMT_INFOFRAME_CONTROL0);
    CASE(mmDIG6_AFMT_INFOFRAME_CONTROL0);
    CASE(mmAFMT_AUDIO_SRC_CONTROL);
    CASE(mmDIG0_AFMT_AUDIO_SRC_CONTROL);
    CASE(mmDIG1_AFMT_AUDIO_SRC_CONTROL);
    CASE(mmDIG2_AFMT_AUDIO_SRC_CONTROL);
    CASE(mmDIG3_AFMT_AUDIO_SRC_CONTROL);
    CASE(mmDIG4_AFMT_AUDIO_SRC_CONTROL);
    CASE(mmDIG5_AFMT_AUDIO_SRC_CONTROL);
    CASE(mmDIG6_AFMT_AUDIO_SRC_CONTROL);
    CASE(mmAFMT_AUDIO_DBG_DTO_CNTL);
    CASE(mmDIG0_AFMT_AUDIO_DBG_DTO_CNTL);
    CASE(mmDIG1_AFMT_AUDIO_DBG_DTO_CNTL);
    CASE(mmDIG2_AFMT_AUDIO_DBG_DTO_CNTL);
    CASE(mmDIG3_AFMT_AUDIO_DBG_DTO_CNTL);
    CASE(mmDIG4_AFMT_AUDIO_DBG_DTO_CNTL);
    CASE(mmDIG5_AFMT_AUDIO_DBG_DTO_CNTL);
    CASE(mmDIG6_AFMT_AUDIO_DBG_DTO_CNTL);
    CASE(mmDIG_BE_CNTL);
    CASE(mmDIG0_DIG_BE_CNTL);
    CASE(mmDIG1_DIG_BE_CNTL);
    CASE(mmDIG2_DIG_BE_CNTL);
    CASE(mmDIG3_DIG_BE_CNTL);
    CASE(mmDIG4_DIG_BE_CNTL);
    CASE(mmDIG5_DIG_BE_CNTL);
    CASE(mmDIG6_DIG_BE_CNTL);
    CASE(mmDIG_BE_EN_CNTL);
    CASE(mmDIG0_DIG_BE_EN_CNTL);
    CASE(mmDIG1_DIG_BE_EN_CNTL);
    CASE(mmDIG2_DIG_BE_EN_CNTL);
    CASE(mmDIG3_DIG_BE_EN_CNTL);
    CASE(mmDIG4_DIG_BE_EN_CNTL);
    CASE(mmDIG5_DIG_BE_EN_CNTL);
    CASE(mmDIG6_DIG_BE_EN_CNTL);
    CASE(mmTMDS_CNTL);
    CASE(mmDIG0_TMDS_CNTL);
    CASE(mmDIG1_TMDS_CNTL);
    CASE(mmDIG2_TMDS_CNTL);
    CASE(mmDIG3_TMDS_CNTL);
    CASE(mmDIG4_TMDS_CNTL);
    CASE(mmDIG5_TMDS_CNTL);
    CASE(mmDIG6_TMDS_CNTL);
    CASE(mmTMDS_CONTROL_CHAR);
    CASE(mmDIG0_TMDS_CONTROL_CHAR);
    CASE(mmDIG1_TMDS_CONTROL_CHAR);
    CASE(mmDIG2_TMDS_CONTROL_CHAR);
    CASE(mmDIG3_TMDS_CONTROL_CHAR);
    CASE(mmDIG4_TMDS_CONTROL_CHAR);
    CASE(mmDIG5_TMDS_CONTROL_CHAR);
    CASE(mmDIG6_TMDS_CONTROL_CHAR);
    CASE(mmTMDS_CONTROL0_FEEDBACK);
    CASE(mmDIG0_TMDS_CONTROL0_FEEDBACK);
    CASE(mmDIG1_TMDS_CONTROL0_FEEDBACK);
    CASE(mmDIG2_TMDS_CONTROL0_FEEDBACK);
    CASE(mmDIG3_TMDS_CONTROL0_FEEDBACK);
    CASE(mmDIG4_TMDS_CONTROL0_FEEDBACK);
    CASE(mmDIG5_TMDS_CONTROL0_FEEDBACK);
    CASE(mmDIG6_TMDS_CONTROL0_FEEDBACK);
    CASE(mmTMDS_STEREOSYNC_CTL_SEL);
    CASE(mmDIG0_TMDS_STEREOSYNC_CTL_SEL);
    CASE(mmDIG1_TMDS_STEREOSYNC_CTL_SEL);
    CASE(mmDIG2_TMDS_STEREOSYNC_CTL_SEL);
    CASE(mmDIG3_TMDS_STEREOSYNC_CTL_SEL);
    CASE(mmDIG4_TMDS_STEREOSYNC_CTL_SEL);
    CASE(mmDIG5_TMDS_STEREOSYNC_CTL_SEL);
    CASE(mmDIG6_TMDS_STEREOSYNC_CTL_SEL);
    CASE(mmTMDS_SYNC_CHAR_PATTERN_0_1);
    CASE(mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1);
    CASE(mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1);
    CASE(mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1);
    CASE(mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1);
    CASE(mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1);
    CASE(mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1);
    CASE(mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1);
    CASE(mmTMDS_SYNC_CHAR_PATTERN_2_3);
    CASE(mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3);
    CASE(mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3);
    CASE(mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3);
    CASE(mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3);
    CASE(mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3);
    CASE(mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3);
    CASE(mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3);
    CASE(mmTMDS_DEBUG);
    CASE(mmDIG0_TMDS_DEBUG);
    CASE(mmDIG1_TMDS_DEBUG);
    CASE(mmDIG2_TMDS_DEBUG);
    CASE(mmDIG3_TMDS_DEBUG);
    CASE(mmDIG4_TMDS_DEBUG);
    CASE(mmDIG5_TMDS_DEBUG);
    CASE(mmDIG6_TMDS_DEBUG);
    CASE(mmTMDS_CTL_BITS);
    CASE(mmDIG0_TMDS_CTL_BITS);
    CASE(mmDIG1_TMDS_CTL_BITS);
    CASE(mmDIG2_TMDS_CTL_BITS);
    CASE(mmDIG3_TMDS_CTL_BITS);
    CASE(mmDIG4_TMDS_CTL_BITS);
    CASE(mmDIG5_TMDS_CTL_BITS);
    CASE(mmDIG6_TMDS_CTL_BITS);
    CASE(mmTMDS_DCBALANCER_CONTROL);
    CASE(mmDIG0_TMDS_DCBALANCER_CONTROL);
    CASE(mmDIG1_TMDS_DCBALANCER_CONTROL);
    CASE(mmDIG2_TMDS_DCBALANCER_CONTROL);
    CASE(mmDIG3_TMDS_DCBALANCER_CONTROL);
    CASE(mmDIG4_TMDS_DCBALANCER_CONTROL);
    CASE(mmDIG5_TMDS_DCBALANCER_CONTROL);
    CASE(mmDIG6_TMDS_DCBALANCER_CONTROL);
    CASE(mmTMDS_CTL0_1_GEN_CNTL);
    CASE(mmDIG0_TMDS_CTL0_1_GEN_CNTL);
    CASE(mmDIG1_TMDS_CTL0_1_GEN_CNTL);
    CASE(mmDIG2_TMDS_CTL0_1_GEN_CNTL);
    CASE(mmDIG3_TMDS_CTL0_1_GEN_CNTL);
    CASE(mmDIG4_TMDS_CTL0_1_GEN_CNTL);
    CASE(mmDIG5_TMDS_CTL0_1_GEN_CNTL);
    CASE(mmDIG6_TMDS_CTL0_1_GEN_CNTL);
    CASE(mmTMDS_CTL2_3_GEN_CNTL);
    CASE(mmDIG0_TMDS_CTL2_3_GEN_CNTL);
    CASE(mmDIG1_TMDS_CTL2_3_GEN_CNTL);
    CASE(mmDIG2_TMDS_CTL2_3_GEN_CNTL);
    CASE(mmDIG3_TMDS_CTL2_3_GEN_CNTL);
    CASE(mmDIG4_TMDS_CTL2_3_GEN_CNTL);
    CASE(mmDIG5_TMDS_CTL2_3_GEN_CNTL);
    CASE(mmDIG6_TMDS_CTL2_3_GEN_CNTL);
    CASE(mmLVDS_DATA_CNTL);
    CASE(mmDIG0_LVDS_DATA_CNTL);
    CASE(mmDIG1_LVDS_DATA_CNTL);
    CASE(mmDIG2_LVDS_DATA_CNTL);
    CASE(mmDIG3_LVDS_DATA_CNTL);
    CASE(mmDIG4_LVDS_DATA_CNTL);
    CASE(mmDIG5_LVDS_DATA_CNTL);
    CASE(mmDIG6_LVDS_DATA_CNTL);
    CASE(mmDIG_LANE_ENABLE);
    CASE(mmDIG0_DIG_LANE_ENABLE);
    CASE(mmDIG1_DIG_LANE_ENABLE);
    CASE(mmDIG2_DIG_LANE_ENABLE);
    CASE(mmDIG3_DIG_LANE_ENABLE);
    CASE(mmDIG4_DIG_LANE_ENABLE);
    CASE(mmDIG5_DIG_LANE_ENABLE);
    CASE(mmDIG6_DIG_LANE_ENABLE);
    CASE(mmDOUT_SCRATCH0);
    CASE(mmDOUT_SCRATCH1);
    CASE(mmDOUT_SCRATCH2);
    CASE(mmDOUT_SCRATCH3);
    CASE(mmDOUT_SCRATCH4);
    CASE(mmDOUT_SCRATCH5);
    CASE(mmDOUT_SCRATCH6);
    CASE(mmDOUT_SCRATCH7);
    CASE(mmDOUT_DCE_VCE_CONTROL);
    CASE(mmDC_HPD1_INT_STATUS);
    CASE(mmDC_HPD1_INT_CONTROL);
    CASE(mmDC_HPD1_CONTROL);
    CASE(mmDC_HPD2_INT_STATUS);
    CASE(mmDC_HPD2_INT_CONTROL);
    CASE(mmDC_HPD2_CONTROL);
    CASE(mmDC_HPD3_INT_STATUS);
    CASE(mmDC_HPD3_INT_CONTROL);
    CASE(mmDC_HPD3_CONTROL);
    CASE(mmDC_HPD4_INT_STATUS);
    CASE(mmDC_HPD4_INT_CONTROL);
    CASE(mmDC_HPD4_CONTROL);
    CASE(mmDC_HPD5_INT_STATUS);
    CASE(mmDC_HPD5_INT_CONTROL);
    CASE(mmDC_HPD5_CONTROL);
    CASE(mmDC_HPD6_INT_STATUS);
    CASE(mmDC_HPD6_INT_CONTROL);
    CASE(mmDC_HPD6_CONTROL);
    CASE(mmDC_HPD1_FAST_TRAIN_CNTL);
    CASE(mmDC_HPD2_FAST_TRAIN_CNTL);
    CASE(mmDC_HPD3_FAST_TRAIN_CNTL);
    CASE(mmDC_HPD4_FAST_TRAIN_CNTL);
    CASE(mmDC_HPD5_FAST_TRAIN_CNTL);
    CASE(mmDC_HPD6_FAST_TRAIN_CNTL);
    CASE(mmDC_HPD1_TOGGLE_FILT_CNTL);
    CASE(mmDC_HPD2_TOGGLE_FILT_CNTL);
    CASE(mmDC_HPD3_TOGGLE_FILT_CNTL);
    CASE(mmDC_HPD4_TOGGLE_FILT_CNTL);
    CASE(mmDC_HPD5_TOGGLE_FILT_CNTL);
    CASE(mmDC_HPD6_TOGGLE_FILT_CNTL);
    CASE(mmDC_I2C_CONTROL);
    CASE(mmDC_I2C_ARBITRATION);
    CASE(mmDC_I2C_INTERRUPT_CONTROL);
    CASE(mmDC_I2C_SW_STATUS);
    CASE(mmDC_I2C_DDC1_HW_STATUS);
    CASE(mmDC_I2C_DDC2_HW_STATUS);
    CASE(mmDC_I2C_DDC3_HW_STATUS);
    CASE(mmDC_I2C_DDC4_HW_STATUS);
    CASE(mmDC_I2C_DDC5_HW_STATUS);
    CASE(mmDC_I2C_DDC6_HW_STATUS);
    CASE(mmDC_I2C_DDC1_SPEED);
    CASE(mmDC_I2C_DDC1_SETUP);
    CASE(mmDC_I2C_DDC2_SPEED);
    CASE(mmDC_I2C_DDC2_SETUP);
    CASE(mmDC_I2C_DDC3_SPEED);
    CASE(mmDC_I2C_DDC3_SETUP);
    CASE(mmDC_I2C_DDC4_SPEED);
    CASE(mmDC_I2C_DDC4_SETUP);
    CASE(mmDC_I2C_DDC5_SPEED);
    CASE(mmDC_I2C_DDC5_SETUP);
    CASE(mmDC_I2C_DDC6_SPEED);
    CASE(mmDC_I2C_DDC6_SETUP);
    CASE(mmDC_I2C_TRANSACTION0);
    CASE(mmDC_I2C_TRANSACTION1);
    CASE(mmDC_I2C_TRANSACTION2);
    CASE(mmDC_I2C_TRANSACTION3);
    CASE(mmDC_I2C_DATA);
    CASE(mmGENERIC_I2C_CONTROL);
    CASE(mmGENERIC_I2C_INTERRUPT_CONTROL);
    CASE(mmGENERIC_I2C_STATUS);
    CASE(mmGENERIC_I2C_SPEED);
    CASE(mmGENERIC_I2C_SETUP);
    CASE(mmGENERIC_I2C_TRANSACTION);
    CASE(mmGENERIC_I2C_DATA);
    CASE(mmGENERIC_I2C_PIN_SELECTION);
    CASE(mmGENERIC_I2C_PIN_DEBUG);
    CASE(mmDISP_INTERRUPT_STATUS);
    CASE(mmDISP_INTERRUPT_STATUS_CONTINUE);
    CASE(mmDISP_INTERRUPT_STATUS_CONTINUE2);
    CASE(mmDISP_INTERRUPT_STATUS_CONTINUE3);
    CASE(mmDISP_INTERRUPT_STATUS_CONTINUE4);
    CASE(mmDISP_INTERRUPT_STATUS_CONTINUE5);
    CASE(mmDISP_INTERRUPT_STATUS_CONTINUE6);
    CASE(mmDISP_INTERRUPT_STATUS_CONTINUE7);
    CASE(mmDISP_INTERRUPT_STATUS_CONTINUE8);
    CASE(mmDISP_INTERRUPT_STATUS_CONTINUE9);
    CASE(mmDOUT_POWER_MANAGEMENT_CNTL);
    CASE(mmDISP_TIMER_CONTROL);
    CASE(mmDC_I2C_DDCVGA_HW_STATUS);
    CASE(mmDC_I2C_DDCVGA_SPEED);
    CASE(mmDC_I2C_DDCVGA_SETUP);
    CASE(mmDC_I2C_EDID_DETECT_CTRL);
    CASE(mmDISPOUT_STEREOSYNC_SEL);
    CASE(mmDOUT_TEST_DEBUG_INDEX);
    CASE(mmDOUT_TEST_DEBUG_DATA);
    CASE(mmDMCU_CTRL);
    CASE(mmDMCU_STATUS);
    CASE(mmDMCU_PC_START_ADDR);
    CASE(mmDMCU_FW_START_ADDR);
    CASE(mmDMCU_FW_END_ADDR);
    CASE(mmDMCU_FW_ISR_START_ADDR);
    CASE(mmDMCU_FW_CS_HI);
    CASE(mmDMCU_FW_CS_LO);
    CASE(mmDMCU_RAM_ACCESS_CTRL);
    CASE(mmDMCU_ERAM_WR_CTRL);
    CASE(mmDMCU_ERAM_WR_DATA);
    CASE(mmDMCU_ERAM_RD_CTRL);
    CASE(mmDMCU_ERAM_RD_DATA);
    CASE(mmDMCU_IRAM_WR_CTRL);
    CASE(mmDMCU_IRAM_WR_DATA);
    CASE(mmDMCU_IRAM_RD_CTRL);
    CASE(mmDMCU_IRAM_RD_DATA);
    CASE(mmDMCU_EVENT_TRIGGER);
    CASE(mmDMCU_UC_INTERNAL_INT_STATUS);
    CASE(mmDMCU_SS_INTERRUPT_CNTL_STATUS);
    CASE(mmDMCU_INTERRUPT_STATUS);
    CASE(mmDMCU_INTERRUPT_TO_HOST_EN_MASK);
    CASE(mmDMCU_INTERRUPT_TO_UC_EN_MASK);
    CASE(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL);
    CASE(mmDC_DMCU_SCRATCH);
    CASE(mmDMCU_INT_CNT);
    CASE(mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS);
    CASE(mmDMCU_UC_CLK_GATING_CNTL);
    CASE(mmMASTER_COMM_DATA_REG1);
    CASE(mmMASTER_COMM_DATA_REG2);
    CASE(mmMASTER_COMM_DATA_REG3);
    CASE(mmMASTER_COMM_CMD_REG);
    CASE(mmMASTER_COMM_CNTL_REG);
    CASE(mmSLAVE_COMM_DATA_REG1);
    CASE(mmSLAVE_COMM_DATA_REG2);
    CASE(mmSLAVE_COMM_DATA_REG3);
    CASE(mmSLAVE_COMM_CMD_REG);
    CASE(mmSLAVE_COMM_CNTL_REG);
    CASE(mmDMCU_TEST_DEBUG_INDEX);
    CASE(mmDMCU_TEST_DEBUG_DATA);
    CASE(mmDMCU_PERFMON_INTERRUPT_STATUS1);
    CASE(mmDMCU_PERFMON_INTERRUPT_STATUS2);
    CASE(mmDMCU_PERFMON_INTERRUPT_STATUS3);
    CASE(mmDMCU_PERFMON_INTERRUPT_STATUS4);
    CASE(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1);
    CASE(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2);
    CASE(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3);
    CASE(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4);
    CASE(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1);
    CASE(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2);
    CASE(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3);
    CASE(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4);
    CASE(mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1);
    CASE(mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2);
    CASE(mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3);
    CASE(mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4);
    CASE(mmDP_LINK_CNTL);
    CASE(mmDP0_DP_LINK_CNTL);
    CASE(mmDP1_DP_LINK_CNTL);
    CASE(mmDP2_DP_LINK_CNTL);
    CASE(mmDP3_DP_LINK_CNTL);
    CASE(mmDP4_DP_LINK_CNTL);
    CASE(mmDP5_DP_LINK_CNTL);
    CASE(mmDP6_DP_LINK_CNTL);
    CASE(mmDP_PIXEL_FORMAT);
    CASE(mmDP0_DP_PIXEL_FORMAT);
    CASE(mmDP1_DP_PIXEL_FORMAT);
    CASE(mmDP2_DP_PIXEL_FORMAT);
    CASE(mmDP3_DP_PIXEL_FORMAT);
    CASE(mmDP4_DP_PIXEL_FORMAT);
    CASE(mmDP5_DP_PIXEL_FORMAT);
    CASE(mmDP6_DP_PIXEL_FORMAT);
    CASE(mmDP_MSA_COLORIMETRY);
    CASE(mmDP0_DP_MSA_COLORIMETRY);
    CASE(mmDP1_DP_MSA_COLORIMETRY);
    CASE(mmDP2_DP_MSA_COLORIMETRY);
    CASE(mmDP3_DP_MSA_COLORIMETRY);
    CASE(mmDP4_DP_MSA_COLORIMETRY);
    CASE(mmDP5_DP_MSA_COLORIMETRY);
    CASE(mmDP6_DP_MSA_COLORIMETRY);
    CASE(mmDP_CONFIG);
    CASE(mmDP0_DP_CONFIG);
    CASE(mmDP1_DP_CONFIG);
    CASE(mmDP2_DP_CONFIG);
    CASE(mmDP3_DP_CONFIG);
    CASE(mmDP4_DP_CONFIG);
    CASE(mmDP5_DP_CONFIG);
    CASE(mmDP6_DP_CONFIG);
    CASE(mmDP_VID_STREAM_CNTL);
    CASE(mmDP0_DP_VID_STREAM_CNTL);
    CASE(mmDP1_DP_VID_STREAM_CNTL);
    CASE(mmDP2_DP_VID_STREAM_CNTL);
    CASE(mmDP3_DP_VID_STREAM_CNTL);
    CASE(mmDP4_DP_VID_STREAM_CNTL);
    CASE(mmDP5_DP_VID_STREAM_CNTL);
    CASE(mmDP6_DP_VID_STREAM_CNTL);
    CASE(mmDP_STEER_FIFO);
    CASE(mmDP0_DP_STEER_FIFO);
    CASE(mmDP1_DP_STEER_FIFO);
    CASE(mmDP2_DP_STEER_FIFO);
    CASE(mmDP3_DP_STEER_FIFO);
    CASE(mmDP4_DP_STEER_FIFO);
    CASE(mmDP5_DP_STEER_FIFO);
    CASE(mmDP6_DP_STEER_FIFO);
    CASE(mmDP_MSA_MISC);
    CASE(mmDP0_DP_MSA_MISC);
    CASE(mmDP1_DP_MSA_MISC);
    CASE(mmDP2_DP_MSA_MISC);
    CASE(mmDP3_DP_MSA_MISC);
    CASE(mmDP4_DP_MSA_MISC);
    CASE(mmDP5_DP_MSA_MISC);
    CASE(mmDP6_DP_MSA_MISC);
    CASE(mmDP_VID_TIMING);
    CASE(mmDP0_DP_VID_TIMING);
    CASE(mmDP1_DP_VID_TIMING);
    CASE(mmDP2_DP_VID_TIMING);
    CASE(mmDP3_DP_VID_TIMING);
    CASE(mmDP4_DP_VID_TIMING);
    CASE(mmDP5_DP_VID_TIMING);
    CASE(mmDP6_DP_VID_TIMING);
    CASE(mmDP_VID_N);
    CASE(mmDP0_DP_VID_N);
    CASE(mmDP1_DP_VID_N);
    CASE(mmDP2_DP_VID_N);
    CASE(mmDP3_DP_VID_N);
    CASE(mmDP4_DP_VID_N);
    CASE(mmDP5_DP_VID_N);
    CASE(mmDP6_DP_VID_N);
    CASE(mmDP_VID_M);
    CASE(mmDP0_DP_VID_M);
    CASE(mmDP1_DP_VID_M);
    CASE(mmDP2_DP_VID_M);
    CASE(mmDP3_DP_VID_M);
    CASE(mmDP4_DP_VID_M);
    CASE(mmDP5_DP_VID_M);
    CASE(mmDP6_DP_VID_M);
    CASE(mmDP_LINK_FRAMING_CNTL);
    CASE(mmDP0_DP_LINK_FRAMING_CNTL);
    CASE(mmDP1_DP_LINK_FRAMING_CNTL);
    CASE(mmDP2_DP_LINK_FRAMING_CNTL);
    CASE(mmDP3_DP_LINK_FRAMING_CNTL);
    CASE(mmDP4_DP_LINK_FRAMING_CNTL);
    CASE(mmDP5_DP_LINK_FRAMING_CNTL);
    CASE(mmDP6_DP_LINK_FRAMING_CNTL);
    CASE(mmDP_HBR2_EYE_PATTERN);
    CASE(mmDP0_DP_HBR2_EYE_PATTERN);
    CASE(mmDP1_DP_HBR2_EYE_PATTERN);
    CASE(mmDP2_DP_HBR2_EYE_PATTERN);
    CASE(mmDP3_DP_HBR2_EYE_PATTERN);
    CASE(mmDP4_DP_HBR2_EYE_PATTERN);
    CASE(mmDP5_DP_HBR2_EYE_PATTERN);
    CASE(mmDP6_DP_HBR2_EYE_PATTERN);
    CASE(mmDP_VID_MSA_VBID);
    CASE(mmDP0_DP_VID_MSA_VBID);
    CASE(mmDP1_DP_VID_MSA_VBID);
    CASE(mmDP2_DP_VID_MSA_VBID);
    CASE(mmDP3_DP_VID_MSA_VBID);
    CASE(mmDP4_DP_VID_MSA_VBID);
    CASE(mmDP5_DP_VID_MSA_VBID);
    CASE(mmDP6_DP_VID_MSA_VBID);
    CASE(mmDP_VID_INTERRUPT_CNTL);
    CASE(mmDP0_DP_VID_INTERRUPT_CNTL);
    CASE(mmDP1_DP_VID_INTERRUPT_CNTL);
    CASE(mmDP2_DP_VID_INTERRUPT_CNTL);
    CASE(mmDP3_DP_VID_INTERRUPT_CNTL);
    CASE(mmDP4_DP_VID_INTERRUPT_CNTL);
    CASE(mmDP5_DP_VID_INTERRUPT_CNTL);
    CASE(mmDP6_DP_VID_INTERRUPT_CNTL);
    CASE(mmDP_DPHY_CNTL);
    CASE(mmDP0_DP_DPHY_CNTL);
    CASE(mmDP1_DP_DPHY_CNTL);
    CASE(mmDP2_DP_DPHY_CNTL);
    CASE(mmDP3_DP_DPHY_CNTL);
    CASE(mmDP4_DP_DPHY_CNTL);
    CASE(mmDP5_DP_DPHY_CNTL);
    CASE(mmDP6_DP_DPHY_CNTL);
    CASE(mmDP_DPHY_TRAINING_PATTERN_SEL);
    CASE(mmDP0_DP_DPHY_TRAINING_PATTERN_SEL);
    CASE(mmDP1_DP_DPHY_TRAINING_PATTERN_SEL);
    CASE(mmDP2_DP_DPHY_TRAINING_PATTERN_SEL);
    CASE(mmDP3_DP_DPHY_TRAINING_PATTERN_SEL);
    CASE(mmDP4_DP_DPHY_TRAINING_PATTERN_SEL);
    CASE(mmDP5_DP_DPHY_TRAINING_PATTERN_SEL);
    CASE(mmDP6_DP_DPHY_TRAINING_PATTERN_SEL);
    CASE(mmDP_DPHY_SYM0);
    CASE(mmDP0_DP_DPHY_SYM0);
    CASE(mmDP1_DP_DPHY_SYM0);
    CASE(mmDP2_DP_DPHY_SYM0);
    CASE(mmDP3_DP_DPHY_SYM0);
    CASE(mmDP4_DP_DPHY_SYM0);
    CASE(mmDP5_DP_DPHY_SYM0);
    CASE(mmDP6_DP_DPHY_SYM0);
    CASE(mmDP_DPHY_SYM1);
    CASE(mmDP0_DP_DPHY_SYM1);
    CASE(mmDP1_DP_DPHY_SYM1);
    CASE(mmDP2_DP_DPHY_SYM1);
    CASE(mmDP3_DP_DPHY_SYM1);
    CASE(mmDP4_DP_DPHY_SYM1);
    CASE(mmDP5_DP_DPHY_SYM1);
    CASE(mmDP6_DP_DPHY_SYM1);
    CASE(mmDP_DPHY_SYM2);
    CASE(mmDP0_DP_DPHY_SYM2);
    CASE(mmDP1_DP_DPHY_SYM2);
    CASE(mmDP2_DP_DPHY_SYM2);
    CASE(mmDP3_DP_DPHY_SYM2);
    CASE(mmDP4_DP_DPHY_SYM2);
    CASE(mmDP5_DP_DPHY_SYM2);
    CASE(mmDP6_DP_DPHY_SYM2);
    CASE(mmDP_DPHY_8B10B_CNTL);
    CASE(mmDP0_DP_DPHY_8B10B_CNTL);
    CASE(mmDP1_DP_DPHY_8B10B_CNTL);
    CASE(mmDP2_DP_DPHY_8B10B_CNTL);
    CASE(mmDP3_DP_DPHY_8B10B_CNTL);
    CASE(mmDP4_DP_DPHY_8B10B_CNTL);
    CASE(mmDP5_DP_DPHY_8B10B_CNTL);
    CASE(mmDP6_DP_DPHY_8B10B_CNTL);
    CASE(mmDP_DPHY_PRBS_CNTL);
    CASE(mmDP0_DP_DPHY_PRBS_CNTL);
    CASE(mmDP1_DP_DPHY_PRBS_CNTL);
    CASE(mmDP2_DP_DPHY_PRBS_CNTL);
    CASE(mmDP3_DP_DPHY_PRBS_CNTL);
    CASE(mmDP4_DP_DPHY_PRBS_CNTL);
    CASE(mmDP5_DP_DPHY_PRBS_CNTL);
    CASE(mmDP6_DP_DPHY_PRBS_CNTL);
    CASE(mmDP_DPHY_SCRAM_CNTL);
    CASE(mmDP0_DP_DPHY_SCRAM_CNTL);
    CASE(mmDP1_DP_DPHY_SCRAM_CNTL);
    CASE(mmDP2_DP_DPHY_SCRAM_CNTL);
    CASE(mmDP3_DP_DPHY_SCRAM_CNTL);
    CASE(mmDP4_DP_DPHY_SCRAM_CNTL);
    CASE(mmDP5_DP_DPHY_SCRAM_CNTL);
    CASE(mmDP6_DP_DPHY_SCRAM_CNTL);
    CASE(mmDP_DPHY_CRC_EN);
    CASE(mmDP0_DP_DPHY_CRC_EN);
    CASE(mmDP1_DP_DPHY_CRC_EN);
    CASE(mmDP2_DP_DPHY_CRC_EN);
    CASE(mmDP3_DP_DPHY_CRC_EN);
    CASE(mmDP4_DP_DPHY_CRC_EN);
    CASE(mmDP5_DP_DPHY_CRC_EN);
    CASE(mmDP6_DP_DPHY_CRC_EN);
    CASE(mmDP_DPHY_CRC_CNTL);
    CASE(mmDP0_DP_DPHY_CRC_CNTL);
    CASE(mmDP1_DP_DPHY_CRC_CNTL);
    CASE(mmDP2_DP_DPHY_CRC_CNTL);
    CASE(mmDP3_DP_DPHY_CRC_CNTL);
    CASE(mmDP4_DP_DPHY_CRC_CNTL);
    CASE(mmDP5_DP_DPHY_CRC_CNTL);
    CASE(mmDP6_DP_DPHY_CRC_CNTL);
    CASE(mmDP_DPHY_CRC_RESULT);
    CASE(mmDP0_DP_DPHY_CRC_RESULT);
    CASE(mmDP1_DP_DPHY_CRC_RESULT);
    CASE(mmDP2_DP_DPHY_CRC_RESULT);
    CASE(mmDP3_DP_DPHY_CRC_RESULT);
    CASE(mmDP4_DP_DPHY_CRC_RESULT);
    CASE(mmDP5_DP_DPHY_CRC_RESULT);
    CASE(mmDP6_DP_DPHY_CRC_RESULT);
    CASE(mmDP_DPHY_CRC_MST_CNTL);
    CASE(mmDP0_DP_DPHY_CRC_MST_CNTL);
    CASE(mmDP1_DP_DPHY_CRC_MST_CNTL);
    CASE(mmDP2_DP_DPHY_CRC_MST_CNTL);
    CASE(mmDP3_DP_DPHY_CRC_MST_CNTL);
    CASE(mmDP4_DP_DPHY_CRC_MST_CNTL);
    CASE(mmDP5_DP_DPHY_CRC_MST_CNTL);
    CASE(mmDP6_DP_DPHY_CRC_MST_CNTL);
    CASE(mmDP_DPHY_CRC_MST_STATUS);
    CASE(mmDP0_DP_DPHY_CRC_MST_STATUS);
    CASE(mmDP1_DP_DPHY_CRC_MST_STATUS);
    CASE(mmDP2_DP_DPHY_CRC_MST_STATUS);
    CASE(mmDP3_DP_DPHY_CRC_MST_STATUS);
    CASE(mmDP4_DP_DPHY_CRC_MST_STATUS);
    CASE(mmDP5_DP_DPHY_CRC_MST_STATUS);
    CASE(mmDP6_DP_DPHY_CRC_MST_STATUS);
    CASE(mmDP_DPHY_FAST_TRAINING);
    CASE(mmDP0_DP_DPHY_FAST_TRAINING);
    CASE(mmDP1_DP_DPHY_FAST_TRAINING);
    CASE(mmDP2_DP_DPHY_FAST_TRAINING);
    CASE(mmDP3_DP_DPHY_FAST_TRAINING);
    CASE(mmDP4_DP_DPHY_FAST_TRAINING);
    CASE(mmDP5_DP_DPHY_FAST_TRAINING);
    CASE(mmDP6_DP_DPHY_FAST_TRAINING);
    CASE(mmDP_DPHY_FAST_TRAINING_STATUS);
    CASE(mmDP0_DP_DPHY_FAST_TRAINING_STATUS);
    CASE(mmDP1_DP_DPHY_FAST_TRAINING_STATUS);
    CASE(mmDP2_DP_DPHY_FAST_TRAINING_STATUS);
    CASE(mmDP3_DP_DPHY_FAST_TRAINING_STATUS);
    CASE(mmDP4_DP_DPHY_FAST_TRAINING_STATUS);
    CASE(mmDP5_DP_DPHY_FAST_TRAINING_STATUS);
    CASE(mmDP6_DP_DPHY_FAST_TRAINING_STATUS);
    CASE(mmDP_MSA_V_TIMING_OVERRIDE1);
    CASE(mmDP0_DP_MSA_V_TIMING_OVERRIDE1);
    CASE(mmDP1_DP_MSA_V_TIMING_OVERRIDE1);
    CASE(mmDP2_DP_MSA_V_TIMING_OVERRIDE1);
    CASE(mmDP3_DP_MSA_V_TIMING_OVERRIDE1);
    CASE(mmDP4_DP_MSA_V_TIMING_OVERRIDE1);
    CASE(mmDP5_DP_MSA_V_TIMING_OVERRIDE1);
    CASE(mmDP6_DP_MSA_V_TIMING_OVERRIDE1);
    CASE(mmDP_MSA_V_TIMING_OVERRIDE2);
    CASE(mmDP0_DP_MSA_V_TIMING_OVERRIDE2);
    CASE(mmDP1_DP_MSA_V_TIMING_OVERRIDE2);
    CASE(mmDP2_DP_MSA_V_TIMING_OVERRIDE2);
    CASE(mmDP3_DP_MSA_V_TIMING_OVERRIDE2);
    CASE(mmDP4_DP_MSA_V_TIMING_OVERRIDE2);
    CASE(mmDP5_DP_MSA_V_TIMING_OVERRIDE2);
    CASE(mmDP6_DP_MSA_V_TIMING_OVERRIDE2);
    CASE(mmDP_SEC_CNTL);
    CASE(mmDP0_DP_SEC_CNTL);
    CASE(mmDP1_DP_SEC_CNTL);
    CASE(mmDP2_DP_SEC_CNTL);
    CASE(mmDP3_DP_SEC_CNTL);
    CASE(mmDP4_DP_SEC_CNTL);
    CASE(mmDP5_DP_SEC_CNTL);
    CASE(mmDP6_DP_SEC_CNTL);
    CASE(mmDP_SEC_CNTL1);
    CASE(mmDP0_DP_SEC_CNTL1);
    CASE(mmDP1_DP_SEC_CNTL1);
    CASE(mmDP2_DP_SEC_CNTL1);
    CASE(mmDP3_DP_SEC_CNTL1);
    CASE(mmDP4_DP_SEC_CNTL1);
    CASE(mmDP5_DP_SEC_CNTL1);
    CASE(mmDP6_DP_SEC_CNTL1);
    CASE(mmDP_SEC_FRAMING1);
    CASE(mmDP0_DP_SEC_FRAMING1);
    CASE(mmDP1_DP_SEC_FRAMING1);
    CASE(mmDP2_DP_SEC_FRAMING1);
    CASE(mmDP3_DP_SEC_FRAMING1);
    CASE(mmDP4_DP_SEC_FRAMING1);
    CASE(mmDP5_DP_SEC_FRAMING1);
    CASE(mmDP6_DP_SEC_FRAMING1);
    CASE(mmDP_SEC_FRAMING2);
    CASE(mmDP0_DP_SEC_FRAMING2);
    CASE(mmDP1_DP_SEC_FRAMING2);
    CASE(mmDP2_DP_SEC_FRAMING2);
    CASE(mmDP3_DP_SEC_FRAMING2);
    CASE(mmDP4_DP_SEC_FRAMING2);
    CASE(mmDP5_DP_SEC_FRAMING2);
    CASE(mmDP6_DP_SEC_FRAMING2);
    CASE(mmDP_SEC_FRAMING3);
    CASE(mmDP0_DP_SEC_FRAMING3);
    CASE(mmDP1_DP_SEC_FRAMING3);
    CASE(mmDP2_DP_SEC_FRAMING3);
    CASE(mmDP3_DP_SEC_FRAMING3);
    CASE(mmDP4_DP_SEC_FRAMING3);
    CASE(mmDP5_DP_SEC_FRAMING3);
    CASE(mmDP6_DP_SEC_FRAMING3);
    CASE(mmDP_SEC_FRAMING4);
    CASE(mmDP0_DP_SEC_FRAMING4);
    CASE(mmDP1_DP_SEC_FRAMING4);
    CASE(mmDP2_DP_SEC_FRAMING4);
    CASE(mmDP3_DP_SEC_FRAMING4);
    CASE(mmDP4_DP_SEC_FRAMING4);
    CASE(mmDP5_DP_SEC_FRAMING4);
    CASE(mmDP6_DP_SEC_FRAMING4);
    CASE(mmDP_SEC_AUD_N);
    CASE(mmDP0_DP_SEC_AUD_N);
    CASE(mmDP1_DP_SEC_AUD_N);
    CASE(mmDP2_DP_SEC_AUD_N);
    CASE(mmDP3_DP_SEC_AUD_N);
    CASE(mmDP4_DP_SEC_AUD_N);
    CASE(mmDP5_DP_SEC_AUD_N);
    CASE(mmDP6_DP_SEC_AUD_N);
    CASE(mmDP_SEC_AUD_N_READBACK);
    CASE(mmDP0_DP_SEC_AUD_N_READBACK);
    CASE(mmDP1_DP_SEC_AUD_N_READBACK);
    CASE(mmDP2_DP_SEC_AUD_N_READBACK);
    CASE(mmDP3_DP_SEC_AUD_N_READBACK);
    CASE(mmDP4_DP_SEC_AUD_N_READBACK);
    CASE(mmDP5_DP_SEC_AUD_N_READBACK);
    CASE(mmDP6_DP_SEC_AUD_N_READBACK);
    CASE(mmDP_SEC_AUD_M);
    CASE(mmDP0_DP_SEC_AUD_M);
    CASE(mmDP1_DP_SEC_AUD_M);
    CASE(mmDP2_DP_SEC_AUD_M);
    CASE(mmDP3_DP_SEC_AUD_M);
    CASE(mmDP4_DP_SEC_AUD_M);
    CASE(mmDP5_DP_SEC_AUD_M);
    CASE(mmDP6_DP_SEC_AUD_M);
    CASE(mmDP_SEC_AUD_M_READBACK);
    CASE(mmDP0_DP_SEC_AUD_M_READBACK);
    CASE(mmDP1_DP_SEC_AUD_M_READBACK);
    CASE(mmDP2_DP_SEC_AUD_M_READBACK);
    CASE(mmDP3_DP_SEC_AUD_M_READBACK);
    CASE(mmDP4_DP_SEC_AUD_M_READBACK);
    CASE(mmDP5_DP_SEC_AUD_M_READBACK);
    CASE(mmDP6_DP_SEC_AUD_M_READBACK);
    CASE(mmDP_SEC_TIMESTAMP);
    CASE(mmDP0_DP_SEC_TIMESTAMP);
    CASE(mmDP1_DP_SEC_TIMESTAMP);
    CASE(mmDP2_DP_SEC_TIMESTAMP);
    CASE(mmDP3_DP_SEC_TIMESTAMP);
    CASE(mmDP4_DP_SEC_TIMESTAMP);
    CASE(mmDP5_DP_SEC_TIMESTAMP);
    CASE(mmDP6_DP_SEC_TIMESTAMP);
    CASE(mmDP_SEC_PACKET_CNTL);
    CASE(mmDP0_DP_SEC_PACKET_CNTL);
    CASE(mmDP1_DP_SEC_PACKET_CNTL);
    CASE(mmDP2_DP_SEC_PACKET_CNTL);
    CASE(mmDP3_DP_SEC_PACKET_CNTL);
    CASE(mmDP4_DP_SEC_PACKET_CNTL);
    CASE(mmDP5_DP_SEC_PACKET_CNTL);
    CASE(mmDP6_DP_SEC_PACKET_CNTL);
    CASE(mmDP_MSE_RATE_CNTL);
    CASE(mmDP0_DP_MSE_RATE_CNTL);
    CASE(mmDP1_DP_MSE_RATE_CNTL);
    CASE(mmDP2_DP_MSE_RATE_CNTL);
    CASE(mmDP3_DP_MSE_RATE_CNTL);
    CASE(mmDP4_DP_MSE_RATE_CNTL);
    CASE(mmDP5_DP_MSE_RATE_CNTL);
    CASE(mmDP6_DP_MSE_RATE_CNTL);
    CASE(mmDP_MSE_RATE_UPDATE);
    CASE(mmDP0_DP_MSE_RATE_UPDATE);
    CASE(mmDP1_DP_MSE_RATE_UPDATE);
    CASE(mmDP2_DP_MSE_RATE_UPDATE);
    CASE(mmDP3_DP_MSE_RATE_UPDATE);
    CASE(mmDP4_DP_MSE_RATE_UPDATE);
    CASE(mmDP5_DP_MSE_RATE_UPDATE);
    CASE(mmDP6_DP_MSE_RATE_UPDATE);
    CASE(mmDP_MSE_SAT0);
    CASE(mmDP0_DP_MSE_SAT0);
    CASE(mmDP1_DP_MSE_SAT0);
    CASE(mmDP2_DP_MSE_SAT0);
    CASE(mmDP3_DP_MSE_SAT0);
    CASE(mmDP4_DP_MSE_SAT0);
    CASE(mmDP5_DP_MSE_SAT0);
    CASE(mmDP6_DP_MSE_SAT0);
    CASE(mmDP_MSE_SAT1);
    CASE(mmDP0_DP_MSE_SAT1);
    CASE(mmDP1_DP_MSE_SAT1);
    CASE(mmDP2_DP_MSE_SAT1);
    CASE(mmDP3_DP_MSE_SAT1);
    CASE(mmDP4_DP_MSE_SAT1);
    CASE(mmDP5_DP_MSE_SAT1);
    CASE(mmDP6_DP_MSE_SAT1);
    CASE(mmDP_MSE_SAT2);
    CASE(mmDP0_DP_MSE_SAT2);
    CASE(mmDP1_DP_MSE_SAT2);
    CASE(mmDP2_DP_MSE_SAT2);
    CASE(mmDP3_DP_MSE_SAT2);
    CASE(mmDP4_DP_MSE_SAT2);
    CASE(mmDP5_DP_MSE_SAT2);
    CASE(mmDP6_DP_MSE_SAT2);
    CASE(mmDP_MSE_SAT_UPDATE);
    CASE(mmDP0_DP_MSE_SAT_UPDATE);
    CASE(mmDP1_DP_MSE_SAT_UPDATE);
    CASE(mmDP2_DP_MSE_SAT_UPDATE);
    CASE(mmDP3_DP_MSE_SAT_UPDATE);
    CASE(mmDP4_DP_MSE_SAT_UPDATE);
    CASE(mmDP5_DP_MSE_SAT_UPDATE);
    CASE(mmDP6_DP_MSE_SAT_UPDATE);
    CASE(mmDP_MSE_LINK_TIMING);
    CASE(mmDP0_DP_MSE_LINK_TIMING);
    CASE(mmDP1_DP_MSE_LINK_TIMING);
    CASE(mmDP2_DP_MSE_LINK_TIMING);
    CASE(mmDP3_DP_MSE_LINK_TIMING);
    CASE(mmDP4_DP_MSE_LINK_TIMING);
    CASE(mmDP5_DP_MSE_LINK_TIMING);
    CASE(mmDP6_DP_MSE_LINK_TIMING);
    CASE(mmDP_MSE_MISC_CNTL);
    CASE(mmDP0_DP_MSE_MISC_CNTL);
    CASE(mmDP1_DP_MSE_MISC_CNTL);
    CASE(mmDP2_DP_MSE_MISC_CNTL);
    CASE(mmDP3_DP_MSE_MISC_CNTL);
    CASE(mmDP4_DP_MSE_MISC_CNTL);
    CASE(mmDP5_DP_MSE_MISC_CNTL);
    CASE(mmDP6_DP_MSE_MISC_CNTL);
    CASE(mmDP_TEST_DEBUG_INDEX);
    CASE(mmDP0_DP_TEST_DEBUG_INDEX);
    CASE(mmDP1_DP_TEST_DEBUG_INDEX);
    CASE(mmDP2_DP_TEST_DEBUG_INDEX);
    CASE(mmDP3_DP_TEST_DEBUG_INDEX);
    CASE(mmDP4_DP_TEST_DEBUG_INDEX);
    CASE(mmDP5_DP_TEST_DEBUG_INDEX);
    CASE(mmDP6_DP_TEST_DEBUG_INDEX);
    CASE(mmDP_TEST_DEBUG_DATA);
    CASE(mmDP0_DP_TEST_DEBUG_DATA);
    CASE(mmDP1_DP_TEST_DEBUG_DATA);
    CASE(mmDP2_DP_TEST_DEBUG_DATA);
    CASE(mmDP3_DP_TEST_DEBUG_DATA);
    CASE(mmDP4_DP_TEST_DEBUG_DATA);
    CASE(mmDP5_DP_TEST_DEBUG_DATA);
    CASE(mmDP6_DP_TEST_DEBUG_DATA);
    CASE(mmAUX_CONTROL);
    CASE(mmDP_AUX0_AUX_CONTROL);
    CASE(mmDP_AUX1_AUX_CONTROL);
    CASE(mmDP_AUX2_AUX_CONTROL);
    CASE(mmDP_AUX3_AUX_CONTROL);
    CASE(mmDP_AUX4_AUX_CONTROL);
    CASE(mmDP_AUX5_AUX_CONTROL);
    CASE(mmAUX_SW_CONTROL);
    CASE(mmDP_AUX0_AUX_SW_CONTROL);
    CASE(mmDP_AUX1_AUX_SW_CONTROL);
    CASE(mmDP_AUX2_AUX_SW_CONTROL);
    CASE(mmDP_AUX3_AUX_SW_CONTROL);
    CASE(mmDP_AUX4_AUX_SW_CONTROL);
    CASE(mmDP_AUX5_AUX_SW_CONTROL);
    CASE(mmAUX_ARB_CONTROL);
    CASE(mmDP_AUX0_AUX_ARB_CONTROL);
    CASE(mmDP_AUX1_AUX_ARB_CONTROL);
    CASE(mmDP_AUX2_AUX_ARB_CONTROL);
    CASE(mmDP_AUX3_AUX_ARB_CONTROL);
    CASE(mmDP_AUX4_AUX_ARB_CONTROL);
    CASE(mmDP_AUX5_AUX_ARB_CONTROL);
    CASE(mmAUX_INTERRUPT_CONTROL);
    CASE(mmDP_AUX0_AUX_INTERRUPT_CONTROL);
    CASE(mmDP_AUX1_AUX_INTERRUPT_CONTROL);
    CASE(mmDP_AUX2_AUX_INTERRUPT_CONTROL);
    CASE(mmDP_AUX3_AUX_INTERRUPT_CONTROL);
    CASE(mmDP_AUX4_AUX_INTERRUPT_CONTROL);
    CASE(mmDP_AUX5_AUX_INTERRUPT_CONTROL);
    CASE(mmAUX_SW_STATUS);
    CASE(mmDP_AUX0_AUX_SW_STATUS);
    CASE(mmDP_AUX1_AUX_SW_STATUS);
    CASE(mmDP_AUX2_AUX_SW_STATUS);
    CASE(mmDP_AUX3_AUX_SW_STATUS);
    CASE(mmDP_AUX4_AUX_SW_STATUS);
    CASE(mmDP_AUX5_AUX_SW_STATUS);
    CASE(mmAUX_LS_STATUS);
    CASE(mmDP_AUX0_AUX_LS_STATUS);
    CASE(mmDP_AUX1_AUX_LS_STATUS);
    CASE(mmDP_AUX2_AUX_LS_STATUS);
    CASE(mmDP_AUX3_AUX_LS_STATUS);
    CASE(mmDP_AUX4_AUX_LS_STATUS);
    CASE(mmDP_AUX5_AUX_LS_STATUS);
    CASE(mmAUX_SW_DATA);
    CASE(mmDP_AUX0_AUX_SW_DATA);
    CASE(mmDP_AUX1_AUX_SW_DATA);
    CASE(mmDP_AUX2_AUX_SW_DATA);
    CASE(mmDP_AUX3_AUX_SW_DATA);
    CASE(mmDP_AUX4_AUX_SW_DATA);
    CASE(mmDP_AUX5_AUX_SW_DATA);
    CASE(mmAUX_LS_DATA);
    CASE(mmDP_AUX0_AUX_LS_DATA);
    CASE(mmDP_AUX1_AUX_LS_DATA);
    CASE(mmDP_AUX2_AUX_LS_DATA);
    CASE(mmDP_AUX3_AUX_LS_DATA);
    CASE(mmDP_AUX4_AUX_LS_DATA);
    CASE(mmDP_AUX5_AUX_LS_DATA);
    CASE(mmAUX_DPHY_TX_REF_CONTROL);
    CASE(mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL);
    CASE(mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL);
    CASE(mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL);
    CASE(mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL);
    CASE(mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL);
    CASE(mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL);
    CASE(mmAUX_DPHY_TX_CONTROL);
    CASE(mmDP_AUX0_AUX_DPHY_TX_CONTROL);
    CASE(mmDP_AUX1_AUX_DPHY_TX_CONTROL);
    CASE(mmDP_AUX2_AUX_DPHY_TX_CONTROL);
    CASE(mmDP_AUX3_AUX_DPHY_TX_CONTROL);
    CASE(mmDP_AUX4_AUX_DPHY_TX_CONTROL);
    CASE(mmDP_AUX5_AUX_DPHY_TX_CONTROL);
    CASE(mmAUX_DPHY_RX_CONTROL0);
    CASE(mmDP_AUX0_AUX_DPHY_RX_CONTROL0);
    CASE(mmDP_AUX1_AUX_DPHY_RX_CONTROL0);
    CASE(mmDP_AUX2_AUX_DPHY_RX_CONTROL0);
    CASE(mmDP_AUX3_AUX_DPHY_RX_CONTROL0);
    CASE(mmDP_AUX4_AUX_DPHY_RX_CONTROL0);
    CASE(mmDP_AUX5_AUX_DPHY_RX_CONTROL0);
    CASE(mmAUX_DPHY_RX_CONTROL1);
    CASE(mmDP_AUX0_AUX_DPHY_RX_CONTROL1);
    CASE(mmDP_AUX1_AUX_DPHY_RX_CONTROL1);
    CASE(mmDP_AUX2_AUX_DPHY_RX_CONTROL1);
    CASE(mmDP_AUX3_AUX_DPHY_RX_CONTROL1);
    CASE(mmDP_AUX4_AUX_DPHY_RX_CONTROL1);
    CASE(mmDP_AUX5_AUX_DPHY_RX_CONTROL1);
    CASE(mmAUX_DPHY_TX_STATUS);
    CASE(mmDP_AUX0_AUX_DPHY_TX_STATUS);
    CASE(mmDP_AUX1_AUX_DPHY_TX_STATUS);
    CASE(mmDP_AUX2_AUX_DPHY_TX_STATUS);
    CASE(mmDP_AUX3_AUX_DPHY_TX_STATUS);
    CASE(mmDP_AUX4_AUX_DPHY_TX_STATUS);
    CASE(mmDP_AUX5_AUX_DPHY_TX_STATUS);
    CASE(mmAUX_DPHY_RX_STATUS);
    CASE(mmDP_AUX0_AUX_DPHY_RX_STATUS);
    CASE(mmDP_AUX1_AUX_DPHY_RX_STATUS);
    CASE(mmDP_AUX2_AUX_DPHY_RX_STATUS);
    CASE(mmDP_AUX3_AUX_DPHY_RX_STATUS);
    CASE(mmDP_AUX4_AUX_DPHY_RX_STATUS);
    CASE(mmDP_AUX5_AUX_DPHY_RX_STATUS);
    CASE(mmAUX_GTC_SYNC_CONTROL);
    CASE(mmDP_AUX0_AUX_GTC_SYNC_CONTROL);
    CASE(mmDP_AUX1_AUX_GTC_SYNC_CONTROL);
    CASE(mmDP_AUX2_AUX_GTC_SYNC_CONTROL);
    CASE(mmDP_AUX3_AUX_GTC_SYNC_CONTROL);
    CASE(mmDP_AUX4_AUX_GTC_SYNC_CONTROL);
    CASE(mmDP_AUX5_AUX_GTC_SYNC_CONTROL);
    CASE(mmAUX_GTC_SYNC_ERROR_CONTROL);
    CASE(mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL);
    CASE(mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL);
    CASE(mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL);
    CASE(mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL);
    CASE(mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL);
    CASE(mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL);
    CASE(mmAUX_GTC_SYNC_CONTROLLER_STATUS);
    CASE(mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS);
    CASE(mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS);
    CASE(mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS);
    CASE(mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS);
    CASE(mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS);
    CASE(mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS);
    CASE(mmAUX_GTC_SYNC_STATUS);
    CASE(mmDP_AUX0_AUX_GTC_SYNC_STATUS);
    CASE(mmDP_AUX1_AUX_GTC_SYNC_STATUS);
    CASE(mmDP_AUX2_AUX_GTC_SYNC_STATUS);
    CASE(mmDP_AUX3_AUX_GTC_SYNC_STATUS);
    CASE(mmDP_AUX4_AUX_GTC_SYNC_STATUS);
    CASE(mmDP_AUX5_AUX_GTC_SYNC_STATUS);
    CASE(mmAUX_GTC_SYNC_DATA);
    CASE(mmDP_AUX0_AUX_GTC_SYNC_DATA);
    CASE(mmDP_AUX1_AUX_GTC_SYNC_DATA);
    CASE(mmDP_AUX2_AUX_GTC_SYNC_DATA);
    CASE(mmDP_AUX3_AUX_GTC_SYNC_DATA);
    CASE(mmDP_AUX4_AUX_GTC_SYNC_DATA);
    CASE(mmDP_AUX5_AUX_GTC_SYNC_DATA);
    CASE(mmAUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE);
    CASE(mmDP_AUX0_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE);
    CASE(mmDP_AUX1_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE);
    CASE(mmDP_AUX2_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE);
    CASE(mmDP_AUX3_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE);
    CASE(mmDP_AUX4_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE);
    CASE(mmDP_AUX5_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE);
    CASE(mmDVO_ENABLE);
    CASE(mmDVO_SOURCE_SELECT);
    CASE(mmDVO_OUTPUT);
    CASE(mmDVO_CONTROL);
    CASE(mmDVO_CRC_EN);
    CASE(mmDVO_CRC2_SIG_MASK);
    CASE(mmDVO_CRC2_SIG_RESULT);
    CASE(mmDVO_FIFO_ERROR_STATUS);
    CASE(mmFBC_CNTL);
    CASE(mmFBC_IDLE_MASK);
    CASE(mmFBC_IDLE_FORCE_CLEAR_MASK);
    CASE(mmFBC_START_STOP_DELAY);
    CASE(mmFBC_COMP_CNTL);
    CASE(mmFBC_COMP_MODE);
    CASE(mmFBC_DEBUG0);
    CASE(mmFBC_DEBUG1);
    CASE(mmFBC_DEBUG2);
    CASE(mmFBC_IND_LUT0);
    CASE(mmFBC_IND_LUT1);
    CASE(mmFBC_IND_LUT2);
    CASE(mmFBC_IND_LUT3);
    CASE(mmFBC_IND_LUT4);
    CASE(mmFBC_IND_LUT5);
    CASE(mmFBC_IND_LUT6);
    CASE(mmFBC_IND_LUT7);
    CASE(mmFBC_IND_LUT8);
    CASE(mmFBC_IND_LUT9);
    CASE(mmFBC_IND_LUT10);
    CASE(mmFBC_IND_LUT11);
    CASE(mmFBC_IND_LUT12);
    CASE(mmFBC_IND_LUT13);
    CASE(mmFBC_IND_LUT14);
    CASE(mmFBC_IND_LUT15);
    CASE(mmFBC_CSM_REGION_OFFSET_01);
    CASE(mmFBC_CSM_REGION_OFFSET_23);
    CASE(mmFBC_CLIENT_REGION_MASK);
    CASE(mmFBC_DEBUG_COMP);
    CASE(mmFBC_DEBUG_CSR);
    CASE(mmFBC_DEBUG_CSR_RDATA);
    CASE(mmFBC_DEBUG_CSR_WDATA);
    CASE(mmFBC_DEBUG_CSR_RDATA_HI);
    CASE(mmFBC_DEBUG_CSR_WDATA_HI);
    CASE(mmFBC_MISC);
    CASE(mmFBC_STATUS);
    CASE(mmFBC_TEST_DEBUG_INDEX);
    CASE(mmFBC_TEST_DEBUG_DATA);
    CASE(mmFMT_CLAMP_COMPONENT_R);
    CASE(mmFMT0_FMT_CLAMP_COMPONENT_R);
    CASE(mmFMT1_FMT_CLAMP_COMPONENT_R);
    CASE(mmFMT2_FMT_CLAMP_COMPONENT_R);
    CASE(mmFMT3_FMT_CLAMP_COMPONENT_R);
    CASE(mmFMT4_FMT_CLAMP_COMPONENT_R);
    CASE(mmFMT5_FMT_CLAMP_COMPONENT_R);
    CASE(mmFMT_CLAMP_COMPONENT_G);
    CASE(mmFMT0_FMT_CLAMP_COMPONENT_G);
    CASE(mmFMT1_FMT_CLAMP_COMPONENT_G);
    CASE(mmFMT2_FMT_CLAMP_COMPONENT_G);
    CASE(mmFMT3_FMT_CLAMP_COMPONENT_G);
    CASE(mmFMT4_FMT_CLAMP_COMPONENT_G);
    CASE(mmFMT5_FMT_CLAMP_COMPONENT_G);
    CASE(mmFMT_CLAMP_COMPONENT_B);
    CASE(mmFMT0_FMT_CLAMP_COMPONENT_B);
    CASE(mmFMT1_FMT_CLAMP_COMPONENT_B);
    CASE(mmFMT2_FMT_CLAMP_COMPONENT_B);
    CASE(mmFMT3_FMT_CLAMP_COMPONENT_B);
    CASE(mmFMT4_FMT_CLAMP_COMPONENT_B);
    CASE(mmFMT5_FMT_CLAMP_COMPONENT_B);
    CASE(mmFMT_DYNAMIC_EXP_CNTL);
    CASE(mmFMT0_FMT_DYNAMIC_EXP_CNTL);
    CASE(mmFMT1_FMT_DYNAMIC_EXP_CNTL);
    CASE(mmFMT2_FMT_DYNAMIC_EXP_CNTL);
    CASE(mmFMT3_FMT_DYNAMIC_EXP_CNTL);
    CASE(mmFMT4_FMT_DYNAMIC_EXP_CNTL);
    CASE(mmFMT5_FMT_DYNAMIC_EXP_CNTL);
    CASE(mmFMT_CONTROL);
    CASE(mmFMT0_FMT_CONTROL);
    CASE(mmFMT1_FMT_CONTROL);
    CASE(mmFMT2_FMT_CONTROL);
    CASE(mmFMT3_FMT_CONTROL);
    CASE(mmFMT4_FMT_CONTROL);
    CASE(mmFMT5_FMT_CONTROL);
    CASE(mmFMT_FORCE_OUTPUT_CNTL);
    CASE(mmFMT0_FMT_FORCE_OUTPUT_CNTL);
    CASE(mmFMT1_FMT_FORCE_OUTPUT_CNTL);
    CASE(mmFMT2_FMT_FORCE_OUTPUT_CNTL);
    CASE(mmFMT3_FMT_FORCE_OUTPUT_CNTL);
    CASE(mmFMT4_FMT_FORCE_OUTPUT_CNTL);
    CASE(mmFMT5_FMT_FORCE_OUTPUT_CNTL);
    CASE(mmFMT_FORCE_DATA_0_1);
    CASE(mmFMT0_FMT_FORCE_DATA_0_1);
    CASE(mmFMT1_FMT_FORCE_DATA_0_1);
    CASE(mmFMT2_FMT_FORCE_DATA_0_1);
    CASE(mmFMT3_FMT_FORCE_DATA_0_1);
    CASE(mmFMT4_FMT_FORCE_DATA_0_1);
    CASE(mmFMT5_FMT_FORCE_DATA_0_1);
    CASE(mmFMT_FORCE_DATA_2_3);
    CASE(mmFMT0_FMT_FORCE_DATA_2_3);
    CASE(mmFMT1_FMT_FORCE_DATA_2_3);
    CASE(mmFMT2_FMT_FORCE_DATA_2_3);
    CASE(mmFMT3_FMT_FORCE_DATA_2_3);
    CASE(mmFMT4_FMT_FORCE_DATA_2_3);
    CASE(mmFMT5_FMT_FORCE_DATA_2_3);
    CASE(mmFMT_BIT_DEPTH_CONTROL);
    CASE(mmFMT0_FMT_BIT_DEPTH_CONTROL);
    CASE(mmFMT1_FMT_BIT_DEPTH_CONTROL);
    CASE(mmFMT2_FMT_BIT_DEPTH_CONTROL);
    CASE(mmFMT3_FMT_BIT_DEPTH_CONTROL);
    CASE(mmFMT4_FMT_BIT_DEPTH_CONTROL);
    CASE(mmFMT5_FMT_BIT_DEPTH_CONTROL);
    CASE(mmFMT_DITHER_RAND_R_SEED);
    CASE(mmFMT0_FMT_DITHER_RAND_R_SEED);
    CASE(mmFMT1_FMT_DITHER_RAND_R_SEED);
    CASE(mmFMT2_FMT_DITHER_RAND_R_SEED);
    CASE(mmFMT3_FMT_DITHER_RAND_R_SEED);
    CASE(mmFMT4_FMT_DITHER_RAND_R_SEED);
    CASE(mmFMT5_FMT_DITHER_RAND_R_SEED);
    CASE(mmFMT_DITHER_RAND_G_SEED);
    CASE(mmFMT0_FMT_DITHER_RAND_G_SEED);
    CASE(mmFMT1_FMT_DITHER_RAND_G_SEED);
    CASE(mmFMT2_FMT_DITHER_RAND_G_SEED);
    CASE(mmFMT3_FMT_DITHER_RAND_G_SEED);
    CASE(mmFMT4_FMT_DITHER_RAND_G_SEED);
    CASE(mmFMT5_FMT_DITHER_RAND_G_SEED);
    CASE(mmFMT_DITHER_RAND_B_SEED);
    CASE(mmFMT0_FMT_DITHER_RAND_B_SEED);
    CASE(mmFMT1_FMT_DITHER_RAND_B_SEED);
    CASE(mmFMT2_FMT_DITHER_RAND_B_SEED);
    CASE(mmFMT3_FMT_DITHER_RAND_B_SEED);
    CASE(mmFMT4_FMT_DITHER_RAND_B_SEED);
    CASE(mmFMT5_FMT_DITHER_RAND_B_SEED);
    CASE(mmFMT_TEMPORAL_DITHER_PATTERN_CONTROL);
    CASE(mmFMT0_FMT_TEMPORAL_DITHER_PATTERN_CONTROL);
    CASE(mmFMT1_FMT_TEMPORAL_DITHER_PATTERN_CONTROL);
    CASE(mmFMT2_FMT_TEMPORAL_DITHER_PATTERN_CONTROL);
    CASE(mmFMT3_FMT_TEMPORAL_DITHER_PATTERN_CONTROL);
    CASE(mmFMT4_FMT_TEMPORAL_DITHER_PATTERN_CONTROL);
    CASE(mmFMT5_FMT_TEMPORAL_DITHER_PATTERN_CONTROL);
    CASE(mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX);
    CASE(mmFMT0_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX);
    CASE(mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX);
    CASE(mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX);
    CASE(mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX);
    CASE(mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX);
    CASE(mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX);
    CASE(mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX);
    CASE(mmFMT0_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX);
    CASE(mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX);
    CASE(mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX);
    CASE(mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX);
    CASE(mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX);
    CASE(mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX);
    CASE(mmFMT_CLAMP_CNTL);
    CASE(mmFMT0_FMT_CLAMP_CNTL);
    CASE(mmFMT1_FMT_CLAMP_CNTL);
    CASE(mmFMT2_FMT_CLAMP_CNTL);
    CASE(mmFMT3_FMT_CLAMP_CNTL);
    CASE(mmFMT4_FMT_CLAMP_CNTL);
    CASE(mmFMT5_FMT_CLAMP_CNTL);
    CASE(mmFMT_CRC_CNTL);
    CASE(mmFMT0_FMT_CRC_CNTL);
    CASE(mmFMT1_FMT_CRC_CNTL);
    CASE(mmFMT2_FMT_CRC_CNTL);
    CASE(mmFMT3_FMT_CRC_CNTL);
    CASE(mmFMT4_FMT_CRC_CNTL);
    CASE(mmFMT5_FMT_CRC_CNTL);
    CASE(mmFMT_CRC_SIG_RED_GREEN_MASK);
    CASE(mmFMT0_FMT_CRC_SIG_RED_GREEN_MASK);
    CASE(mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK);
    CASE(mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK);
    CASE(mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK);
    CASE(mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK);
    CASE(mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK);
    CASE(mmFMT_CRC_SIG_BLUE_CONTROL_MASK);
    CASE(mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_MASK);
    CASE(mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK);
    CASE(mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK);
    CASE(mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK);
    CASE(mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK);
    CASE(mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK);
    CASE(mmFMT_CRC_SIG_RED_GREEN);
    CASE(mmFMT0_FMT_CRC_SIG_RED_GREEN);
    CASE(mmFMT1_FMT_CRC_SIG_RED_GREEN);
    CASE(mmFMT2_FMT_CRC_SIG_RED_GREEN);
    CASE(mmFMT3_FMT_CRC_SIG_RED_GREEN);
    CASE(mmFMT4_FMT_CRC_SIG_RED_GREEN);
    CASE(mmFMT5_FMT_CRC_SIG_RED_GREEN);
    CASE(mmFMT_CRC_SIG_BLUE_CONTROL);
    CASE(mmFMT0_FMT_CRC_SIG_BLUE_CONTROL);
    CASE(mmFMT1_FMT_CRC_SIG_BLUE_CONTROL);
    CASE(mmFMT2_FMT_CRC_SIG_BLUE_CONTROL);
    CASE(mmFMT3_FMT_CRC_SIG_BLUE_CONTROL);
    CASE(mmFMT4_FMT_CRC_SIG_BLUE_CONTROL);
    CASE(mmFMT5_FMT_CRC_SIG_BLUE_CONTROL);
    CASE(mmFMT_DEBUG_CNTL);
    CASE(mmFMT0_FMT_DEBUG_CNTL);
    CASE(mmFMT1_FMT_DEBUG_CNTL);
    CASE(mmFMT2_FMT_DEBUG_CNTL);
    CASE(mmFMT3_FMT_DEBUG_CNTL);
    CASE(mmFMT4_FMT_DEBUG_CNTL);
    CASE(mmFMT5_FMT_DEBUG_CNTL);
    CASE(mmFMT_TEST_DEBUG_INDEX);
    CASE(mmFMT0_FMT_TEST_DEBUG_INDEX);
    CASE(mmFMT1_FMT_TEST_DEBUG_INDEX);
    CASE(mmFMT2_FMT_TEST_DEBUG_INDEX);
    CASE(mmFMT3_FMT_TEST_DEBUG_INDEX);
    CASE(mmFMT4_FMT_TEST_DEBUG_INDEX);
    CASE(mmFMT5_FMT_TEST_DEBUG_INDEX);
    CASE(mmFMT_TEST_DEBUG_DATA);
    CASE(mmFMT0_FMT_TEST_DEBUG_DATA);
    CASE(mmFMT1_FMT_TEST_DEBUG_DATA);
    CASE(mmFMT2_FMT_TEST_DEBUG_DATA);
    CASE(mmFMT3_FMT_TEST_DEBUG_DATA);
    CASE(mmFMT4_FMT_TEST_DEBUG_DATA);
    CASE(mmFMT5_FMT_TEST_DEBUG_DATA);
#endif
    CASE(mmLB0_LB_DATA_FORMAT);
    CASE(mmLB1_LB_DATA_FORMAT);
    CASE(mmLB2_LB_DATA_FORMAT);
    CASE(mmLB3_LB_DATA_FORMAT);
    CASE(mmLB4_LB_DATA_FORMAT);
    CASE(mmLB5_LB_DATA_FORMAT);
    CASE(mmLB0_LB_MEMORY_CTRL);
    CASE(mmLB1_LB_MEMORY_CTRL);
    CASE(mmLB2_LB_MEMORY_CTRL);
    CASE(mmLB3_LB_MEMORY_CTRL);
    CASE(mmLB4_LB_MEMORY_CTRL);
    CASE(mmLB5_LB_MEMORY_CTRL);
    CASE(mmLB0_LB_MEMORY_SIZE_STATUS);
    CASE(mmLB1_LB_MEMORY_SIZE_STATUS);
    CASE(mmLB2_LB_MEMORY_SIZE_STATUS);
    CASE(mmLB3_LB_MEMORY_SIZE_STATUS);
    CASE(mmLB4_LB_MEMORY_SIZE_STATUS);
    CASE(mmLB5_LB_MEMORY_SIZE_STATUS);
    CASE(mmLB0_LB_DESKTOP_HEIGHT);
    CASE(mmLB1_LB_DESKTOP_HEIGHT);
    CASE(mmLB2_LB_DESKTOP_HEIGHT);
    CASE(mmLB3_LB_DESKTOP_HEIGHT);
    CASE(mmLB4_LB_DESKTOP_HEIGHT);
    CASE(mmLB5_LB_DESKTOP_HEIGHT);
    CASE(mmLB0_LB_VLINE_START_END);
    CASE(mmLB1_LB_VLINE_START_END);
    CASE(mmLB2_LB_VLINE_START_END);
    CASE(mmLB3_LB_VLINE_START_END);
    CASE(mmLB4_LB_VLINE_START_END);
    CASE(mmLB5_LB_VLINE_START_END);
    CASE(mmLB0_LB_VLINE2_START_END);
    CASE(mmLB1_LB_VLINE2_START_END);
    CASE(mmLB2_LB_VLINE2_START_END);
    CASE(mmLB3_LB_VLINE2_START_END);
    CASE(mmLB4_LB_VLINE2_START_END);
    CASE(mmLB5_LB_VLINE2_START_END);
    CASE(mmLB0_LB_V_COUNTER);
    CASE(mmLB1_LB_V_COUNTER);
    CASE(mmLB2_LB_V_COUNTER);
    CASE(mmLB3_LB_V_COUNTER);
    CASE(mmLB4_LB_V_COUNTER);
    CASE(mmLB5_LB_V_COUNTER);
    CASE(mmLB0_LB_SNAPSHOT_V_COUNTER);
    CASE(mmLB1_LB_SNAPSHOT_V_COUNTER);
    CASE(mmLB2_LB_SNAPSHOT_V_COUNTER);
    CASE(mmLB3_LB_SNAPSHOT_V_COUNTER);
    CASE(mmLB4_LB_SNAPSHOT_V_COUNTER);
    CASE(mmLB5_LB_SNAPSHOT_V_COUNTER);
    CASE(mmLB0_LB_INTERRUPT_MASK);
    CASE(mmLB1_LB_INTERRUPT_MASK);
    CASE(mmLB2_LB_INTERRUPT_MASK);
    CASE(mmLB3_LB_INTERRUPT_MASK);
    CASE(mmLB4_LB_INTERRUPT_MASK);
    CASE(mmLB5_LB_INTERRUPT_MASK);
    CASE(mmLB0_LB_VLINE_STATUS);
    CASE(mmLB1_LB_VLINE_STATUS);
    CASE(mmLB2_LB_VLINE_STATUS);
    CASE(mmLB3_LB_VLINE_STATUS);
    CASE(mmLB4_LB_VLINE_STATUS);
    CASE(mmLB5_LB_VLINE_STATUS);
    CASE(mmLB0_LB_VLINE2_STATUS);
    CASE(mmLB1_LB_VLINE2_STATUS);
    CASE(mmLB2_LB_VLINE2_STATUS);
    CASE(mmLB3_LB_VLINE2_STATUS);
    CASE(mmLB4_LB_VLINE2_STATUS);
    CASE(mmLB5_LB_VLINE2_STATUS);
    CASE(mmLB0_LB_VBLANK_STATUS);
    CASE(mmLB1_LB_VBLANK_STATUS);
    CASE(mmLB2_LB_VBLANK_STATUS);
    CASE(mmLB3_LB_VBLANK_STATUS);
    CASE(mmLB4_LB_VBLANK_STATUS);
    CASE(mmLB5_LB_VBLANK_STATUS);
    CASE(mmLB0_LB_SYNC_RESET_SEL);
    CASE(mmLB1_LB_SYNC_RESET_SEL);
    CASE(mmLB2_LB_SYNC_RESET_SEL);
    CASE(mmLB3_LB_SYNC_RESET_SEL);
    CASE(mmLB4_LB_SYNC_RESET_SEL);
    CASE(mmLB5_LB_SYNC_RESET_SEL);
    CASE(mmLB0_LB_BLACK_KEYER_R_CR);
    CASE(mmLB1_LB_BLACK_KEYER_R_CR);
    CASE(mmLB2_LB_BLACK_KEYER_R_CR);
    CASE(mmLB3_LB_BLACK_KEYER_R_CR);
    CASE(mmLB4_LB_BLACK_KEYER_R_CR);
    CASE(mmLB5_LB_BLACK_KEYER_R_CR);
    CASE(mmLB0_LB_BLACK_KEYER_G_Y);
    CASE(mmLB1_LB_BLACK_KEYER_G_Y);
    CASE(mmLB2_LB_BLACK_KEYER_G_Y);
    CASE(mmLB3_LB_BLACK_KEYER_G_Y);
    CASE(mmLB4_LB_BLACK_KEYER_G_Y);
    CASE(mmLB5_LB_BLACK_KEYER_G_Y);
    CASE(mmLB0_LB_BLACK_KEYER_B_CB);
    CASE(mmLB1_LB_BLACK_KEYER_B_CB);
    CASE(mmLB2_LB_BLACK_KEYER_B_CB);
    CASE(mmLB3_LB_BLACK_KEYER_B_CB);
    CASE(mmLB4_LB_BLACK_KEYER_B_CB);
    CASE(mmLB5_LB_BLACK_KEYER_B_CB);
    CASE(mmLB0_LB_KEYER_COLOR_CTRL);
    CASE(mmLB1_LB_KEYER_COLOR_CTRL);
    CASE(mmLB2_LB_KEYER_COLOR_CTRL);
    CASE(mmLB3_LB_KEYER_COLOR_CTRL);
    CASE(mmLB4_LB_KEYER_COLOR_CTRL);
    CASE(mmLB5_LB_KEYER_COLOR_CTRL);
    CASE(mmLB0_LB_KEYER_COLOR_R_CR);
    CASE(mmLB1_LB_KEYER_COLOR_R_CR);
    CASE(mmLB2_LB_KEYER_COLOR_R_CR);
    CASE(mmLB3_LB_KEYER_COLOR_R_CR);
    CASE(mmLB4_LB_KEYER_COLOR_R_CR);
    CASE(mmLB5_LB_KEYER_COLOR_R_CR);
    CASE(mmLB0_LB_KEYER_COLOR_G_Y);
    CASE(mmLB1_LB_KEYER_COLOR_G_Y);
    CASE(mmLB2_LB_KEYER_COLOR_G_Y);
    CASE(mmLB3_LB_KEYER_COLOR_G_Y);
    CASE(mmLB4_LB_KEYER_COLOR_G_Y);
    CASE(mmLB5_LB_KEYER_COLOR_G_Y);
    CASE(mmLB0_LB_KEYER_COLOR_B_CB);
    CASE(mmLB1_LB_KEYER_COLOR_B_CB);
    CASE(mmLB2_LB_KEYER_COLOR_B_CB);
    CASE(mmLB3_LB_KEYER_COLOR_B_CB);
    CASE(mmLB4_LB_KEYER_COLOR_B_CB);
    CASE(mmLB5_LB_KEYER_COLOR_B_CB);
    CASE(mmLB0_LB_KEYER_COLOR_REP_R_CR);
    CASE(mmLB1_LB_KEYER_COLOR_REP_R_CR);
    CASE(mmLB2_LB_KEYER_COLOR_REP_R_CR);
    CASE(mmLB3_LB_KEYER_COLOR_REP_R_CR);
    CASE(mmLB4_LB_KEYER_COLOR_REP_R_CR);
    CASE(mmLB5_LB_KEYER_COLOR_REP_R_CR);
    CASE(mmLB0_LB_KEYER_COLOR_REP_G_Y);
    CASE(mmLB1_LB_KEYER_COLOR_REP_G_Y);
    CASE(mmLB2_LB_KEYER_COLOR_REP_G_Y);
    CASE(mmLB3_LB_KEYER_COLOR_REP_G_Y);
    CASE(mmLB4_LB_KEYER_COLOR_REP_G_Y);
    CASE(mmLB5_LB_KEYER_COLOR_REP_G_Y);
    CASE(mmLB0_LB_KEYER_COLOR_REP_B_CB);
    CASE(mmLB1_LB_KEYER_COLOR_REP_B_CB);
    CASE(mmLB2_LB_KEYER_COLOR_REP_B_CB);
    CASE(mmLB3_LB_KEYER_COLOR_REP_B_CB);
    CASE(mmLB4_LB_KEYER_COLOR_REP_B_CB);
    CASE(mmLB5_LB_KEYER_COLOR_REP_B_CB);
    CASE(mmLB0_LB_BUFFER_LEVEL_STATUS);
    CASE(mmLB1_LB_BUFFER_LEVEL_STATUS);
    CASE(mmLB2_LB_BUFFER_LEVEL_STATUS);
    CASE(mmLB3_LB_BUFFER_LEVEL_STATUS);
    CASE(mmLB4_LB_BUFFER_LEVEL_STATUS);
    CASE(mmLB5_LB_BUFFER_LEVEL_STATUS);
    CASE(mmLB0_LB_BUFFER_URGENCY_CTRL);
    CASE(mmLB1_LB_BUFFER_URGENCY_CTRL);
    CASE(mmLB2_LB_BUFFER_URGENCY_CTRL);
    CASE(mmLB3_LB_BUFFER_URGENCY_CTRL);
    CASE(mmLB4_LB_BUFFER_URGENCY_CTRL);
    CASE(mmLB5_LB_BUFFER_URGENCY_CTRL);
    CASE(mmLB0_LB_BUFFER_URGENCY_STATUS);
    CASE(mmLB1_LB_BUFFER_URGENCY_STATUS);
    CASE(mmLB2_LB_BUFFER_URGENCY_STATUS);
    CASE(mmLB3_LB_BUFFER_URGENCY_STATUS);
    CASE(mmLB4_LB_BUFFER_URGENCY_STATUS);
    CASE(mmLB5_LB_BUFFER_URGENCY_STATUS);
    CASE(mmLB0_LB_BUFFER_STATUS);
    CASE(mmLB1_LB_BUFFER_STATUS);
    CASE(mmLB2_LB_BUFFER_STATUS);
    CASE(mmLB3_LB_BUFFER_STATUS);
    CASE(mmLB4_LB_BUFFER_STATUS);
    CASE(mmLB5_LB_BUFFER_STATUS);
    CASE(mmLB0_LB_NO_OUTSTANDING_REQ_STATUS);
    CASE(mmLB1_LB_NO_OUTSTANDING_REQ_STATUS);
    CASE(mmLB2_LB_NO_OUTSTANDING_REQ_STATUS);
    CASE(mmLB3_LB_NO_OUTSTANDING_REQ_STATUS);
    CASE(mmLB4_LB_NO_OUTSTANDING_REQ_STATUS);
    CASE(mmLB5_LB_NO_OUTSTANDING_REQ_STATUS);
    CASE(mmLB0_MVP_AFR_FLIP_MODE);
    CASE(mmLB1_MVP_AFR_FLIP_MODE);
    CASE(mmLB2_MVP_AFR_FLIP_MODE);
    CASE(mmLB3_MVP_AFR_FLIP_MODE);
    CASE(mmLB4_MVP_AFR_FLIP_MODE);
    CASE(mmLB5_MVP_AFR_FLIP_MODE);
    CASE(mmLB0_MVP_AFR_FLIP_FIFO_CNTL);
    CASE(mmLB1_MVP_AFR_FLIP_FIFO_CNTL);
    CASE(mmLB2_MVP_AFR_FLIP_FIFO_CNTL);
    CASE(mmLB3_MVP_AFR_FLIP_FIFO_CNTL);
    CASE(mmLB4_MVP_AFR_FLIP_FIFO_CNTL);
    CASE(mmLB5_MVP_AFR_FLIP_FIFO_CNTL);
    CASE(mmLB0_MVP_FLIP_LINE_NUM_INSERT);
    CASE(mmLB1_MVP_FLIP_LINE_NUM_INSERT);
    CASE(mmLB2_MVP_FLIP_LINE_NUM_INSERT);
    CASE(mmLB3_MVP_FLIP_LINE_NUM_INSERT);
    CASE(mmLB4_MVP_FLIP_LINE_NUM_INSERT);
    CASE(mmLB5_MVP_FLIP_LINE_NUM_INSERT);
    CASE(mmLB0_DC_MVP_LB_CONTROL);
    CASE(mmLB1_DC_MVP_LB_CONTROL);
    CASE(mmLB2_DC_MVP_LB_CONTROL);
    CASE(mmLB3_DC_MVP_LB_CONTROL);
    CASE(mmLB4_DC_MVP_LB_CONTROL);
    CASE(mmLB5_DC_MVP_LB_CONTROL);
    CASE(mmLB0_LB_DEBUG);
    CASE(mmLB1_LB_DEBUG);
    CASE(mmLB2_LB_DEBUG);
    CASE(mmLB3_LB_DEBUG);
    CASE(mmLB4_LB_DEBUG);
    CASE(mmLB5_LB_DEBUG);
    CASE(mmLB0_LB_DEBUG2);
    CASE(mmLB1_LB_DEBUG2);
    CASE(mmLB2_LB_DEBUG2);
    CASE(mmLB3_LB_DEBUG2);
    CASE(mmLB4_LB_DEBUG2);
    CASE(mmLB5_LB_DEBUG2);
    CASE(mmLB0_LB_DEBUG3);
    CASE(mmLB1_LB_DEBUG3);
    CASE(mmLB2_LB_DEBUG3);
    CASE(mmLB3_LB_DEBUG3);
    CASE(mmLB4_LB_DEBUG3);
    CASE(mmLB5_LB_DEBUG3);
    CASE(mmLB0_LB_TEST_DEBUG_INDEX);
    CASE(mmLB1_LB_TEST_DEBUG_INDEX);
    CASE(mmLB2_LB_TEST_DEBUG_INDEX);
    CASE(mmLB3_LB_TEST_DEBUG_INDEX);
    CASE(mmLB4_LB_TEST_DEBUG_INDEX);
    CASE(mmLB5_LB_TEST_DEBUG_INDEX);
    CASE(mmLB0_LB_TEST_DEBUG_DATA);
    CASE(mmLB1_LB_TEST_DEBUG_DATA);
    CASE(mmLB2_LB_TEST_DEBUG_DATA);
    CASE(mmLB3_LB_TEST_DEBUG_DATA);
    CASE(mmLB4_LB_TEST_DEBUG_DATA);
    CASE(mmLB5_LB_TEST_DEBUG_DATA);
    CASE(mmMVP_CONTROL1);
    CASE(mmMVP_CONTROL2);
    CASE(mmMVP_FIFO_CONTROL);
    CASE(mmMVP_FIFO_STATUS);
    CASE(mmMVP_SLAVE_STATUS);
    CASE(mmMVP_INBAND_CNTL_CAP);
    CASE(mmMVP_BLACK_KEYER);
    CASE(mmMVP_CRC_CNTL);
    CASE(mmMVP_CRC_RESULT_BLUE_GREEN);
    CASE(mmMVP_CRC_RESULT_RED);
    CASE(mmMVP_CONTROL3);
    CASE(mmMVP_RECEIVE_CNT_CNTL1);
    CASE(mmMVP_RECEIVE_CNT_CNTL2);
    CASE(mmMVP_DEBUG);
    CASE(mmMVP_TEST_DEBUG_INDEX);
    CASE(mmMVP_TEST_DEBUG_DATA);
    CASE(mmSCL0_SCL_COEF_RAM_SELECT);
    CASE(mmSCL1_SCL_COEF_RAM_SELECT);
    CASE(mmSCL2_SCL_COEF_RAM_SELECT);
    CASE(mmSCL3_SCL_COEF_RAM_SELECT);
    CASE(mmSCL4_SCL_COEF_RAM_SELECT);
    CASE(mmSCL5_SCL_COEF_RAM_SELECT);
    CASE(mmSCL0_SCL_COEF_RAM_TAP_DATA);
    CASE(mmSCL1_SCL_COEF_RAM_TAP_DATA);
    CASE(mmSCL2_SCL_COEF_RAM_TAP_DATA);
    CASE(mmSCL3_SCL_COEF_RAM_TAP_DATA);
    CASE(mmSCL4_SCL_COEF_RAM_TAP_DATA);
    CASE(mmSCL5_SCL_COEF_RAM_TAP_DATA);
    CASE(mmSCL0_SCL_MODE);
    CASE(mmSCL1_SCL_MODE);
    CASE(mmSCL2_SCL_MODE);
    CASE(mmSCL3_SCL_MODE);
    CASE(mmSCL4_SCL_MODE);
    CASE(mmSCL5_SCL_MODE);
    CASE(mmSCL0_SCL_TAP_CONTROL);
    CASE(mmSCL1_SCL_TAP_CONTROL);
    CASE(mmSCL2_SCL_TAP_CONTROL);
    CASE(mmSCL3_SCL_TAP_CONTROL);
    CASE(mmSCL4_SCL_TAP_CONTROL);
    CASE(mmSCL5_SCL_TAP_CONTROL);
    CASE(mmSCL0_SCL_CONTROL);
    CASE(mmSCL1_SCL_CONTROL);
    CASE(mmSCL2_SCL_CONTROL);
    CASE(mmSCL3_SCL_CONTROL);
    CASE(mmSCL4_SCL_CONTROL);
    CASE(mmSCL5_SCL_CONTROL);
    CASE(mmSCL0_SCL_BYPASS_CONTROL);
    CASE(mmSCL1_SCL_BYPASS_CONTROL);
    CASE(mmSCL2_SCL_BYPASS_CONTROL);
    CASE(mmSCL3_SCL_BYPASS_CONTROL);
    CASE(mmSCL4_SCL_BYPASS_CONTROL);
    CASE(mmSCL5_SCL_BYPASS_CONTROL);
    CASE(mmSCL0_SCL_MANUAL_REPLICATE_CONTROL);
    CASE(mmSCL1_SCL_MANUAL_REPLICATE_CONTROL);
    CASE(mmSCL2_SCL_MANUAL_REPLICATE_CONTROL);
    CASE(mmSCL3_SCL_MANUAL_REPLICATE_CONTROL);
    CASE(mmSCL4_SCL_MANUAL_REPLICATE_CONTROL);
    CASE(mmSCL5_SCL_MANUAL_REPLICATE_CONTROL);
    CASE(mmSCL0_SCL_AUTOMATIC_MODE_CONTROL);
    CASE(mmSCL1_SCL_AUTOMATIC_MODE_CONTROL);
    CASE(mmSCL2_SCL_AUTOMATIC_MODE_CONTROL);
    CASE(mmSCL3_SCL_AUTOMATIC_MODE_CONTROL);
    CASE(mmSCL4_SCL_AUTOMATIC_MODE_CONTROL);
    CASE(mmSCL5_SCL_AUTOMATIC_MODE_CONTROL);
    CASE(mmSCL0_SCL_HORZ_FILTER_CONTROL);
    CASE(mmSCL1_SCL_HORZ_FILTER_CONTROL);
    CASE(mmSCL2_SCL_HORZ_FILTER_CONTROL);
    CASE(mmSCL3_SCL_HORZ_FILTER_CONTROL);
    CASE(mmSCL4_SCL_HORZ_FILTER_CONTROL);
    CASE(mmSCL5_SCL_HORZ_FILTER_CONTROL);
    CASE(mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO);
    CASE(mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO);
    CASE(mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO);
    CASE(mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO);
    CASE(mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO);
    CASE(mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO);
    CASE(mmSCL0_SCL_HORZ_FILTER_INIT);
    CASE(mmSCL1_SCL_HORZ_FILTER_INIT);
    CASE(mmSCL2_SCL_HORZ_FILTER_INIT);
    CASE(mmSCL3_SCL_HORZ_FILTER_INIT);
    CASE(mmSCL4_SCL_HORZ_FILTER_INIT);
    CASE(mmSCL5_SCL_HORZ_FILTER_INIT);
    CASE(mmSCL0_SCL_VERT_FILTER_CONTROL);
    CASE(mmSCL1_SCL_VERT_FILTER_CONTROL);
    CASE(mmSCL2_SCL_VERT_FILTER_CONTROL);
    CASE(mmSCL3_SCL_VERT_FILTER_CONTROL);
    CASE(mmSCL4_SCL_VERT_FILTER_CONTROL);
    CASE(mmSCL5_SCL_VERT_FILTER_CONTROL);
    CASE(mmSCL0_SCL_VERT_FILTER_SCALE_RATIO);
    CASE(mmSCL1_SCL_VERT_FILTER_SCALE_RATIO);
    CASE(mmSCL2_SCL_VERT_FILTER_SCALE_RATIO);
    CASE(mmSCL3_SCL_VERT_FILTER_SCALE_RATIO);
    CASE(mmSCL4_SCL_VERT_FILTER_SCALE_RATIO);
    CASE(mmSCL5_SCL_VERT_FILTER_SCALE_RATIO);
    CASE(mmSCL0_SCL_VERT_FILTER_INIT);
    CASE(mmSCL1_SCL_VERT_FILTER_INIT);
    CASE(mmSCL2_SCL_VERT_FILTER_INIT);
    CASE(mmSCL3_SCL_VERT_FILTER_INIT);
    CASE(mmSCL4_SCL_VERT_FILTER_INIT);
    CASE(mmSCL5_SCL_VERT_FILTER_INIT);
    CASE(mmSCL0_SCL_VERT_FILTER_INIT_BOT);
    CASE(mmSCL1_SCL_VERT_FILTER_INIT_BOT);
    CASE(mmSCL2_SCL_VERT_FILTER_INIT_BOT);
    CASE(mmSCL3_SCL_VERT_FILTER_INIT_BOT);
    CASE(mmSCL4_SCL_VERT_FILTER_INIT_BOT);
    CASE(mmSCL5_SCL_VERT_FILTER_INIT_BOT);
    CASE(mmSCL0_SCL_ROUND_OFFSET);
    CASE(mmSCL1_SCL_ROUND_OFFSET);
    CASE(mmSCL2_SCL_ROUND_OFFSET);
    CASE(mmSCL3_SCL_ROUND_OFFSET);
    CASE(mmSCL4_SCL_ROUND_OFFSET);
    CASE(mmSCL5_SCL_ROUND_OFFSET);
    CASE(mmSCL0_SCL_UPDATE);
    CASE(mmSCL1_SCL_UPDATE);
    CASE(mmSCL2_SCL_UPDATE);
    CASE(mmSCL3_SCL_UPDATE);
    CASE(mmSCL4_SCL_UPDATE);
    CASE(mmSCL5_SCL_UPDATE);
    CASE(mmSCL0_SCL_F_SHARP_CONTROL);
    CASE(mmSCL1_SCL_F_SHARP_CONTROL);
    CASE(mmSCL2_SCL_F_SHARP_CONTROL);
    CASE(mmSCL3_SCL_F_SHARP_CONTROL);
    CASE(mmSCL4_SCL_F_SHARP_CONTROL);
    CASE(mmSCL5_SCL_F_SHARP_CONTROL);
    CASE(mmSCL0_SCL_ALU_CONTROL);
    CASE(mmSCL1_SCL_ALU_CONTROL);
    CASE(mmSCL2_SCL_ALU_CONTROL);
    CASE(mmSCL3_SCL_ALU_CONTROL);
    CASE(mmSCL4_SCL_ALU_CONTROL);
    CASE(mmSCL5_SCL_ALU_CONTROL);
    CASE(mmSCL0_SCL_COEF_RAM_CONFLICT_STATUS);
    CASE(mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS);
    CASE(mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS);
    CASE(mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS);
    CASE(mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS);
    CASE(mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS);
    CASE(mmSCL0_VIEWPORT_START);
    CASE(mmSCL1_VIEWPORT_START);
    CASE(mmSCL2_VIEWPORT_START);
    CASE(mmSCL3_VIEWPORT_START);
    CASE(mmSCL4_VIEWPORT_START);
    CASE(mmSCL5_VIEWPORT_START);
    CASE(mmSCL0_VIEWPORT_SIZE);
    CASE(mmSCL1_VIEWPORT_SIZE);
    CASE(mmSCL2_VIEWPORT_SIZE);
    CASE(mmSCL3_VIEWPORT_SIZE);
    CASE(mmSCL4_VIEWPORT_SIZE);
    CASE(mmSCL5_VIEWPORT_SIZE);
    CASE(mmSCL0_EXT_OVERSCAN_LEFT_RIGHT);
    CASE(mmSCL1_EXT_OVERSCAN_LEFT_RIGHT);
    CASE(mmSCL2_EXT_OVERSCAN_LEFT_RIGHT);
    CASE(mmSCL3_EXT_OVERSCAN_LEFT_RIGHT);
    CASE(mmSCL4_EXT_OVERSCAN_LEFT_RIGHT);
    CASE(mmSCL5_EXT_OVERSCAN_LEFT_RIGHT);
    CASE(mmSCL0_EXT_OVERSCAN_TOP_BOTTOM);
    CASE(mmSCL1_EXT_OVERSCAN_TOP_BOTTOM);
    CASE(mmSCL2_EXT_OVERSCAN_TOP_BOTTOM);
    CASE(mmSCL3_EXT_OVERSCAN_TOP_BOTTOM);
    CASE(mmSCL4_EXT_OVERSCAN_TOP_BOTTOM);
    CASE(mmSCL5_EXT_OVERSCAN_TOP_BOTTOM);
    CASE(mmSCL0_SCL_MODE_CHANGE_DET1);
    CASE(mmSCL1_SCL_MODE_CHANGE_DET1);
    CASE(mmSCL2_SCL_MODE_CHANGE_DET1);
    CASE(mmSCL3_SCL_MODE_CHANGE_DET1);
    CASE(mmSCL4_SCL_MODE_CHANGE_DET1);
    CASE(mmSCL5_SCL_MODE_CHANGE_DET1);
    CASE(mmSCL0_SCL_MODE_CHANGE_DET2);
    CASE(mmSCL1_SCL_MODE_CHANGE_DET2);
    CASE(mmSCL2_SCL_MODE_CHANGE_DET2);
    CASE(mmSCL3_SCL_MODE_CHANGE_DET2);
    CASE(mmSCL4_SCL_MODE_CHANGE_DET2);
    CASE(mmSCL5_SCL_MODE_CHANGE_DET2);
    CASE(mmSCL0_SCL_MODE_CHANGE_DET3);
    CASE(mmSCL1_SCL_MODE_CHANGE_DET3);
    CASE(mmSCL2_SCL_MODE_CHANGE_DET3);
    CASE(mmSCL3_SCL_MODE_CHANGE_DET3);
    CASE(mmSCL4_SCL_MODE_CHANGE_DET3);
    CASE(mmSCL5_SCL_MODE_CHANGE_DET3);
    CASE(mmSCL0_SCL_MODE_CHANGE_MASK);
    CASE(mmSCL1_SCL_MODE_CHANGE_MASK);
    CASE(mmSCL2_SCL_MODE_CHANGE_MASK);
    CASE(mmSCL3_SCL_MODE_CHANGE_MASK);
    CASE(mmSCL4_SCL_MODE_CHANGE_MASK);
    CASE(mmSCL5_SCL_MODE_CHANGE_MASK);
    CASE(mmSCL0_SCL_DEBUG2);
    CASE(mmSCL1_SCL_DEBUG2);
    CASE(mmSCL2_SCL_DEBUG2);
    CASE(mmSCL3_SCL_DEBUG2);
    CASE(mmSCL4_SCL_DEBUG2);
    CASE(mmSCL5_SCL_DEBUG2);
    CASE(mmSCL0_SCL_DEBUG);
    CASE(mmSCL1_SCL_DEBUG);
    CASE(mmSCL2_SCL_DEBUG);
    CASE(mmSCL3_SCL_DEBUG);
    CASE(mmSCL4_SCL_DEBUG);
    CASE(mmSCL5_SCL_DEBUG);
    CASE(mmSCL0_SCL_TEST_DEBUG_INDEX);
    CASE(mmSCL1_SCL_TEST_DEBUG_INDEX);
    CASE(mmSCL2_SCL_TEST_DEBUG_INDEX);
    CASE(mmSCL3_SCL_TEST_DEBUG_INDEX);
    CASE(mmSCL4_SCL_TEST_DEBUG_INDEX);
    CASE(mmSCL5_SCL_TEST_DEBUG_INDEX);
    CASE(mmSCL0_SCL_TEST_DEBUG_DATA);
    CASE(mmSCL1_SCL_TEST_DEBUG_DATA);
    CASE(mmSCL2_SCL_TEST_DEBUG_DATA);
    CASE(mmSCL3_SCL_TEST_DEBUG_DATA);
    CASE(mmSCL4_SCL_TEST_DEBUG_DATA);
    CASE(mmSCL5_SCL_TEST_DEBUG_DATA);
    CASE(mmVGA_RENDER_CONTROL);
    CASE(mmVGA_SOURCE_SELECT);
    CASE(mmVGA_SEQUENCER_RESET_CONTROL);
    CASE(mmVGA_MODE_CONTROL);
    CASE(mmVGA_SURFACE_PITCH_SELECT);
    CASE(mmVGA_MEMORY_BASE_ADDRESS);
    CASE(mmVGA_MEMORY_BASE_ADDRESS_HIGH);
    CASE(mmVGA_DISPBUF1_SURFACE_ADDR);
    CASE(mmVGA_DISPBUF2_SURFACE_ADDR);
    CASE(mmVGA_HDP_CONTROL);
    CASE(mmVGA_CACHE_CONTROL);
    CASE(mmD1VGA_CONTROL);
    CASE(mmD2VGA_CONTROL);
    CASE(mmD3VGA_CONTROL);
    CASE(mmD4VGA_CONTROL);
    CASE(mmD5VGA_CONTROL);
    CASE(mmD6VGA_CONTROL);
    CASE(mmVGA_HW_DEBUG);
    CASE(mmVGA_STATUS);
    CASE(mmVGA_INTERRUPT_CONTROL);
    CASE(mmVGA_STATUS_CLEAR);
    CASE(mmVGA_INTERRUPT_STATUS);
    CASE(mmVGA_MAIN_CONTROL);
    CASE(mmVGA_TEST_CONTROL);
    CASE(mmVGA_DEBUG_READBACK_INDEX);
    CASE(mmVGA_DEBUG_READBACK_DATA);
    CASE(mmVGA_MEM_WRITE_PAGE_ADDR);
    CASE(mmVGA_MEM_READ_PAGE_ADDR);
    CASE(mmVGA_TEST_DEBUG_INDEX);
    CASE(mmVGA_TEST_DEBUG_DATA);
#if 0
    CASE(mmBPHYC_DAC_MACRO_CNTL);
    CASE(mmBPHYC_DAC_AUTO_CALIB_CONTROL);
    CASE(mmDPG_PIPE_ARBITRATION_CONTROL1);
    CASE(mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL1);
    CASE(mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL1);
    CASE(mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL1);
    CASE(mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL1);
    CASE(mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL1);
    CASE(mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL1);
    CASE(mmDPG_PIPE_ARBITRATION_CONTROL2);
    CASE(mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL2);
    CASE(mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL2);
    CASE(mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL2);
    CASE(mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL2);
    CASE(mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL2);
    CASE(mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL2);
    CASE(mmDPG_WATERMARK_MASK_CONTROL);
    CASE(mmDMIF_PG0_DPG_WATERMARK_MASK_CONTROL);
    CASE(mmDMIF_PG1_DPG_WATERMARK_MASK_CONTROL);
    CASE(mmDMIF_PG2_DPG_WATERMARK_MASK_CONTROL);
    CASE(mmDMIF_PG3_DPG_WATERMARK_MASK_CONTROL);
    CASE(mmDMIF_PG4_DPG_WATERMARK_MASK_CONTROL);
    CASE(mmDMIF_PG5_DPG_WATERMARK_MASK_CONTROL);
    CASE(mmDPG_PIPE_URGENCY_CONTROL);
    CASE(mmDMIF_PG0_DPG_PIPE_URGENCY_CONTROL);
    CASE(mmDMIF_PG1_DPG_PIPE_URGENCY_CONTROL);
    CASE(mmDMIF_PG2_DPG_PIPE_URGENCY_CONTROL);
    CASE(mmDMIF_PG3_DPG_PIPE_URGENCY_CONTROL);
    CASE(mmDMIF_PG4_DPG_PIPE_URGENCY_CONTROL);
    CASE(mmDMIF_PG5_DPG_PIPE_URGENCY_CONTROL);
    CASE(mmDPG_PIPE_DPM_CONTROL);
    CASE(mmDMIF_PG0_DPG_PIPE_DPM_CONTROL);
    CASE(mmDMIF_PG1_DPG_PIPE_DPM_CONTROL);
    CASE(mmDMIF_PG2_DPG_PIPE_DPM_CONTROL);
    CASE(mmDMIF_PG3_DPG_PIPE_DPM_CONTROL);
    CASE(mmDMIF_PG4_DPG_PIPE_DPM_CONTROL);
    CASE(mmDMIF_PG5_DPG_PIPE_DPM_CONTROL);
    CASE(mmDPG_PIPE_STUTTER_CONTROL);
    CASE(mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL);
    CASE(mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL);
    CASE(mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL);
    CASE(mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL);
    CASE(mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL);
    CASE(mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL);
    CASE(mmDPG_PIPE_NB_PSTATE_CHANGE_CONTROL);
    CASE(mmDMIF_PG0_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL);
    CASE(mmDMIF_PG1_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL);
    CASE(mmDMIF_PG2_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL);
    CASE(mmDMIF_PG3_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL);
    CASE(mmDMIF_PG4_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL);
    CASE(mmDMIF_PG5_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL);
    CASE(mmDPG_PIPE_STUTTER_CONTROL_NONLPTCH);
    CASE(mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL_NONLPTCH);
    CASE(mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL_NONLPTCH);
    CASE(mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL_NONLPTCH);
    CASE(mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL_NONLPTCH);
    CASE(mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL_NONLPTCH);
    CASE(mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL_NONLPTCH);
    CASE(mmDPG_REPEATER_PROGRAM);
    CASE(mmDMIF_PG0_DPG_REPEATER_PROGRAM);
    CASE(mmDMIF_PG1_DPG_REPEATER_PROGRAM);
    CASE(mmDMIF_PG2_DPG_REPEATER_PROGRAM);
    CASE(mmDMIF_PG3_DPG_REPEATER_PROGRAM);
    CASE(mmDMIF_PG4_DPG_REPEATER_PROGRAM);
    CASE(mmDMIF_PG5_DPG_REPEATER_PROGRAM);
    CASE(mmDPG_HW_DEBUG_A);
    CASE(mmDMIF_PG0_DPG_HW_DEBUG_A);
    CASE(mmDMIF_PG1_DPG_HW_DEBUG_A);
    CASE(mmDMIF_PG2_DPG_HW_DEBUG_A);
    CASE(mmDMIF_PG3_DPG_HW_DEBUG_A);
    CASE(mmDMIF_PG4_DPG_HW_DEBUG_A);
    CASE(mmDMIF_PG5_DPG_HW_DEBUG_A);
    CASE(mmDPG_HW_DEBUG_B);
    CASE(mmDMIF_PG0_DPG_HW_DEBUG_B);
    CASE(mmDMIF_PG1_DPG_HW_DEBUG_B);
    CASE(mmDMIF_PG2_DPG_HW_DEBUG_B);
    CASE(mmDMIF_PG3_DPG_HW_DEBUG_B);
    CASE(mmDMIF_PG4_DPG_HW_DEBUG_B);
    CASE(mmDMIF_PG5_DPG_HW_DEBUG_B);
    CASE(mmDPG_TEST_DEBUG_INDEX);
    CASE(mmDMIF_PG0_DPG_TEST_DEBUG_INDEX);
    CASE(mmDMIF_PG1_DPG_TEST_DEBUG_INDEX);
    CASE(mmDMIF_PG2_DPG_TEST_DEBUG_INDEX);
    CASE(mmDMIF_PG3_DPG_TEST_DEBUG_INDEX);
    CASE(mmDMIF_PG4_DPG_TEST_DEBUG_INDEX);
    CASE(mmDMIF_PG5_DPG_TEST_DEBUG_INDEX);
    CASE(mmDPG_TEST_DEBUG_DATA);
    CASE(mmDMIF_PG0_DPG_TEST_DEBUG_DATA);
    CASE(mmDMIF_PG1_DPG_TEST_DEBUG_DATA);
    CASE(mmDMIF_PG2_DPG_TEST_DEBUG_DATA);
    CASE(mmDMIF_PG3_DPG_TEST_DEBUG_DATA);
    CASE(mmDMIF_PG4_DPG_TEST_DEBUG_DATA);
    CASE(mmDMIF_PG5_DPG_TEST_DEBUG_DATA);
    CASE(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX);
    CASE(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA);
    CASE(mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID);
    CASE(mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID);
    CASE(mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL);
    CASE(mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL);
    CASE(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE);
    CASE(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES);
    CASE(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS);
    CASE(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES);
    CASE(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE);
    CASE(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET);
    CASE(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID);
    CASE(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION);
    CASE(mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY);
    CASE(mmAZALIA_F0_CODEC_DEBUG);
    CASE(mmAZALIA_F0_GTC_GROUP_OFFSET0);
    CASE(mmAZALIA_F0_GTC_GROUP_OFFSET1);
    CASE(mmAZALIA_F0_GTC_GROUP_OFFSET2);
    CASE(mmAZALIA_F0_GTC_GROUP_OFFSET3);
    CASE(mmAZALIA_F0_GTC_GROUP_OFFSET4);
    CASE(mmAZALIA_F0_GTC_GROUP_OFFSET5);
    CASE(mmAZALIA_F0_GTC_GROUP_OFFSET6);
    CASE(mmGLOBAL_CAPABILITIES);
    CASE(mmMINOR_VERSION);
    CASE(mmMAJOR_VERSION);
    CASE(mmOUTPUT_PAYLOAD_CAPABILITY);
    CASE(mmINPUT_PAYLOAD_CAPABILITY);
    CASE(mmGLOBAL_CONTROL);
    CASE(mmWAKE_ENABLE);
    CASE(mmSTATE_CHANGE_STATUS);
    CASE(mmGLOBAL_STATUS);
    CASE(mmOUTPUT_STREAM_PAYLOAD_CAPABILITY);
    CASE(mmINTERRUPT_CONTROL);
    CASE(mmINTERRUPT_STATUS);
    CASE(mmWALL_CLOCK_COUNTER);
    CASE(mmSTREAM_SYNCHRONIZATION);
    CASE(mmCORB_LOWER_BASE_ADDRESS);
    CASE(mmCORB_UPPER_BASE_ADDRESS);
    CASE(mmCORB_WRITE_POINTER);
    CASE(mmCORB_READ_POINTER);
    CASE(mmCORB_CONTROL);
    CASE(mmCORB_STATUS);
    CASE(mmCORB_SIZE);
    CASE(mmRIRB_LOWER_BASE_ADDRESS);
    CASE(mmRIRB_UPPER_BASE_ADDRESS);
    CASE(mmRIRB_WRITE_POINTER);
    CASE(mmRESPONSE_INTERRUPT_COUNT);
    CASE(mmRIRB_CONTROL);
    CASE(mmRIRB_STATUS);
    CASE(mmRIRB_SIZE);
    CASE(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE);
    CASE(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX);
    CASE(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA);
    CASE(mmIMMEDIATE_RESPONSE_INPUT_INTERFACE);
    CASE(mmIMMEDIATE_COMMAND_STATUS);
    CASE(mmDMA_POSITION_LOWER_BASE_ADDRESS);
    CASE(mmDMA_POSITION_UPPER_BASE_ADDRESS);
    CASE(mmWALL_CLOCK_COUNTER_ALIAS);
    CASE(mmOUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS);
    CASE(mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER);
    CASE(mmOUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH);
    CASE(mmOUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX);
    CASE(mmOUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE);
    CASE(mmOUTPUT_STREAM_DESCRIPTOR_FORMAT);
    CASE(mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS);
    CASE(mmOUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS);
    CASE(mmOUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS);
    CASE(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX);
    CASE(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA);
    CASE(mmAZALIA_CONTROLLER_CLOCK_GATING);
    CASE(mmAZALIA_AUDIO_DTO);
    CASE(mmAZALIA_AUDIO_DTO_CONTROL);
    CASE(mmAZALIA_SCLK_CONTROL);
    CASE(mmAZALIA_UNDERFLOW_FILLER_SAMPLE);
    CASE(mmAZALIA_DATA_DMA_CONTROL);
    CASE(mmAZALIA_BDL_DMA_CONTROL);
    CASE(mmAZALIA_RIRB_AND_DP_CONTROL);
    CASE(mmAZALIA_CORB_DMA_CONTROL);
    CASE(mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER);
    CASE(mmAZALIA_CYCLIC_BUFFER_SYNC);
    CASE(mmAZALIA_GLOBAL_CAPABILITIES);
    CASE(mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY);
    CASE(mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL);
    CASE(mmAZALIA_CONTROLLER_DEBUG);
    CASE(mmAZALIA_CRC0_CONTROL0);
    CASE(mmAZALIA_CRC0_CONTROL1);
    CASE(mmAZALIA_CRC0_CONTROL2);
    CASE(mmAZALIA_CRC0_CONTROL3);
    CASE(mmAZALIA_CRC0_RESULT);
    CASE(mmAZALIA_CRC1_CONTROL0);
    CASE(mmAZALIA_CRC1_CONTROL1);
    CASE(mmAZALIA_CRC1_CONTROL2);
    CASE(mmAZALIA_CRC1_CONTROL3);
    CASE(mmAZALIA_CRC1_RESULT);
    CASE(mmAZ_TEST_DEBUG_INDEX);
    CASE(mmAZ_TEST_DEBUG_DATA);
    CASE(mmAZF0STREAM0_AZALIA_STREAM_INDEX);
    CASE(mmAZF0STREAM1_AZALIA_STREAM_INDEX);
    CASE(mmAZF0STREAM2_AZALIA_STREAM_INDEX);
    CASE(mmAZF0STREAM3_AZALIA_STREAM_INDEX);
    CASE(mmAZF0STREAM4_AZALIA_STREAM_INDEX);
    CASE(mmAZF0STREAM5_AZALIA_STREAM_INDEX);
    CASE(mmAZF0STREAM0_AZALIA_STREAM_DATA);
    CASE(mmAZF0STREAM1_AZALIA_STREAM_DATA);
    CASE(mmAZF0STREAM2_AZALIA_STREAM_DATA);
    CASE(mmAZF0STREAM3_AZALIA_STREAM_DATA);
    CASE(mmAZF0STREAM4_AZALIA_STREAM_DATA);
    CASE(mmAZF0STREAM5_AZALIA_STREAM_DATA);
    CASE(mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX);
    CASE(mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX);
    CASE(mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX);
    CASE(mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX);
    CASE(mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX);
    CASE(mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX);
    CASE(mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX);
    CASE(mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA);
    CASE(mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA);
    CASE(mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA);
    CASE(mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA);
    CASE(mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA);
    CASE(mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA);
    CASE(mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA);
    CASE(mmBLND0_BLND_CONTROL);
    CASE(mmBLND1_BLND_CONTROL);
    CASE(mmBLND2_BLND_CONTROL);
    CASE(mmBLND3_BLND_CONTROL);
    CASE(mmBLND4_BLND_CONTROL);
    CASE(mmBLND5_BLND_CONTROL);
    CASE(mmBLND0_SM_CONTROL2);
    CASE(mmBLND1_SM_CONTROL2);
    CASE(mmBLND2_SM_CONTROL2);
    CASE(mmBLND3_SM_CONTROL2);
    CASE(mmBLND4_SM_CONTROL2);
    CASE(mmBLND5_SM_CONTROL2);
    CASE(mmBLND0_PTI_CONTROL);
    CASE(mmBLND1_PTI_CONTROL);
    CASE(mmBLND2_PTI_CONTROL);
    CASE(mmBLND3_PTI_CONTROL);
    CASE(mmBLND4_PTI_CONTROL);
    CASE(mmBLND5_PTI_CONTROL);
    CASE(mmBLND0_BLND_UPDATE);
    CASE(mmBLND1_BLND_UPDATE);
    CASE(mmBLND2_BLND_UPDATE);
    CASE(mmBLND3_BLND_UPDATE);
    CASE(mmBLND4_BLND_UPDATE);
    CASE(mmBLND5_BLND_UPDATE);
    CASE(mmBLND0_BLND_UNDERFLOW_INTERRUPT);
    CASE(mmBLND1_BLND_UNDERFLOW_INTERRUPT);
    CASE(mmBLND2_BLND_UNDERFLOW_INTERRUPT);
    CASE(mmBLND3_BLND_UNDERFLOW_INTERRUPT);
    CASE(mmBLND4_BLND_UNDERFLOW_INTERRUPT);
    CASE(mmBLND5_BLND_UNDERFLOW_INTERRUPT);
    CASE(mmBLND0_BLND_V_UPDATE_LOCK);
    CASE(mmBLND1_BLND_V_UPDATE_LOCK);
    CASE(mmBLND2_BLND_V_UPDATE_LOCK);
    CASE(mmBLND3_BLND_V_UPDATE_LOCK);
    CASE(mmBLND4_BLND_V_UPDATE_LOCK);
    CASE(mmBLND5_BLND_V_UPDATE_LOCK);
    CASE(mmBLND0_BLND_REG_UPDATE_STATUS);
    CASE(mmBLND1_BLND_REG_UPDATE_STATUS);
    CASE(mmBLND2_BLND_REG_UPDATE_STATUS);
    CASE(mmBLND3_BLND_REG_UPDATE_STATUS);
    CASE(mmBLND4_BLND_REG_UPDATE_STATUS);
    CASE(mmBLND5_BLND_REG_UPDATE_STATUS);
    CASE(mmBLND0_BLND_DEBUG);
    CASE(mmBLND1_BLND_DEBUG);
    CASE(mmBLND2_BLND_DEBUG);
    CASE(mmBLND3_BLND_DEBUG);
    CASE(mmBLND4_BLND_DEBUG);
    CASE(mmBLND5_BLND_DEBUG);
    CASE(mmBLND0_BLND_TEST_DEBUG_INDEX);
    CASE(mmBLND1_BLND_TEST_DEBUG_INDEX);
    CASE(mmBLND2_BLND_TEST_DEBUG_INDEX);
    CASE(mmBLND3_BLND_TEST_DEBUG_INDEX);
    CASE(mmBLND4_BLND_TEST_DEBUG_INDEX);
    CASE(mmBLND5_BLND_TEST_DEBUG_INDEX);
    CASE(mmBLND0_BLND_TEST_DEBUG_DATA);
    CASE(mmBLND1_BLND_TEST_DEBUG_DATA);
    CASE(mmBLND2_BLND_TEST_DEBUG_DATA);
    CASE(mmBLND3_BLND_TEST_DEBUG_DATA);
    CASE(mmBLND4_BLND_TEST_DEBUG_DATA);
    CASE(mmBLND5_BLND_TEST_DEBUG_DATA);
    CASE(mmSI_ENABLE);
    CASE(mmSI_EC_CONFIG);
    CASE(mmCNV_MODE);
    CASE(mmCNV_WINDOW_START);
    CASE(mmCNV_WINDOW_SIZE);
    CASE(mmCNV_UPDATE);
    CASE(mmCNV_SOURCE_SIZE);
    CASE(mmCNV_CSC_CONTROL);
    CASE(mmCNV_CSC_C11_C12);
    CASE(mmCNV_CSC_C13_C14);
    CASE(mmCNV_CSC_C21_C22);
    CASE(mmCNV_CSC_C23_C24);
    CASE(mmCNV_CSC_C31_C32);
    CASE(mmCNV_CSC_C33_C34);
    CASE(mmCNV_CSC_ROUND_OFFSET_R);
    CASE(mmCNV_CSC_ROUND_OFFSET_G);
    CASE(mmCNV_CSC_ROUND_OFFSET_B);
    CASE(mmCNV_CSC_CLAMP_R);
    CASE(mmCNV_CSC_CLAMP_G);
    CASE(mmCNV_CSC_CLAMP_B);
    CASE(mmCNV_TEST_CNTL);
    CASE(mmCNV_TEST_CRC_RED);
    CASE(mmCNV_TEST_CRC_GREEN);
    CASE(mmCNV_TEST_CRC_BLUE);
    CASE(mmSI_DEBUG_CTRL);
    CASE(mmSI_DBG_MODE);
    CASE(mmSI_HARD_DEBUG);
    CASE(mmCNV_TEST_DEBUG_INDEX);
    CASE(mmCNV_TEST_DEBUG_DATA);
    CASE(mmSISCL_COEF_RAM_SELECT);
    CASE(mmSISCL_COEF_RAM_TAP_DATA);
    CASE(mmSISCL_MODE);
    CASE(mmSISCL_TAP_CONTROL);
    CASE(mmSISCL_DEST_SIZE);
    CASE(mmSISCL_HORZ_FILTER_SCALE_RATIO);
    CASE(mmSISCL_HORZ_FILTER_INIT_Y_RGB);
    CASE(mmSISCL_HORZ_FILTER_INIT_CBCR);
    CASE(mmSISCL_VERT_FILTER_SCALE_RATIO);
    CASE(mmSISCL_VERT_FILTER_INIT_Y_RGB);
    CASE(mmSISCL_VERT_FILTER_INIT_CBCR);
    CASE(mmSISCL_ROUND_OFFSET);
    CASE(mmSISCL_CLAMP);
    CASE(mmSISCL_OVERFLOW_STATUS);
    CASE(mmSISCL_COEF_RAM_CONFLICT_STATUS);
    CASE(mmSISCL_OUTSIDE_PIX_STRATEGY);
    CASE(mmSISCL_TEST_CNTL);
    CASE(mmSISCL_TEST_CRC_RED);
    CASE(mmSISCL_TEST_CRC_GREEN);
    CASE(mmSISCL_TEST_CRC_BLUE);
    CASE(mmSISCL_BACKPRESSURE_CNT_EN);
    CASE(mmSISCL_MCIF_BACKPRESSURE_CNT);
    CASE(mmSISCL_TEST_DEBUG_INDEX);
    CASE(mmSISCL_TEST_DEBUG_DATA);
    CASE(mmXDMA_MC_PCIE_CLIENT_CONFIG);
    CASE(mmXDMA_LOCAL_SURFACE_TILING1);
    CASE(mmXDMA_LOCAL_SURFACE_TILING2);
    CASE(mmXDMA_INTERRUPT);
    CASE(mmXDMA_CLOCK_GATING_CNTL);
    CASE(mmXDMA_MEM_POWER_CNTL);
    CASE(mmXDMA_IF_BIF_STATUS);
    CASE(mmXDMA_PERF_MEAS_STATUS);
    CASE(mmXDMA_IF_STATUS);
    CASE(mmXDMA_TEST_DEBUG_INDEX);
    CASE(mmXDMA_TEST_DEBUG_DATA);
    CASE(mmXDMA_RBBMIF_RDWR_CNTL);
    CASE(mmXDMA_PG_CONTROL);
    CASE(mmXDMA_PG_WDATA);
    CASE(mmXDMA_PG_STATUS);
    CASE(mmXDMA_AON_TEST_DEBUG_INDEX);
    CASE(mmXDMA_AON_TEST_DEBUG_DATA);
#endif
    default:
        return "UNKNOWN";
    }
}
