Analysis & Synthesis report for RV32IM_pipeline
Mon Dec 05 12:00:35 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. User-Specified and Inferred Latches
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for SoC:inst6|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ssm1:auto_generated
 17. Source assignments for SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram
 18. Source assignments for SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram
 19. Source assignments for SoC:inst6|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 20. Source assignments for SoC:inst6|SoC_cmd_xbar_demux:cmd_xbar_demux
 21. Source assignments for SoC:inst6|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001
 22. Source assignments for SoC:inst6|SoC_rsp_xbar_demux:rsp_xbar_demux
 23. Source assignments for SoC:inst6|SoC_rsp_xbar_demux:rsp_xbar_demux_001
 24. Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002
 25. Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_003
 26. Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_004
 27. Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_005
 28. Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_006
 29. Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_007
 30. Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_008
 31. Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_009
 32. Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_010
 33. Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_011
 34. Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_012
 35. Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_013
 36. Parameter Settings for User Entity Instance: lcd_display:inst
 37. Parameter Settings for User Entity Instance: lcd_display:inst|lcd_controller:u0
 38. Parameter Settings for User Entity Instance: SoC:inst6|SoC_onchip_mem:onchip_mem
 39. Parameter Settings for User Entity Instance: SoC:inst6|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram
 40. Parameter Settings for User Entity Instance: SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo
 41. Parameter Settings for User Entity Instance: SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo
 42. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_master_translator:cpu_instruction_master_translator
 43. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_master_translator:cpu_data_master_translator
 44. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
 45. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:onchip_mem_s1_translator
 46. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 47. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:timer_s1_translator
 48. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:sysid_control_slave_translator
 49. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:addr_select_s1_translator
 50. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:data_in_s1_translator
 51. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:clk_sel_s1_translator
 52. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:clk_out_s1_translator
 53. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:alu_sel_s1_translator
 54. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:reset_out_s1_translator
 55. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:ins_inject_addr_s1_translator
 56. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:ins_inject_data_s1_translator
 57. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:ins_inject_clock_s1_translator
 58. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
 59. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
 60. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
 61. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 62. Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 63. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent
 64. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 65. Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 66. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 67. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 68. Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 69. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent
 70. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 71. Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 72. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
 73. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 74. Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 75. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:addr_select_s1_translator_avalon_universal_slave_0_agent
 76. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:addr_select_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 77. Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:addr_select_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 78. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:data_in_s1_translator_avalon_universal_slave_0_agent
 79. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:data_in_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 80. Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:data_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 81. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:clk_sel_s1_translator_avalon_universal_slave_0_agent
 82. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:clk_sel_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 83. Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:clk_sel_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 84. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:clk_out_s1_translator_avalon_universal_slave_0_agent
 85. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:clk_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 86. Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:clk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 87. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:alu_sel_s1_translator_avalon_universal_slave_0_agent
 88. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:alu_sel_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 89. Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:alu_sel_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 90. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:reset_out_s1_translator_avalon_universal_slave_0_agent
 91. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:reset_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:reset_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:ins_inject_addr_s1_translator_avalon_universal_slave_0_agent
 94. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:ins_inject_addr_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:ins_inject_addr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:ins_inject_data_s1_translator_avalon_universal_slave_0_agent
 97. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:ins_inject_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:ins_inject_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:ins_inject_clock_s1_translator_avalon_universal_slave_0_agent
100. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:ins_inject_clock_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:ins_inject_clock_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: SoC:inst6|SoC_addr_router:addr_router|SoC_addr_router_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: SoC:inst6|SoC_addr_router_001:addr_router_001|SoC_addr_router_001_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router:id_router|SoC_id_router_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router:id_router_001|SoC_id_router_default_decode:the_default_decode
106. Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_002|SoC_id_router_002_default_decode:the_default_decode
107. Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_003|SoC_id_router_002_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_004|SoC_id_router_002_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_005|SoC_id_router_002_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_006|SoC_id_router_002_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_007|SoC_id_router_002_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_008|SoC_id_router_002_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_009|SoC_id_router_002_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_010|SoC_id_router_002_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_011|SoC_id_router_002_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_012|SoC_id_router_002_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_013|SoC_id_router_002_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_traffic_limiter:limiter
119. Parameter Settings for User Entity Instance: SoC:inst6|altera_reset_controller:rst_controller
120. Parameter Settings for User Entity Instance: SoC:inst6|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
121. Parameter Settings for User Entity Instance: SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
122. Parameter Settings for User Entity Instance: SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
123. Parameter Settings for User Entity Instance: SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
124. Parameter Settings for User Entity Instance: SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
125. Parameter Settings for User Entity Instance: SoC:inst6|SoC_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
126. Parameter Settings for User Entity Instance: SoC:inst6|SoC_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
127. Parameter Settings for User Entity Instance: SoC:inst6|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
128. Parameter Settings for User Entity Instance: SoC:inst6|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
129. altsyncram Parameter Settings by Entity Instance
130. scfifo Parameter Settings by Entity Instance
131. Port Connectivity Checks: "cpu:inst12|mux4to1_32bit:regWriteSelMUX"
132. Port Connectivity Checks: "cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Multiplication:END"
133. Port Connectivity Checks: "cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X1|Multiplication:M2"
134. Port Connectivity Checks: "cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X1|Addition_Subtraction:A1"
135. Port Connectivity Checks: "cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X1|Multiplication:M1"
136. Port Connectivity Checks: "cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Addition_Subtraction:X0"
137. Port Connectivity Checks: "cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Multiplication:x0"
138. Port Connectivity Checks: "cpu:inst12|alu:myAlu|FALU:falu|Addition_Subtraction:AuI|priority_encoder:pe"
139. Port Connectivity Checks: "cpu:inst12|alu:myAlu|FALU:falu"
140. Port Connectivity Checks: "cpu:inst12|control_unit:myControl|mux2to1_3bit:float_inst_mux"
141. Port Connectivity Checks: "cpu:inst12|control_unit:myControl|mux2to1_3bit:funct3_mux"
142. Port Connectivity Checks: "SoC:inst6|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
143. Port Connectivity Checks: "SoC:inst6|SoC_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
144. Port Connectivity Checks: "SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
145. Port Connectivity Checks: "SoC:inst6|altera_reset_controller:rst_controller"
146. Port Connectivity Checks: "SoC:inst6|SoC_id_router_002:id_router_002|SoC_id_router_002_default_decode:the_default_decode"
147. Port Connectivity Checks: "SoC:inst6|SoC_id_router:id_router|SoC_id_router_default_decode:the_default_decode"
148. Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:ins_inject_clock_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
149. Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:ins_inject_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
150. Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:ins_inject_addr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
151. Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:reset_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
152. Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:alu_sel_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
153. Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:clk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
154. Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:clk_sel_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
155. Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:data_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
156. Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:addr_select_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
157. Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
158. Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
159. Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
160. Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
161. Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
162. Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:ins_inject_clock_s1_translator"
163. Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:ins_inject_data_s1_translator"
164. Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:ins_inject_addr_s1_translator"
165. Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:reset_out_s1_translator"
166. Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:alu_sel_s1_translator"
167. Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:clk_out_s1_translator"
168. Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:clk_sel_s1_translator"
169. Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:data_in_s1_translator"
170. Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:addr_select_s1_translator"
171. Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:sysid_control_slave_translator"
172. Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:timer_s1_translator"
173. Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
174. Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:onchip_mem_s1_translator"
175. Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
176. Port Connectivity Checks: "SoC:inst6|altera_merlin_master_translator:cpu_data_master_translator"
177. Port Connectivity Checks: "SoC:inst6|altera_merlin_master_translator:cpu_instruction_master_translator"
178. Port Connectivity Checks: "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic"
179. Port Connectivity Checks: "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0"
180. Port Connectivity Checks: "SoC:inst6|SoC_cpu:cpu"
181. Port Connectivity Checks: "lcd_display:inst|hex2_char:hex12c"
182. Port Connectivity Checks: "lcd_display:inst|hex2_char:hex11c"
183. Port Connectivity Checks: "lcd_display:inst|hex2_char:hex10c"
184. Port Connectivity Checks: "lcd_display:inst|hex2_char:hex9c"
185. Port Connectivity Checks: "lcd_display:inst|hex2_char:hex8c"
186. Port Connectivity Checks: "lcd_display:inst|hex2_char:hex7c"
187. Port Connectivity Checks: "lcd_display:inst|hex2_char:hex6c"
188. Port Connectivity Checks: "lcd_display:inst|hex2_char:hex5c"
189. Port Connectivity Checks: "lcd_display:inst|hex2_char:hex4c"
190. Port Connectivity Checks: "lcd_display:inst|hex2_char:hex3c"
191. Port Connectivity Checks: "lcd_display:inst|hex2_char:hex2c"
192. Port Connectivity Checks: "lcd_display:inst|hex2_char:hex1c"
193. Post-Synthesis Netlist Statistics for Top Partition
194. Elapsed Time Per Partition
195. Analysis & Synthesis Messages
196. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 05 12:00:35 2022           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; RV32IM_pipeline                                 ;
; Top-level Entity Name           ; system                                          ;
; Family                          ; Stratix V                                       ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                       ;
; Total registers                 ; N/A until Partition Merge                       ;
; Total pins                      ; N/A until Partition Merge                       ;
; Total virtual pins              ; N/A until Partition Merge                       ;
; Total block memory bits         ; N/A until Partition Merge                       ;
; Total DSP Blocks                ; N/A until Partition Merge                       ;
; Total HSSI STD RX PCSs          ; N/A until Partition Merge                       ;
; Total HSSI 10G RX PCSs          ; N/A until Partition Merge                       ;
; Total HSSI GEN3 RX PCSs         ; N/A until Partition Merge                       ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                       ;
; Total HSSI STD TX PCSs          ; N/A until Partition Merge                       ;
; Total HSSI 10G TX PCSs          ; N/A until Partition Merge                       ;
; Total HSSI GEN3 TX PCSs         ; N/A until Partition Merge                       ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                       ;
; Total HSSI PIPE GEN1_2s         ; N/A until Partition Merge                       ;
; Total HSSI GEN3s                ; N/A until Partition Merge                       ;
; Total PLLs                      ; N/A until Partition Merge                       ;
; Total DLLs                      ; N/A until Partition Merge                       ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5SGXEA7N2F45C2     ;                    ;
; Top-level entity name                                                           ; system             ; RV32IM_pipeline    ;
; Family name                                                                     ; Stratix V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; cpu/random_number_generator_module/rand_num_gen.v                  ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/random_number_generator_module/rand_num_gen.v                  ;             ;
; debug_SoC/synthesis/SoC.v                                          ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v                                          ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_irq_mapper.sv                   ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_irq_mapper.sv                   ; SoC         ;
; debug_SoC/synthesis/submodules/altera_merlin_arbitrator.sv         ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_arbitrator.sv         ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv             ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv             ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv                 ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv                 ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv           ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv           ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv               ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv               ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv                 ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv                 ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv           ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv           ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv               ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv               ; SoC         ;
; debug_SoC/synthesis/submodules/altera_reset_controller.v           ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_reset_controller.v           ; SoC         ;
; debug_SoC/synthesis/submodules/altera_reset_synchronizer.v         ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_reset_synchronizer.v         ; SoC         ;
; debug_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv    ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv    ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_id_router_002.sv                ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_id_router_002.sv                ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_id_router.sv                    ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_id_router.sv                    ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_addr_router_001.sv              ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_router_001.sv              ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_addr_router.sv                  ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_router.sv                  ; SoC         ;
; debug_SoC/synthesis/submodules/altera_avalon_sc_fifo.v             ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_avalon_sc_fifo.v             ; SoC         ;
; debug_SoC/synthesis/submodules/altera_merlin_slave_agent.sv        ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_slave_agent.sv        ; SoC         ;
; debug_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv ; SoC         ;
; debug_SoC/synthesis/submodules/altera_merlin_master_agent.sv       ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_master_agent.sv       ; SoC         ;
; debug_SoC/synthesis/submodules/altera_merlin_slave_translator.sv   ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_slave_translator.sv   ; SoC         ;
; debug_SoC/synthesis/submodules/altera_merlin_master_translator.sv  ; yes             ; User SystemVerilog HDL File           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_master_translator.sv  ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_ins_inject_data.v               ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_ins_inject_data.v               ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_ins_inject_addr.v               ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_ins_inject_addr.v               ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_clk_sel.v                       ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_clk_sel.v                       ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_data_in.v                       ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_data_in.v                       ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_addr_select.v                   ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_select.v                   ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_sysid.v                         ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_sysid.v                         ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_timer.v                         ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_timer.v                         ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v                   ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v                   ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_cpu.v                           ; yes             ; Encrypted Altera IP File              ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v                           ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_cpu_ic_tag_ram.mif              ; yes             ; User Memory Initialization File       ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_ic_tag_ram.mif              ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v  ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v     ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_cpu_ociram_default_contents.mif ; yes             ; User Memory Initialization File       ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_ociram_default_contents.mif ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v            ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v            ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_cpu_rf_ram_a.mif                ; yes             ; User Memory Initialization File       ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_rf_ram_a.mif                ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_cpu_rf_ram_b.mif                ; yes             ; User Memory Initialization File       ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_rf_ram_b.mif                ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_cpu_test_bench.v                ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_test_bench.v                ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_onchip_mem.hex                  ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_onchip_mem.hex                  ; SoC         ;
; debug_SoC/synthesis/submodules/SoC_onchip_mem.v                    ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_onchip_mem.v                    ; SoC         ;
; cpu/f_alu_module/priority_encoder.v                                ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/priority_encoder.v                                ;             ;
; cpu/f_alu_module/Multiplication.v                                  ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Multiplication.v                                  ;             ;
; cpu/f_alu_module/Iteration.v                                       ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Iteration.v                                       ;             ;
; cpu/f_alu_module/FALU.v                                            ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v                                            ;             ;
; cpu/f_alu_module/Division.v                                        ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Division.v                                        ;             ;
; cpu/f_alu_module/Comparison.v                                      ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Comparison.v                                      ;             ;
; cpu/f_alu_module/Addition-Subtraction.v                            ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v                            ;             ;
; cpu/debug_modules/LCD_Module/lcd_display.v                         ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v                         ;             ;
; cpu/debug_modules/LCD_Module/lcd_controller.v                      ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_controller.v                      ;             ;
; cpu/debug_modules/LCD_Module/hex2_char.v                           ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/hex2_char.v                           ;             ;
; cpu/debug_modules/seven_segment.v                                  ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/seven_segment.v                                  ;             ;
; cpu/clock/freq_divider.v                                           ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/clock/freq_divider.v                                           ;             ;
; cpu/supported_modules/mux4to1_32bit.v                              ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux4to1_32bit.v                              ;             ;
; cpu/supported_modules/mux2to1_32bit.v                              ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_32bit.v                              ;             ;
; cpu/supported_modules/mux2to1_3bit.v                               ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_3bit.v                               ;             ;
; cpu/register_file_module/reg_file.v                                ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/register_file_module/reg_file.v                                ;             ;
; cpu/instruction_memory_module/ins_memory.v                         ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v                         ;             ;
; cpu/immediate_select_module/immediate_select.v                     ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v                     ;             ;
; cpu/forward_unit_modules/stage4_forward_unit.v                     ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage4_forward_unit.v                     ;             ;
; cpu/forward_unit_modules/stage3_forward_unit.v                     ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage3_forward_unit.v                     ;             ;
; cpu/data_memory_module/data_memory.v                               ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v                               ;             ;
; cpu/cpu_module/cpu.v                                               ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v                                               ;             ;
; cpu/control_unit_module/control_unit.v                             ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v                             ;             ;
; cpu/branch_select_module/branch_select.v                           ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/branch_select_module/branch_select.v                           ;             ;
; cpu/alu_module/alu.v                                               ; yes             ; User Verilog HDL File                 ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v                                               ;             ;
; system.bdf                                                         ; yes             ; User Block Diagram/Schematic File     ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf                                                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                        ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc                                                                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc                                                                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc                                                                                          ;             ;
; db/altsyncram_ssm1.tdf                                             ; yes             ; Auto-Generated Megafunction           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_ssm1.tdf                                             ;             ;
; db/decode_ama.tdf                                                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/decode_ama.tdf                                                  ;             ;
; db/mux_7ib.tdf                                                     ; yes             ; Auto-Generated Megafunction           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/mux_7ib.tdf                                                     ;             ;
; db/altsyncram_k7o1.tdf                                             ; yes             ; Auto-Generated Megafunction           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_k7o1.tdf                                             ;             ;
; db/altsyncram_47r1.tdf                                             ; yes             ; Auto-Generated Megafunction           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_47r1.tdf                                             ;             ;
; db/altsyncram_1tq1.tdf                                             ; yes             ; Auto-Generated Megafunction           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_1tq1.tdf                                             ;             ;
; db/altsyncram_2tq1.tdf                                             ; yes             ; Auto-Generated Megafunction           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_2tq1.tdf                                             ;             ;
; db/altsyncram_r6i2.tdf                                             ; yes             ; Auto-Generated Megafunction           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_r6i2.tdf                                             ;             ;
; db/altsyncram_8ua2.tdf                                             ; yes             ; Auto-Generated Megafunction           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_8ua2.tdf                                             ;             ;
; altera_std_synchronizer.v                                          ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                             ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                ; c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                ; c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                     ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                            ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                         ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                          ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                          ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                          ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                          ; c:/intelfpga/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                          ;             ;
; db/scfifo_rfd1.tdf                                                 ; yes             ; Auto-Generated Megafunction           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/scfifo_rfd1.tdf                                                 ;             ;
; db/a_dpfifo_tkb1.tdf                                               ; yes             ; Auto-Generated Megafunction           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/a_dpfifo_tkb1.tdf                                               ;             ;
; db/a_fefifo_7cf.tdf                                                ; yes             ; Auto-Generated Megafunction           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/a_fefifo_7cf.tdf                                                ;             ;
; db/cntr_do7.tdf                                                    ; yes             ; Auto-Generated Megafunction           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/cntr_do7.tdf                                                    ;             ;
; db/altsyncram_v632.tdf                                             ; yes             ; Auto-Generated Megafunction           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_v632.tdf                                             ;             ;
; db/cntr_lhb.tdf                                                    ; yes             ; Auto-Generated Megafunction           ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/cntr_lhb.tdf                                                    ;             ;
; alt_jtag_atlantic.v                                                ; yes             ; Encrypted Megafunction                ; c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                ; c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                           ; altera_sld  ;
; db/ip/slda849006b/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File              ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File              ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File     ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File              ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File              ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File              ; C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                ; c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                      ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                ; c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                        ;             ;
+--------------------------------------------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                   ;
+---------------------------------------------+-------------------------------------------------+
; Resource                                    ; Usage                                           ;
+---------------------------------------------+-------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 10519                                           ;
;                                             ;                                                 ;
; Combinational ALUT usage for logic          ; 11104                                           ;
;     -- 7 input functions                    ; 42                                              ;
;     -- 6 input functions                    ; 5818                                            ;
;     -- 5 input functions                    ; 1397                                            ;
;     -- 4 input functions                    ; 1056                                            ;
;     -- <=3 input functions                  ; 2791                                            ;
;                                             ;                                                 ;
; Dedicated logic registers                   ; 13291                                           ;
;                                             ;                                                 ;
; I/O pins                                    ; 0                                               ;
; Total MLAB memory bits                      ; 0                                               ;
; Total block memory bits                     ; 2143232                                         ;
;                                             ;                                                 ;
; Total DSP Blocks                            ; 15                                              ;
;                                             ;                                                 ;
; Maximum fan-out node                        ; SoC:inst6|SoC_clk_sel:ins_inject_clock|data_out ;
; Maximum fan-out                             ; 8193                                            ;
; Total fan-out                               ; 102751                                          ;
; Average fan-out                             ; 4.15                                            ;
+---------------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                      ; Entity Name                                  ; Library Name ;
+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; |system                                                                                                        ; 11104 (1)           ; 13291 (0)                 ; 2143232           ; 15         ; 0    ; 0            ; |system                                                                                                                                                                                                                                                                  ; system                                       ; work         ;
;    |SoC:inst6|                                                                                                 ; 1642 (0)            ; 1372 (0)                  ; 2143232           ; 0          ; 0    ; 0            ; |system|SoC:inst6                                                                                                                                                                                                                                                        ; SoC                                          ; SoC          ;
;       |SoC_addr_router:addr_router|                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_addr_router:addr_router                                                                                                                                                                                                                            ; SoC_addr_router                              ; SoC          ;
;       |SoC_addr_router_001:addr_router_001|                                                                    ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_addr_router_001:addr_router_001                                                                                                                                                                                                                    ; SoC_addr_router_001                          ; SoC          ;
;       |SoC_addr_select:addr_select|                                                                            ; 2 (2)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_addr_select:addr_select                                                                                                                                                                                                                            ; SoC_addr_select                              ; SoC          ;
;       |SoC_clk_sel:clk_out|                                                                                    ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_clk_sel:clk_out                                                                                                                                                                                                                                    ; SoC_clk_sel                                  ; SoC          ;
;       |SoC_clk_sel:clk_sel|                                                                                    ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_clk_sel:clk_sel                                                                                                                                                                                                                                    ; SoC_clk_sel                                  ; SoC          ;
;       |SoC_clk_sel:ins_inject_clock|                                                                           ; 5 (5)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_clk_sel:ins_inject_clock                                                                                                                                                                                                                           ; SoC_clk_sel                                  ; SoC          ;
;       |SoC_clk_sel:reset_out|                                                                                  ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_clk_sel:reset_out                                                                                                                                                                                                                                  ; SoC_clk_sel                                  ; SoC          ;
;       |SoC_cmd_xbar_demux:cmd_xbar_demux|                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                      ; SoC_cmd_xbar_demux                           ; SoC          ;
;       |SoC_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                              ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                              ; SoC_cmd_xbar_demux_001                       ; SoC          ;
;       |SoC_cmd_xbar_mux:cmd_xbar_mux_001|                                                                      ; 60 (56)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                      ; SoC_cmd_xbar_mux                             ; SoC          ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                         ; altera_merlin_arbitrator                     ; SoC          ;
;       |SoC_cmd_xbar_mux:cmd_xbar_mux|                                                                          ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                          ; SoC_cmd_xbar_mux                             ; SoC          ;
;          |altera_merlin_arbitrator:arb|                                                                        ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                             ; altera_merlin_arbitrator                     ; SoC          ;
;       |SoC_cpu:cpu|                                                                                            ; 941 (787)           ; 829 (646)                 ; 45056             ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu                                                                                                                                                                                                                                            ; SoC_cpu                                      ; SoC          ;
;          |SoC_cpu_ic_data_module:SoC_cpu_ic_data|                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data                                                                                                                                                                                                     ; SoC_cpu_ic_data_module                       ; SoC          ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                           ; altsyncram                                   ; work         ;
;                |altsyncram_k7o1:auto_generated|                                                                ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_k7o1:auto_generated                                                                                                                                            ; altsyncram_k7o1                              ; work         ;
;          |SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|                                                                ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag                                                                                                                                                                                                       ; SoC_cpu_ic_tag_module                        ; SoC          ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                             ; altsyncram                                   ; work         ;
;                |altsyncram_47r1:auto_generated|                                                                ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_47r1:auto_generated                                                                                                                                              ; altsyncram_47r1                              ; work         ;
;          |SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|                                                             ; 120 (5)             ; 183 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci                                                                                                                                                                                                    ; SoC_cpu_nios2_oci                            ; SoC          ;
;             |SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|                          ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper                                                                                                                            ; SoC_cpu_jtag_debug_module_wrapper            ; SoC          ;
;                |SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|                         ; 5 (5)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk                                                      ; SoC_cpu_jtag_debug_module_sysclk             ; SoC          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ; altera_std_synchronizer                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                      ; work         ;
;                |SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|                               ; 54 (54)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck                                                            ; SoC_cpu_jtag_debug_module_tck                ; SoC          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                        ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ; altera_std_synchronizer                      ; work         ;
;                |sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|                                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy                                                                       ; sld_virtual_jtag_basic                       ; work         ;
;             |SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|                                            ; 10 (10)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg                                                                                                                                              ; SoC_cpu_nios2_avalon_reg                     ; SoC          ;
;             |SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break|                                              ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break                                                                                                                                                ; SoC_cpu_nios2_oci_break                      ; SoC          ;
;             |SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|                                              ; 6 (6)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug                                                                                                                                                ; SoC_cpu_nios2_oci_debug                      ; SoC          ;
;             |SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|                                                    ; 34 (34)             ; 44 (44)                   ; 8192              ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem                                                                                                                                                      ; SoC_cpu_nios2_ocimem                         ; SoC          ;
;                |SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component                                                                   ; SoC_cpu_ociram_lpm_dram_bdp_component_module ; SoC          ;
;                   |altsyncram:the_altsyncram|                                                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ; altsyncram                                   ; work         ;
;                      |altsyncram_r6i2:auto_generated|                                                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_r6i2:auto_generated          ; altsyncram_r6i2                              ; work         ;
;          |SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a                                                                                                                                                                                     ; SoC_cpu_register_bank_a_module               ; SoC          ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                           ; altsyncram                                   ; work         ;
;                |altsyncram_1tq1:auto_generated|                                                                ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1tq1:auto_generated                                                                                                                            ; altsyncram_1tq1                              ; work         ;
;          |SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b                                                                                                                                                                                     ; SoC_cpu_register_bank_b_module               ; SoC          ;
;             |altsyncram:the_altsyncram|                                                                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                           ; altsyncram                                   ; work         ;
;                |altsyncram_2tq1:auto_generated|                                                                ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2tq1:auto_generated                                                                                                                            ; altsyncram_2tq1                              ; work         ;
;          |SoC_cpu_test_bench:the_SoC_cpu_test_bench|                                                           ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_test_bench:the_SoC_cpu_test_bench                                                                                                                                                                                                  ; SoC_cpu_test_bench                           ; SoC          ;
;       |SoC_data_in:alu_sel|                                                                                    ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_data_in:alu_sel                                                                                                                                                                                                                                    ; SoC_data_in                                  ; SoC          ;
;       |SoC_data_in:data_in|                                                                                    ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_data_in:data_in                                                                                                                                                                                                                                    ; SoC_data_in                                  ; SoC          ;
;       |SoC_ins_inject_addr:ins_inject_addr|                                                                    ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_ins_inject_addr:ins_inject_addr                                                                                                                                                                                                                    ; SoC_ins_inject_addr                          ; SoC          ;
;       |SoC_ins_inject_data:ins_inject_data|                                                                    ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_ins_inject_data:ins_inject_data                                                                                                                                                                                                                    ; SoC_ins_inject_data                          ; SoC          ;
;       |SoC_jtag_uart_0:jtag_uart_0|                                                                            ; 114 (33)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                            ; SoC_jtag_uart_0                              ; SoC          ;
;          |SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|                                               ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r                                                                                                                                                                      ; SoC_jtag_uart_0_scfifo_r                     ; SoC          ;
;             |scfifo:rfifo|                                                                                     ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ; scfifo                                       ; work         ;
;                |scfifo_rfd1:auto_generated|                                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated                                                                                                                              ; scfifo_rfd1                                  ; work         ;
;                   |a_dpfifo_tkb1:dpfifo|                                                                       ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo                                                                                                         ; a_dpfifo_tkb1                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_do7:count_usedw|                                                                 ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                            ; cntr_do7                                     ; work         ;
;                      |altsyncram_v632:FIFOram|                                                                 ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram                                                                                 ; altsyncram_v632                              ; work         ;
;                      |cntr_lhb:rd_ptr_count|                                                                   ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|cntr_lhb:rd_ptr_count                                                                                   ; cntr_lhb                                     ; work         ;
;                      |cntr_lhb:wr_ptr|                                                                         ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|cntr_lhb:wr_ptr                                                                                         ; cntr_lhb                                     ; work         ;
;          |SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|                                               ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w                                                                                                                                                                      ; SoC_jtag_uart_0_scfifo_w                     ; SoC          ;
;             |scfifo:wfifo|                                                                                     ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ; scfifo                                       ; work         ;
;                |scfifo_rfd1:auto_generated|                                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated                                                                                                                              ; scfifo_rfd1                                  ; work         ;
;                   |a_dpfifo_tkb1:dpfifo|                                                                       ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo                                                                                                         ; a_dpfifo_tkb1                                ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                 ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ; a_fefifo_7cf                                 ; work         ;
;                         |cntr_do7:count_usedw|                                                                 ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                            ; cntr_do7                                     ; work         ;
;                      |altsyncram_v632:FIFOram|                                                                 ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram                                                                                 ; altsyncram_v632                              ; work         ;
;                      |cntr_lhb:rd_ptr_count|                                                                   ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|cntr_lhb:rd_ptr_count                                                                                   ; cntr_lhb                                     ; work         ;
;                      |cntr_lhb:wr_ptr|                                                                         ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|cntr_lhb:wr_ptr                                                                                         ; cntr_lhb                                     ; work         ;
;          |alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|                                                 ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                        ; alt_jtag_atlantic                            ; work         ;
;       |SoC_onchip_mem:onchip_mem|                                                                              ; 38 (2)              ; 2 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_onchip_mem:onchip_mem                                                                                                                                                                                                                              ; SoC_onchip_mem                               ; SoC          ;
;          |altsyncram:the_altsyncram|                                                                           ; 36 (0)              ; 2 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                    ; altsyncram                                   ; work         ;
;             |altsyncram_ssm1:auto_generated|                                                                   ; 36 (0)              ; 2 (2)                     ; 2097152           ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ssm1:auto_generated                                                                                                                                                                     ; altsyncram_ssm1                              ; work         ;
;                |decode_ama:decode3|                                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ssm1:auto_generated|decode_ama:decode3                                                                                                                                                  ; decode_ama                                   ; work         ;
;                |mux_7ib:mux2|                                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ssm1:auto_generated|mux_7ib:mux2                                                                                                                                                        ; mux_7ib                                      ; work         ;
;       |SoC_rsp_xbar_demux:rsp_xbar_demux_001|                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                  ; SoC_rsp_xbar_demux                           ; SoC          ;
;       |SoC_rsp_xbar_demux:rsp_xbar_demux|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                      ; SoC_rsp_xbar_demux                           ; SoC          ;
;       |SoC_rsp_xbar_mux:rsp_xbar_mux|                                                                          ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                          ; SoC_rsp_xbar_mux                             ; SoC          ;
;       |SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                  ; 95 (95)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                  ; SoC_rsp_xbar_mux_001                         ; SoC          ;
;       |SoC_timer:timer|                                                                                        ; 106 (106)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|SoC_timer:timer                                                                                                                                                                                                                                        ; SoC_timer                                    ; SoC          ;
;       |altera_avalon_sc_fifo:addr_select_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_avalon_sc_fifo:addr_select_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                ; altera_avalon_sc_fifo                        ; SoC          ;
;       |altera_avalon_sc_fifo:alu_sel_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_avalon_sc_fifo:alu_sel_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                    ; altera_avalon_sc_fifo                        ; SoC          ;
;       |altera_avalon_sc_fifo:clk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_avalon_sc_fifo:clk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                    ; altera_avalon_sc_fifo                        ; SoC          ;
;       |altera_avalon_sc_fifo:clk_sel_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_avalon_sc_fifo:clk_sel_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                    ; altera_avalon_sc_fifo                        ; SoC          ;
;       |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|         ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                         ; altera_avalon_sc_fifo                        ; SoC          ;
;       |altera_avalon_sc_fifo:data_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_avalon_sc_fifo:data_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                    ; altera_avalon_sc_fifo                        ; SoC          ;
;       |altera_avalon_sc_fifo:ins_inject_addr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_avalon_sc_fifo:ins_inject_addr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                            ; altera_avalon_sc_fifo                        ; SoC          ;
;       |altera_avalon_sc_fifo:ins_inject_clock_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_avalon_sc_fifo:ins_inject_clock_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                           ; altera_avalon_sc_fifo                        ; SoC          ;
;       |altera_avalon_sc_fifo:ins_inject_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_avalon_sc_fifo:ins_inject_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                            ; altera_avalon_sc_fifo                        ; SoC          ;
;       |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                        ; SoC          ;
;       |altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 5 (5)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                 ; altera_avalon_sc_fifo                        ; SoC          ;
;       |altera_avalon_sc_fifo:reset_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_avalon_sc_fifo:reset_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                  ; altera_avalon_sc_fifo                        ; SoC          ;
;       |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                           ; altera_avalon_sc_fifo                        ; SoC          ;
;       |altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                      ; altera_avalon_sc_fifo                        ; SoC          ;
;       |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                  ; altera_merlin_master_agent                   ; SoC          ;
;       |altera_merlin_master_translator:cpu_data_master_translator|                                             ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                             ; altera_merlin_master_translator              ; SoC          ;
;       |altera_merlin_slave_agent:alu_sel_s1_translator_avalon_universal_slave_0_agent|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_agent:alu_sel_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                         ; altera_merlin_slave_agent                    ; SoC          ;
;       |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                              ; altera_merlin_slave_agent                    ; SoC          ;
;       |altera_merlin_slave_agent:data_in_s1_translator_avalon_universal_slave_0_agent|                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_agent:data_in_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                         ; altera_merlin_slave_agent                    ; SoC          ;
;       |altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                      ; altera_merlin_slave_agent                    ; SoC          ;
;       |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                ; altera_merlin_slave_agent                    ; SoC          ;
;       |altera_merlin_slave_translator:addr_select_s1_translator|                                               ; 4 (4)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_translator:addr_select_s1_translator                                                                                                                                                                                               ; altera_merlin_slave_translator               ; SoC          ;
;       |altera_merlin_slave_translator:alu_sel_s1_translator|                                                   ; 6 (6)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_translator:alu_sel_s1_translator                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; SoC          ;
;       |altera_merlin_slave_translator:clk_out_s1_translator|                                                   ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_translator:clk_out_s1_translator                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; SoC          ;
;       |altera_merlin_slave_translator:clk_sel_s1_translator|                                                   ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_translator:clk_sel_s1_translator                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; SoC          ;
;       |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                        ; 7 (7)               ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                        ; altera_merlin_slave_translator               ; SoC          ;
;       |altera_merlin_slave_translator:data_in_s1_translator|                                                   ; 4 (4)               ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_translator:data_in_s1_translator                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; SoC          ;
;       |altera_merlin_slave_translator:ins_inject_addr_s1_translator|                                           ; 4 (4)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_translator:ins_inject_addr_s1_translator                                                                                                                                                                                           ; altera_merlin_slave_translator               ; SoC          ;
;       |altera_merlin_slave_translator:ins_inject_clock_s1_translator|                                          ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_translator:ins_inject_clock_s1_translator                                                                                                                                                                                          ; altera_merlin_slave_translator               ; SoC          ;
;       |altera_merlin_slave_translator:ins_inject_data_s1_translator|                                           ; 4 (4)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_translator:ins_inject_data_s1_translator                                                                                                                                                                                           ; altera_merlin_slave_translator               ; SoC          ;
;       |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                ; 2 (2)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                ; altera_merlin_slave_translator               ; SoC          ;
;       |altera_merlin_slave_translator:onchip_mem_s1_translator|                                                ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                ; altera_merlin_slave_translator               ; SoC          ;
;       |altera_merlin_slave_translator:reset_out_s1_translator|                                                 ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_translator:reset_out_s1_translator                                                                                                                                                                                                 ; altera_merlin_slave_translator               ; SoC          ;
;       |altera_merlin_slave_translator:sysid_control_slave_translator|                                          ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                          ; altera_merlin_slave_translator               ; SoC          ;
;       |altera_merlin_slave_translator:timer_s1_translator|                                                     ; 4 (4)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                     ; altera_merlin_slave_translator               ; SoC          ;
;       |altera_merlin_traffic_limiter:limiter|                                                                  ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                ; SoC          ;
;       |altera_reset_controller:rst_controller|                                                                 ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_reset_controller:rst_controller                                                                                                                                                                                                                 ; altera_reset_controller                      ; SoC          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |system|SoC:inst6|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                      ; altera_reset_synchronizer                    ; SoC          ;
;    |cpu:inst12|                                                                                                ; 4815 (777)          ; 1581 (510)                ; 0                 ; 15         ; 0    ; 0            ; |system|cpu:inst12                                                                                                                                                                                                                                                       ; cpu                                          ; work         ;
;       |alu:myAlu|                                                                                              ; 3272 (392)          ; 0 (0)                     ; 0                 ; 15         ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu                                                                                                                                                                                                                                             ; alu                                          ; work         ;
;          |FALU:falu|                                                                                           ; 2880 (134)          ; 0 (0)                     ; 0                 ; 9          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu                                                                                                                                                                                                                                   ; FALU                                         ; work         ;
;             |Addition_Subtraction:AuI|                                                                         ; 527 (449)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Addition_Subtraction:AuI                                                                                                                                                                                                          ; Addition_Subtraction                         ; work         ;
;                |priority_encoder:pe|                                                                           ; 78 (78)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Addition_Subtraction:AuI|priority_encoder:pe                                                                                                                                                                                      ; priority_encoder                             ; work         ;
;             |Comparison:Comp|                                                                                  ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Comparison:Comp                                                                                                                                                                                                                   ; Comparison                                   ; work         ;
;             |Division:DuI|                                                                                     ; 2134 (8)            ; 0 (0)                     ; 0                 ; 8          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI                                                                                                                                                                                                                      ; Division                                     ; work         ;
;                |Addition_Subtraction:X0|                                                                       ; 321 (85)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Addition_Subtraction:X0                                                                                                                                                                                              ; Addition_Subtraction                         ; work         ;
;                   |priority_encoder:pe|                                                                        ; 236 (236)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Addition_Subtraction:X0|priority_encoder:pe                                                                                                                                                                          ; priority_encoder                             ; work         ;
;                |Iteration:X1|                                                                                  ; 560 (0)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X1                                                                                                                                                                                                         ; Iteration                                    ; work         ;
;                   |Addition_Subtraction:A1|                                                                    ; 404 (189)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X1|Addition_Subtraction:A1                                                                                                                                                                                 ; Addition_Subtraction                         ; work         ;
;                      |priority_encoder:pe|                                                                     ; 215 (215)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X1|Addition_Subtraction:A1|priority_encoder:pe                                                                                                                                                             ; priority_encoder                             ; work         ;
;                   |Multiplication:M1|                                                                          ; 65 (65)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X1|Multiplication:M1                                                                                                                                                                                       ; Multiplication                               ; work         ;
;                   |Multiplication:M2|                                                                          ; 91 (91)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X1|Multiplication:M2                                                                                                                                                                                       ; Multiplication                               ; work         ;
;                |Iteration:X2|                                                                                  ; 565 (0)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X2                                                                                                                                                                                                         ; Iteration                                    ; work         ;
;                   |Addition_Subtraction:A1|                                                                    ; 405 (189)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X2|Addition_Subtraction:A1                                                                                                                                                                                 ; Addition_Subtraction                         ; work         ;
;                      |priority_encoder:pe|                                                                     ; 216 (216)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X2|Addition_Subtraction:A1|priority_encoder:pe                                                                                                                                                             ; priority_encoder                             ; work         ;
;                   |Multiplication:M1|                                                                          ; 68 (68)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X2|Multiplication:M1                                                                                                                                                                                       ; Multiplication                               ; work         ;
;                   |Multiplication:M2|                                                                          ; 92 (92)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X2|Multiplication:M2                                                                                                                                                                                       ; Multiplication                               ; work         ;
;                |Iteration:X3|                                                                                  ; 575 (0)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X3                                                                                                                                                                                                         ; Iteration                                    ; work         ;
;                   |Addition_Subtraction:A1|                                                                    ; 424 (191)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X3|Addition_Subtraction:A1                                                                                                                                                                                 ; Addition_Subtraction                         ; work         ;
;                      |priority_encoder:pe|                                                                     ; 233 (233)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X3|Addition_Subtraction:A1|priority_encoder:pe                                                                                                                                                             ; priority_encoder                             ; work         ;
;                   |Multiplication:M1|                                                                          ; 68 (68)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X3|Multiplication:M1                                                                                                                                                                                       ; Multiplication                               ; work         ;
;                   |Multiplication:M2|                                                                          ; 83 (83)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X3|Multiplication:M2                                                                                                                                                                                       ; Multiplication                               ; work         ;
;                |Multiplication:END|                                                                            ; 63 (63)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Multiplication:END                                                                                                                                                                                                   ; Multiplication                               ; work         ;
;                |Multiplication:x0|                                                                             ; 42 (42)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Multiplication:x0                                                                                                                                                                                                    ; Multiplication                               ; work         ;
;             |Multiplication:MuI|                                                                               ; 49 (49)             ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |system|cpu:inst12|alu:myAlu|FALU:falu|Multiplication:MuI                                                                                                                                                                                                                ; Multiplication                               ; work         ;
;       |branch_select:myBranchSelect|                                                                           ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|branch_select:myBranchSelect                                                                                                                                                                                                                          ; branch_select                                ; work         ;
;       |control_unit:myControl|                                                                                 ; 37 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|control_unit:myControl                                                                                                                                                                                                                                ; control_unit                                 ; work         ;
;          |mux2to1_3bit:float_inst_mux|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|control_unit:myControl|mux2to1_3bit:float_inst_mux                                                                                                                                                                                                    ; mux2to1_3bit                                 ; work         ;
;       |immediate_select:myImmediate|                                                                           ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|immediate_select:myImmediate                                                                                                                                                                                                                          ; immediate_select                             ; work         ;
;       |mux2to1_32bit:oparand1_mux|                                                                             ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|mux2to1_32bit:oparand1_mux                                                                                                                                                                                                                            ; mux2to1_32bit                                ; work         ;
;       |mux2to1_32bit:oparand2_mux|                                                                             ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|mux2to1_32bit:oparand2_mux                                                                                                                                                                                                                            ; mux2to1_32bit                                ; work         ;
;       |mux2to1_32bit:stage4_forward_unit_mux|                                                                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|mux2to1_32bit:stage4_forward_unit_mux                                                                                                                                                                                                                 ; mux2to1_32bit                                ; work         ;
;       |mux4to1_32bit:oparand1_mux_haz|                                                                         ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|mux4to1_32bit:oparand1_mux_haz                                                                                                                                                                                                                        ; mux4to1_32bit                                ; work         ;
;       |mux4to1_32bit:oparand2_mux_haz|                                                                         ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|mux4to1_32bit:oparand2_mux_haz                                                                                                                                                                                                                        ; mux4to1_32bit                                ; work         ;
;       |mux4to1_32bit:regWriteSelMUX|                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|mux4to1_32bit:regWriteSelMUX                                                                                                                                                                                                                          ; mux4to1_32bit                                ; work         ;
;       |rand_num_gen:rand_num_gen_module|                                                                       ; 18 (18)             ; 47 (47)                   ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|rand_num_gen:rand_num_gen_module                                                                                                                                                                                                                      ; rand_num_gen                                 ; work         ;
;       |reg_file:myreg|                                                                                         ; 422 (422)           ; 1024 (1024)               ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|reg_file:myreg                                                                                                                                                                                                                                        ; reg_file                                     ; work         ;
;       |stage3_forward_unit:myStage3Fowarding|                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|stage3_forward_unit:myStage3Fowarding                                                                                                                                                                                                                 ; stage3_forward_unit                          ; work         ;
;       |stage4_forward_unit:stage4_forward_unit|                                                                ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |system|cpu:inst12|stage4_forward_unit:stage4_forward_unit                                                                                                                                                                                                               ; stage4_forward_unit                          ; work         ;
;    |data_memory:inst2|                                                                                         ; 776 (776)           ; 2080 (2080)               ; 0                 ; 0          ; 0    ; 0            ; |system|data_memory:inst2                                                                                                                                                                                                                                                ; data_memory                                  ; work         ;
;    |freq_divider:inst3|                                                                                        ; 46 (46)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |system|freq_divider:inst3                                                                                                                                                                                                                                               ; freq_divider                                 ; work         ;
;    |ins_memory:inst1|                                                                                          ; 3824 (3824)         ; 8224 (8224)               ; 0                 ; 0          ; 0    ; 0            ; |system|ins_memory:inst1                                                                                                                                                                                                                                                 ; ins_memory                                   ; work         ;
+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------+
; Name                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------+
; SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_k7o1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                                ;
; SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_47r1:auto_generated|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; SoC_cpu_ic_tag_ram.mif              ;
; SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_r6i2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192    ; SoC_cpu_ociram_default_contents.mif ;
; SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1tq1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; SoC_cpu_rf_ram_a.mif                ;
; SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2tq1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; SoC_cpu_rf_ram_b.mif                ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram|ALTSYNCRAM                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                ;
; SoC:inst6|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ssm1:auto_generated|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Single Port      ; 65536        ; 32           ; --           ; --           ; 2097152 ; SoC_onchip_mem.hex                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 27x27               ; 9           ;
; Integer 36x36 / Complex 18x18   ; 6           ;
; Total number of DSP blocks      ; 15          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 12          ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File    ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                    ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                    ;
; N/A    ; qsys                            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6                                                                                                                                                                                                                                                           ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_router            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_addr_router:addr_router                                                                                                                                                                                                                               ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_router            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_addr_router_001:addr_router_001                                                                                                                                                                                                                       ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_pio               ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_addr_select:addr_select                                                                                                                                                                                                                               ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_translator:addr_select_s1_translator                                                                                                                                                                                                  ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_agent:addr_select_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                        ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_avalon_sc_fifo:addr_select_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                   ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_pio               ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_data_in:alu_sel                                                                                                                                                                                                                                       ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_translator:alu_sel_s1_translator                                                                                                                                                                                                      ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_agent:alu_sel_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                            ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_avalon_sc_fifo:alu_sel_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                       ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_pio               ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_clk_sel:clk_out                                                                                                                                                                                                                                       ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_translator:clk_out_s1_translator                                                                                                                                                                                                      ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_agent:clk_out_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                            ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_avalon_sc_fifo:clk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                       ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_pio               ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_clk_sel:clk_sel                                                                                                                                                                                                                                       ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_translator:clk_sel_s1_translator                                                                                                                                                                                                      ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_agent:clk_sel_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                            ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_avalon_sc_fifo:clk_sel_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                       ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                         ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                 ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_multiplexer       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                             ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_multiplexer       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                         ; debug_SoC/SoC.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu                                                                                                                                                                                                                                               ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data                                                                                                                                                                                                        ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag                                                                                                                                                                                                          ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a                                                                                                                                                                                        ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b                                                                                                                                                                                        ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci                                                                                                                                                                                                       ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg                                                                                                                                                 ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break                                                                                                                                                   ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk                                                                                                                                                     ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug                                                                                                                                                   ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace                                                                                                                                                 ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode                                                                                    ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo                                                                                                                                                     ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_nios2_oci_compute_tm_count:SoC_cpu_nios2_oci_compute_tm_count_tm_count                                                                      ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_nios2_oci_fifocount_inc:SoC_cpu_nios2_oci_fifocount_inc_fifocount                                                                           ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_nios2_oci_fifowp_inc:SoC_cpu_nios2_oci_fifowp_inc_fifowp                                                                                    ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im                                                                                                                                                         ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component                                                                  ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace                                                                                                                                                 ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib                                                                                                                                                       ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk                                                                                                                                                     ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem                                                                                                                                                         ;                    ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |system|SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component                                                                      ;                    ;
; Altera ; altera_merlin_master_translator ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_master_agent      ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                     ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_master_translator ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                         ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_master_agent      ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                              ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                           ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                 ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                            ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_pio               ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_data_in:data_in                                                                                                                                                                                                                                       ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_translator:data_in_s1_translator                                                                                                                                                                                                      ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_agent:data_in_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                            ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_avalon_sc_fifo:data_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                       ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_router            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_id_router:id_router                                                                                                                                                                                                                                   ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_router            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_id_router:id_router_001                                                                                                                                                                                                                               ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_router            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_id_router_002:id_router_002                                                                                                                                                                                                                           ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_router            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_id_router_002:id_router_003                                                                                                                                                                                                                           ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_router            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_id_router_002:id_router_004                                                                                                                                                                                                                           ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_router            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_id_router_002:id_router_005                                                                                                                                                                                                                           ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_router            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_id_router_002:id_router_006                                                                                                                                                                                                                           ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_router            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_id_router_002:id_router_007                                                                                                                                                                                                                           ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_router            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_id_router_002:id_router_008                                                                                                                                                                                                                           ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_router            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_id_router_002:id_router_009                                                                                                                                                                                                                           ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_router            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_id_router_002:id_router_010                                                                                                                                                                                                                           ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_router            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_id_router_002:id_router_011                                                                                                                                                                                                                           ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_router            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_id_router_002:id_router_012                                                                                                                                                                                                                           ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_router            ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_id_router_002:id_router_013                                                                                                                                                                                                                           ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_pio               ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_ins_inject_addr:ins_inject_addr                                                                                                                                                                                                                       ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_translator:ins_inject_addr_s1_translator                                                                                                                                                                                              ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_agent:ins_inject_addr_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                    ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_avalon_sc_fifo:ins_inject_addr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                               ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_pio               ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_clk_sel:ins_inject_clock                                                                                                                                                                                                                              ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_translator:ins_inject_clock_s1_translator                                                                                                                                                                                             ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_agent:ins_inject_clock_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                   ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_avalon_sc_fifo:ins_inject_clock_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                              ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_pio               ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_ins_inject_data:ins_inject_data                                                                                                                                                                                                                       ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_translator:ins_inject_data_s1_translator                                                                                                                                                                                              ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_agent:ins_inject_data_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                    ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_avalon_sc_fifo:ins_inject_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                               ; debug_SoC/SoC.qsys ;
; Altera ; altera_irq_mapper               ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_irq_mapper:irq_mapper                                                                                                                                                                                                                                 ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                               ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                   ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                         ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                    ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                     ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_onchip_mem:onchip_mem                                                                                                                                                                                                                                 ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                   ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                         ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                    ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_pio               ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_clk_sel:reset_out                                                                                                                                                                                                                                     ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_translator:reset_out_s1_translator                                                                                                                                                                                                    ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_agent:reset_out_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                          ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_avalon_sc_fifo:reset_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                     ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                         ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                     ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002                                                                                                                                                                                                                 ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_003                                                                                                                                                                                                                 ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_004                                                                                                                                                                                                                 ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_005                                                                                                                                                                                                                 ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_006                                                                                                                                                                                                                 ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_007                                                                                                                                                                                                                 ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_008                                                                                                                                                                                                                 ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_009                                                                                                                                                                                                                 ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_010                                                                                                                                                                                                                 ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_011                                                                                                                                                                                                                 ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_012                                                                                                                                                                                                                 ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_013                                                                                                                                                                                                                 ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_multiplexer       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                             ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_multiplexer       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                     ; debug_SoC/SoC.qsys ;
; Altera ; altera_reset_controller         ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_reset_controller:rst_controller                                                                                                                                                                                                                    ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_sysid_qsys        ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_sysid:sysid                                                                                                                                                                                                                                           ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                             ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                   ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                              ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_timer             ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|SoC_timer:timer                                                                                                                                                                                                                                           ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                        ; debug_SoC/SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                              ; debug_SoC/SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 12.1    ; N/A          ; N/A          ; |system|SoC:inst6|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                         ; debug_SoC/SoC.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; SoC:inst6|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SoC:inst6|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Total number of protected registers is 35                                                                                                                                                                                                                                ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                ;
+----------------------------------------------------+------------------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                                  ; Free of Timing Hazards ;
+----------------------------------------------------+------------------------------------------------------+------------------------+
; cpu:inst12|alu:myAlu|FALU:falu|compare_out_alu     ; cpu:inst12|alu:myAlu|FALU:falu|concat~0              ; yes                    ;
; cpu:inst12|control_unit:myControl|float_alu_sel[0] ; cpu:inst12|control_unit:myControl|float_alu_sel[2]~1 ; yes                    ;
; cpu:inst12|control_unit:myControl|float_alu_sel[1] ; cpu:inst12|control_unit:myControl|float_alu_sel[2]~1 ; yes                    ;
; cpu:inst12|control_unit:myControl|float_alu_sel[2] ; cpu:inst12|control_unit:myControl|float_alu_sel[2]~1 ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                                                      ;                        ;
+----------------------------------------------------+------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 13291 ;
; Number of registers using Synchronous Clear  ; 3749  ;
; Number of registers using Synchronous Load   ; 193   ;
; Number of registers using Asynchronous Clear ; 1208  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12229 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; SoC:inst6|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; SoC:inst6|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; SoC:inst6|SoC_cpu:cpu|hbreak_enabled                                                                                                ; 9       ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|t_dav                                                                                         ; 3       ;
; SoC:inst6|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1151    ;
; SoC:inst6|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                ; 7       ;
; SoC:inst6|altera_merlin_slave_translator:ins_inject_clock_s1_translator|waitrequest_reset_override                                  ; 2       ;
; SoC:inst6|altera_merlin_slave_translator:reset_out_s1_translator|waitrequest_reset_override                                         ; 2       ;
; SoC:inst6|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                  ; 2       ;
; SoC:inst6|altera_merlin_slave_translator:ins_inject_addr_s1_translator|waitrequest_reset_override                                   ; 2       ;
; SoC:inst6|altera_merlin_slave_translator:data_in_s1_translator|waitrequest_reset_override                                           ; 2       ;
; SoC:inst6|altera_merlin_slave_translator:addr_select_s1_translator|waitrequest_reset_override                                       ; 2       ;
; SoC:inst6|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                             ; 2       ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                ; 8       ;
; SoC:inst6|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                        ; 2       ;
; SoC:inst6|altera_merlin_slave_translator:alu_sel_s1_translator|waitrequest_reset_override                                           ; 3       ;
; SoC:inst6|altera_merlin_slave_translator:clk_sel_s1_translator|waitrequest_reset_override                                           ; 2       ;
; SoC:inst6|altera_merlin_slave_translator:clk_out_s1_translator|waitrequest_reset_override                                           ; 2       ;
; SoC:inst6|altera_merlin_slave_translator:ins_inject_data_s1_translator|waitrequest_reset_override                                   ; 2       ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|count[9]                                  ; 11      ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rst2                                      ; 3       ;
; SoC:inst6|SoC_cpu:cpu|M_pipe_flush                                                                                                  ; 10      ;
; SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                            ; 2       ;
; SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                        ; 2       ;
; SoC:inst6|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                        ; 1       ;
; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rst1                                      ; 1       ;
; cpu:inst12|rand_num_gen:rand_num_gen_module|random[0]                                                                               ; 3       ;
; cpu:inst12|rand_num_gen:rand_num_gen_module|random[1]                                                                               ; 2       ;
; cpu:inst12|rand_num_gen:rand_num_gen_module|random[2]                                                                               ; 3       ;
; cpu:inst12|rand_num_gen:rand_num_gen_module|random[3]                                                                               ; 3       ;
; SoC:inst6|SoC_cpu:cpu|M_wr_dst_reg                                                                                                  ; 67      ;
; SoC:inst6|SoC_cpu:cpu|M_pipe_flush_waddr[16]                                                                                        ; 1       ;
; SoC:inst6|SoC_cpu:cpu|ic_tag_clr_valid_bits                                                                                         ; 1       ;
; SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[16] ; 2       ;
; SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg|oci_ienable[1]  ; 2       ;
; SoC:inst6|SoC_cpu:cpu|clr_break_line                                                                                                ; 4       ;
; SoC:inst6|SoC_timer:timer|internal_counter[3]                                                                                       ; 3       ;
; SoC:inst6|SoC_timer:timer|internal_counter[15]                                                                                      ; 3       ;
; SoC:inst6|SoC_timer:timer|internal_counter[14]                                                                                      ; 3       ;
; SoC:inst6|SoC_timer:timer|internal_counter[9]                                                                                       ; 3       ;
; SoC:inst6|SoC_timer:timer|internal_counter[8]                                                                                       ; 3       ;
; SoC:inst6|SoC_timer:timer|internal_counter[6]                                                                                       ; 3       ;
; SoC:inst6|SoC_timer:timer|internal_counter[2]                                                                                       ; 3       ;
; SoC:inst6|SoC_timer:timer|internal_counter[1]                                                                                       ; 3       ;
; SoC:inst6|SoC_timer:timer|internal_counter[0]                                                                                       ; 3       ;
; SoC:inst6|SoC_timer:timer|period_l_register[2]                                                                                      ; 2       ;
; SoC:inst6|SoC_timer:timer|period_l_register[3]                                                                                      ; 2       ;
; SoC:inst6|SoC_timer:timer|period_l_register[0]                                                                                      ; 2       ;
; SoC:inst6|SoC_timer:timer|period_l_register[1]                                                                                      ; 2       ;
; SoC:inst6|SoC_timer:timer|period_l_register[15]                                                                                     ; 2       ;
; SoC:inst6|SoC_timer:timer|period_l_register[14]                                                                                     ; 2       ;
; SoC:inst6|SoC_timer:timer|period_l_register[9]                                                                                      ; 2       ;
; SoC:inst6|SoC_timer:timer|period_l_register[8]                                                                                      ; 2       ;
; SoC:inst6|SoC_timer:timer|period_l_register[6]                                                                                      ; 2       ;
; Total number of inverted registers = 54                                                                                             ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |system|cpu:inst12|reg_file:myreg|REGISTERS[31][11] ;
; 7:1                ; 13 bits   ; 52 LEs        ; 39 LEs               ; 13 LEs                 ; Yes        ; |system|cpu:inst12|reg_file:myreg|REGISTERS[31][0]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ssm1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC:inst6|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+-----------------------------------+
; Assignment      ; Value ; From ; To                                ;
+-----------------+-------+------+-----------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                             ;
+-----------------+-------+------+-----------------------------------+


+------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------+
; Assignment      ; Value ; From ; To                                    ;
+-----------------+-------+------+---------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                 ;
+-----------------+-------+------+---------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_003 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_004 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_005 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_006 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_007 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_008 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_009 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_010 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_011 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_012 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_013 ;
+-----------------+-------+------+-------------------------------------------+
; Assignment      ; Value ; From ; To                                        ;
+-----------------+-------+------+-------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                     ;
+-----------------+-------+------+-------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_display:inst ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                       ;
; LCD_LINE1      ; 5     ; Signed Integer                       ;
; LCD_CH_LINE    ; 21    ; Signed Integer                       ;
; LCD_LINE2      ; 22    ; Signed Integer                       ;
; LUT_SIZE       ; 38    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_display:inst|lcd_controller:u0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_onchip_mem:onchip_mem ;
+----------------+-----------------------+-----------------------------------------+
; Parameter Name ; Value                 ; Type                                    ;
+----------------+-----------------------+-----------------------------------------+
; INIT_FILE      ; ../SoC_onchip_mem.hex ; String                                  ;
+----------------+-----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; SoC_onchip_mem.hex   ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 65536                ; Signed Integer                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_ssm1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                ;
; lpm_width               ; 8           ; Signed Integer                                                                                                ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                       ;
; DEVICE_FAMILY           ; Stratix V   ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_rfd1 ; Untyped                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                ;
; lpm_width               ; 8           ; Signed Integer                                                                                                ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                       ;
; DEVICE_FAMILY           ; Stratix V   ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_rfd1 ; Untyped                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                     ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                              ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                        ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                        ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                             ;
+--------------------------------+-------+------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                   ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                   ;
+--------------------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                              ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:addr_select_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                         ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:data_in_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                     ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:clk_sel_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                     ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:clk_out_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                     ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:alu_sel_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                     ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:reset_out_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                       ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:ins_inject_addr_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                             ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:ins_inject_data_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                             ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_translator:ins_inject_clock_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                              ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                  ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                  ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                                  ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                                  ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                                  ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                  ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                  ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                  ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                  ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                           ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                           ;
; PKT_CACHE_H               ; 92    ; Signed Integer                                                                                           ;
; PKT_CACHE_L               ; 89    ; Signed Integer                                                                                           ;
; PKT_THREAD_ID_H           ; 85    ; Signed Integer                                                                                           ;
; PKT_THREAD_ID_L           ; 85    ; Signed Integer                                                                                           ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                           ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                           ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                           ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                           ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                           ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                           ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                           ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                           ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                           ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:onchip_mem_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                  ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                  ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                  ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                  ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                  ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                  ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                             ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                             ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:addr_select_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                        ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:addr_select_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:addr_select_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:data_in_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:data_in_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:data_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:clk_sel_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:clk_sel_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:clk_sel_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:clk_out_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:clk_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:clk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:alu_sel_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                    ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                    ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                    ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                    ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                    ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                    ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                    ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                    ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                    ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                    ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                    ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                    ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                    ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                    ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                    ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:alu_sel_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:alu_sel_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                               ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                               ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:reset_out_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                      ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:reset_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:reset_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:ins_inject_addr_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:ins_inject_addr_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:ins_inject_addr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:ins_inject_data_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:ins_inject_data_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:ins_inject_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:ins_inject_clock_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 88    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 86    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 94    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 93    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 95    ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                                                                             ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 96    ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_slave_agent:ins_inject_clock_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_avalon_sc_fifo:ins_inject_clock_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 96    ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 96    ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_addr_router:addr_router|SoC_addr_router_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 1     ; Signed Integer                                                                                             ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_addr_router_001:addr_router_001|SoC_addr_router_001_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 1     ; Signed Integer                                                                                                         ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router:id_router|SoC_id_router_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                       ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router:id_router_001|SoC_id_router_default_decode:the_default_decode ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                           ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_002|SoC_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_003|SoC_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_004|SoC_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_005|SoC_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_006|SoC_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_007|SoC_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_008|SoC_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_009|SoC_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_010|SoC_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_011|SoC_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_012|SoC_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_id_router_002:id_router_013|SoC_id_router_002_default_decode:the_default_decode ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                   ;
; DEFAULT_DESTID  ; 1     ; Signed Integer                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+----------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                     ;
+---------------------------+-------+----------------------------------------------------------+
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                           ;
; PKT_DEST_ID_H             ; 84    ; Signed Integer                                           ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                           ;
; ST_DATA_W                 ; 95    ; Signed Integer                                           ;
; ST_CHANNEL_W              ; 14    ; Signed Integer                                           ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                           ;
; VALID_WIDTH               ; 14    ; Signed Integer                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                           ;
+---------------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_reset_controller:rst_controller ;
+-------------------------+----------+----------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                     ;
+-------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                   ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                           ;
+-------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                     ;
; SCHEME         ; round-robin ; String                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                   ;
+----------------+-------------+----------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                         ;
; SCHEME         ; round-robin ; String                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                          ;
; SCHEME         ; no-arb ; String                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 14     ; Signed Integer                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC:inst6|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 28    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 1                                                             ;
; Entity Instance                           ; SoC:inst6|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                   ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                        ;
; Entity Instance            ; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                             ;
;     -- lpm_width           ; 8                                                                                                        ;
;     -- LPM_NUMWORDS        ; 64                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                       ;
; Entity Instance            ; SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                             ;
;     -- lpm_width           ; 8                                                                                                        ;
;     -- LPM_NUMWORDS        ; 64                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst12|mux4to1_32bit:regWriteSelMUX" ;
+--------+-------+----------+-----------------------------------------+
; Port   ; Type  ; Severity ; Details                                 ;
+--------+-------+----------+-----------------------------------------+
; INPUT3 ; Input ; Info     ; Stuck at GND                            ;
+--------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Multiplication:END"                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Exception  ; Output ; Info     ; Explicitly unconnected                                                              ;
; Overflow   ; Output ; Info     ; Explicitly unconnected                                                              ;
; Underflow  ; Output ; Info     ; Explicitly unconnected                                                              ;
; result[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X1|Multiplication:M2" ;
+-----------+--------+----------+------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------+
; Exception ; Output ; Info     ; Explicitly unconnected                                                 ;
; Overflow  ; Output ; Info     ; Explicitly unconnected                                                 ;
; Underflow ; Output ; Info     ; Explicitly unconnected                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X1|Addition_Subtraction:A1" ;
+------------------+--------+----------+-----------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                               ;
+------------------+--------+----------+-----------------------------------------------------------------------+
; a_operand[29..0] ; Input  ; Info     ; Stuck at GND                                                          ;
; a_operand[31]    ; Input  ; Info     ; Stuck at GND                                                          ;
; a_operand[30]    ; Input  ; Info     ; Stuck at VCC                                                          ;
; b_operand[31]    ; Input  ; Info     ; Stuck at VCC                                                          ;
; AddBar_Sub       ; Input  ; Info     ; Stuck at GND                                                          ;
; Exception        ; Output ; Info     ; Explicitly unconnected                                                ;
+------------------+--------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X1|Multiplication:M1"               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Exception  ; Output ; Info     ; Explicitly unconnected                                                              ;
; Overflow   ; Output ; Info     ; Explicitly unconnected                                                              ;
; Underflow  ; Output ; Info     ; Explicitly unconnected                                                              ;
; result[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Addition_Subtraction:X0" ;
+-------------------+--------+----------+---------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                 ;
+-------------------+--------+----------+---------------------------------------------------------+
; b_operand[21..20] ; Input  ; Info     ; Stuck at VCC                                            ;
; b_operand[13..12] ; Input  ; Info     ; Stuck at VCC                                            ;
; b_operand[5..4]   ; Input  ; Info     ; Stuck at VCC                                            ;
; b_operand[29..22] ; Input  ; Info     ; Stuck at GND                                            ;
; b_operand[17..16] ; Input  ; Info     ; Stuck at GND                                            ;
; b_operand[9..8]   ; Input  ; Info     ; Stuck at GND                                            ;
; b_operand[31]     ; Input  ; Info     ; Stuck at GND                                            ;
; b_operand[30]     ; Input  ; Info     ; Stuck at VCC                                            ;
; b_operand[19]     ; Input  ; Info     ; Stuck at GND                                            ;
; b_operand[18]     ; Input  ; Info     ; Stuck at VCC                                            ;
; b_operand[15]     ; Input  ; Info     ; Stuck at VCC                                            ;
; b_operand[14]     ; Input  ; Info     ; Stuck at GND                                            ;
; b_operand[11]     ; Input  ; Info     ; Stuck at GND                                            ;
; b_operand[10]     ; Input  ; Info     ; Stuck at VCC                                            ;
; b_operand[7]      ; Input  ; Info     ; Stuck at VCC                                            ;
; b_operand[6]      ; Input  ; Info     ; Stuck at GND                                            ;
; b_operand[3]      ; Input  ; Info     ; Stuck at GND                                            ;
; b_operand[2]      ; Input  ; Info     ; Stuck at VCC                                            ;
; b_operand[1]      ; Input  ; Info     ; Stuck at GND                                            ;
; b_operand[0]      ; Input  ; Info     ; Stuck at VCC                                            ;
; AddBar_Sub        ; Input  ; Info     ; Stuck at GND                                            ;
; Exception         ; Output ; Info     ; Explicitly unconnected                                  ;
+-------------------+--------+----------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Multiplication:x0" ;
+-------------------+--------+----------+---------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                           ;
+-------------------+--------+----------+---------------------------------------------------+
; a_operand[31..30] ; Input  ; Info     ; Stuck at VCC                                      ;
; a_operand[17..16] ; Input  ; Info     ; Stuck at VCC                                      ;
; a_operand[9..8]   ; Input  ; Info     ; Stuck at VCC                                      ;
; a_operand[1..0]   ; Input  ; Info     ; Stuck at VCC                                      ;
; a_operand[29..20] ; Input  ; Info     ; Stuck at GND                                      ;
; a_operand[13..12] ; Input  ; Info     ; Stuck at GND                                      ;
; a_operand[5..4]   ; Input  ; Info     ; Stuck at GND                                      ;
; a_operand[19]     ; Input  ; Info     ; Stuck at VCC                                      ;
; a_operand[18]     ; Input  ; Info     ; Stuck at GND                                      ;
; a_operand[15]     ; Input  ; Info     ; Stuck at GND                                      ;
; a_operand[14]     ; Input  ; Info     ; Stuck at VCC                                      ;
; a_operand[11]     ; Input  ; Info     ; Stuck at VCC                                      ;
; a_operand[10]     ; Input  ; Info     ; Stuck at GND                                      ;
; a_operand[7]      ; Input  ; Info     ; Stuck at GND                                      ;
; a_operand[6]      ; Input  ; Info     ; Stuck at VCC                                      ;
; a_operand[3]      ; Input  ; Info     ; Stuck at VCC                                      ;
; a_operand[2]      ; Input  ; Info     ; Stuck at GND                                      ;
; Exception         ; Output ; Info     ; Explicitly unconnected                            ;
; Overflow          ; Output ; Info     ; Explicitly unconnected                            ;
; Underflow         ; Output ; Info     ; Explicitly unconnected                            ;
+-------------------+--------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst12|alu:myAlu|FALU:falu|Addition_Subtraction:AuI|priority_encoder:pe"                       ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Significand[24..23] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst12|alu:myAlu|FALU:falu"                                                                                                                                                ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Operation[3]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; Exception     ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (3 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; Exception[-1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; Overflow      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; Underflow     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst12|control_unit:myControl|mux2to1_3bit:float_inst_mux"                                                                                  ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; INPUT1 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "INPUT1[2..1]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:inst12|control_unit:myControl|mux2to1_3bit:funct3_mux"                                                                  ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                   ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; INPUT2 ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; RESULT ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "RESULT[2..1]" have no fanouts ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                 ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; b[27..1] ; Input  ; Info     ; Stuck at GND                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|SoC_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_reset_controller:rst_controller" ;
+------------+-------+----------+----------------------------------------------+
; Port       ; Type  ; Severity ; Details                                      ;
+------------+-------+----------+----------------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                 ;
+------------+-------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|SoC_id_router_002:id_router_002|SoC_id_router_002_default_decode:the_default_decode"        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|SoC_id_router:id_router|SoC_id_router_default_decode:the_default_decode"                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:ins_inject_clock_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:ins_inject_data_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:ins_inject_addr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:reset_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:alu_sel_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:clk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:clk_sel_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:data_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:addr_select_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:ins_inject_clock_s1_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                                  ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                  ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                  ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                            ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                            ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                  ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                  ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                            ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                  ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                  ;
+-----------------------+--------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:ins_inject_data_s1_translator" ;
+-----------------------+--------+----------+--------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                ;
+-----------------------+--------+----------+--------------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                                 ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                 ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                 ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                 ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                 ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                           ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                           ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                 ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                 ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                 ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                           ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                 ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                 ;
+-----------------------+--------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:ins_inject_addr_s1_translator" ;
+-----------------------+--------+----------+--------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                ;
+-----------------------+--------+----------+--------------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                                 ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                 ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                 ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                 ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                 ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                           ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                           ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                 ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                 ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                 ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                           ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                 ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                 ;
+-----------------------+--------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:reset_out_s1_translator" ;
+-----------------------+--------+----------+--------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                          ;
+-----------------------+--------+----------+--------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                           ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                           ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                           ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                           ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                           ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                     ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                     ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                           ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                           ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                           ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                     ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                           ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                           ;
+-----------------------+--------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:alu_sel_s1_translator" ;
+-----------------------+--------+----------+------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                        ;
+-----------------------+--------+----------+------------------------------------------------+
; av_write              ; Output ; Info     ; Explicitly unconnected                         ;
; av_read               ; Output ; Info     ; Explicitly unconnected                         ;
; av_writedata          ; Output ; Info     ; Explicitly unconnected                         ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                         ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                         ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                         ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                         ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                   ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                   ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                         ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                         ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                         ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                         ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                   ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                         ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                         ;
+-----------------------+--------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:clk_out_s1_translator" ;
+-----------------------+--------+----------+------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                        ;
+-----------------------+--------+----------+------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                         ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                         ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                         ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                         ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                         ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                   ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                   ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                         ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                         ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                         ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                   ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                         ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                         ;
+-----------------------+--------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:clk_sel_s1_translator" ;
+-----------------------+--------+----------+------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                        ;
+-----------------------+--------+----------+------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                         ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                         ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                         ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                         ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                         ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                   ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                   ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                         ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                         ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                         ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                   ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                         ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                         ;
+-----------------------+--------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:data_in_s1_translator" ;
+-----------------------+--------+----------+------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                        ;
+-----------------------+--------+----------+------------------------------------------------+
; av_write              ; Output ; Info     ; Explicitly unconnected                         ;
; av_read               ; Output ; Info     ; Explicitly unconnected                         ;
; av_writedata          ; Output ; Info     ; Explicitly unconnected                         ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                         ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                         ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                         ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                         ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                   ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                   ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                         ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                         ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                         ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                         ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                   ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                         ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                         ;
+-----------------------+--------+----------+------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:addr_select_s1_translator" ;
+-----------------------+--------+----------+----------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                            ;
+-----------------------+--------+----------+----------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                             ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                             ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                             ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                             ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                             ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                       ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                       ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                             ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                             ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                             ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                       ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                             ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                             ;
+-----------------------+--------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                 ;
+-----------------------+--------+----------+---------------------------------------------------------+
; av_write              ; Output ; Info     ; Explicitly unconnected                                  ;
; av_read               ; Output ; Info     ; Explicitly unconnected                                  ;
; av_writedata          ; Output ; Info     ; Explicitly unconnected                                  ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                  ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                  ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                            ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                            ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                  ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                  ;
; av_chipselect         ; Output ; Info     ; Explicitly unconnected                                  ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                            ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                  ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                  ;
+-----------------------+--------+----------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:timer_s1_translator" ;
+-----------------------+--------+----------+----------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                      ;
+-----------------------+--------+----------+----------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                       ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                       ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                       ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                       ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                       ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                 ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                 ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                       ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                       ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                       ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                 ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                       ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                       ;
+-----------------------+--------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+-----------------------+--------+----------+-------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                            ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                            ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                            ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                            ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                      ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                            ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                            ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                            ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                      ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                            ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+-----------------------+--------+----------+---------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                           ;
+-----------------------+--------+----------+---------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                            ;
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                            ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                            ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                            ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                      ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                      ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                            ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                            ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                      ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                            ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                            ;
+-----------------------+--------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+-----------------------+--------+----------+-----------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------+
; av_read               ; Output ; Info     ; Explicitly unconnected                                    ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                    ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                    ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                              ;
; av_waitrequest        ; Input  ; Info     ; Stuck at GND                                              ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                    ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                    ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                    ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                              ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_merlin_master_translator:cpu_data_master_translator" ;
+-----------------------+--------+----------+------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                              ;
+-----------------------+--------+----------+------------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                         ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                         ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                         ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                         ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                               ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                         ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                               ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                         ;
+-----------------------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+-----------------------+--------+----------+-------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                                ;
; av_byteenable         ; Input  ; Info     ; Stuck at VCC                                                ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                                ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                                ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                                ;
; av_write              ; Input  ; Info     ; Stuck at GND                                                ;
; av_writedata          ; Input  ; Info     ; Stuck at GND                                                ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                                ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                                ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                      ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic"                                                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0"                                                                            ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "SoC:inst6|SoC_cpu:cpu"         ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_display:inst|hex2_char:hex12c"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; char[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_display:inst|hex2_char:hex11c"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; char[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_display:inst|hex2_char:hex10c"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; char[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_display:inst|hex2_char:hex9c"                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; char[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_display:inst|hex2_char:hex8c"                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; char[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_display:inst|hex2_char:hex7c"                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; char[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_display:inst|hex2_char:hex6c"                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; char[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_display:inst|hex2_char:hex5c"                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; char[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_display:inst|hex2_char:hex4c"                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; char[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_display:inst|hex2_char:hex3c"                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; char[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_display:inst|hex2_char:hex2c"                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; char[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcd_display:inst|hex2_char:hex1c"                                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; char[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 40                          ;
; stratixv_ff           ; 13291                       ;
;     CLR               ; 401                         ;
;     CLR SCLR          ; 43                          ;
;     CLR SLD           ; 58                          ;
;     ENA               ; 8389                        ;
;     ENA CLR           ; 552                         ;
;     ENA CLR SCLR      ; 65                          ;
;     ENA CLR SCLR SLD  ; 32                          ;
;     ENA CLR SLD       ; 57                          ;
;     ENA SCLR          ; 3101                        ;
;     ENA SCLR SLD      ; 24                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 471                         ;
;     SCLR SLD          ; 13                          ;
;     plain             ; 76                          ;
; stratixv_lcell_comb   ; 11104                       ;
;     arith             ; 1023                        ;
;         0 data inputs ; 27                          ;
;         1 data inputs ; 371                         ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 204                         ;
;         4 data inputs ; 121                         ;
;         5 data inputs ; 260                         ;
;     extend            ; 42                          ;
;         7 data inputs ; 42                          ;
;     normal            ; 9986                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 47                          ;
;         2 data inputs ; 1431                        ;
;         3 data inputs ; 643                         ;
;         4 data inputs ; 909                         ;
;         5 data inputs ; 1137                        ;
;         6 data inputs ; 5818                        ;
;     shared            ; 53                          ;
;         0 data inputs ; 5                           ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 26                          ;
; stratixv_mac          ; 15                          ;
; stratixv_ram_block    ; 288                         ;
;                       ;                             ;
; Max LUT depth         ; 96.90                       ;
; Average LUT depth     ; 22.68                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Dec 05 11:59:48 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu/random_number_generator_module/rand_num_gen.v
    Info (12023): Found entity 1: rand_num_gen File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/random_number_generator_module/rand_num_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/soc.v
    Info (12023): Found entity 1: SoC File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_irq_mapper.sv
    Info (12023): Found entity 1: SoC_irq_mapper File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_irq_mapper.sv Line: 31
Info (12021): Found 2 design units, including 2 entities, in source file debug_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: SoC_rsp_xbar_mux_001 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_rsp_xbar_mux.sv
    Info (12023): Found entity 1: SoC_rsp_xbar_mux File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: SoC_rsp_xbar_demux_002 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_rsp_xbar_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_rsp_xbar_demux.sv
    Info (12023): Found entity 1: SoC_rsp_xbar_demux File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_rsp_xbar_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_cmd_xbar_mux.sv
    Info (12023): Found entity 1: SoC_cmd_xbar_mux File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: SoC_cmd_xbar_demux_001 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cmd_xbar_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_cmd_xbar_demux.sv
    Info (12023): Found entity 1: SoC_cmd_xbar_demux File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cmd_xbar_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_reset_controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file debug_soc/synthesis/submodules/soc_id_router_002.sv
    Info (12023): Found entity 1: SoC_id_router_002_default_decode File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_id_router_002.sv Line: 32
    Info (12023): Found entity 2: SoC_id_router_002 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_id_router_002.sv Line: 54
Info (12021): Found 2 design units, including 2 entities, in source file debug_soc/synthesis/submodules/soc_id_router.sv
    Info (12023): Found entity 1: SoC_id_router_default_decode File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_id_router.sv Line: 32
    Info (12023): Found entity 2: SoC_id_router File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_id_router.sv Line: 54
Info (12021): Found 2 design units, including 2 entities, in source file debug_soc/synthesis/submodules/soc_addr_router_001.sv
    Info (12023): Found entity 1: SoC_addr_router_001_default_decode File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_router_001.sv Line: 32
    Info (12023): Found entity 2: SoC_addr_router_001 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_router_001.sv Line: 54
Info (12021): Found 2 design units, including 2 entities, in source file debug_soc/synthesis/submodules/soc_addr_router.sv
    Info (12023): Found entity 1: SoC_addr_router_default_decode File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_router.sv Line: 32
    Info (12023): Found entity 2: SoC_addr_router File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_router.sv Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_master_translator.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_ins_inject_data.v
    Info (12023): Found entity 1: SoC_ins_inject_data File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_ins_inject_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_ins_inject_addr.v
    Info (12023): Found entity 1: SoC_ins_inject_addr File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_ins_inject_addr.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_clk_sel.v
    Info (12023): Found entity 1: SoC_clk_sel File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_clk_sel.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_data_in.v
    Info (12023): Found entity 1: SoC_data_in File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_data_in.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_addr_select.v
    Info (12023): Found entity 1: SoC_addr_select File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_select.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_sysid.v
    Info (12023): Found entity 1: SoC_sysid File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_sysid.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_timer.v
    Info (12023): Found entity 1: SoC_timer File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_timer.v Line: 21
Info (12021): Found 7 design units, including 7 entities, in source file debug_soc/synthesis/submodules/soc_jtag_uart_0.v
    Info (12023): Found entity 1: SoC_jtag_uart_0_log_module File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: SoC_jtag_uart_0_sim_scfifo_w File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 68
    Info (12023): Found entity 3: SoC_jtag_uart_0_scfifo_w File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 126
    Info (12023): Found entity 4: SoC_jtag_uart_0_drom_module File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 211
    Info (12023): Found entity 5: SoC_jtag_uart_0_sim_scfifo_r File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 365
    Info (12023): Found entity 6: SoC_jtag_uart_0_scfifo_r File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 453
    Info (12023): Found entity 7: SoC_jtag_uart_0 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 540
Info (12021): Found 24 design units, including 24 entities, in source file debug_soc/synthesis/submodules/soc_cpu.v
    Info (12023): Found entity 1: SoC_cpu_ic_data_module File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 21
    Info (12023): Found entity 2: SoC_cpu_ic_tag_module File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 86
    Info (12023): Found entity 3: SoC_cpu_register_bank_a_module File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 152
    Info (12023): Found entity 4: SoC_cpu_register_bank_b_module File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 218
    Info (12023): Found entity 5: SoC_cpu_nios2_oci_debug File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 284
    Info (12023): Found entity 6: SoC_cpu_ociram_lpm_dram_bdp_component_module File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 412
    Info (12023): Found entity 7: SoC_cpu_nios2_ocimem File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 505
    Info (12023): Found entity 8: SoC_cpu_nios2_avalon_reg File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 651
    Info (12023): Found entity 9: SoC_cpu_nios2_oci_break File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 745
    Info (12023): Found entity 10: SoC_cpu_nios2_oci_xbrk File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 1039
    Info (12023): Found entity 11: SoC_cpu_nios2_oci_dbrk File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 1247
    Info (12023): Found entity 12: SoC_cpu_nios2_oci_itrace File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 1435
    Info (12023): Found entity 13: SoC_cpu_nios2_oci_td_mode File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 1780
    Info (12023): Found entity 14: SoC_cpu_nios2_oci_dtrace File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 1847
    Info (12023): Found entity 15: SoC_cpu_nios2_oci_compute_tm_count File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 1941
    Info (12023): Found entity 16: SoC_cpu_nios2_oci_fifowp_inc File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2012
    Info (12023): Found entity 17: SoC_cpu_nios2_oci_fifocount_inc File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2054
    Info (12023): Found entity 18: SoC_cpu_nios2_oci_fifo File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2100
    Info (12023): Found entity 19: SoC_cpu_nios2_oci_pib File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2605
    Info (12023): Found entity 20: SoC_cpu_traceram_lpm_dram_bdp_component_module File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2673
    Info (12023): Found entity 21: SoC_cpu_nios2_oci_im File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2762
    Info (12023): Found entity 22: SoC_cpu_nios2_performance_monitors File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2899
    Info (12023): Found entity 23: SoC_cpu_nios2_oci File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2915
    Info (12023): Found entity 24: SoC_cpu File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 3414
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: SoC_cpu_jtag_debug_module_sysclk File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: SoC_cpu_jtag_debug_module_tck File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: SoC_cpu_jtag_debug_module_wrapper File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_cpu_oci_test_bench.v
    Info (12023): Found entity 1: SoC_cpu_oci_test_bench File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_cpu_test_bench.v
    Info (12023): Found entity 1: SoC_cpu_test_bench File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file debug_soc/synthesis/submodules/soc_onchip_mem.v
    Info (12023): Found entity 1: SoC_onchip_mem File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_onchip_mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu/f_alu_module/priority_encoder.v
    Info (12023): Found entity 1: priority_encoder File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/priority_encoder.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu/f_alu_module/multiplication.v
    Info (12023): Found entity 1: Multiplication File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Multiplication.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/f_alu_module/iteration.v
    Info (12023): Found entity 1: Iteration File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Iteration.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu/f_alu_module/floating_point_to_integer.v
    Info (12023): Found entity 1: Floating_Point_to_Integer File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Floating_Point_to_Integer.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu/f_alu_module/falu.v
    Info (12023): Found entity 1: FALU File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file cpu/f_alu_module/division.v
    Info (12023): Found entity 1: Division File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Division.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file cpu/f_alu_module/comparison.v
    Info (12023): Found entity 1: Comparison File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Comparison.v Line: 8
Warning (12019): Can't analyze file -- file cpu/f_alu_module/ALU_Tb.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file cpu/f_alu_module/addition-subtraction.v
    Info (12023): Found entity 1: Addition_Subtraction File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file cpu/debug_modules/lcd_module/lcd_display.v
    Info (12023): Found entity 1: lcd_display File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/debug_modules/lcd_module/lcd_controller.v
    Info (12023): Found entity 1: lcd_controller File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/debug_modules/lcd_module/hex2_char.v
    Info (12023): Found entity 1: hex2_char File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/hex2_char.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/debug_modules/seven_segment.v
    Info (12023): Found entity 1: seven_segment File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/seven_segment.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/clock/freq_divider.v
    Info (12023): Found entity 1: freq_divider File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/clock/freq_divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/testbench/testbenchcpu.v
    Info (12023): Found entity 1: testbenchCPU File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/testbench/testbenchCPU.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file cpu/supported_modules/twoscomp.v
    Info (12023): Found entity 1: twosComp File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/twosComp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux16to1_128bit.v
    Info (12023): Found entity 1: mux16to1_128bit File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_128bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux16to1_28bit.v
    Info (12023): Found entity 1: mux16to1_28bit File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_28bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux4to1_32bit.v
    Info (12023): Found entity 1: mux4to1_32bit File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux4to1_32bit.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux2to1_32bit.v
    Info (12023): Found entity 1: mux2to1_32bit File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux2to1_3bit.v
    Info (12023): Found entity 1: mux2to1_3bit File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_3bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/supported_modules/adder.v
    Info (12023): Found entity 1: adder File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/register_file_module/reg_file.v
    Info (12023): Found entity 1: reg_file File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/register_file_module/reg_file.v Line: 1
Warning (10238): Verilog Module Declaration warning at ins_memory.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "ins_memory" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu/instruction_memory_module/ins_memory.v
    Info (12023): Found entity 1: ins_memory File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/immediate_select_module/immediate_select.v
    Info (12023): Found entity 1: immediate_select File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/forward_unit_modules/stage4_forward_unit.v
    Info (12023): Found entity 1: stage4_forward_unit File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage4_forward_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/forward_unit_modules/stage3_forward_unit.v
    Info (12023): Found entity 1: stage3_forward_unit File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage3_forward_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/data_memory_module/data_memory.v
    Info (12023): Found entity 1: data_memory File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu_module/cpu.v
    Info (12023): Found entity 1: cpu File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cpu/control_unit_module/control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu/branch_select_module/branch_select.v
    Info (12023): Found entity 1: branch_select File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/branch_select_module/branch_select.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu/alu_module/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system.bdf
    Info (12023): Found entity 1: system
Warning (10236): Verilog HDL Implicit Net warning at Addition-Subtraction.v(43): created implicit net for "exp_a" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at Addition-Subtraction.v(44): created implicit net for "exp_b" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at Addition-Subtraction.v(67): created implicit net for "perform" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v Line: 67
Warning (10037): Verilog HDL or VHDL warning at SoC_cpu.v(1748): conditional expression evaluates to a constant File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 1748
Warning (10037): Verilog HDL or VHDL warning at SoC_cpu.v(1750): conditional expression evaluates to a constant File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 1750
Warning (10037): Verilog HDL or VHDL warning at SoC_cpu.v(1906): conditional expression evaluates to a constant File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 1906
Warning (10037): Verilog HDL or VHDL warning at SoC_cpu.v(2825): conditional expression evaluates to a constant File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2825
Info (12127): Elaborating entity "system" for the top level hierarchy
Info (12128): Elaborating entity "lcd_display" for hierarchy "lcd_display:inst"
Warning (10230): Verilog HDL assignment warning at lcd_display.v(143): truncated value with size 10 to match size of target (9) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v Line: 143
Warning (10230): Verilog HDL assignment warning at lcd_display.v(144): truncated value with size 10 to match size of target (9) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v Line: 144
Warning (10230): Verilog HDL assignment warning at lcd_display.v(148): truncated value with size 10 to match size of target (9) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v Line: 148
Warning (10230): Verilog HDL assignment warning at lcd_display.v(149): truncated value with size 10 to match size of target (9) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v Line: 149
Warning (10230): Verilog HDL assignment warning at lcd_display.v(153): truncated value with size 10 to match size of target (9) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v Line: 153
Warning (10230): Verilog HDL assignment warning at lcd_display.v(154): truncated value with size 10 to match size of target (9) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v Line: 154
Warning (10230): Verilog HDL assignment warning at lcd_display.v(162): truncated value with size 10 to match size of target (9) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v Line: 162
Warning (10230): Verilog HDL assignment warning at lcd_display.v(163): truncated value with size 10 to match size of target (9) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v Line: 163
Warning (10230): Verilog HDL assignment warning at lcd_display.v(167): truncated value with size 10 to match size of target (9) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v Line: 167
Warning (10230): Verilog HDL assignment warning at lcd_display.v(168): truncated value with size 10 to match size of target (9) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v Line: 168
Warning (10230): Verilog HDL assignment warning at lcd_display.v(172): truncated value with size 10 to match size of target (9) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v Line: 172
Warning (10230): Verilog HDL assignment warning at lcd_display.v(173): truncated value with size 10 to match size of target (9) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v Line: 173
Info (12128): Elaborating entity "hex2_char" for hierarchy "lcd_display:inst|hex2_char:hex1c" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v Line: 103
Info (12128): Elaborating entity "lcd_controller" for hierarchy "lcd_display:inst|lcd_controller:u0" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/LCD_Module/lcd_display.v Line: 206
Info (12128): Elaborating entity "freq_divider" for hierarchy "freq_divider:inst3"
Info (12128): Elaborating entity "SoC" for hierarchy "SoC:inst6"
Info (12128): Elaborating entity "SoC_onchip_mem" for hierarchy "SoC:inst6|SoC_onchip_mem:onchip_mem" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 879
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst6|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_onchip_mem.v Line: 96
Info (12130): Elaborated megafunction instantiation "SoC:inst6|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_onchip_mem.v Line: 96
Info (12133): Instantiated megafunction "SoC:inst6|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_onchip_mem.v Line: 96
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "SoC_onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "65536"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ssm1.tdf
    Info (12023): Found entity 1: altsyncram_ssm1 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_ssm1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_ssm1" for hierarchy "SoC:inst6|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ssm1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ama.tdf
    Info (12023): Found entity 1: decode_ama File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/decode_ama.tdf Line: 22
Info (12128): Elaborating entity "decode_ama" for hierarchy "SoC:inst6|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ssm1:auto_generated|decode_ama:decode3" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_ssm1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7ib.tdf
    Info (12023): Found entity 1: mux_7ib File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/mux_7ib.tdf Line: 22
Info (12128): Elaborating entity "mux_7ib" for hierarchy "SoC:inst6|SoC_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ssm1:auto_generated|mux_7ib:mux2" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_ssm1.tdf Line: 44
Info (12128): Elaborating entity "SoC_cpu" for hierarchy "SoC:inst6|SoC_cpu:cpu" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 908
Info (12128): Elaborating entity "SoC_cpu_test_bench" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_test_bench:the_SoC_cpu_test_bench" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 4854
Info (12128): Elaborating entity "SoC_cpu_ic_data_module" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 5712
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 58
Info (12133): Instantiated megafunction "SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k7o1.tdf
    Info (12023): Found entity 1: altsyncram_k7o1 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_k7o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k7o1" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_data_module:SoC_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_k7o1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "SoC_cpu_ic_tag_module" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 5778
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 123
Info (12130): Elaborated megafunction instantiation "SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 123
Info (12133): Instantiated megafunction "SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 123
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "SoC_cpu_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_47r1.tdf
    Info (12023): Found entity 1: altsyncram_47r1 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_47r1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_47r1" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_ic_tag_module:SoC_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_47r1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "SoC_cpu_register_bank_a_module" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 6320
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 189
Info (12130): Elaborated megafunction instantiation "SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 189
Info (12133): Instantiated megafunction "SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 189
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "SoC_cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1tq1.tdf
    Info (12023): Found entity 1: altsyncram_1tq1 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_1tq1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1tq1" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_1tq1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "SoC_cpu_register_bank_b_module" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 6342
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 255
Info (12130): Elaborated megafunction instantiation "SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 255
Info (12133): Instantiated megafunction "SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 255
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "SoC_cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2tq1.tdf
    Info (12023): Found entity 1: altsyncram_2tq1 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_2tq1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2tq1" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_2tq1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "SoC_cpu_nios2_oci" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 6861
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_debug" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 3124
Info (12128): Elaborating entity "SoC_cpu_nios2_ocimem" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 3144
Info (12128): Elaborating entity "SoC_cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 618
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 466
Info (12130): Elaborated megafunction instantiation "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 466
Info (12133): Instantiated megafunction "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 466
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "SoC_cpu_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r6i2.tdf
    Info (12023): Found entity 1: altsyncram_r6i2 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_r6i2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r6i2" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem|SoC_cpu_ociram_lpm_dram_bdp_component_module:SoC_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_r6i2:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "SoC_cpu_nios2_avalon_reg" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 3164
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_break" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 3195
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_xbrk" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 3217
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_dbrk" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 3244
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_itrace" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 3284
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_dtrace" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 3299
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_td_mode" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 1895
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_fifo" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 3318
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_compute_tm_count" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_nios2_oci_compute_tm_count:SoC_cpu_nios2_oci_compute_tm_count_tm_count" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2227
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_fifowp_inc" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_nios2_oci_fifowp_inc:SoC_cpu_nios2_oci_fifowp_inc_fifowp" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2237
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_fifocount_inc" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_nios2_oci_fifocount_inc:SoC_cpu_nios2_oci_fifocount_inc_fifocount" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2247
Info (12128): Elaborating entity "SoC_cpu_oci_test_bench" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo|SoC_cpu_oci_test_bench:the_SoC_cpu_oci_test_bench" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2256
Warning (12158): Entity "SoC_cpu_oci_test_bench" contains only dangling pins File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2256
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_pib" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 3328
Info (12128): Elaborating entity "SoC_cpu_nios2_oci_im" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 3349
Info (12128): Elaborating entity "SoC_cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2885
Info (12128): Elaborating entity "altsyncram" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2724
Info (12130): Elaborated megafunction instantiation "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2724
Info (12133): Instantiated megafunction "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2724
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8ua2.tdf
    Info (12023): Found entity 1: altsyncram_8ua2 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_8ua2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_8ua2" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im|SoC_cpu_traceram_lpm_dram_bdp_component_module:SoC_cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_8ua2:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "SoC_cpu_jtag_debug_module_wrapper" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 3392
Info (12128): Elaborating entity "SoC_cpu_jtag_debug_module_tck" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v Line: 165
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v Line: 202
Info (12130): Elaborated megafunction instantiation "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v Line: 202
Info (12133): Instantiated megafunction "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v Line: 202
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "SoC_cpu_jtag_debug_module_sysclk" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v Line: 188
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v Line: 218
Info (12130): Elaborated megafunction instantiation "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v Line: 218
Info (12133): Instantiated megafunction "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy" with the following parameter: File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v Line: 218
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "SoC:inst6|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "SoC_jtag_uart_0" for hierarchy "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 921
Info (12128): Elaborating entity "SoC_jtag_uart_0_scfifo_w" for hierarchy "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 628
Info (12128): Elaborating entity "scfifo" for hierarchy "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 186
Info (12130): Elaborated megafunction instantiation "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 186
Info (12133): Instantiated megafunction "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 186
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_rfd1.tdf
    Info (12023): Found entity 1: scfifo_rfd1 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/scfifo_rfd1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_rfd1" for hierarchy "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_tkb1.tdf
    Info (12023): Found entity 1: a_dpfifo_tkb1 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/a_dpfifo_tkb1.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_tkb1" for hierarchy "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/scfifo_rfd1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/a_dpfifo_tkb1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v632.tdf
    Info (12023): Found entity 1: altsyncram_v632 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_v632.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v632" for hierarchy "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|altsyncram_v632:FIFOram" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/a_dpfifo_tkb1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lhb.tdf
    Info (12023): Found entity 1: cntr_lhb File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/cntr_lhb.tdf Line: 25
Info (12128): Elaborating entity "cntr_lhb" for hierarchy "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_w:the_SoC_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_rfd1:auto_generated|a_dpfifo_tkb1:dpfifo|cntr_lhb:rd_ptr_count" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/a_dpfifo_tkb1.tdf Line: 44
Info (12128): Elaborating entity "SoC_jtag_uart_0_scfifo_r" for hierarchy "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 642
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 777
Info (12130): Elaborated megafunction instantiation "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 777
Info (12133): Instantiated megafunction "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_jtag_uart_0.v Line: 777
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "SoC:inst6|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "SoC_timer" for hierarchy "SoC:inst6|SoC_timer:timer" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 932
Info (12128): Elaborating entity "SoC_sysid" for hierarchy "SoC:inst6|SoC_sysid:sysid" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 939
Info (12128): Elaborating entity "SoC_addr_select" for hierarchy "SoC:inst6|SoC_addr_select:addr_select" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 950
Info (12128): Elaborating entity "SoC_data_in" for hierarchy "SoC:inst6|SoC_data_in:data_in" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 958
Info (12128): Elaborating entity "SoC_clk_sel" for hierarchy "SoC:inst6|SoC_clk_sel:clk_sel" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 969
Info (12128): Elaborating entity "SoC_ins_inject_addr" for hierarchy "SoC:inst6|SoC_ins_inject_addr:ins_inject_addr" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 1010
Info (12128): Elaborating entity "SoC_ins_inject_data" for hierarchy "SoC:inst6|SoC_ins_inject_data:ins_inject_data" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 1021
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SoC:inst6|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 1086
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SoC:inst6|altera_merlin_master_translator:cpu_data_master_translator" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 1140
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst6|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 1198
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst6|altera_merlin_slave_translator:onchip_mem_s1_translator" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 1256
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst6|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 1314
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst6|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 1372
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst6|altera_merlin_slave_translator:sysid_control_slave_translator" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 1430
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC:inst6|altera_merlin_slave_translator:addr_select_s1_translator" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 1488
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SoC:inst6|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 2024
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SoC:inst6|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 2096
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "SoC:inst6|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 2172
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "SoC:inst6|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 476
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SoC:inst6|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 2213
Info (12128): Elaborating entity "SoC_addr_router" for hierarchy "SoC:inst6|SoC_addr_router:addr_router" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 3750
Info (12128): Elaborating entity "SoC_addr_router_default_decode" for hierarchy "SoC:inst6|SoC_addr_router:addr_router|SoC_addr_router_default_decode:the_default_decode" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_router.sv Line: 140
Info (12128): Elaborating entity "SoC_addr_router_001" for hierarchy "SoC:inst6|SoC_addr_router_001:addr_router_001" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 3766
Info (12128): Elaborating entity "SoC_addr_router_001_default_decode" for hierarchy "SoC:inst6|SoC_addr_router_001:addr_router_001|SoC_addr_router_001_default_decode:the_default_decode" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_addr_router_001.sv Line: 152
Info (12128): Elaborating entity "SoC_id_router" for hierarchy "SoC:inst6|SoC_id_router:id_router" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 3782
Info (12128): Elaborating entity "SoC_id_router_default_decode" for hierarchy "SoC:inst6|SoC_id_router:id_router|SoC_id_router_default_decode:the_default_decode" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_id_router.sv Line: 138
Info (12128): Elaborating entity "SoC_id_router_002" for hierarchy "SoC:inst6|SoC_id_router_002:id_router_002" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 3814
Info (12128): Elaborating entity "SoC_id_router_002_default_decode" for hierarchy "SoC:inst6|SoC_id_router_002:id_router_002|SoC_id_router_002_default_decode:the_default_decode" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_id_router_002.sv Line: 138
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "SoC:inst6|altera_merlin_traffic_limiter:limiter" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 4035
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SoC:inst6|altera_reset_controller:rst_controller" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 4060
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SoC:inst6|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_reset_controller.v Line: 105
Info (12128): Elaborating entity "SoC_cmd_xbar_demux" for hierarchy "SoC:inst6|SoC_cmd_xbar_demux:cmd_xbar_demux" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 4083
Info (12128): Elaborating entity "SoC_cmd_xbar_demux_001" for hierarchy "SoC:inst6|SoC_cmd_xbar_demux_001:cmd_xbar_demux_001" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 4178
Info (12128): Elaborating entity "SoC_cmd_xbar_mux" for hierarchy "SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 4201
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cmd_xbar_mux.sv Line: 273
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SoC:inst6|SoC_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "SoC_rsp_xbar_demux" for hierarchy "SoC:inst6|SoC_rsp_xbar_demux:rsp_xbar_demux" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 4247
Info (12128): Elaborating entity "SoC_rsp_xbar_demux_002" for hierarchy "SoC:inst6|SoC_rsp_xbar_demux_002:rsp_xbar_demux_002" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 4287
Info (12128): Elaborating entity "SoC_rsp_xbar_mux" for hierarchy "SoC:inst6|SoC_rsp_xbar_mux:rsp_xbar_mux" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 4497
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC:inst6|SoC_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_rsp_xbar_mux.sv Line: 296
Info (12128): Elaborating entity "SoC_rsp_xbar_mux_001" for hierarchy "SoC:inst6|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 4592
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC:inst6|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_rsp_xbar_mux_001.sv Line: 488
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SoC:inst6|SoC_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "SoC_irq_mapper" for hierarchy "SoC:inst6|SoC_irq_mapper:irq_mapper" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/SoC.v Line: 4600
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:inst12"
Warning (10240): Verilog HDL Always Construct warning at cpu.v(393): inferring latch(es) for variable "PC", which holds its previous value in one or more paths through the always construct File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 393
Warning (10240): Verilog HDL Always Construct warning at cpu.v(393): inferring latch(es) for variable "insReadEn", which holds its previous value in one or more paths through the always construct File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 393
Info (10041): Inferred latch for "insReadEn" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[0]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[1]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[2]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[3]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[4]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[5]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[6]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[7]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[8]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[9]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[10]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[11]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[12]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[13]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[14]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[15]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[16]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[17]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[18]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[19]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[20]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[21]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[22]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[23]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[24]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[25]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[26]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[27]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[28]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[29]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[30]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (10041): Inferred latch for "PC[31]" at cpu.v(402) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 402
Info (12128): Elaborating entity "mux2to1_32bit" for hierarchy "cpu:inst12|mux2to1_32bit:muxjump" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 61
Info (12128): Elaborating entity "rand_num_gen" for hierarchy "cpu:inst12|rand_num_gen:rand_num_gen_module" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 102
Warning (10230): Verilog HDL assignment warning at rand_num_gen.v(35): truncated value with size 32 to match size of target (4) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/random_number_generator_module/rand_num_gen.v Line: 35
Info (12128): Elaborating entity "reg_file" for hierarchy "cpu:inst12|reg_file:myreg" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 117
Info (12128): Elaborating entity "immediate_select" for hierarchy "cpu:inst12|immediate_select:myImmediate" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 119
Warning (10036): Verilog HDL or VHDL warning at immediate_select.v(8): object "TYPE4" assigned a value but never read File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 8
Warning (10230): Verilog HDL assignment warning at immediate_select.v(42): truncated value with size 33 to match size of target (32) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 42
Warning (10230): Verilog HDL assignment warning at immediate_select.v(44): truncated value with size 33 to match size of target (32) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 44
Warning (10270): Verilog HDL Case Statement warning at immediate_select.v(21): incomplete case statement has no default case item File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Warning (10240): Verilog HDL Always Construct warning at immediate_select.v(21): inferring latch(es) for variable "OUT", which holds its previous value in one or more paths through the always construct File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[0]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[1]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[2]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[3]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[4]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[5]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[6]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[7]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[8]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[9]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[10]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[11]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[12]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[13]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[14]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[15]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[16]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[17]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[18]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[19]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[20]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[21]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[22]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[23]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[24]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[25]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[26]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[27]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[28]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[29]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[30]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (10041): Inferred latch for "OUT[31]" at immediate_select.v(21) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v Line: 21
Info (12128): Elaborating entity "control_unit" for hierarchy "cpu:inst12|control_unit:myControl" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 132
Warning (10270): Verilog HDL Case Statement warning at control_unit.v(104): incomplete case statement has no default case item File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v Line: 104
Warning (10240): Verilog HDL Always Construct warning at control_unit.v(102): inferring latch(es) for variable "float_alu_sel", which holds its previous value in one or more paths through the always construct File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v Line: 102
Info (10041): Inferred latch for "float_alu_sel[0]" at control_unit.v(115) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v Line: 115
Info (10041): Inferred latch for "float_alu_sel[1]" at control_unit.v(115) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v Line: 115
Info (10041): Inferred latch for "float_alu_sel[2]" at control_unit.v(115) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v Line: 115
Info (12128): Elaborating entity "mux2to1_3bit" for hierarchy "cpu:inst12|control_unit:myControl|mux2to1_3bit:funct3_mux" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v Line: 43
Info (12128): Elaborating entity "mux4to1_32bit" for hierarchy "cpu:inst12|mux4to1_32bit:oparand1_mux_haz" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 156
Info (12128): Elaborating entity "alu" for hierarchy "cpu:inst12|alu:myAlu" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 162
Warning (10059): Verilog HDL Case Statement warning at alu.v(119): case item expression never matches the case expression because it contains an 'x' or 'z' value File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v Line: 119
Info (12128): Elaborating entity "FALU" for hierarchy "cpu:inst12|alu:myAlu|FALU:falu" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at FALU.v(100): inferring latch(es) for variable "compare_out_alu", which holds its previous value in one or more paths through the always construct File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v Line: 100
Info (10041): Inferred latch for "compare_out_alu" at FALU.v(110) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v Line: 110
Info (12128): Elaborating entity "Addition_Subtraction" for hierarchy "cpu:inst12|alu:myAlu|FALU:falu|Addition_Subtraction:AuI" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v Line: 70
Warning (10036): Verilog HDL or VHDL warning at Addition-Subtraction.v(43): object "exp_a" assigned a value but never read File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at Addition-Subtraction.v(44): object "exp_b" assigned a value but never read File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v Line: 44
Warning (10230): Verilog HDL assignment warning at Addition-Subtraction.v(43): truncated value with size 8 to match size of target (1) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v Line: 43
Warning (10230): Verilog HDL assignment warning at Addition-Subtraction.v(44): truncated value with size 8 to match size of target (1) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v Line: 44
Info (12128): Elaborating entity "priority_encoder" for hierarchy "cpu:inst12|alu:myAlu|FALU:falu|Addition_Subtraction:AuI|priority_encoder:pe" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Addition-Subtraction.v Line: 87
Warning (10230): Verilog HDL assignment warning at priority_encoder.v(147): truncated value with size 8 to match size of target (5) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/priority_encoder.v Line: 147
Info (12128): Elaborating entity "Multiplication" for hierarchy "cpu:inst12|alu:myAlu|FALU:falu|Multiplication:MuI" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v Line: 72
Info (12128): Elaborating entity "Division" for hierarchy "cpu:inst12|alu:myAlu|FALU:falu|Division:DuI" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v Line: 74
Warning (10036): Verilog HDL or VHDL warning at Division.v(30): object "denominator" assigned a value but never read File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Division.v Line: 30
Warning (10036): Verilog HDL or VHDL warning at Division.v(31): object "operand_a_change" assigned a value but never read File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Division.v Line: 31
Info (12128): Elaborating entity "Iteration" for hierarchy "cpu:inst12|alu:myAlu|FALU:falu|Division:DuI|Iteration:X1" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Division.v Line: 55
Info (12128): Elaborating entity "Comparison" for hierarchy "cpu:inst12|alu:myAlu|FALU:falu|Comparison:Comp" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/FALU.v Line: 76
Warning (10240): Verilog HDL Always Construct warning at Comparison.v(17): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Comparison.v Line: 17
Info (10041): Inferred latch for "result[0]" at Comparison.v(46) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Comparison.v Line: 46
Info (10041): Inferred latch for "result[1]" at Comparison.v(46) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/f_alu_module/Comparison.v Line: 46
Info (12128): Elaborating entity "branch_select" for hierarchy "cpu:inst12|branch_select:myBranchSelect" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 163
Info (12128): Elaborating entity "stage3_forward_unit" for hierarchy "cpu:inst12|stage3_forward_unit:myStage3Fowarding" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 178
Info (12128): Elaborating entity "stage4_forward_unit" for hierarchy "cpu:inst12|stage4_forward_unit:stage4_forward_unit" File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v Line: 206
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:inst2"
Warning (10230): Verilog HDL assignment warning at data_memory.v(50): truncated value with size 32 to match size of target (1) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v Line: 50
Warning (10230): Verilog HDL assignment warning at data_memory.v(51): truncated value with size 32 to match size of target (1) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v Line: 51
Info (12128): Elaborating entity "ins_memory" for hierarchy "ins_memory:inst1"
Warning (10230): Verilog HDL assignment warning at ins_memory.v(38): truncated value with size 32 to match size of target (1) File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v Line: 38
Info (12128): Elaborating entity "seven_segment" for hierarchy "seven_segment:inst5"
Warning (12020): Port "address_b" on the entity instantiation of "SoC_cpu_traceram_lpm_dram_bdp_component" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 2885
Warning (12020): Port "jdo" on the entity instantiation of "the_SoC_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/debug_SoC/synthesis/submodules/SoC_cpu.v Line: 3284
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.12.05.12:00:22 Progress: Loading slda849006b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda849006b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/ip/slda849006b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12244): Starting Rapid Recompile for partition "Top"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer freq_divider:inst3|clk_out~2 File: C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/clock/freq_divider.v Line: 8
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (21057): Implemented 23760 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 23417 logic cells
    Info (21064): Implemented 288 RAM segments
    Info (21062): Implemented 15 DSP elements
Info (144001): Generated suppressed messages file C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/output_files/RV32IM_pipeline.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 5122 megabytes
    Info: Processing ended: Mon Dec 05 12:00:37 2022
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:01:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/FPGA_WINDOWS/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/output_files/RV32IM_pipeline.map.smsg.


