// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmycpu_top.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vmycpu_top_inst_cache.h"

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__0(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__0\n"); );
    // Body
    vlSelf->__Vdly__sram_rdata_L_Reg = vlSelf->__PVT__sram_rdata_L_Reg;
    vlSelf->__Vdly__lru_126 = vlSelf->__PVT__lru_126;
    vlSelf->__Vdly__lru_125 = vlSelf->__PVT__lru_125;
    vlSelf->__Vdly__lru_124 = vlSelf->__PVT__lru_124;
    vlSelf->__Vdly__lru_123 = vlSelf->__PVT__lru_123;
    vlSelf->__Vdly__lru_122 = vlSelf->__PVT__lru_122;
    vlSelf->__Vdly__lru_121 = vlSelf->__PVT__lru_121;
    vlSelf->__Vdly__lru_120 = vlSelf->__PVT__lru_120;
    vlSelf->__Vdly__lru_119 = vlSelf->__PVT__lru_119;
    vlSelf->__Vdly__lru_118 = vlSelf->__PVT__lru_118;
    vlSelf->__Vdly__lru_117 = vlSelf->__PVT__lru_117;
    vlSelf->__Vdly__lru_116 = vlSelf->__PVT__lru_116;
    vlSelf->__Vdly__lru_115 = vlSelf->__PVT__lru_115;
    vlSelf->__Vdly__lru_114 = vlSelf->__PVT__lru_114;
    vlSelf->__Vdly__lru_113 = vlSelf->__PVT__lru_113;
    vlSelf->__Vdly__lru_112 = vlSelf->__PVT__lru_112;
    vlSelf->__Vdly__lru_111 = vlSelf->__PVT__lru_111;
    vlSelf->__Vdly__lru_110 = vlSelf->__PVT__lru_110;
    vlSelf->__Vdly__lru_109 = vlSelf->__PVT__lru_109;
    vlSelf->__Vdly__lru_108 = vlSelf->__PVT__lru_108;
    vlSelf->__Vdly__lru_107 = vlSelf->__PVT__lru_107;
    vlSelf->__Vdly__lru_106 = vlSelf->__PVT__lru_106;
    vlSelf->__Vdly__lru_105 = vlSelf->__PVT__lru_105;
    vlSelf->__Vdly__lru_104 = vlSelf->__PVT__lru_104;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__1(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__1\n"); );
    // Body
    vlSelf->__Vdly__lru_102 = vlSelf->__PVT__lru_102;
    vlSelf->__Vdly__lru_65 = vlSelf->__PVT__lru_65;
    vlSelf->__Vdly__lru_64 = vlSelf->__PVT__lru_64;
    vlSelf->__Vdly__lru_63 = vlSelf->__PVT__lru_63;
    vlSelf->__Vdly__lru_62 = vlSelf->__PVT__lru_62;
    vlSelf->__Vdly__lru_61 = vlSelf->__PVT__lru_61;
    vlSelf->__Vdly__lru_60 = vlSelf->__PVT__lru_60;
    vlSelf->__Vdly__lru_59 = vlSelf->__PVT__lru_59;
    vlSelf->__Vdly__lru_58 = vlSelf->__PVT__lru_58;
    vlSelf->__Vdly__lru_57 = vlSelf->__PVT__lru_57;
    vlSelf->__Vdly__lru_56 = vlSelf->__PVT__lru_56;
    vlSelf->__Vdly__lru_55 = vlSelf->__PVT__lru_55;
    vlSelf->__Vdly__lru_54 = vlSelf->__PVT__lru_54;
    vlSelf->__Vdly__lru_53 = vlSelf->__PVT__lru_53;
    vlSelf->__Vdly__lru_52 = vlSelf->__PVT__lru_52;
    vlSelf->__Vdly__lru_51 = vlSelf->__PVT__lru_51;
    vlSelf->__Vdly__lru_50 = vlSelf->__PVT__lru_50;
    vlSelf->__Vdly__lru_49 = vlSelf->__PVT__lru_49;
    vlSelf->__Vdly__lru_48 = vlSelf->__PVT__lru_48;
    vlSelf->__Vdly__lru_47 = vlSelf->__PVT__lru_47;
    vlSelf->__Vdly__lru_46 = vlSelf->__PVT__lru_46;
    vlSelf->__Vdly__lru_45 = vlSelf->__PVT__lru_45;
    vlSelf->__Vdly__lru_44 = vlSelf->__PVT__lru_44;
    vlSelf->__Vdly__lru_43 = vlSelf->__PVT__lru_43;
    vlSelf->__Vdly__lru_42 = vlSelf->__PVT__lru_42;
    vlSelf->__Vdly__lru_41 = vlSelf->__PVT__lru_41;
    vlSelf->__Vdly__lru_40 = vlSelf->__PVT__lru_40;
    vlSelf->__Vdly__lru_39 = vlSelf->__PVT__lru_39;
    vlSelf->__Vdly__lru_38 = vlSelf->__PVT__lru_38;
    vlSelf->__Vdly__lru_37 = vlSelf->__PVT__lru_37;
    vlSelf->__Vdly__lru_36 = vlSelf->__PVT__lru_36;
    vlSelf->__Vdly__lru_35 = vlSelf->__PVT__lru_35;
    vlSelf->__Vdly__lru_34 = vlSelf->__PVT__lru_34;
    vlSelf->__Vdly__lru_33 = vlSelf->__PVT__lru_33;
    vlSelf->__Vdly__lru_32 = vlSelf->__PVT__lru_32;
    vlSelf->__Vdly__lru_31 = vlSelf->__PVT__lru_31;
    vlSelf->__Vdly__lru_30 = vlSelf->__PVT__lru_30;
    vlSelf->__Vdly__lru_29 = vlSelf->__PVT__lru_29;
    vlSelf->__Vdly__lru_28 = vlSelf->__PVT__lru_28;
    vlSelf->__Vdly__lru_27 = vlSelf->__PVT__lru_27;
    vlSelf->__Vdly__lru_26 = vlSelf->__PVT__lru_26;
    vlSelf->__Vdly__lru_25 = vlSelf->__PVT__lru_25;
    vlSelf->__Vdly__lru_24 = vlSelf->__PVT__lru_24;
    vlSelf->__Vdly__lru_23 = vlSelf->__PVT__lru_23;
    vlSelf->__Vdly__lru_22 = vlSelf->__PVT__lru_22;
    vlSelf->__Vdly__lru_21 = vlSelf->__PVT__lru_21;
    vlSelf->__Vdly__lru_20 = vlSelf->__PVT__lru_20;
    vlSelf->__Vdly__lru_19 = vlSelf->__PVT__lru_19;
    vlSelf->__Vdly__lru_18 = vlSelf->__PVT__lru_18;
    vlSelf->__Vdly__lru_17 = vlSelf->__PVT__lru_17;
    vlSelf->__Vdly__lru_16 = vlSelf->__PVT__lru_16;
    vlSelf->__Vdly__lru_15 = vlSelf->__PVT__lru_15;
    vlSelf->__Vdly__lru_14 = vlSelf->__PVT__lru_14;
    vlSelf->__Vdly__lru_13 = vlSelf->__PVT__lru_13;
    vlSelf->__Vdly__lru_12 = vlSelf->__PVT__lru_12;
    vlSelf->__Vdly__lru_11 = vlSelf->__PVT__lru_11;
    vlSelf->__Vdly__lru_10 = vlSelf->__PVT__lru_10;
    vlSelf->__Vdly__lru_9 = vlSelf->__PVT__lru_9;
    vlSelf->__Vdly__lru_8 = vlSelf->__PVT__lru_8;
    vlSelf->__Vdly__lru_7 = vlSelf->__PVT__lru_7;
    vlSelf->__Vdly__lru_6 = vlSelf->__PVT__lru_6;
    vlSelf->__Vdly__lru_5 = vlSelf->__PVT__lru_5;
    vlSelf->__Vdly__lru_4 = vlSelf->__PVT__lru_4;
    vlSelf->__Vdly__lru_3 = vlSelf->__PVT__lru_3;
    vlSelf->__Vdly__lru_1 = vlSelf->__PVT__lru_1;
    vlSelf->__Vdly__lru_0 = vlSelf->__PVT__lru_0;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__2(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__2\n"); );
    // Body
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_42 = 0U;
    } else if ((0x2aU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_42 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_43 = 0U;
    } else if ((0x2bU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_43 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_44 = 0U;
    } else if ((0x2cU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_44 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_45 = 0U;
    } else if ((0x2dU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_45 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_46 = 0U;
    } else if ((0x2eU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_46 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_47 = 0U;
    } else if ((0x2fU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_47 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_48 = 0U;
    } else if ((0x30U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_48 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_49 = 0U;
    } else if ((0x31U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_49 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_50 = 0U;
    } else if ((0x32U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_50 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_51 = 0U;
    } else if ((0x33U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_51 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_52 = 0U;
    } else if ((0x34U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_52 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_53 = 0U;
    } else if ((0x35U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_53 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_54 = 0U;
    } else if ((0x36U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_54 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_55 = 0U;
    } else if ((0x37U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_55 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_56 = 0U;
    } else if ((0x38U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_56 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_57 = 0U;
    } else if ((0x39U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_57 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_58 = 0U;
    } else if ((0x3aU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_58 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_59 = 0U;
    } else if ((0x3bU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_59 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_60 = 0U;
    } else if ((0x3cU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_60 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_61 = 0U;
    } else if ((0x3dU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_61 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_62 = 0U;
    } else if ((0x3eU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_62 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_63 = 0U;
    } else if ((0x3fU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_63 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_64 = 0U;
    } else if ((0x40U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_64 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_65 = 0U;
    } else if ((0x41U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_65 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_102 = 0U;
    } else if ((0x66U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_102 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_38 = 0U;
    } else if ((0x26U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_38 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_39 = 0U;
    } else if ((0x27U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_39 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_40 = 0U;
    } else if ((0x28U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_40 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_41 = 0U;
    } else if ((0x29U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_41 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_37 = 0U;
    } else if ((0x25U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_37 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_36 = 0U;
    } else if ((0x24U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_36 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_35 = 0U;
    } else if ((0x23U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_35 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_34 = 0U;
    } else if ((0x22U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_34 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_33 = 0U;
    } else if ((0x21U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_33 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_32 = 0U;
    } else if ((0x20U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_32 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_31 = 0U;
    } else if ((0x1fU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_31 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_30 = 0U;
    } else if ((0x1eU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_30 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_29 = 0U;
    } else if ((0x1dU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_29 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_28 = 0U;
    } else if ((0x1cU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_28 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_27 = 0U;
    } else if ((0x1bU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_27 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_26 = 0U;
    } else if ((0x1aU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_26 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_25 = 0U;
    } else if ((0x19U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_25 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_24 = 0U;
    } else if ((0x18U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_24 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_23 = 0U;
    } else if ((0x17U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_23 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_22 = 0U;
    } else if ((0x16U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_22 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_21 = 0U;
    } else if ((0x15U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_21 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_20 = 0U;
    } else if ((0x14U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_20 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_19 = 0U;
    } else if ((0x13U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_19 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_18 = 0U;
    } else if ((0x12U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_18 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_17 = 0U;
    } else if ((0x11U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_17 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_16 = 0U;
    } else if ((0x10U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_16 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_15 = 0U;
    } else if ((0xfU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_15 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_14 = 0U;
    } else if ((0xeU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_14 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_13 = 0U;
    } else if ((0xdU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_13 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_12 = 0U;
    } else if ((0xcU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_12 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_11 = 0U;
    } else if ((0xbU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_11 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_10 = 0U;
    } else if ((0xaU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_10 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_9 = 0U;
    } else if ((9U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_9 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                        ? (IData)(vlSelf->__PVT___lru_T_5)
                                        : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                            ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                            : ((0x7fU 
                                                == 
                                                (0x7fU 
                                                 & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                ? (IData)(vlSelf->__PVT__lru_127)
                                                : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_8 = 0U;
    } else if ((8U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_8 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                        ? (IData)(vlSelf->__PVT___lru_T_5)
                                        : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                            ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                            : ((0x7fU 
                                                == 
                                                (0x7fU 
                                                 & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                ? (IData)(vlSelf->__PVT__lru_127)
                                                : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_7 = 0U;
    } else if ((7U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_7 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                        ? (IData)(vlSelf->__PVT___lru_T_5)
                                        : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                            ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                            : ((0x7fU 
                                                == 
                                                (0x7fU 
                                                 & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                ? (IData)(vlSelf->__PVT__lru_127)
                                                : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_6 = 0U;
    } else if ((6U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_6 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                        ? (IData)(vlSelf->__PVT___lru_T_5)
                                        : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                            ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                            : ((0x7fU 
                                                == 
                                                (0x7fU 
                                                 & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                ? (IData)(vlSelf->__PVT__lru_127)
                                                : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_5 = 0U;
    } else if ((5U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_5 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                        ? (IData)(vlSelf->__PVT___lru_T_5)
                                        : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                            ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                            : ((0x7fU 
                                                == 
                                                (0x7fU 
                                                 & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                ? (IData)(vlSelf->__PVT__lru_127)
                                                : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_4 = 0U;
    } else if ((4U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_4 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                        ? (IData)(vlSelf->__PVT___lru_T_5)
                                        : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                            ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                            : ((0x7fU 
                                                == 
                                                (0x7fU 
                                                 & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                ? (IData)(vlSelf->__PVT__lru_127)
                                                : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_3 = 0U;
    } else if ((3U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_3 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                        ? (IData)(vlSelf->__PVT___lru_T_5)
                                        : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                            ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                            : ((0x7fU 
                                                == 
                                                (0x7fU 
                                                 & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                ? (IData)(vlSelf->__PVT__lru_127)
                                                : (IData)(vlSelf->__PVT___GEN_129)))));
    }
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__3(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__3\n"); );
    // Body
    vlSelf->__Vdly__stage2_sram_addr_reg = vlSelf->__PVT__stage2_sram_addr_reg;
    vlSelf->__Vdly__lru_103 = vlSelf->__PVT__lru_103;
    vlSelf->__Vdly__lru_101 = vlSelf->__PVT__lru_101;
    vlSelf->__Vdly__lru_100 = vlSelf->__PVT__lru_100;
    vlSelf->__Vdly__lru_99 = vlSelf->__PVT__lru_99;
    vlSelf->__Vdly__lru_98 = vlSelf->__PVT__lru_98;
    vlSelf->__Vdly__lru_97 = vlSelf->__PVT__lru_97;
    vlSelf->__Vdly__lru_96 = vlSelf->__PVT__lru_96;
    vlSelf->__Vdly__lru_95 = vlSelf->__PVT__lru_95;
    vlSelf->__Vdly__lru_94 = vlSelf->__PVT__lru_94;
    vlSelf->__Vdly__lru_93 = vlSelf->__PVT__lru_93;
    vlSelf->__Vdly__lru_92 = vlSelf->__PVT__lru_92;
    vlSelf->__Vdly__lru_91 = vlSelf->__PVT__lru_91;
    vlSelf->__Vdly__lru_90 = vlSelf->__PVT__lru_90;
    vlSelf->__Vdly__lru_89 = vlSelf->__PVT__lru_89;
    vlSelf->__Vdly__lru_88 = vlSelf->__PVT__lru_88;
    vlSelf->__Vdly__lru_87 = vlSelf->__PVT__lru_87;
    vlSelf->__Vdly__lru_86 = vlSelf->__PVT__lru_86;
    vlSelf->__Vdly__lru_85 = vlSelf->__PVT__lru_85;
    vlSelf->__Vdly__lru_84 = vlSelf->__PVT__lru_84;
    vlSelf->__Vdly__lru_83 = vlSelf->__PVT__lru_83;
    vlSelf->__Vdly__lru_82 = vlSelf->__PVT__lru_82;
    vlSelf->__Vdly__lru_81 = vlSelf->__PVT__lru_81;
    vlSelf->__Vdly__lru_80 = vlSelf->__PVT__lru_80;
    vlSelf->__Vdly__lru_79 = vlSelf->__PVT__lru_79;
    vlSelf->__Vdly__lru_78 = vlSelf->__PVT__lru_78;
    vlSelf->__Vdly__lru_77 = vlSelf->__PVT__lru_77;
    vlSelf->__Vdly__lru_76 = vlSelf->__PVT__lru_76;
    vlSelf->__Vdly__lru_75 = vlSelf->__PVT__lru_75;
    vlSelf->__Vdly__lru_74 = vlSelf->__PVT__lru_74;
    vlSelf->__Vdly__lru_73 = vlSelf->__PVT__lru_73;
    vlSelf->__Vdly__lru_72 = vlSelf->__PVT__lru_72;
    vlSelf->__Vdly__lru_71 = vlSelf->__PVT__lru_71;
    vlSelf->__Vdly__lru_70 = vlSelf->__PVT__lru_70;
    vlSelf->__Vdly__lru_69 = vlSelf->__PVT__lru_69;
    vlSelf->__Vdly__lru_68 = vlSelf->__PVT__lru_68;
    vlSelf->__Vdly__lru_67 = vlSelf->__PVT__lru_67;
    vlSelf->__Vdly__lru_66 = vlSelf->__PVT__lru_66;
    vlSelf->__Vdly__lru_2 = vlSelf->__PVT__lru_2;
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__stage2_sram_addr_reg = 0ULL;
    } else if (vlSelf->__PVT__io_stage2_flush) {
        vlSelf->__Vdly__stage2_sram_addr_reg = 0ULL;
    } else if (vlSelf->__PVT__stage2_stall) {
        vlSelf->__Vdly__stage2_sram_addr_reg = vlSelf->__PVT__stage1_addr_line_mapping;
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__sram_rdata_L_Reg = 0ULL;
    } else if (vlSelf->__PVT__has_stage2_stall) {
        vlSelf->__Vdly__sram_rdata_L_Reg = ((IData)(vlSelf->__PVT___access_work_state_T_8)
                                             ? vlSelf->__PVT__wait_data_L
                                             : ((IData)(vlSelf->__PVT___access_work_state_T_23)
                                                 ? 
                                                ((IData)(vlSelf->__PVT__stage2_hit0_reg)
                                                  ? vlSelf->__PVT___GEN_522
                                                  : vlSelf->__PVT___GEN_530)
                                                 : 0ULL));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_66 = 0U;
    } else if ((0x42U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_66 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_67 = 0U;
    } else if ((0x43U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_67 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_68 = 0U;
    } else if ((0x44U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_68 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_69 = 0U;
    } else if ((0x45U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_69 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_70 = 0U;
    } else if ((0x46U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_70 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_71 = 0U;
    } else if ((0x47U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_71 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_72 = 0U;
    } else if ((0x48U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_72 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_73 = 0U;
    } else if ((0x49U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_73 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_74 = 0U;
    } else if ((0x4aU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_74 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_75 = 0U;
    } else if ((0x4bU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_75 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_76 = 0U;
    } else if ((0x4cU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_76 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_77 = 0U;
    } else if ((0x4dU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_77 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_78 = 0U;
    } else if ((0x4eU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_78 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_79 = 0U;
    } else if ((0x4fU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_79 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_80 = 0U;
    } else if ((0x50U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_80 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_81 = 0U;
    } else if ((0x51U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_81 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_82 = 0U;
    } else if ((0x52U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_82 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_83 = 0U;
    } else if ((0x53U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_83 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_84 = 0U;
    } else if ((0x54U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_84 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_85 = 0U;
    } else if ((0x55U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_85 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_86 = 0U;
    } else if ((0x56U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_86 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_87 = 0U;
    } else if ((0x57U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_87 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_88 = 0U;
    } else if ((0x58U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_88 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_89 = 0U;
    } else if ((0x59U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_89 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_90 = 0U;
    } else if ((0x5aU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_90 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_91 = 0U;
    } else if ((0x5bU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_91 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_92 = 0U;
    } else if ((0x5cU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_92 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_93 = 0U;
    } else if ((0x5dU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_93 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_94 = 0U;
    } else if ((0x5eU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_94 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_95 = 0U;
    } else if ((0x5fU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_95 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_96 = 0U;
    } else if ((0x60U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_96 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_97 = 0U;
    } else if ((0x61U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_97 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_98 = 0U;
    } else if ((0x62U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_98 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_99 = 0U;
    } else if ((0x63U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_99 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                         ? (IData)(vlSelf->__PVT___lru_T_5)
                                         : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                             : ((0x7fU 
                                                 == 
                                                 (0x7fU 
                                                  & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                 ? (IData)(vlSelf->__PVT__lru_127)
                                                 : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_100 = 0U;
    } else if ((0x64U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_100 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_101 = 0U;
    } else if ((0x65U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_101 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_103 = 0U;
    } else if ((0x67U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_103 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_104 = 0U;
    } else if ((0x68U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_104 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_105 = 0U;
    } else if ((0x69U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_105 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_106 = 0U;
    } else if ((0x6aU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_106 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_107 = 0U;
    } else if ((0x6bU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_107 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_108 = 0U;
    } else if ((0x6cU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_108 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_109 = 0U;
    } else if ((0x6dU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_109 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_110 = 0U;
    } else if ((0x6eU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_110 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_111 = 0U;
    } else if ((0x6fU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_111 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_112 = 0U;
    } else if ((0x70U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_112 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_113 = 0U;
    } else if ((0x71U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_113 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_114 = 0U;
    } else if ((0x72U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_114 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_115 = 0U;
    } else if ((0x73U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_115 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_116 = 0U;
    } else if ((0x74U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_116 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_117 = 0U;
    } else if ((0x75U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_117 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_118 = 0U;
    } else if ((0x76U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_118 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_119 = 0U;
    } else if ((0x77U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_119 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_120 = 0U;
    } else if ((0x78U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_120 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_121 = 0U;
    } else if ((0x79U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_121 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_122 = 0U;
    } else if ((0x7aU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_122 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_123 = 0U;
    } else if ((0x7bU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_123 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_124 = 0U;
    } else if ((0x7cU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_124 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_125 = 0U;
    } else if ((0x7dU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_125 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_126 = 0U;
    } else if ((0x7eU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_126 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                          ? (IData)(vlSelf->__PVT___lru_T_5)
                                          : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                              ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                              : ((0x7fU 
                                                  == 
                                                  (0x7fU 
                                                   & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                  ? (IData)(vlSelf->__PVT__lru_127)
                                                  : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_2 = 0U;
    } else if ((2U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_2 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                        ? (IData)(vlSelf->__PVT___lru_T_5)
                                        : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                            ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                            : ((0x7fU 
                                                == 
                                                (0x7fU 
                                                 & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                ? (IData)(vlSelf->__PVT__lru_127)
                                                : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_0 = 0U;
    } else if ((0U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_0 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                        ? (IData)(vlSelf->__PVT___lru_T_5)
                                        : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                            ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                            : ((0x7fU 
                                                == 
                                                (0x7fU 
                                                 & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                ? (IData)(vlSelf->__PVT__lru_127)
                                                : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_1 = 0U;
    } else if ((1U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        vlSelf->__Vdly__lru_1 = (1U & ((IData)(vlSelf->__PVT___stage2_stall_T)
                                        ? (IData)(vlSelf->__PVT___lru_T_5)
                                        : ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                            ? (~ (IData)(vlSelf->__PVT___GEN_130))
                                            : ((0x7fU 
                                                == 
                                                (0x7fU 
                                                 & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                                ? (IData)(vlSelf->__PVT__lru_127)
                                                : (IData)(vlSelf->__PVT___GEN_129)))));
    }
    vlSelf->__PVT__lru_43 = vlSelf->__Vdly__lru_43;
    vlSelf->__PVT__lru_42 = vlSelf->__Vdly__lru_42;
    vlSelf->__PVT__lru_41 = vlSelf->__Vdly__lru_41;
    vlSelf->__PVT__lru_40 = vlSelf->__Vdly__lru_40;
    vlSelf->__PVT__lru_39 = vlSelf->__Vdly__lru_39;
    vlSelf->__PVT__lru_38 = vlSelf->__Vdly__lru_38;
    vlSelf->__PVT__lru_37 = vlSelf->__Vdly__lru_37;
    vlSelf->__PVT__lru_36 = vlSelf->__Vdly__lru_36;
    vlSelf->__PVT__lru_35 = vlSelf->__Vdly__lru_35;
    vlSelf->__PVT__lru_34 = vlSelf->__Vdly__lru_34;
    vlSelf->__PVT__lru_33 = vlSelf->__Vdly__lru_33;
    vlSelf->__PVT__lru_32 = vlSelf->__Vdly__lru_32;
    vlSelf->__PVT__lru_31 = vlSelf->__Vdly__lru_31;
    vlSelf->__PVT__lru_30 = vlSelf->__Vdly__lru_30;
    vlSelf->__PVT__lru_29 = vlSelf->__Vdly__lru_29;
    vlSelf->__PVT__lru_28 = vlSelf->__Vdly__lru_28;
    vlSelf->__PVT__lru_27 = vlSelf->__Vdly__lru_27;
    vlSelf->__PVT__lru_24 = vlSelf->__Vdly__lru_24;
    vlSelf->__PVT__lru_23 = vlSelf->__Vdly__lru_23;
    vlSelf->__PVT__lru_22 = vlSelf->__Vdly__lru_22;
    vlSelf->__PVT__lru_21 = vlSelf->__Vdly__lru_21;
    vlSelf->__PVT__lru_20 = vlSelf->__Vdly__lru_20;
    vlSelf->__PVT__lru_19 = vlSelf->__Vdly__lru_19;
    vlSelf->__PVT__lru_18 = vlSelf->__Vdly__lru_18;
    vlSelf->__PVT__lru_17 = vlSelf->__Vdly__lru_17;
    vlSelf->__PVT__lru_16 = vlSelf->__Vdly__lru_16;
    vlSelf->__PVT__lru_15 = vlSelf->__Vdly__lru_15;
    vlSelf->__PVT__lru_14 = vlSelf->__Vdly__lru_14;
    vlSelf->__PVT__lru_13 = vlSelf->__Vdly__lru_13;
    vlSelf->__PVT__lru_12 = vlSelf->__Vdly__lru_12;
    vlSelf->__PVT__lru_11 = vlSelf->__Vdly__lru_11;
    vlSelf->__PVT__lru_10 = vlSelf->__Vdly__lru_10;
    vlSelf->__PVT__lru_9 = vlSelf->__Vdly__lru_9;
    vlSelf->__PVT__lru_8 = vlSelf->__Vdly__lru_8;
    vlSelf->__PVT__lru_7 = vlSelf->__Vdly__lru_7;
    vlSelf->__PVT__lru_6 = vlSelf->__Vdly__lru_6;
    vlSelf->__PVT__lru_5 = vlSelf->__Vdly__lru_5;
    vlSelf->__PVT__lru_4 = vlSelf->__Vdly__lru_4;
    vlSelf->__PVT__lru_3 = vlSelf->__Vdly__lru_3;
    vlSelf->__PVT__lru_2 = vlSelf->__Vdly__lru_2;
    vlSelf->__PVT__lru_1 = vlSelf->__Vdly__lru_1;
    vlSelf->__PVT__lru_0 = vlSelf->__Vdly__lru_0;
    vlSelf->__Vdly__wait_data_L = vlSelf->__PVT__wait_data_L;
    vlSelf->__Vdly__lru_127 = vlSelf->__PVT__lru_127;
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__lru_127 = 0U;
    } else if ((0x7fU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
        if (vlSelf->__PVT___stage2_stall_T) {
            vlSelf->__Vdly__lru_127 = vlSelf->__PVT___lru_T_5;
        } else if (vlSelf->__PVT___stage1_finished_T_1) {
            vlSelf->__Vdly__lru_127 = (1U & (~ (IData)(vlSelf->__PVT___GEN_130)));
        } else if ((0x7fU != (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))) {
            vlSelf->__Vdly__lru_127 = vlSelf->__PVT___GEN_129;
        }
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__wait_data_L = 0ULL;
    } else if ((((IData)(vlSelf->__PVT___stage1_finished_T_2) 
                 & (IData)(vlSelf->__PVT__io_port_rvalid)) 
                & (0U == (IData)(vlSelf->__PVT__write_counter)))) {
        vlSelf->__Vdly__wait_data_L = vlSelf->__PVT__decoder_inst_data;
    } else if ((((IData)(vlSelf->__PVT___access_work_state_T_38) 
                 & (IData)(vlSelf->__PVT__io_port_rvalid)) 
                & ((IData)(vlSelf->__PVT__write_counter) 
                   == (7U & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 2U, 3U))))) {
        vlSelf->__Vdly__wait_data_L = vlSelf->__PVT__decoder_inst_data;
    }
    vlSelf->__Vdly__stage1_addr_line_mapping = vlSelf->__PVT__stage1_addr_line_mapping;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__4(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__4\n"); );
    // Body
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__stage1_addr_line_mapping = 0ULL;
    } else if (vlSelf->__PVT__io_sram_req) {
        vlSelf->__Vdly__stage1_addr_line_mapping = 
            ((IData)(vlSelf->__PVT__stage1_flush) ? 0ULL
              : vlSelf->__PVT__io_sram_addr);
    }
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__5(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__5\n"); );
    // Body
    vlSelf->__PVT__stage1_addr_line_mapping = vlSelf->__Vdly__stage1_addr_line_mapping;
    vlSelf->__PVT__icache_tag_1_io_addr = vlSelf->__PVT__stage1_addr_line_mapping;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__8(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__8\n"); );
    // Body
    vlSelf->__Vdly__stage2_write_en_reg = vlSelf->__PVT__stage2_write_en_reg;
    vlSelf->__Vdly__stage2_sram_req_reg = vlSelf->__PVT__stage2_sram_req_reg;
    vlSelf->__Vdly__stage1_sram_cache_reg = vlSelf->__PVT__stage1_sram_cache_reg;
    vlSelf->__Vdly__stage1_finished = vlSelf->__PVT__stage1_finished;
    vlSelf->__Vdly__work_state = vlSelf->__PVT__work_state;
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__stage2_write_en_reg = 0U;
    } else if (vlSelf->__PVT__io_stage1_valid_flush) {
        vlSelf->__Vdly__stage2_write_en_reg = 0U;
    } else if (vlSelf->__PVT__stage2_stall) {
        vlSelf->__Vdly__stage2_write_en_reg = 1U;
    }
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__stage1_sram_cache_reg = 0U;
    } else if (vlSelf->__PVT__io_sram_req) {
        vlSelf->__Vdly__stage1_sram_cache_reg = ((~ (IData)(vlSelf->__PVT__stage1_flush)) 
                                                 & (IData)(vlSelf->__PVT__io_sram_cache));
    }
    vlSelf->__Vdly__stage2_sram_req_reg = ((~ (IData)(vlSelf->__PVT__reset)) 
                                           & ((~ (IData)(vlSelf->__PVT__io_stage2_flush)) 
                                              & ((IData)(vlSelf->__PVT__stage2_stall)
                                                  ? (IData)(vlSelf->__PVT__stage1_sram_req_reg)
                                                  : 
                                                 ((0U 
                                                   == (IData)(vlSelf->__PVT__io_sram_write_en)) 
                                                  & (IData)(vlSelf->__PVT__stage2_sram_req_reg)))));
    vlSelf->__Vdly__stage1_finished = ((~ (IData)(vlSelf->__PVT__reset)) 
                                       & ((~ (IData)(vlSelf->__PVT__io_sram_req)) 
                                          & ((7U == (IData)(vlSelf->__PVT__work_state)) 
                                             | (3U 
                                                == (IData)(vlSelf->__PVT__work_state)))));
    vlSelf->__Vdly__work_state = ((IData)(vlSelf->__PVT__reset)
                                   ? 1U : (((2U == (IData)(vlSelf->__PVT__work_state)) 
                                            & (IData)(vlSelf->__PVT__io_port_arready))
                                            ? 3U : 
                                           ((IData)(vlSelf->__PVT___stage1_finished_T_2)
                                             ? VL_EXTEND_II(4,3, (IData)(vlSelf->__PVT___access_work_state_T_7))
                                             : ((4U 
                                                 == (IData)(vlSelf->__PVT__work_state))
                                                 ? 
                                                VL_EXTEND_II(4,3, (IData)(vlSelf->__PVT___access_work_state_T_22))
                                                 : 
                                                ((1U 
                                                  == (IData)(vlSelf->__PVT__work_state))
                                                  ? 
                                                 VL_EXTEND_II(4,3, (IData)(vlSelf->__PVT___access_work_state_T_34))
                                                  : (IData)(vlSelf->__PVT___access_work_state_T_46))))));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__9(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__9\n"); );
    // Body
    vlSelf->__PVT__stage2_write_en_reg = vlSelf->__Vdly__stage2_write_en_reg;
    vlSelf->__PVT__stage2_sram_req_reg = vlSelf->__Vdly__stage2_sram_req_reg;
    vlSelf->__PVT__sram_rdata_L_Reg = vlSelf->__Vdly__sram_rdata_L_Reg;
    vlSelf->__PVT__stage1_finished = vlSelf->__Vdly__stage1_finished;
    vlSelf->__Vdly__stage1_sram_req_reg = vlSelf->__PVT__stage1_sram_req_reg;
    vlSelf->__PVT__stage1_sram_cache_reg = vlSelf->__Vdly__stage1_sram_cache_reg;
    vlSelf->__Vdly__has_stage2_stall = vlSelf->__PVT__has_stage2_stall;
    vlSelf->__PVT__lru_119 = vlSelf->__Vdly__lru_119;
    vlSelf->__PVT__work_state = vlSelf->__Vdly__work_state;
    vlSelf->__Vdly__stage2_hit0_reg = vlSelf->__PVT__stage2_hit0_reg;
    vlSelf->__PVT__lru_118 = vlSelf->__Vdly__lru_118;
    vlSelf->__PVT__lru_117 = vlSelf->__Vdly__lru_117;
    vlSelf->__PVT__lru_116 = vlSelf->__Vdly__lru_116;
    vlSelf->__PVT__lru_115 = vlSelf->__Vdly__lru_115;
    vlSelf->__PVT__lru_114 = vlSelf->__Vdly__lru_114;
    vlSelf->__PVT__lru_113 = vlSelf->__Vdly__lru_113;
    vlSelf->__PVT__lru_112 = vlSelf->__Vdly__lru_112;
    vlSelf->__PVT__lru_111 = vlSelf->__Vdly__lru_111;
    vlSelf->__PVT__stage2_sram_addr_reg = vlSelf->__Vdly__stage2_sram_addr_reg;
    vlSelf->__PVT__lru_110 = vlSelf->__Vdly__lru_110;
    vlSelf->__PVT__lru_109 = vlSelf->__Vdly__lru_109;
    vlSelf->__PVT__lru_108 = vlSelf->__Vdly__lru_108;
    vlSelf->__PVT__lru_107 = vlSelf->__Vdly__lru_107;
    vlSelf->__PVT__lru_106 = vlSelf->__Vdly__lru_106;
    vlSelf->__PVT__lru_105 = vlSelf->__Vdly__lru_105;
    vlSelf->__PVT__lru_104 = vlSelf->__Vdly__lru_104;
    vlSelf->__PVT__lru_103 = vlSelf->__Vdly__lru_103;
    vlSelf->__PVT__lru_102 = vlSelf->__Vdly__lru_102;
    vlSelf->__PVT__lru_101 = vlSelf->__Vdly__lru_101;
    vlSelf->__PVT__lru_100 = vlSelf->__Vdly__lru_100;
    vlSelf->__PVT__lru_99 = vlSelf->__Vdly__lru_99;
    vlSelf->__PVT__lru_98 = vlSelf->__Vdly__lru_98;
    vlSelf->__PVT__lru_97 = vlSelf->__Vdly__lru_97;
    vlSelf->__PVT__lru_96 = vlSelf->__Vdly__lru_96;
    vlSelf->__PVT__lru_95 = vlSelf->__Vdly__lru_95;
    vlSelf->__PVT__lru_94 = vlSelf->__Vdly__lru_94;
    vlSelf->__PVT__lru_93 = vlSelf->__Vdly__lru_93;
    vlSelf->__PVT__lru_92 = vlSelf->__Vdly__lru_92;
    vlSelf->__PVT__lru_91 = vlSelf->__Vdly__lru_91;
    vlSelf->__PVT__lru_90 = vlSelf->__Vdly__lru_90;
    vlSelf->__PVT__lru_89 = vlSelf->__Vdly__lru_89;
    vlSelf->__PVT__lru_88 = vlSelf->__Vdly__lru_88;
    vlSelf->__PVT__lru_87 = vlSelf->__Vdly__lru_87;
    vlSelf->__PVT__lru_86 = vlSelf->__Vdly__lru_86;
    vlSelf->__PVT__lru_85 = vlSelf->__Vdly__lru_85;
    vlSelf->__PVT__lru_84 = vlSelf->__Vdly__lru_84;
    vlSelf->__PVT__lru_83 = vlSelf->__Vdly__lru_83;
    vlSelf->__PVT__lru_82 = vlSelf->__Vdly__lru_82;
    vlSelf->__PVT__lru_81 = vlSelf->__Vdly__lru_81;
    vlSelf->__PVT__lru_80 = vlSelf->__Vdly__lru_80;
    vlSelf->__PVT__lru_79 = vlSelf->__Vdly__lru_79;
    vlSelf->__PVT__lru_78 = vlSelf->__Vdly__lru_78;
    vlSelf->__PVT__lru_77 = vlSelf->__Vdly__lru_77;
    vlSelf->__PVT__lru_76 = vlSelf->__Vdly__lru_76;
    vlSelf->__PVT__lru_75 = vlSelf->__Vdly__lru_75;
    vlSelf->__PVT__lru_74 = vlSelf->__Vdly__lru_74;
    vlSelf->__PVT__lru_73 = vlSelf->__Vdly__lru_73;
    vlSelf->__PVT__lru_72 = vlSelf->__Vdly__lru_72;
    vlSelf->__PVT__lru_71 = vlSelf->__Vdly__lru_71;
    vlSelf->__PVT__lru_70 = vlSelf->__Vdly__lru_70;
    vlSelf->__PVT__lru_69 = vlSelf->__Vdly__lru_69;
    vlSelf->__PVT__lru_68 = vlSelf->__Vdly__lru_68;
    vlSelf->__PVT__lru_67 = vlSelf->__Vdly__lru_67;
    vlSelf->__PVT__lru_66 = vlSelf->__Vdly__lru_66;
    vlSelf->__PVT__lru_65 = vlSelf->__Vdly__lru_65;
    vlSelf->__PVT__lru_64 = vlSelf->__Vdly__lru_64;
    vlSelf->__PVT__lru_63 = vlSelf->__Vdly__lru_63;
    vlSelf->__PVT__lru_62 = vlSelf->__Vdly__lru_62;
    vlSelf->__PVT__lru_61 = vlSelf->__Vdly__lru_61;
    vlSelf->__PVT__lru_60 = vlSelf->__Vdly__lru_60;
    vlSelf->__PVT__lru_59 = vlSelf->__Vdly__lru_59;
    vlSelf->__PVT__lru_58 = vlSelf->__Vdly__lru_58;
    vlSelf->__PVT__lru_57 = vlSelf->__Vdly__lru_57;
    vlSelf->__PVT__lru_56 = vlSelf->__Vdly__lru_56;
    vlSelf->__PVT__lru_55 = vlSelf->__Vdly__lru_55;
    vlSelf->__PVT__lru_54 = vlSelf->__Vdly__lru_54;
    vlSelf->__PVT__lru_53 = vlSelf->__Vdly__lru_53;
    vlSelf->__PVT__lru_52 = vlSelf->__Vdly__lru_52;
    vlSelf->__PVT__lru_51 = vlSelf->__Vdly__lru_51;
    vlSelf->__PVT__lru_50 = vlSelf->__Vdly__lru_50;
    vlSelf->__PVT__lru_49 = vlSelf->__Vdly__lru_49;
    vlSelf->__PVT__lru_48 = vlSelf->__Vdly__lru_48;
    vlSelf->__PVT__lru_47 = vlSelf->__Vdly__lru_47;
    vlSelf->__PVT__lru_46 = vlSelf->__Vdly__lru_46;
    vlSelf->__PVT__lru_45 = vlSelf->__Vdly__lru_45;
    vlSelf->__PVT__lru_44 = vlSelf->__Vdly__lru_44;
    vlSelf->__PVT__lru_26 = vlSelf->__Vdly__lru_26;
    vlSelf->__PVT__lru_25 = vlSelf->__Vdly__lru_25;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__10(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__10\n"); );
    // Body
    vlSelf->__PVT__io_port_arburst = VL_EXTEND_II(2,1, (IData)(vlSelf->__PVT__stage1_sram_cache_reg));
    vlSelf->__PVT___io_port_arlen_T_1 = ((IData)(vlSelf->__PVT__stage1_sram_cache_reg)
                                          ? 7U : 0U);
    vlSelf->__PVT___io_sram_write_en_T_3 = ((~ (IData)(vlSelf->__PVT__stage2_sram_req_reg)) 
                                            & (0U != 
                                               (3U 
                                                & VL_SEL_IQII(64, vlSelf->__PVT__stage2_sram_addr_reg, 0U, 2U))));
    vlSelf->__PVT___access_work_state_T_18 = ((IData)(vlSelf->__PVT__stage1_finished)
                                               ? 4U
                                               : 5U);
    vlSelf->__PVT___access_work_state_T_28 = ((IData)(vlSelf->__PVT__stage1_sram_cache_reg)
                                               ? 1U
                                               : 2U);
    vlSelf->__PVT___access_work_state_T_32 = ((IData)(vlSelf->__PVT__stage1_sram_cache_reg)
                                               ? 5U
                                               : 2U);
    vlSelf->__PVT___access_work_state_T_13 = ((IData)(vlSelf->__PVT__stage1_finished)
                                               ? 4U
                                               : 2U);
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__stage1_sram_req_reg = 0U;
    } else if (vlSelf->__PVT___stage1_sram_req_reg_T_1) {
        vlSelf->__Vdly__stage1_sram_req_reg = ((~ (IData)(vlSelf->__PVT__stage1_flush)) 
                                               & (IData)(vlSelf->__PVT__io_inst_ready_to_use));
    }
    vlSelf->__PVT___access_work_state_T_8 = (4U == (IData)(vlSelf->__PVT__work_state));
    vlSelf->__Vdly__has_stage2_stall = ((~ (IData)(vlSelf->__PVT__reset)) 
                                        & (((1U == (IData)(vlSelf->__PVT__access_work_state)) 
                                            | (4U == (IData)(vlSelf->__PVT__access_work_state))) 
                                           & (IData)(vlSelf->__PVT___stage2_stall_T_5)));
    vlSelf->__PVT___access_work_state_T_23 = (1U == (IData)(vlSelf->__PVT__work_state));
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__stage2_hit0_reg = 0U;
    } else if (vlSelf->__PVT__io_stage2_flush) {
        vlSelf->__Vdly__stage2_hit0_reg = 0U;
    } else if (vlSelf->__PVT__stage2_stall) {
        vlSelf->__Vdly__stage2_hit0_reg = vlSelf->__PVT___hit_T_2;
    }
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__15(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__15\n"); );
    // Body
    vlSelf->__PVT___GEN_6 = ((3U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                              ? (IData)(vlSelf->__PVT__lru_3)
                              : (IData)(vlSelf->__PVT___GEN_5));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__16(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__16\n"); );
    // Body
    vlSelf->__PVT___GEN_7 = ((4U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                              ? (IData)(vlSelf->__PVT__lru_4)
                              : (IData)(vlSelf->__PVT___GEN_6));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__17(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__17\n"); );
    // Body
    vlSelf->__PVT___GEN_8 = ((5U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                              ? (IData)(vlSelf->__PVT__lru_5)
                              : (IData)(vlSelf->__PVT___GEN_7));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__34(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__34\n"); );
    // Body
    vlSelf->__PVT___GEN_9 = ((6U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                              ? (IData)(vlSelf->__PVT__lru_6)
                              : (IData)(vlSelf->__PVT___GEN_8));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__35(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__35\n"); );
    // Body
    vlSelf->__PVT__icache_data_way0_0_rdata = vlSelf->__PVT__icache_data_io_rdata;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__36(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__36\n"); );
    // Body
    vlSelf->__PVT__icache_data_way0_1_rdata = vlSelf->__PVT__icache_data_1_io_rdata;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__37(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__37\n"); );
    // Body
    vlSelf->__PVT__icache_data_way0_2_rdata = vlSelf->__PVT__icache_data_2_io_rdata;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__38(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__38\n"); );
    // Body
    vlSelf->__PVT__icache_data_way0_3_rdata = vlSelf->__PVT__icache_data_3_io_rdata;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__39(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__39\n"); );
    // Body
    vlSelf->__PVT__icache_data_way0_4_rdata = vlSelf->__PVT__icache_data_4_io_rdata;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__40(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__40\n"); );
    // Body
    vlSelf->__PVT__icache_data_way0_5_rdata = vlSelf->__PVT__icache_data_5_io_rdata;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__41(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__41\n"); );
    // Body
    vlSelf->__PVT__icache_data_way0_6_rdata = vlSelf->__PVT__icache_data_6_io_rdata;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__42(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__42\n"); );
    // Body
    vlSelf->__PVT__icache_data_way0_7_rdata = vlSelf->__PVT__icache_data_7_io_rdata;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__43(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__43\n"); );
    // Body
    vlSelf->__PVT__icache_data_way1_0_rdata = vlSelf->__PVT__icache_data_8_io_rdata;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__44(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__44\n"); );
    // Body
    vlSelf->__PVT__icache_data_way1_1_rdata = vlSelf->__PVT__icache_data_9_io_rdata;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__45(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__45\n"); );
    // Body
    vlSelf->__PVT__icache_data_way1_2_rdata = vlSelf->__PVT__icache_data_10_io_rdata;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__46(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__46\n"); );
    // Body
    vlSelf->__PVT__icache_data_way1_3_rdata = vlSelf->__PVT__icache_data_11_io_rdata;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__47(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__47\n"); );
    // Body
    vlSelf->__PVT__icache_data_way1_4_rdata = vlSelf->__PVT__icache_data_12_io_rdata;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__48(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__48\n"); );
    // Body
    vlSelf->__PVT__icache_data_way1_5_rdata = vlSelf->__PVT__icache_data_13_io_rdata;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__49(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__49\n"); );
    // Body
    vlSelf->__PVT__icache_data_way1_6_rdata = vlSelf->__PVT__icache_data_14_io_rdata;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__50(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__50\n"); );
    // Body
    vlSelf->__PVT__icache_data_way1_7_rdata = vlSelf->__PVT__icache_data_15_io_rdata;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__0(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__0\n"); );
    // Body
    vlSelf->__PVT___GEN_516 = ((1U == (7U & VL_SEL_IQII(64, vlSelf->__PVT__stage2_sram_addr_reg, 2U, 3U)))
                                ? vlSelf->__PVT__icache_data_way0_1_rdata
                                : vlSelf->__PVT__icache_data_way0_0_rdata);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__1(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__1\n"); );
    // Body
    vlSelf->__PVT___GEN_524 = ((1U == (7U & VL_SEL_IQII(64, vlSelf->__PVT__stage2_sram_addr_reg, 2U, 3U)))
                                ? vlSelf->__PVT__icache_data_way1_1_rdata
                                : vlSelf->__PVT__icache_data_way1_0_rdata);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__2(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__2\n"); );
    // Body
    vlSelf->__PVT___GEN_517 = ((2U == (7U & VL_SEL_IQII(64, vlSelf->__PVT__stage2_sram_addr_reg, 2U, 3U)))
                                ? vlSelf->__PVT__icache_data_way0_2_rdata
                                : vlSelf->__PVT___GEN_516);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__3(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__3\n"); );
    // Body
    vlSelf->__PVT___GEN_525 = ((2U == (7U & VL_SEL_IQII(64, vlSelf->__PVT__stage2_sram_addr_reg, 2U, 3U)))
                                ? vlSelf->__PVT__icache_data_way1_2_rdata
                                : vlSelf->__PVT___GEN_524);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__4(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__4\n"); );
    // Body
    vlSelf->__PVT___GEN_518 = ((3U == (7U & VL_SEL_IQII(64, vlSelf->__PVT__stage2_sram_addr_reg, 2U, 3U)))
                                ? vlSelf->__PVT__icache_data_way0_3_rdata
                                : vlSelf->__PVT___GEN_517);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__5(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__5\n"); );
    // Body
    vlSelf->__PVT___GEN_526 = ((3U == (7U & VL_SEL_IQII(64, vlSelf->__PVT__stage2_sram_addr_reg, 2U, 3U)))
                                ? vlSelf->__PVT__icache_data_way1_3_rdata
                                : vlSelf->__PVT___GEN_525);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__6(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__6\n"); );
    // Body
    vlSelf->__PVT___GEN_519 = ((4U == (7U & VL_SEL_IQII(64, vlSelf->__PVT__stage2_sram_addr_reg, 2U, 3U)))
                                ? vlSelf->__PVT__icache_data_way0_4_rdata
                                : vlSelf->__PVT___GEN_518);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__7(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__7\n"); );
    // Body
    vlSelf->__PVT___GEN_527 = ((4U == (7U & VL_SEL_IQII(64, vlSelf->__PVT__stage2_sram_addr_reg, 2U, 3U)))
                                ? vlSelf->__PVT__icache_data_way1_4_rdata
                                : vlSelf->__PVT___GEN_526);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__8(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__8\n"); );
    // Body
    vlSelf->__PVT___GEN_520 = ((5U == (7U & VL_SEL_IQII(64, vlSelf->__PVT__stage2_sram_addr_reg, 2U, 3U)))
                                ? vlSelf->__PVT__icache_data_way0_5_rdata
                                : vlSelf->__PVT___GEN_519);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__9(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__9\n"); );
    // Body
    vlSelf->__PVT___GEN_528 = ((5U == (7U & VL_SEL_IQII(64, vlSelf->__PVT__stage2_sram_addr_reg, 2U, 3U)))
                                ? vlSelf->__PVT__icache_data_way1_5_rdata
                                : vlSelf->__PVT___GEN_527);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__10(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__10\n"); );
    // Body
    vlSelf->__PVT___GEN_521 = ((6U == (7U & VL_SEL_IQII(64, vlSelf->__PVT__stage2_sram_addr_reg, 2U, 3U)))
                                ? vlSelf->__PVT__icache_data_way0_6_rdata
                                : vlSelf->__PVT___GEN_520);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__11(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__11\n"); );
    // Body
    vlSelf->__PVT___GEN_529 = ((6U == (7U & VL_SEL_IQII(64, vlSelf->__PVT__stage2_sram_addr_reg, 2U, 3U)))
                                ? vlSelf->__PVT__icache_data_way1_6_rdata
                                : vlSelf->__PVT___GEN_528);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__51(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__51\n"); );
    // Body
    vlSelf->__PVT___GEN_10 = ((7U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_7)
                               : (IData)(vlSelf->__PVT___GEN_9));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__52(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__52\n"); );
    // Body
    vlSelf->__PVT___GEN_11 = ((8U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_8)
                               : (IData)(vlSelf->__PVT___GEN_10));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__53(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__53\n"); );
    // Body
    vlSelf->__PVT___GEN_12 = ((9U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_9)
                               : (IData)(vlSelf->__PVT___GEN_11));
    vlSelf->__PVT___GEN_13 = ((0xaU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_10)
                               : (IData)(vlSelf->__PVT___GEN_12));
    vlSelf->__PVT___GEN_14 = ((0xbU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_11)
                               : (IData)(vlSelf->__PVT___GEN_13));
    vlSelf->__PVT___GEN_15 = ((0xcU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_12)
                               : (IData)(vlSelf->__PVT___GEN_14));
    vlSelf->__PVT___GEN_16 = ((0xdU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_13)
                               : (IData)(vlSelf->__PVT___GEN_15));
    vlSelf->__PVT___GEN_17 = ((0xeU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_14)
                               : (IData)(vlSelf->__PVT___GEN_16));
    vlSelf->__PVT___GEN_18 = ((0xfU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_15)
                               : (IData)(vlSelf->__PVT___GEN_17));
    vlSelf->__PVT___GEN_19 = ((0x10U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_16)
                               : (IData)(vlSelf->__PVT___GEN_18));
    vlSelf->__PVT___GEN_20 = ((0x11U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_17)
                               : (IData)(vlSelf->__PVT___GEN_19));
    vlSelf->__PVT___GEN_21 = ((0x12U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_18)
                               : (IData)(vlSelf->__PVT___GEN_20));
    vlSelf->__PVT___GEN_22 = ((0x13U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_19)
                               : (IData)(vlSelf->__PVT___GEN_21));
    vlSelf->__PVT___GEN_23 = ((0x14U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_20)
                               : (IData)(vlSelf->__PVT___GEN_22));
    vlSelf->__PVT___GEN_24 = ((0x15U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_21)
                               : (IData)(vlSelf->__PVT___GEN_23));
    vlSelf->__PVT___GEN_25 = ((0x16U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_22)
                               : (IData)(vlSelf->__PVT___GEN_24));
    vlSelf->__PVT___GEN_26 = ((0x17U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_23)
                               : (IData)(vlSelf->__PVT___GEN_25));
    vlSelf->__PVT___GEN_27 = ((0x18U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_24)
                               : (IData)(vlSelf->__PVT___GEN_26));
    vlSelf->__PVT___GEN_28 = ((0x19U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_25)
                               : (IData)(vlSelf->__PVT___GEN_27));
    vlSelf->__PVT___GEN_29 = ((0x1aU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_26)
                               : (IData)(vlSelf->__PVT___GEN_28));
    vlSelf->__PVT___GEN_30 = ((0x1bU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_27)
                               : (IData)(vlSelf->__PVT___GEN_29));
    vlSelf->__PVT___GEN_31 = ((0x1cU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_28)
                               : (IData)(vlSelf->__PVT___GEN_30));
    vlSelf->__PVT___GEN_32 = ((0x1dU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_29)
                               : (IData)(vlSelf->__PVT___GEN_31));
    vlSelf->__PVT___GEN_33 = ((0x1eU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_30)
                               : (IData)(vlSelf->__PVT___GEN_32));
    vlSelf->__PVT___GEN_34 = ((0x1fU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_31)
                               : (IData)(vlSelf->__PVT___GEN_33));
    vlSelf->__PVT___GEN_35 = ((0x20U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_32)
                               : (IData)(vlSelf->__PVT___GEN_34));
    vlSelf->__PVT___GEN_36 = ((0x21U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_33)
                               : (IData)(vlSelf->__PVT___GEN_35));
    vlSelf->__PVT___GEN_37 = ((0x22U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_34)
                               : (IData)(vlSelf->__PVT___GEN_36));
    vlSelf->__PVT___GEN_38 = ((0x23U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_35)
                               : (IData)(vlSelf->__PVT___GEN_37));
    vlSelf->__PVT___GEN_39 = ((0x24U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_36)
                               : (IData)(vlSelf->__PVT___GEN_38));
    vlSelf->__PVT___GEN_40 = ((0x25U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_37)
                               : (IData)(vlSelf->__PVT___GEN_39));
    vlSelf->__PVT___GEN_41 = ((0x26U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_38)
                               : (IData)(vlSelf->__PVT___GEN_40));
    vlSelf->__PVT___GEN_42 = ((0x27U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_39)
                               : (IData)(vlSelf->__PVT___GEN_41));
    vlSelf->__PVT___GEN_43 = ((0x28U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_40)
                               : (IData)(vlSelf->__PVT___GEN_42));
    vlSelf->__PVT___GEN_44 = ((0x29U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_41)
                               : (IData)(vlSelf->__PVT___GEN_43));
    vlSelf->__PVT___GEN_45 = ((0x2aU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_42)
                               : (IData)(vlSelf->__PVT___GEN_44));
    vlSelf->__PVT___GEN_46 = ((0x2bU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_43)
                               : (IData)(vlSelf->__PVT___GEN_45));
    vlSelf->__PVT___GEN_47 = ((0x2cU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_44)
                               : (IData)(vlSelf->__PVT___GEN_46));
    vlSelf->__PVT___GEN_48 = ((0x2dU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_45)
                               : (IData)(vlSelf->__PVT___GEN_47));
    vlSelf->__PVT___GEN_49 = ((0x2eU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_46)
                               : (IData)(vlSelf->__PVT___GEN_48));
    vlSelf->__PVT___GEN_50 = ((0x2fU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_47)
                               : (IData)(vlSelf->__PVT___GEN_49));
    vlSelf->__PVT___GEN_51 = ((0x30U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_48)
                               : (IData)(vlSelf->__PVT___GEN_50));
    vlSelf->__PVT___GEN_52 = ((0x31U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_49)
                               : (IData)(vlSelf->__PVT___GEN_51));
    vlSelf->__PVT___GEN_53 = ((0x32U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_50)
                               : (IData)(vlSelf->__PVT___GEN_52));
    vlSelf->__PVT___GEN_54 = ((0x33U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_51)
                               : (IData)(vlSelf->__PVT___GEN_53));
    vlSelf->__PVT___GEN_55 = ((0x34U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_52)
                               : (IData)(vlSelf->__PVT___GEN_54));
    vlSelf->__PVT___GEN_56 = ((0x35U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_53)
                               : (IData)(vlSelf->__PVT___GEN_55));
    vlSelf->__PVT___GEN_57 = ((0x36U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_54)
                               : (IData)(vlSelf->__PVT___GEN_56));
    vlSelf->__PVT___GEN_58 = ((0x37U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_55)
                               : (IData)(vlSelf->__PVT___GEN_57));
    vlSelf->__PVT___GEN_59 = ((0x38U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_56)
                               : (IData)(vlSelf->__PVT___GEN_58));
    vlSelf->__PVT___GEN_60 = ((0x39U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_57)
                               : (IData)(vlSelf->__PVT___GEN_59));
    vlSelf->__PVT___GEN_61 = ((0x3aU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_58)
                               : (IData)(vlSelf->__PVT___GEN_60));
    vlSelf->__PVT___GEN_62 = ((0x3bU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_59)
                               : (IData)(vlSelf->__PVT___GEN_61));
    vlSelf->__PVT___GEN_63 = ((0x3cU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_60)
                               : (IData)(vlSelf->__PVT___GEN_62));
    vlSelf->__PVT___GEN_64 = ((0x3dU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_61)
                               : (IData)(vlSelf->__PVT___GEN_63));
    vlSelf->__PVT___GEN_65 = ((0x3eU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_62)
                               : (IData)(vlSelf->__PVT___GEN_64));
    vlSelf->__PVT___GEN_66 = ((0x3fU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_63)
                               : (IData)(vlSelf->__PVT___GEN_65));
    vlSelf->__PVT___GEN_67 = ((0x40U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_64)
                               : (IData)(vlSelf->__PVT___GEN_66));
    vlSelf->__PVT___GEN_68 = ((0x41U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_65)
                               : (IData)(vlSelf->__PVT___GEN_67));
    vlSelf->__PVT___GEN_69 = ((0x42U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_66)
                               : (IData)(vlSelf->__PVT___GEN_68));
    vlSelf->__PVT___GEN_70 = ((0x43U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_67)
                               : (IData)(vlSelf->__PVT___GEN_69));
    vlSelf->__PVT___GEN_71 = ((0x44U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_68)
                               : (IData)(vlSelf->__PVT___GEN_70));
    vlSelf->__PVT___GEN_72 = ((0x45U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_69)
                               : (IData)(vlSelf->__PVT___GEN_71));
    vlSelf->__PVT___GEN_73 = ((0x46U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_70)
                               : (IData)(vlSelf->__PVT___GEN_72));
    vlSelf->__PVT___GEN_74 = ((0x47U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_71)
                               : (IData)(vlSelf->__PVT___GEN_73));
    vlSelf->__PVT___GEN_75 = ((0x48U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_72)
                               : (IData)(vlSelf->__PVT___GEN_74));
    vlSelf->__PVT___GEN_76 = ((0x49U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_73)
                               : (IData)(vlSelf->__PVT___GEN_75));
    vlSelf->__PVT___GEN_77 = ((0x4aU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_74)
                               : (IData)(vlSelf->__PVT___GEN_76));
    vlSelf->__PVT___GEN_78 = ((0x4bU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_75)
                               : (IData)(vlSelf->__PVT___GEN_77));
    vlSelf->__PVT___GEN_79 = ((0x4cU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_76)
                               : (IData)(vlSelf->__PVT___GEN_78));
    vlSelf->__PVT___GEN_80 = ((0x4dU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_77)
                               : (IData)(vlSelf->__PVT___GEN_79));
    vlSelf->__PVT___GEN_81 = ((0x4eU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_78)
                               : (IData)(vlSelf->__PVT___GEN_80));
    vlSelf->__PVT___GEN_82 = ((0x4fU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_79)
                               : (IData)(vlSelf->__PVT___GEN_81));
    vlSelf->__PVT___GEN_83 = ((0x50U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_80)
                               : (IData)(vlSelf->__PVT___GEN_82));
    vlSelf->__PVT___GEN_84 = ((0x51U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_81)
                               : (IData)(vlSelf->__PVT___GEN_83));
    vlSelf->__PVT___GEN_85 = ((0x52U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_82)
                               : (IData)(vlSelf->__PVT___GEN_84));
    vlSelf->__PVT___GEN_86 = ((0x53U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_83)
                               : (IData)(vlSelf->__PVT___GEN_85));
    vlSelf->__PVT___GEN_87 = ((0x54U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_84)
                               : (IData)(vlSelf->__PVT___GEN_86));
    vlSelf->__PVT___GEN_88 = ((0x55U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_85)
                               : (IData)(vlSelf->__PVT___GEN_87));
    vlSelf->__PVT___GEN_89 = ((0x56U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_86)
                               : (IData)(vlSelf->__PVT___GEN_88));
    vlSelf->__PVT___GEN_90 = ((0x57U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_87)
                               : (IData)(vlSelf->__PVT___GEN_89));
    vlSelf->__PVT___GEN_91 = ((0x58U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_88)
                               : (IData)(vlSelf->__PVT___GEN_90));
    vlSelf->__PVT___GEN_92 = ((0x59U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_89)
                               : (IData)(vlSelf->__PVT___GEN_91));
    vlSelf->__PVT___GEN_93 = ((0x5aU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_90)
                               : (IData)(vlSelf->__PVT___GEN_92));
    vlSelf->__PVT___GEN_94 = ((0x5bU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_91)
                               : (IData)(vlSelf->__PVT___GEN_93));
    vlSelf->__PVT___GEN_95 = ((0x5cU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_92)
                               : (IData)(vlSelf->__PVT___GEN_94));
    vlSelf->__PVT___GEN_96 = ((0x5dU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_93)
                               : (IData)(vlSelf->__PVT___GEN_95));
    vlSelf->__PVT___GEN_97 = ((0x5eU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_94)
                               : (IData)(vlSelf->__PVT___GEN_96));
    vlSelf->__PVT___GEN_98 = ((0x5fU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_95)
                               : (IData)(vlSelf->__PVT___GEN_97));
    vlSelf->__PVT___GEN_99 = ((0x60U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                               ? (IData)(vlSelf->__PVT__lru_96)
                               : (IData)(vlSelf->__PVT___GEN_98));
    vlSelf->__PVT___GEN_100 = ((0x61U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_97)
                                : (IData)(vlSelf->__PVT___GEN_99));
    vlSelf->__PVT___GEN_101 = ((0x62U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_98)
                                : (IData)(vlSelf->__PVT___GEN_100));
    vlSelf->__PVT___GEN_102 = ((0x63U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_99)
                                : (IData)(vlSelf->__PVT___GEN_101));
    vlSelf->__PVT___GEN_103 = ((0x64U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_100)
                                : (IData)(vlSelf->__PVT___GEN_102));
    vlSelf->__PVT___GEN_104 = ((0x65U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_101)
                                : (IData)(vlSelf->__PVT___GEN_103));
    vlSelf->__PVT___GEN_105 = ((0x66U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_102)
                                : (IData)(vlSelf->__PVT___GEN_104));
    vlSelf->__PVT___GEN_106 = ((0x67U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_103)
                                : (IData)(vlSelf->__PVT___GEN_105));
    vlSelf->__PVT___GEN_107 = ((0x68U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_104)
                                : (IData)(vlSelf->__PVT___GEN_106));
    vlSelf->__PVT___GEN_108 = ((0x69U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_105)
                                : (IData)(vlSelf->__PVT___GEN_107));
    vlSelf->__PVT___GEN_109 = ((0x6aU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_106)
                                : (IData)(vlSelf->__PVT___GEN_108));
    vlSelf->__PVT___GEN_110 = ((0x6bU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_107)
                                : (IData)(vlSelf->__PVT___GEN_109));
    vlSelf->__PVT___GEN_111 = ((0x6cU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_108)
                                : (IData)(vlSelf->__PVT___GEN_110));
    vlSelf->__PVT___GEN_112 = ((0x6dU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_109)
                                : (IData)(vlSelf->__PVT___GEN_111));
    vlSelf->__PVT___GEN_113 = ((0x6eU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_110)
                                : (IData)(vlSelf->__PVT___GEN_112));
    vlSelf->__PVT___GEN_114 = ((0x6fU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_111)
                                : (IData)(vlSelf->__PVT___GEN_113));
    vlSelf->__PVT___GEN_115 = ((0x70U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_112)
                                : (IData)(vlSelf->__PVT___GEN_114));
    vlSelf->__PVT___GEN_116 = ((0x71U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_113)
                                : (IData)(vlSelf->__PVT___GEN_115));
    vlSelf->__PVT___GEN_117 = ((0x72U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_114)
                                : (IData)(vlSelf->__PVT___GEN_116));
    vlSelf->__PVT___GEN_118 = ((0x73U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_115)
                                : (IData)(vlSelf->__PVT___GEN_117));
    vlSelf->__PVT___GEN_119 = ((0x74U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_116)
                                : (IData)(vlSelf->__PVT___GEN_118));
    vlSelf->__PVT___GEN_120 = ((0x75U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_117)
                                : (IData)(vlSelf->__PVT___GEN_119));
    vlSelf->__PVT___GEN_121 = ((0x76U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_118)
                                : (IData)(vlSelf->__PVT___GEN_120));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__54(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__54\n"); );
    // Body
    vlSelf->__Vdly__stage1_sram_phy_addr_reg = vlSelf->__PVT__stage1_sram_phy_addr_reg;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__55(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__55\n"); );
    // Body
    if (vlSelf->__PVT__reset) {
        vlSelf->__Vdly__stage1_sram_phy_addr_reg = 0ULL;
    } else if (vlSelf->__PVT__stage1_stall_reg) {
        vlSelf->__Vdly__stage1_sram_phy_addr_reg = vlSelf->__PVT__io_p_addr_for_tlb;
    }
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__56(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__56\n"); );
    // Body
    vlSelf->__Vdly__stage1_stall_reg = vlSelf->__PVT__stage1_stall_reg;
    vlSelf->__PVT__stage1_sram_phy_addr_reg = vlSelf->__Vdly__stage1_sram_phy_addr_reg;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__57(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__57\n"); );
    // Body
    vlSelf->__PVT___io_port_araddr_T_3 = VL_CONCAT_QQI(64,59,5, 
                                                       (0x7ffffffffffffffULL 
                                                        & VL_SEL_QQII(64, vlSelf->__PVT__stage1_sram_phy_addr_reg, 5U, 0x3bU)), 0U);
    vlSelf->__Vdly__stage1_stall_reg = ((~ (IData)(vlSelf->__PVT__reset)) 
                                        & (IData)(vlSelf->__PVT__io_sram_req));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__58(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__58\n"); );
    // Body
    vlSelf->__PVT__stage1_stall_reg = vlSelf->__Vdly__stage1_stall_reg;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__59(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__59\n"); );
    // Body
    vlSelf->__PVT___access_work_state_T = (2U == (IData)(vlSelf->__PVT__work_state));
    vlSelf->__PVT___access_work_state_T_35 = (5U == (IData)(vlSelf->__PVT__work_state));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__60(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__60\n"); );
    // Body
    vlSelf->__PVT__io_port_arvalid = ((IData)(vlSelf->__PVT___access_work_state_T) 
                                      | (IData)(vlSelf->__PVT___access_work_state_T_35));
    vlSelf->__PVT___io_port_araddr_T_4 = ((IData)(vlSelf->__PVT___access_work_state_T_35)
                                           ? vlSelf->__PVT___io_port_araddr_T_3
                                           : 0ULL);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__12(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__12\n"); );
    // Body
    vlSelf->__PVT___GEN_522 = ((7U == (7U & VL_SEL_IQII(64, vlSelf->__PVT__stage2_sram_addr_reg, 2U, 3U)))
                                ? vlSelf->__PVT__icache_data_way0_7_rdata
                                : vlSelf->__PVT___GEN_521);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__13(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__13\n"); );
    // Body
    vlSelf->__PVT___GEN_530 = ((7U == (7U & VL_SEL_IQII(64, vlSelf->__PVT__stage2_sram_addr_reg, 2U, 3U)))
                                ? vlSelf->__PVT__icache_data_way1_7_rdata
                                : vlSelf->__PVT___GEN_529);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__14(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__14\n"); );
    // Body
    vlSelf->__PVT__hit_word_L = ((IData)(vlSelf->__PVT__stage2_hit0_reg)
                                  ? vlSelf->__PVT___GEN_522
                                  : vlSelf->__PVT___GEN_530);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__15(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__15\n"); );
    // Body
    vlSelf->__PVT___access_sram_rdata_L_T_2 = ((IData)(vlSelf->__PVT___access_work_state_T_23)
                                                ? vlSelf->__PVT__hit_word_L
                                                : 0ULL);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__16(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___multiclk__TOP__mycpu_top__inst_cache__16\n"); );
    // Body
    vlSelf->__PVT__access_sram_rdata_L = ((IData)(vlSelf->__PVT___access_work_state_T_8)
                                           ? vlSelf->__PVT__wait_data_L
                                           : vlSelf->__PVT___access_sram_rdata_L_T_2);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__64(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__64\n"); );
    // Body
    vlSelf->__PVT__icache_data_7_io_addr = vlSelf->__PVT__stage1_addr_line_mapping;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___combo__TOP__mycpu_top__inst_cache__7(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___combo__TOP__mycpu_top__inst_cache__7\n"); );
    // Body
    vlSelf->__PVT___decoder_inst_data_T_10 = ((6U == (IData)(vlSelf->__PVT__decoder_inst_data_Funct3D))
                                               ? 0x10U
                                               : VL_EXTEND_II(5,4, (IData)(vlSelf->__PVT___decoder_inst_data_T_8)));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___combo__TOP__mycpu_top__inst_cache__8(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___combo__TOP__mycpu_top__inst_cache__8\n"); );
    // Body
    vlSelf->__PVT___decoder_inst_data_T_12 = ((7U == (IData)(vlSelf->__PVT__decoder_inst_data_Funct3D))
                                               ? 0x20U
                                               : VL_EXTEND_II(6,5, (IData)(vlSelf->__PVT___decoder_inst_data_T_10)));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___combo__TOP__mycpu_top__inst_cache__9(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___combo__TOP__mycpu_top__inst_cache__9\n"); );
    // Body
    vlSelf->__PVT___decoder_inst_data_T_14 = ((0x63U 
                                               == (IData)(vlSelf->__PVT__decoder_inst_data_opD))
                                               ? (IData)(vlSelf->__PVT___decoder_inst_data_T_12)
                                               : 0U);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__66(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__66\n"); );
    // Body
    vlSelf->__PVT__icache_data_2_io_addr = vlSelf->__PVT__stage1_addr_line_mapping;
    vlSelf->__PVT__icache_data_3_io_addr = vlSelf->__PVT__stage1_addr_line_mapping;
    vlSelf->__PVT__icache_data_14_io_addr = vlSelf->__PVT__stage1_addr_line_mapping;
    vlSelf->__PVT__icache_data_15_io_addr = vlSelf->__PVT__stage1_addr_line_mapping;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___combo__TOP__mycpu_top__inst_cache__10(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___combo__TOP__mycpu_top__inst_cache__10\n"); );
    // Body
    vlSelf->__PVT__decoder_inst_data_hi = VL_CONCAT_III(7,6,1, (IData)(vlSelf->__PVT___decoder_inst_data_T_14), (IData)(vlSelf->__PVT___decoder_inst_data_T_20));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__68(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__68\n"); );
    // Body
    vlSelf->__PVT__lru_126 = vlSelf->__Vdly__lru_126;
    vlSelf->__PVT__lru_125 = vlSelf->__Vdly__lru_125;
    vlSelf->__PVT__lru_124 = vlSelf->__Vdly__lru_124;
    vlSelf->__PVT__lru_123 = vlSelf->__Vdly__lru_123;
    vlSelf->__PVT__lru_122 = vlSelf->__Vdly__lru_122;
    vlSelf->__PVT__lru_121 = vlSelf->__Vdly__lru_121;
    vlSelf->__PVT__lru_120 = vlSelf->__Vdly__lru_120;
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__69(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__69\n"); );
    // Body
    vlSelf->__PVT__lru_127 = vlSelf->__Vdly__lru_127;
    vlSelf->__PVT___stage1_finished_T_1 = (7U == (IData)(vlSelf->__PVT__work_state));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__70(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__70\n"); );
    // Body
    vlSelf->__PVT___access_work_state_T_44 = ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                               ? 4U
                                               : (IData)(vlSelf->__PVT__work_state));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__71(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__71\n"); );
    // Body
    vlSelf->__PVT___stage1_finished_T_2 = (3U == (IData)(vlSelf->__PVT__work_state));
    vlSelf->__PVT__write_counter = vlSelf->__Vdly__write_counter;
    vlSelf->__PVT___access_work_state_T_38 = (6U == (IData)(vlSelf->__PVT__work_state));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__72(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__72\n"); );
    // Body
    vlSelf->__PVT___write_counter_T_8 = (7U & ((IData)(1U) 
                                               + (IData)(vlSelf->__PVT__write_counter)));
    vlSelf->__PVT___T_13 = VL_CONCAT_III(21,1,20, 1U, 
                                         (0xfffffU 
                                          & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 0xcU, 0x14U)));
    vlSelf->__PVT___icache_data_way0_1_wen_T_6 = (1U 
                                                  == (IData)(vlSelf->__PVT__write_counter));
    vlSelf->__PVT___icache_data_way0_2_wen_T_6 = (2U 
                                                  == (IData)(vlSelf->__PVT__write_counter));
    vlSelf->__PVT___icache_data_way0_3_wen_T_6 = (3U 
                                                  == (IData)(vlSelf->__PVT__write_counter));
    vlSelf->__PVT___icache_data_way0_4_wen_T_6 = (4U 
                                                  == (IData)(vlSelf->__PVT__write_counter));
    vlSelf->__PVT___icache_data_way0_5_wen_T_6 = (5U 
                                                  == (IData)(vlSelf->__PVT__write_counter));
    vlSelf->__PVT___icache_data_way0_6_wen_T_6 = (6U 
                                                  == (IData)(vlSelf->__PVT__write_counter));
    vlSelf->__PVT___icache_data_way0_7_wen_T_6 = (7U 
                                                  == (IData)(vlSelf->__PVT__write_counter));
    vlSelf->__PVT___wait_data_L_T_3 = (0U == (IData)(vlSelf->__PVT__write_counter));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___combo__TOP__mycpu_top__inst_cache__14(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___combo__TOP__mycpu_top__inst_cache__14\n"); );
    // Body
    vlSelf->__PVT___access_work_state_T_42 = ((IData)(vlSelf->__PVT___access_work_state_T_6)
                                               ? 7U
                                               : (IData)(vlSelf->__PVT__work_state));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__73(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__73\n"); );
    // Body
    vlSelf->__PVT__icache_tag_io_wdata = ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                           ? vlSelf->__PVT___T_13
                                           : 0U);
    vlSelf->__PVT__icache_tag_1_io_wdata = ((IData)(vlSelf->__PVT___stage1_finished_T_1)
                                             ? vlSelf->__PVT___T_13
                                             : 0U);
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__75(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__75\n"); );
    // Body
    vlSelf->__PVT___GEN_122 = ((0x77U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_119)
                                : (IData)(vlSelf->__PVT___GEN_121));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__76(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__76\n"); );
    // Body
    vlSelf->__PVT___GEN_123 = ((0x78U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_120)
                                : (IData)(vlSelf->__PVT___GEN_122));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__77(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__77\n"); );
    // Body
    vlSelf->__PVT___GEN_124 = ((0x79U == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_121)
                                : (IData)(vlSelf->__PVT___GEN_123));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__78(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__78\n"); );
    // Body
    vlSelf->__PVT___GEN_125 = ((0x7aU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_122)
                                : (IData)(vlSelf->__PVT___GEN_124));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__79(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__79\n"); );
    // Body
    vlSelf->__PVT___GEN_126 = ((0x7bU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_123)
                                : (IData)(vlSelf->__PVT___GEN_125));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__80(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__80\n"); );
    // Body
    vlSelf->__PVT___GEN_127 = ((0x7cU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_124)
                                : (IData)(vlSelf->__PVT___GEN_126));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__81(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__81\n"); );
    // Body
    vlSelf->__PVT___GEN_128 = ((0x7dU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_125)
                                : (IData)(vlSelf->__PVT___GEN_127));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__82(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__82\n"); );
    // Body
    vlSelf->__PVT___GEN_129 = ((0x7eU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_126)
                                : (IData)(vlSelf->__PVT___GEN_128));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__83(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__83\n"); );
    // Body
    vlSelf->__PVT___GEN_130 = ((0x7fU == (0x7fU & VL_SEL_IQII(64, vlSelf->__PVT__stage1_addr_line_mapping, 5U, 7U)))
                                ? (IData)(vlSelf->__PVT__lru_127)
                                : (IData)(vlSelf->__PVT___GEN_129));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__84(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__84\n"); );
    // Body
    vlSelf->__PVT___lru_T_8 = (1U & (~ (IData)(vlSelf->__PVT___GEN_130)));
}

VL_INLINE_OPT void Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__85(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___sequent__TOP__mycpu_top__inst_cache__85\n"); );
    // Body
    vlSelf->__PVT__icache_tag_1_io_wen = ((IData)(vlSelf->__PVT___stage1_finished_T_1) 
                                          & (IData)(vlSelf->__PVT___GEN_130));
}
