

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Thu May 04 17:21:04 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	text3,global,reloc=2,class=CODE,delta=1
    11                           	psect	text4,global,reloc=2,class=CODE,delta=1
    12                           	psect	text5,global,reloc=4,class=CODE,delta=1
    13                           	psect	ivt0x8,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    14                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    15                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    16                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    17                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    18   000000                     
    19                           ; Generated 17/06/2022 GMT
    20                           ; 
    21                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    22                           ; All rights reserved.
    23                           ; 
    24                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    25                           ; 
    26                           ; Redistribution and use in source and binary forms, with or without modification, are
    27                           ; permitted provided that the following conditions are met:
    28                           ; 
    29                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    30                           ;        conditions and the following disclaimer.
    31                           ; 
    32                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    33                           ;        of conditions and the following disclaimer in the documentation and/or other
    34                           ;        materials provided with the distribution. Publication is not required when
    35                           ;        this file is used in an embedded application.
    36                           ; 
    37                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    38                           ;        software without specific prior written permission.
    39                           ; 
    40                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    41                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    42                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    43                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    44                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    45                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    46                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    47                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    48                           ; 
    49                           ; 
    50                           ; Code-generator required, PIC18F57Q43 Definitions
    51                           ; 
    52                           ; SFR Addresses
    53   000000                     _OSCCON1bits	set	173
    54   000000                     _ANSELB	set	1032
    55   000000                     _PIE1bits	set	1183
    56   000000                     _PIR1bits	set	1199
    57   000000                     _LATA	set	1214
    58   000000                     _LATF	set	1219
    59   000000                     _TRISA	set	1222
    60   000000                     _TRISF	set	1227
    61   000000                     _INTCON0bits	set	1238
    62   000000                     _TRISB	set	1223
    63   000000                     _OSCFRQbits	set	177
    64                           
    65                           ; #config settings
    66                           
    67                           	psect	cinit
    68   0001B4                     __pcinit:
    69                           	callstack 0
    70   0001B4                     start_initialization:
    71                           	callstack 0
    72   0001B4                     __initialization:
    73                           	callstack 0
    74                           
    75                           ;
    76                           ; Setup IVTBASE
    77                           ;
    78   0001B4  0104               	movlb	4
    79   0001B6  0E08               	movlw	(ivt0x8_base shr 0)& (0+255)
    80   0001B8  6F5D               	movwf	93,b
    81   0001BA  0E00               	movlw	(ivt0x8_base shr (0+8))& (0+255)
    82   0001BC  6F5E               	movwf	94,b
    83   0001BE  0E00               	movlw	(ivt0x8_base shr (0+16))& (0+255)
    84   0001C0  6F5F               	movwf	95,b
    85   0001C2                     end_of_initialization:
    86                           	callstack 0
    87   0001C2                     __end_of__initialization:
    88                           	callstack 0
    89   0001C2  0100               	movlb	0
    90   0001C4  EFA1  F000         	goto	_main	;jump to C main() function
    91                           
    92                           	psect	cstackCOMRAM
    93   000501                     __pcstackCOMRAM:
    94                           	callstack 0
    95   000501                     FM_Hfintosc_Init@clock_params:
    96                           	callstack 0
    97                           
    98                           ; 2 bytes @ 0x0
    99   000501                     	ds	2
   100   000503                     ??_FM_Hfintosc_Init:
   101                           
   102                           ; 1 bytes @ 0x2
   103   000503                     	ds	1
   104   000504                     Local_Osc_Init@my_clock:
   105                           	callstack 0
   106                           
   107                           ; 2 bytes @ 0x3
   108   000504                     	ds	2
   109   000506                     ??_main:
   110                           
   111                           ; 1 bytes @ 0x5
   112   000506                     	ds	2
   113                           
   114 ;;
   115 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   116 ;;
   117 ;; *************** function _main *****************
   118 ;; Defined at:
   119 ;;		line 61 in file "main.c"
   120 ;; Parameters:    Size  Location     Type
   121 ;;		None
   122 ;; Auto vars:     Size  Location     Type
   123 ;;		None
   124 ;; Return value:  Size  Location     Type
   125 ;;                  2   41[None  ] int 
   126 ;; Registers used:
   127 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   128 ;; Tracked objects:
   129 ;;		On entry : 0/0
   130 ;;		On exit  : 0/0
   131 ;;		Unchanged: 0/0
   132 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   133 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   134 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   135 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   136 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   137 ;;Total ram usage:        2 bytes
   138 ;; Hardware stack levels required when called: 3
   139 ;; This function calls:
   140 ;;		_Interrupts_Init
   141 ;;		_Local_Osc_Init
   142 ;;		_Pines_Config
   143 ;; This function is called by:
   144 ;;		Startup code after reset
   145 ;; This function uses a non-reentrant model
   146 ;;
   147                           
   148                           	psect	text0
   149   000142                     __ptext0:
   150                           	callstack 0
   151   000142                     _main:
   152                           	callstack 124
   153   000142                     
   154                           ;main.c: 63:     Local_Osc_Init();
   155   000142  ECCF  F000         	call	_Local_Osc_Init	;wreg free
   156   000146                     
   157                           ;main.c: 64:     Pines_Config();
   158   000146  ECE4  F000         	call	_Pines_Config	;wreg free
   159   00014A                     
   160                           ;main.c: 65:     Interrupts_Init();
   161   00014A  ECEC  F000         	call	_Interrupts_Init	;wreg free
   162   00014E                     l785:
   163                           
   164                           ;main.c: 67:     {;main.c: 68:         LATA ^= (1 << 2);;
   165   00014E  0E04               	movlw	4
   166   000150  1ABE               	xorwf	190,f,c	;volatile
   167   000152                     
   168                           ;main.c: 69:         _delay((unsigned long)((300)*(48000000UL/4000.0)));
   169   000152  0E13               	movlw	19
   170   000154  6E07               	movwf	(??_main+1)^(0+1280),c
   171   000156  0E44               	movlw	68
   172   000158  6E06               	movwf	??_main^(0+1280),c
   173   00015A  0E44               	movlw	68
   174   00015C                     u37:
   175   00015C  2EE8               	decfsz	wreg,f,c
   176   00015E  D7FE               	bra	u37
   177   000160  2E06               	decfsz	??_main^(0+1280),f,c
   178   000162  D7FC               	bra	u37
   179   000164  2E07               	decfsz	(??_main+1)^(0+1280),f,c
   180   000166  D7FA               	bra	u37
   181   000168  D000               	nop2	
   182   00016A  EFA7  F000         	goto	l785
   183   00016E  EF81  F000         	goto	start
   184   000172                     __end_of_main:
   185                           	callstack 0
   186                           
   187 ;; *************** function _Pines_Config *****************
   188 ;; Defined at:
   189 ;;		line 87 in file "main.c"
   190 ;; Parameters:    Size  Location     Type
   191 ;;		None
   192 ;; Auto vars:     Size  Location     Type
   193 ;;		None
   194 ;; Return value:  Size  Location     Type
   195 ;;                  1    wreg      void 
   196 ;; Registers used:
   197 ;;		status,2, status,0
   198 ;; Tracked objects:
   199 ;;		On entry : 0/0
   200 ;;		On exit  : 0/0
   201 ;;		Unchanged: 0/0
   202 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   203 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   204 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   205 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   206 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   207 ;;Total ram usage:        0 bytes
   208 ;; Hardware stack levels used: 1
   209 ;; Hardware stack levels required when called: 1
   210 ;; This function calls:
   211 ;;		Nothing
   212 ;; This function is called by:
   213 ;;		_main
   214 ;; This function uses a non-reentrant model
   215 ;;
   216                           
   217                           	psect	text1
   218   0001C8                     __ptext1:
   219                           	callstack 0
   220   0001C8                     _Pines_Config:
   221                           	callstack 125
   222   0001C8                     
   223                           ;main.c: 90:     TRISF &= ~(1 << 3);
   224   0001C8  96CB               	bcf	203,3,c	;volatile
   225                           
   226                           ;main.c: 91:     LATF |= (1 << 3);;
   227   0001CA  86C3               	bsf	195,3,c	;volatile
   228                           
   229                           ;main.c: 94:     TRISA &= ~(1 << 2);
   230   0001CC  94C6               	bcf	198,2,c	;volatile
   231                           
   232                           ;main.c: 95:     LATA &= ~(1 << 2);;
   233   0001CE  94BE               	bcf	190,2,c	;volatile
   234                           
   235                           ;main.c: 99:     ANSELB &= ~(1 << 0);
   236   0001D0  0104               	movlb	4	; () banked
   237   0001D2  9108               	bcf	8,0,b	;volatile
   238                           
   239                           ;main.c: 100:     TRISB |= (1 << 0);
   240   0001D4  80C7               	bsf	199,0,c	;volatile
   241   0001D6                     
   242                           ; BSR set to: 4
   243   0001D6  0012               	return		;funcret
   244   0001D8                     __end_of_Pines_Config:
   245                           	callstack 0
   246                           
   247 ;; *************** function _Local_Osc_Init *****************
   248 ;; Defined at:
   249 ;;		line 78 in file "main.c"
   250 ;; Parameters:    Size  Location     Type
   251 ;;		None
   252 ;; Auto vars:     Size  Location     Type
   253 ;;  my_clock        2    3[COMRAM] struct .
   254 ;; Return value:  Size  Location     Type
   255 ;;                  1    wreg      void 
   256 ;; Registers used:
   257 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   258 ;; Tracked objects:
   259 ;;		On entry : 0/0
   260 ;;		On exit  : 0/0
   261 ;;		Unchanged: 0/0
   262 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   263 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   264 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   265 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   266 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   267 ;;Total ram usage:        2 bytes
   268 ;; Hardware stack levels used: 1
   269 ;; Hardware stack levels required when called: 2
   270 ;; This function calls:
   271 ;;		_FM_Hfintosc_Init
   272 ;; This function is called by:
   273 ;;		_main
   274 ;; This function uses a non-reentrant model
   275 ;;
   276                           
   277                           	psect	text2
   278   00019E                     __ptext2:
   279                           	callstack 0
   280   00019E                     _Local_Osc_Init:
   281                           	callstack 124
   282   00019E                     
   283                           ;main.c: 80:     _clock_hfintosc_params_t my_clock;;main.c: 81:     my_clock.divisor_clo
      +                          ck = clock_div_1;
   284   00019E  0E00               	movlw	0
   285   0001A0  6E04               	movwf	Local_Osc_Init@my_clock^(0+1280),c
   286                           
   287                           ;main.c: 82:     my_clock.frecuencia_clock = freq_clk_48MHZ;
   288   0001A2  0E07               	movlw	7
   289   0001A4  6E05               	movwf	(Local_Osc_Init@my_clock+1)^(0+1280),c
   290   0001A6                     
   291                           ;main.c: 83:     FM_Hfintosc_Init(&my_clock);
   292   0001A6  0E04               	movlw	low Local_Osc_Init@my_clock
   293   0001A8  6E01               	movwf	FM_Hfintosc_Init@clock_params^(0+1280),c
   294   0001AA  0E05               	movlw	high Local_Osc_Init@my_clock
   295   0001AC  6E02               	movwf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),c
   296   0001AE  EC83  F000         	call	_FM_Hfintosc_Init	;wreg free
   297   0001B2  0012               	return		;funcret
   298   0001B4                     __end_of_Local_Osc_Init:
   299                           	callstack 0
   300                           
   301 ;; *************** function _FM_Hfintosc_Init *****************
   302 ;; Defined at:
   303 ;;		line 8 in file "system_config.c"
   304 ;; Parameters:    Size  Location     Type
   305 ;;  clock_params    2    0[COMRAM] PTR struct .
   306 ;;		 -> Local_Osc_Init@my_clock(2), 
   307 ;; Auto vars:     Size  Location     Type
   308 ;;		None
   309 ;; Return value:  Size  Location     Type
   310 ;;                  1    wreg      void 
   311 ;; Registers used:
   312 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   313 ;; Tracked objects:
   314 ;;		On entry : 0/0
   315 ;;		On exit  : 0/0
   316 ;;		Unchanged: 0/0
   317 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   318 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   319 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   320 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   321 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   322 ;;Total ram usage:        3 bytes
   323 ;; Hardware stack levels used: 1
   324 ;; Hardware stack levels required when called: 1
   325 ;; This function calls:
   326 ;;		Nothing
   327 ;; This function is called by:
   328 ;;		_Local_Osc_Init
   329 ;; This function uses a non-reentrant model
   330 ;;
   331                           
   332                           	psect	text3
   333   000106                     __ptext3:
   334                           	callstack 0
   335   000106                     _FM_Hfintosc_Init:
   336                           	callstack 124
   337   000106                     
   338                           ;system_config.c: 8: void FM_Hfintosc_Init (_clock_hfintosc_params_t *clock_params);syst
      +                          em_config.c: 9: {;system_config.c: 10:     OSCCON1bits.NOSC = 0b110;
   339   000106  0100               	movlb	0	; () banked
   340   000108  51AD               	movf	173,w,b	;volatile
   341   00010A  0B8F               	andlw	-113
   342   00010C  0960               	iorlw	96
   343   00010E  6FAD               	movwf	173,b	;volatile
   344   000110                     
   345                           ; BSR set to: 0
   346                           ;system_config.c: 11:     OSCCON1bits.NDIV = clock_params->divisor_clock;
   347   000110  C501  F4D9         	movff	FM_Hfintosc_Init@clock_params,fsr2l
   348   000114  C502  F4DA         	movff	FM_Hfintosc_Init@clock_params+1,fsr2h
   349   000118  50DF               	movf	indf2,w,c
   350   00011A  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   351   00011C  51AD               	movf	173,w,b	;volatile
   352   00011E  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   353   000120  0BF0               	andlw	-16
   354   000122  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   355   000124  6FAD               	movwf	173,b	;volatile
   356   000126                     
   357                           ; BSR set to: 0
   358                           ;system_config.c: 12:     OSCFRQbits.HFFRQ = clock_params->frecuencia_clock;
   359   000126  EE20 F001          	lfsr	2,1
   360   00012A  5001               	movf	FM_Hfintosc_Init@clock_params^(0+1280),w,c
   361   00012C  26D9               	addwf	fsr2l,f,c
   362   00012E  5002               	movf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),w,c
   363   000130  22DA               	addwfc	fsr2h,f,c
   364   000132  50DF               	movf	indf2,w,c
   365   000134  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   366   000136  51B1               	movf	177,w,b	;volatile
   367   000138  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   368   00013A  0BF0               	andlw	-16
   369   00013C  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   370   00013E  6FB1               	movwf	177,b	;volatile
   371   000140                     
   372                           ; BSR set to: 0
   373   000140  0012               	return		;funcret
   374   000142                     __end_of_FM_Hfintosc_Init:
   375                           	callstack 0
   376                           
   377 ;; *************** function _Interrupts_Init *****************
   378 ;; Defined at:
   379 ;;		line 104 in file "main.c"
   380 ;; Parameters:    Size  Location     Type
   381 ;;		None
   382 ;; Auto vars:     Size  Location     Type
   383 ;;		None
   384 ;; Return value:  Size  Location     Type
   385 ;;                  1    wreg      void 
   386 ;; Registers used:
   387 ;;		None
   388 ;; Tracked objects:
   389 ;;		On entry : 0/0
   390 ;;		On exit  : 0/0
   391 ;;		Unchanged: 0/0
   392 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   393 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   394 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   395 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   396 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   397 ;;Total ram usage:        0 bytes
   398 ;; Hardware stack levels used: 1
   399 ;; Hardware stack levels required when called: 1
   400 ;; This function calls:
   401 ;;		Nothing
   402 ;; This function is called by:
   403 ;;		_main
   404 ;; This function uses a non-reentrant model
   405 ;;
   406                           
   407                           	psect	text4
   408   0001D8                     __ptext4:
   409                           	callstack 0
   410   0001D8                     _Interrupts_Init:
   411                           	callstack 125
   412   0001D8                     
   413                           ;main.c: 121:     PIE1bits.INT0IE = 1;
   414   0001D8  809F               	bsf	159,0,c	;volatile
   415                           
   416                           ;main.c: 122:     PIR1bits.INT0IF = 0;
   417   0001DA  90AF               	bcf	175,0,c	;volatile
   418                           
   419                           ;main.c: 125:     INTCON0bits.INT0EDG = 1;
   420   0001DC  80D6               	bsf	214,0,c	;volatile
   421                           
   422                           ;main.c: 128:     INTCON0bits.IPEN = 0;
   423   0001DE  9AD6               	bcf	214,5,c	;volatile
   424                           
   425                           ;main.c: 129:     INTCON0bits.GIE = 1;
   426   0001E0  8ED6               	bsf	214,7,c	;volatile
   427   0001E2  0012               	return		;funcret
   428   0001E4                     __end_of_Interrupts_Init:
   429                           	callstack 0
   430                           
   431 ;; *************** function _External_Int0 *****************
   432 ;; Defined at:
   433 ;;		line 37 in file "main.c"
   434 ;; Parameters:    Size  Location     Type
   435 ;;		None
   436 ;; Auto vars:     Size  Location     Type
   437 ;;		None
   438 ;; Return value:  Size  Location     Type
   439 ;;                  1    wreg      void 
   440 ;; Registers used:
   441 ;;		wreg, status,2, status,0
   442 ;; Tracked objects:
   443 ;;		On entry : 0/0
   444 ;;		On exit  : 0/0
   445 ;;		Unchanged: 0/0
   446 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   447 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   448 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   449 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   450 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   451 ;;Total ram usage:        0 bytes
   452 ;; Hardware stack levels used: 1
   453 ;; This function calls:
   454 ;;		Nothing
   455 ;; This function is called by:
   456 ;;		Interrupt level 2
   457 ;; This function uses a non-reentrant model
   458 ;;
   459                           
   460                           	psect	text5
   461   000174                     __ptext5:
   462                           	callstack 0
   463   000174                     _External_Int0:
   464                           	callstack 124
   465   000174                     
   466                           ;main.c: 39:     if(PIE1bits.INT0IE && PIR1bits.INT0IF)
   467   000174  A09F               	btfss	159,0,c	;volatile
   468   000176  EFBF  F000         	goto	i2u1_41
   469   00017A  EFC1  F000         	goto	i2u1_40
   470   00017E                     i2u1_41:
   471   00017E  EFCD  F000         	goto	i2l35
   472   000182                     i2u1_40:
   473   000182  A0AF               	btfss	175,0,c	;volatile
   474   000184  EFC6  F000         	goto	i2u2_41
   475   000188  EFC8  F000         	goto	i2u2_40
   476   00018C                     i2u2_41:
   477   00018C  EFCD  F000         	goto	i2l35
   478   000190                     i2u2_40:
   479   000190                     
   480                           ;main.c: 40:     {;main.c: 41:         LATF ^= (1 << 3);;
   481   000190  0E08               	movlw	8
   482   000192  1AC3               	xorwf	195,f,c	;volatile
   483   000194                     
   484                           ;main.c: 42:         PIR1bits.INT0IF = 0;
   485   000194  90AF               	bcf	175,0,c	;volatile
   486                           
   487                           ;main.c: 43:     }
   488   000196  EFCE  F000         	goto	i2l37
   489   00019A                     i2l35:
   490                           
   491                           ;main.c: 45:     {;main.c: 46:         __nop();
   492   00019A  F000               	nop	
   493   00019C                     i2l37:
   494   00019C  0011               	retfie		f
   495   00019E                     __end_of_External_Int0:
   496                           	callstack 0
   497                           
   498                           ;
   499                           ; Interrupt Vector Table @ 0x8
   500                           ;
   501                           
   502                           	psect	ivt0x8
   503   000008                     __pivt0x8:
   504                           	callstack 0
   505   000008                     ivt0x8_base:
   506                           	callstack 0
   507                           
   508                           ; Vector 0 : SWINT
   509   000008  0040               	dw	ivt0x8_undefint shr (0+2)
   510                           
   511                           ; Vector 1 : HLVD
   512   00000A  0040               	dw	ivt0x8_undefint shr (0+2)
   513                           
   514                           ; Vector 2 : OSF
   515   00000C  0040               	dw	ivt0x8_undefint shr (0+2)
   516                           
   517                           ; Vector 3 : CSW
   518   00000E  0040               	dw	ivt0x8_undefint shr (0+2)
   519                           
   520                           ; Vector 4 : Undefined
   521   000010  0040               	dw	ivt0x8_undefint shr (0+2)
   522                           
   523                           ; Vector 5 : CLC1
   524   000012  0040               	dw	ivt0x8_undefint shr (0+2)
   525                           
   526                           ; Vector 6 : Undefined
   527   000014  0040               	dw	ivt0x8_undefint shr (0+2)
   528                           
   529                           ; Vector 7 : IOC
   530   000016  0040               	dw	ivt0x8_undefint shr (0+2)
   531                           
   532                           ; Vector 8 : INT0
   533   000018  005D               	dw	_External_Int0 shr (0+2)
   534                           
   535                           ; Vector 9 : ZCD
   536   00001A  0040               	dw	ivt0x8_undefint shr (0+2)
   537                           
   538                           ; Vector 10 : AD
   539   00001C  0040               	dw	ivt0x8_undefint shr (0+2)
   540                           
   541                           ; Vector 11 : ACT
   542   00001E  0040               	dw	ivt0x8_undefint shr (0+2)
   543                           
   544                           ; Vector 12 : CMP1
   545   000020  0040               	dw	ivt0x8_undefint shr (0+2)
   546                           
   547                           ; Vector 13 : SMT1
   548   000022  0040               	dw	ivt0x8_undefint shr (0+2)
   549                           
   550                           ; Vector 14 : SMT1PRA
   551   000024  0040               	dw	ivt0x8_undefint shr (0+2)
   552                           
   553                           ; Vector 15 : SMT1PRW
   554   000026  0040               	dw	ivt0x8_undefint shr (0+2)
   555                           
   556                           ; Vector 16 : ADT
   557   000028  0040               	dw	ivt0x8_undefint shr (0+2)
   558                           
   559                           ; Vector 17 : Undefined
   560   00002A  0040               	dw	ivt0x8_undefint shr (0+2)
   561                           
   562                           ; Vector 18 : Undefined
   563   00002C  0040               	dw	ivt0x8_undefint shr (0+2)
   564                           
   565                           ; Vector 19 : Undefined
   566   00002E  0040               	dw	ivt0x8_undefint shr (0+2)
   567                           
   568                           ; Vector 20 : DMA1SCNT
   569   000030  0040               	dw	ivt0x8_undefint shr (0+2)
   570                           
   571                           ; Vector 21 : DMA1DCNT
   572   000032  0040               	dw	ivt0x8_undefint shr (0+2)
   573                           
   574                           ; Vector 22 : DMA1OR
   575   000034  0040               	dw	ivt0x8_undefint shr (0+2)
   576                           
   577                           ; Vector 23 : DMA1A
   578   000036  0040               	dw	ivt0x8_undefint shr (0+2)
   579                           
   580                           ; Vector 24 : SPI1RX
   581   000038  0040               	dw	ivt0x8_undefint shr (0+2)
   582                           
   583                           ; Vector 25 : SPI1TX
   584   00003A  0040               	dw	ivt0x8_undefint shr (0+2)
   585                           
   586                           ; Vector 26 : SPI1
   587   00003C  0040               	dw	ivt0x8_undefint shr (0+2)
   588                           
   589                           ; Vector 27 : TMR2
   590   00003E  0040               	dw	ivt0x8_undefint shr (0+2)
   591                           
   592                           ; Vector 28 : TMR1
   593   000040  0040               	dw	ivt0x8_undefint shr (0+2)
   594                           
   595                           ; Vector 29 : TMR1G
   596   000042  0040               	dw	ivt0x8_undefint shr (0+2)
   597                           
   598                           ; Vector 30 : CCP1
   599   000044  0040               	dw	ivt0x8_undefint shr (0+2)
   600                           
   601                           ; Vector 31 : TMR0
   602   000046  0040               	dw	ivt0x8_undefint shr (0+2)
   603                           
   604                           ; Vector 32 : U1RX
   605   000048  0040               	dw	ivt0x8_undefint shr (0+2)
   606                           
   607                           ; Vector 33 : U1TX
   608   00004A  0040               	dw	ivt0x8_undefint shr (0+2)
   609                           
   610                           ; Vector 34 : U1E
   611   00004C  0040               	dw	ivt0x8_undefint shr (0+2)
   612                           
   613                           ; Vector 35 : U1
   614   00004E  0040               	dw	ivt0x8_undefint shr (0+2)
   615                           
   616                           ; Vector 36 : Undefined
   617   000050  0040               	dw	ivt0x8_undefint shr (0+2)
   618                           
   619                           ; Vector 37 : Undefined
   620   000052  0040               	dw	ivt0x8_undefint shr (0+2)
   621                           
   622                           ; Vector 38 : PWM1PR
   623   000054  0040               	dw	ivt0x8_undefint shr (0+2)
   624                           
   625                           ; Vector 39 : PWM1
   626   000056  0040               	dw	ivt0x8_undefint shr (0+2)
   627                           
   628                           ; Vector 40 : SPI2RX
   629   000058  0040               	dw	ivt0x8_undefint shr (0+2)
   630                           
   631                           ; Vector 41 : SPI2TX
   632   00005A  0040               	dw	ivt0x8_undefint shr (0+2)
   633                           
   634                           ; Vector 42 : SPI2
   635   00005C  0040               	dw	ivt0x8_undefint shr (0+2)
   636                           
   637                           ; Vector 43 : Undefined
   638   00005E  0040               	dw	ivt0x8_undefint shr (0+2)
   639                           
   640                           ; Vector 44 : TMR3
   641   000060  0040               	dw	ivt0x8_undefint shr (0+2)
   642                           
   643                           ; Vector 45 : TMR3G
   644   000062  0040               	dw	ivt0x8_undefint shr (0+2)
   645                           
   646                           ; Vector 46 : PWM2PR
   647   000064  0040               	dw	ivt0x8_undefint shr (0+2)
   648                           
   649                           ; Vector 47 : PWM2
   650   000066  0040               	dw	ivt0x8_undefint shr (0+2)
   651                           
   652                           ; Vector 48 : INT1
   653   000068  0040               	dw	ivt0x8_undefint shr (0+2)
   654                           
   655                           ; Vector 49 : CLC2
   656   00006A  0040               	dw	ivt0x8_undefint shr (0+2)
   657                           
   658                           ; Vector 50 : CWG1
   659   00006C  0040               	dw	ivt0x8_undefint shr (0+2)
   660                           
   661                           ; Vector 51 : NCO1
   662   00006E  0040               	dw	ivt0x8_undefint shr (0+2)
   663                           
   664                           ; Vector 52 : DMA2SCNT
   665   000070  0040               	dw	ivt0x8_undefint shr (0+2)
   666                           
   667                           ; Vector 53 : DMA2DCNT
   668   000072  0040               	dw	ivt0x8_undefint shr (0+2)
   669                           
   670                           ; Vector 54 : DMA2OR
   671   000074  0040               	dw	ivt0x8_undefint shr (0+2)
   672                           
   673                           ; Vector 55 : DMA2A
   674   000076  0040               	dw	ivt0x8_undefint shr (0+2)
   675                           
   676                           ; Vector 56 : I2C1RX
   677   000078  0040               	dw	ivt0x8_undefint shr (0+2)
   678                           
   679                           ; Vector 57 : I2C1TX
   680   00007A  0040               	dw	ivt0x8_undefint shr (0+2)
   681                           
   682                           ; Vector 58 : I2C1
   683   00007C  0040               	dw	ivt0x8_undefint shr (0+2)
   684                           
   685                           ; Vector 59 : I2C1E
   686   00007E  0040               	dw	ivt0x8_undefint shr (0+2)
   687                           
   688                           ; Vector 60 : Undefined
   689   000080  0040               	dw	ivt0x8_undefint shr (0+2)
   690                           
   691                           ; Vector 61 : CLC3
   692   000082  0040               	dw	ivt0x8_undefint shr (0+2)
   693                           
   694                           ; Vector 62 : PWM3PR
   695   000084  0040               	dw	ivt0x8_undefint shr (0+2)
   696                           
   697                           ; Vector 63 : PWM3
   698   000086  0040               	dw	ivt0x8_undefint shr (0+2)
   699                           
   700                           ; Vector 64 : U2RX
   701   000088  0040               	dw	ivt0x8_undefint shr (0+2)
   702                           
   703                           ; Vector 65 : U2TX
   704   00008A  0040               	dw	ivt0x8_undefint shr (0+2)
   705                           
   706                           ; Vector 66 : U2E
   707   00008C  0040               	dw	ivt0x8_undefint shr (0+2)
   708                           
   709                           ; Vector 67 : U2
   710   00008E  0040               	dw	ivt0x8_undefint shr (0+2)
   711                           
   712                           ; Vector 68 : TMR5
   713   000090  0040               	dw	ivt0x8_undefint shr (0+2)
   714                           
   715                           ; Vector 69 : TMR5G
   716   000092  0040               	dw	ivt0x8_undefint shr (0+2)
   717                           
   718                           ; Vector 70 : CCP2
   719   000094  0040               	dw	ivt0x8_undefint shr (0+2)
   720                           
   721                           ; Vector 71 : SCAN
   722   000096  0040               	dw	ivt0x8_undefint shr (0+2)
   723                           
   724                           ; Vector 72 : U3RX
   725   000098  0040               	dw	ivt0x8_undefint shr (0+2)
   726                           
   727                           ; Vector 73 : U3TX
   728   00009A  0040               	dw	ivt0x8_undefint shr (0+2)
   729                           
   730                           ; Vector 74 : U3E
   731   00009C  0040               	dw	ivt0x8_undefint shr (0+2)
   732                           
   733                           ; Vector 75 : U3
   734   00009E  0040               	dw	ivt0x8_undefint shr (0+2)
   735                           
   736                           ; Vector 76 : Undefined
   737   0000A0  0040               	dw	ivt0x8_undefint shr (0+2)
   738                           
   739                           ; Vector 77 : CLC4
   740   0000A2  0040               	dw	ivt0x8_undefint shr (0+2)
   741                           
   742                           ; Vector 78 : Undefined
   743   0000A4  0040               	dw	ivt0x8_undefint shr (0+2)
   744                           
   745                           ; Vector 79 : Undefined
   746   0000A6  0040               	dw	ivt0x8_undefint shr (0+2)
   747                           
   748                           ; Vector 80 : INT2
   749   0000A8  0040               	dw	ivt0x8_undefint shr (0+2)
   750                           
   751                           ; Vector 81 : CLC5
   752   0000AA  0040               	dw	ivt0x8_undefint shr (0+2)
   753                           
   754                           ; Vector 82 : CWG2
   755   0000AC  0040               	dw	ivt0x8_undefint shr (0+2)
   756                           
   757                           ; Vector 83 : NCO2
   758   0000AE  0040               	dw	ivt0x8_undefint shr (0+2)
   759                           
   760                           ; Vector 84 : DMA3SCNT
   761   0000B0  0040               	dw	ivt0x8_undefint shr (0+2)
   762                           
   763                           ; Vector 85 : DMA3DCNT
   764   0000B2  0040               	dw	ivt0x8_undefint shr (0+2)
   765                           
   766                           ; Vector 86 : DMA3OR
   767   0000B4  0040               	dw	ivt0x8_undefint shr (0+2)
   768                           
   769                           ; Vector 87 : DMA3A
   770   0000B6  0040               	dw	ivt0x8_undefint shr (0+2)
   771                           
   772                           ; Vector 88 : CCP3
   773   0000B8  0040               	dw	ivt0x8_undefint shr (0+2)
   774                           
   775                           ; Vector 89 : CLC6
   776   0000BA  0040               	dw	ivt0x8_undefint shr (0+2)
   777                           
   778                           ; Vector 90 : CWG3
   779   0000BC  0040               	dw	ivt0x8_undefint shr (0+2)
   780                           
   781                           ; Vector 91 : TMR4
   782   0000BE  0040               	dw	ivt0x8_undefint shr (0+2)
   783                           
   784                           ; Vector 92 : DMA4SCNT
   785   0000C0  0040               	dw	ivt0x8_undefint shr (0+2)
   786                           
   787                           ; Vector 93 : DMA4DCNT
   788   0000C2  0040               	dw	ivt0x8_undefint shr (0+2)
   789                           
   790                           ; Vector 94 : DMA4OR
   791   0000C4  0040               	dw	ivt0x8_undefint shr (0+2)
   792                           
   793                           ; Vector 95 : DMA4A
   794   0000C6  0040               	dw	ivt0x8_undefint shr (0+2)
   795                           
   796                           ; Vector 96 : U4RX
   797   0000C8  0040               	dw	ivt0x8_undefint shr (0+2)
   798                           
   799                           ; Vector 97 : U4TX
   800   0000CA  0040               	dw	ivt0x8_undefint shr (0+2)
   801                           
   802                           ; Vector 98 : U4E
   803   0000CC  0040               	dw	ivt0x8_undefint shr (0+2)
   804                           
   805                           ; Vector 99 : U4
   806   0000CE  0040               	dw	ivt0x8_undefint shr (0+2)
   807                           
   808                           ; Vector 100 : DMA5SCNT
   809   0000D0  0040               	dw	ivt0x8_undefint shr (0+2)
   810                           
   811                           ; Vector 101 : DMA5DCNT
   812   0000D2  0040               	dw	ivt0x8_undefint shr (0+2)
   813                           
   814                           ; Vector 102 : DMA5OR
   815   0000D4  0040               	dw	ivt0x8_undefint shr (0+2)
   816                           
   817                           ; Vector 103 : DMA5A
   818   0000D6  0040               	dw	ivt0x8_undefint shr (0+2)
   819                           
   820                           ; Vector 104 : U5RX
   821   0000D8  0040               	dw	ivt0x8_undefint shr (0+2)
   822                           
   823                           ; Vector 105 : U5TX
   824   0000DA  0040               	dw	ivt0x8_undefint shr (0+2)
   825                           
   826                           ; Vector 106 : U5E
   827   0000DC  0040               	dw	ivt0x8_undefint shr (0+2)
   828                           
   829                           ; Vector 107 : U5
   830   0000DE  0040               	dw	ivt0x8_undefint shr (0+2)
   831                           
   832                           ; Vector 108 : DMA6SCNT
   833   0000E0  0040               	dw	ivt0x8_undefint shr (0+2)
   834                           
   835                           ; Vector 109 : DMA6DCNT
   836   0000E2  0040               	dw	ivt0x8_undefint shr (0+2)
   837                           
   838                           ; Vector 110 : DMA6OR
   839   0000E4  0040               	dw	ivt0x8_undefint shr (0+2)
   840                           
   841                           ; Vector 111 : DMA6A
   842   0000E6  0040               	dw	ivt0x8_undefint shr (0+2)
   843                           
   844                           ; Vector 112 : Undefined
   845   0000E8  0040               	dw	ivt0x8_undefint shr (0+2)
   846                           
   847                           ; Vector 113 : CLC7
   848   0000EA  0040               	dw	ivt0x8_undefint shr (0+2)
   849                           
   850                           ; Vector 114 : CMP2
   851   0000EC  0040               	dw	ivt0x8_undefint shr (0+2)
   852                           
   853                           ; Vector 115 : NCO3
   854   0000EE  0040               	dw	ivt0x8_undefint shr (0+2)
   855                           
   856                           ; Vector 116 : Undefined
   857   0000F0  0040               	dw	ivt0x8_undefint shr (0+2)
   858                           
   859                           ; Vector 117 : Undefined
   860   0000F2  0040               	dw	ivt0x8_undefint shr (0+2)
   861                           
   862                           ; Vector 118 : Undefined
   863   0000F4  0040               	dw	ivt0x8_undefint shr (0+2)
   864                           
   865                           ; Vector 119 : Undefined
   866   0000F6  0040               	dw	ivt0x8_undefint shr (0+2)
   867                           
   868                           ; Vector 120 : NVM
   869   0000F8  0040               	dw	ivt0x8_undefint shr (0+2)
   870                           
   871                           ; Vector 121 : CLC8
   872   0000FA  0040               	dw	ivt0x8_undefint shr (0+2)
   873                           
   874                           ; Vector 122 : CRC
   875   0000FC  0040               	dw	ivt0x8_undefint shr (0+2)
   876                           
   877                           ; Vector 123 : TMR6
   878   0000FE  0040               	dw	ivt0x8_undefint shr (0+2)
   879   000100                     ivt0x8_undefint:
   880                           	callstack 0
   881   000100  00FF               	reset	
   882   000000                     
   883                           	psect	rparam
   884   000000                     
   885                           	psect	idloc
   886                           
   887                           ;Config register IDLOC0 @ 0x200000
   888                           ;	unspecified, using default values
   889   200000                     	org	2097152
   890   200000  0FFF               	dw	4095
   891                           
   892                           ;Config register IDLOC1 @ 0x200002
   893                           ;	unspecified, using default values
   894   200002                     	org	2097154
   895   200002  0FFF               	dw	4095
   896                           
   897                           ;Config register IDLOC2 @ 0x200004
   898                           ;	unspecified, using default values
   899   200004                     	org	2097156
   900   200004  0FFF               	dw	4095
   901                           
   902                           ;Config register IDLOC3 @ 0x200006
   903                           ;	unspecified, using default values
   904   200006                     	org	2097158
   905   200006  0FFF               	dw	4095
   906                           
   907                           ;Config register IDLOC4 @ 0x200008
   908                           ;	unspecified, using default values
   909   200008                     	org	2097160
   910   200008  0FFF               	dw	4095
   911                           
   912                           ;Config register IDLOC5 @ 0x20000A
   913                           ;	unspecified, using default values
   914   20000A                     	org	2097162
   915   20000A  0FFF               	dw	4095
   916                           
   917                           ;Config register IDLOC6 @ 0x20000C
   918                           ;	unspecified, using default values
   919   20000C                     	org	2097164
   920   20000C  0FFF               	dw	4095
   921                           
   922                           ;Config register IDLOC7 @ 0x20000E
   923                           ;	unspecified, using default values
   924   20000E                     	org	2097166
   925   20000E  0FFF               	dw	4095
   926                           
   927                           ;Config register IDLOC8 @ 0x200010
   928                           ;	unspecified, using default values
   929   200010                     	org	2097168
   930   200010  0FFF               	dw	4095
   931                           
   932                           ;Config register IDLOC9 @ 0x200012
   933                           ;	unspecified, using default values
   934   200012                     	org	2097170
   935   200012  0FFF               	dw	4095
   936                           
   937                           ;Config register IDLOC10 @ 0x200014
   938                           ;	unspecified, using default values
   939   200014                     	org	2097172
   940   200014  0FFF               	dw	4095
   941                           
   942                           ;Config register IDLOC11 @ 0x200016
   943                           ;	unspecified, using default values
   944   200016                     	org	2097174
   945   200016  0FFF               	dw	4095
   946                           
   947                           ;Config register IDLOC12 @ 0x200018
   948                           ;	unspecified, using default values
   949   200018                     	org	2097176
   950   200018  0FFF               	dw	4095
   951                           
   952                           ;Config register IDLOC13 @ 0x20001A
   953                           ;	unspecified, using default values
   954   20001A                     	org	2097178
   955   20001A  0FFF               	dw	4095
   956                           
   957                           ;Config register IDLOC14 @ 0x20001C
   958                           ;	unspecified, using default values
   959   20001C                     	org	2097180
   960   20001C  0FFF               	dw	4095
   961                           
   962                           ;Config register IDLOC15 @ 0x20001E
   963                           ;	unspecified, using default values
   964   20001E                     	org	2097182
   965   20001E  0FFF               	dw	4095
   966                           
   967                           ;Config register IDLOC16 @ 0x200020
   968                           ;	unspecified, using default values
   969   200020                     	org	2097184
   970   200020  0FFF               	dw	4095
   971                           
   972                           ;Config register IDLOC17 @ 0x200022
   973                           ;	unspecified, using default values
   974   200022                     	org	2097186
   975   200022  0FFF               	dw	4095
   976                           
   977                           ;Config register IDLOC18 @ 0x200024
   978                           ;	unspecified, using default values
   979   200024                     	org	2097188
   980   200024  0FFF               	dw	4095
   981                           
   982                           ;Config register IDLOC19 @ 0x200026
   983                           ;	unspecified, using default values
   984   200026                     	org	2097190
   985   200026  0FFF               	dw	4095
   986                           
   987                           ;Config register IDLOC20 @ 0x200028
   988                           ;	unspecified, using default values
   989   200028                     	org	2097192
   990   200028  0FFF               	dw	4095
   991                           
   992                           ;Config register IDLOC21 @ 0x20002A
   993                           ;	unspecified, using default values
   994   20002A                     	org	2097194
   995   20002A  0FFF               	dw	4095
   996                           
   997                           ;Config register IDLOC22 @ 0x20002C
   998                           ;	unspecified, using default values
   999   20002C                     	org	2097196
  1000   20002C  0FFF               	dw	4095
  1001                           
  1002                           ;Config register IDLOC23 @ 0x20002E
  1003                           ;	unspecified, using default values
  1004   20002E                     	org	2097198
  1005   20002E  0FFF               	dw	4095
  1006                           
  1007                           ;Config register IDLOC24 @ 0x200030
  1008                           ;	unspecified, using default values
  1009   200030                     	org	2097200
  1010   200030  0FFF               	dw	4095
  1011                           
  1012                           ;Config register IDLOC25 @ 0x200032
  1013                           ;	unspecified, using default values
  1014   200032                     	org	2097202
  1015   200032  0FFF               	dw	4095
  1016                           
  1017                           ;Config register IDLOC26 @ 0x200034
  1018                           ;	unspecified, using default values
  1019   200034                     	org	2097204
  1020   200034  0FFF               	dw	4095
  1021                           
  1022                           ;Config register IDLOC27 @ 0x200036
  1023                           ;	unspecified, using default values
  1024   200036                     	org	2097206
  1025   200036  0FFF               	dw	4095
  1026                           
  1027                           ;Config register IDLOC28 @ 0x200038
  1028                           ;	unspecified, using default values
  1029   200038                     	org	2097208
  1030   200038  0FFF               	dw	4095
  1031                           
  1032                           ;Config register IDLOC29 @ 0x20003A
  1033                           ;	unspecified, using default values
  1034   20003A                     	org	2097210
  1035   20003A  0FFF               	dw	4095
  1036                           
  1037                           ;Config register IDLOC30 @ 0x20003C
  1038                           ;	unspecified, using default values
  1039   20003C                     	org	2097212
  1040   20003C  0FFF               	dw	4095
  1041                           
  1042                           ;Config register IDLOC31 @ 0x20003E
  1043                           ;	unspecified, using default values
  1044   20003E                     	org	2097214
  1045   20003E  0FFF               	dw	4095
  1046                           
  1047                           	psect	config
  1048                           
  1049                           ;Config register CONFIG1 @ 0x300000
  1050                           ;	External Oscillator Selection
  1051                           ;	FEXTOSC = OFF, Oscillator not enabled
  1052                           ;	Reset Oscillator Selection
  1053                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
  1054   300000                     	org	3145728
  1055   300000  8C                 	db	140
  1056                           
  1057                           ;Config register CONFIG2 @ 0x300001
  1058                           ;	Clock out Enable bit
  1059                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
  1060                           ;	PRLOCKED One-Way Set Enable bit
  1061                           ;	PR1WAY = OFF, PRLOCKED bit can be set and cleared repeatedly
  1062                           ;	Clock Switch Enable bit
  1063                           ;	CSWEN = OFF, The NOSC and NDIV bits cannot be changed by user software
  1064                           ;	Fail-Safe Clock Monitor Enable bit
  1065                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1066   300001                     	org	3145729
  1067   300001  D5                 	db	213
  1068                           
  1069                           ;Config register CONFIG3 @ 0x300002
  1070                           ;	MCLR Enable bit
  1071                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
  1072                           ;	Power-up timer selection bits
  1073                           ;	PWRTS = PWRT_OFF, PWRT is disabled
  1074                           ;	Multi-vector enable bit
  1075                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
  1076                           ;	IVTLOCK bit One-way set enable bit
  1077                           ;	IVT1WAY = OFF, IVTLOCKED bit can be cleared and set repeatedly
  1078                           ;	Low Power BOR Enable bit
  1079                           ;	LPBOREN = OFF, Low-Power BOR disabled
  1080                           ;	Brown-out Reset Enable bits
  1081                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
  1082   300002                     	org	3145730
  1083   300002  EF                 	db	239
  1084                           
  1085                           ;Config register CONFIG4 @ 0x300003
  1086                           ;	Brown-out Reset Voltage Selection bits
  1087                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
  1088                           ;	ZCD Disable bit
  1089                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
  1090                           ;	PPSLOCK bit One-Way Set Enable bit
  1091                           ;	PPS1WAY = OFF, PPSLOCKED bit can be set and cleared repeatedly (subject to the unlock 
      +                          sequence)
  1092                           ;	Stack Full/Underflow Reset Enable bit
  1093                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
  1094                           ;	Low Voltage Programming Enable bit
  1095                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming
  1096                           ;	Extended Instruction Set Enable bit
  1097                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
  1098   300003                     	org	3145731
  1099   300003  C7                 	db	199
  1100                           
  1101                           ;Config register CONFIG5 @ 0x300004
  1102                           ;	WDT Period selection bits
  1103                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
  1104                           ;	WDT operating mode
  1105                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
  1106   300004                     	org	3145732
  1107   300004  9F                 	db	159
  1108                           
  1109                           ;Config register CONFIG6 @ 0x300005
  1110                           ;	WDT Window Select bits
  1111                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
  1112                           ;	WDT input clock selector
  1113                           ;	WDTCCS = SC, Software Control
  1114   300005                     	org	3145733
  1115   300005  FF                 	db	255
  1116                           
  1117                           ;Config register CONFIG7 @ 0x300006
  1118                           ;	Boot Block Size selection bits
  1119                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
  1120                           ;	Boot Block enable bit
  1121                           ;	BBEN = OFF, Boot block disabled
  1122                           ;	Storage Area Flash enable bit
  1123                           ;	SAFEN = OFF, SAF disabled
  1124                           ;	Background Debugger
  1125                           ;	DEBUG = OFF, Background Debugger disabled
  1126   300006                     	org	3145734
  1127   300006  FF                 	db	255
  1128                           
  1129                           ;Config register CONFIG8 @ 0x300007
  1130                           ;	Boot Block Write Protection bit
  1131                           ;	WRTB = OFF, Boot Block not Write protected
  1132                           ;	Configuration Register Write Protection bit
  1133                           ;	WRTC = OFF, Configuration registers not Write protected
  1134                           ;	Data EEPROM Write Protection bit
  1135                           ;	WRTD = OFF, Data EEPROM not Write protected
  1136                           ;	SAF Write protection bit
  1137                           ;	WRTSAF = OFF, SAF not Write Protected
  1138                           ;	Application Block write protection bit
  1139                           ;	WRTAPP = OFF, Application Block not write protected
  1140   300007                     	org	3145735
  1141   300007  FF                 	db	255
  1142                           
  1143                           ; Padding undefined space
  1144   300008                     	org	3145736
  1145   300008  FF                 	db	255
  1146                           
  1147                           ;Config register CONFIG10 @ 0x300009
  1148                           ;	PFM and Data EEPROM Code Protection bit
  1149                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
  1150   300009                     	org	3145737
  1151   300009  FF                 	db	255
  1152                           tosu	equ	0x4FF
  1153                           tosh	equ	0x4FE
  1154                           tosl	equ	0x4FD
  1155                           stkptr	equ	0x4FC
  1156                           pclatu	equ	0x4FB
  1157                           pclath	equ	0x4FA
  1158                           pcl	equ	0x4F9
  1159                           tblptru	equ	0x4F8
  1160                           tblptrh	equ	0x4F7
  1161                           tblptrl	equ	0x4F6
  1162                           tablat	equ	0x4F5
  1163                           prodh	equ	0x4F4
  1164                           prodl	equ	0x4F3
  1165                           indf0	equ	0x4EF
  1166                           postinc0	equ	0x4EE
  1167                           postdec0	equ	0x4ED
  1168                           preinc0	equ	0x4EC
  1169                           plusw0	equ	0x4EB
  1170                           fsr0h	equ	0x4EA
  1171                           fsr0l	equ	0x4E9
  1172                           wreg	equ	0x4E8
  1173                           indf1	equ	0x4E7
  1174                           postinc1	equ	0x4E6
  1175                           postdec1	equ	0x4E5
  1176                           preinc1	equ	0x4E4
  1177                           plusw1	equ	0x4E3
  1178                           fsr1h	equ	0x4E2
  1179                           fsr1l	equ	0x4E1
  1180                           bsr	equ	0x4E0
  1181                           indf2	equ	0x4DF
  1182                           postinc2	equ	0x4DE
  1183                           postdec2	equ	0x4DD
  1184                           preinc2	equ	0x4DC
  1185                           plusw2	equ	0x4DB
  1186                           fsr2h	equ	0x4DA
  1187                           fsr2l	equ	0x4D9
  1188                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      7       7
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    FM_Hfintosc_Init@clock_params	PTR struct . size(2) Largest target is 2
		 -> Local_Osc_Init@my_clock(COMRAM[2]), 


Critical Paths under _main in COMRAM

    _main->_Local_Osc_Init
    _Local_Osc_Init->_FM_Hfintosc_Init

Critical Paths under _External_Int0 in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _External_Int0 in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _External_Int0 in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _External_Int0 in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _External_Int0 in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _External_Int0 in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _External_Int0 in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _External_Int0 in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _External_Int0 in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _External_Int0 in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _External_Int0 in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _External_Int0 in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _External_Int0 in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _External_Int0 in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _External_Int0 in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _External_Int0 in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _External_Int0 in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _External_Int0 in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _External_Int0 in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _External_Int0 in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _External_Int0 in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _External_Int0 in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _External_Int0 in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _External_Int0 in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _External_Int0 in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _External_Int0 in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _External_Int0 in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _External_Int0 in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _External_Int0 in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _External_Int0 in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _External_Int0 in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _External_Int0 in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Critical Paths under _External_Int0 in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0     169
                                              5 COMRAM     2     2      0
                    _Interrupts_Init
                     _Local_Osc_Init
                       _Pines_Config
 ---------------------------------------------------------------------------------
 (1) _Pines_Config                                         0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Local_Osc_Init                                       2     2      0     169
                                              3 COMRAM     2     2      0
                   _FM_Hfintosc_Init
 ---------------------------------------------------------------------------------
 (2) _FM_Hfintosc_Init                                     3     1      2     120
                                              0 COMRAM     3     1      2
 ---------------------------------------------------------------------------------
 (1) _Interrupts_Init                                      0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _External_Int0                                        0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Interrupts_Init
   _Local_Osc_Init
     _FM_Hfintosc_Init
   _Pines_Config

 _External_Int0 (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      7       7       1        7.4%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
ABS                  0      0       0      58        0.0%
BITBANK32          100      0       0      59        0.0%
BANK32             100      0       0      60        0.0%
BITBANK33          100      0       0      61        0.0%
BANK33             100      0       0      62        0.0%
BITBANK34          100      0       0      63        0.0%
BANK34             100      0       0      64        0.0%
BITBANK35          100      0       0      65        0.0%
BANK35             100      0       0      66        0.0%
BITBANK36          100      0       0      67        0.0%
BANK36             100      0       0      68        0.0%
BITBIGSFR_1        100      0       0      69        0.0%
BIGRAM            1FFF      0       0      70        0.0%
BITBIGSFRhhhhh      29      0       0      71        0.0%
BITBIGSFRhhhhl       A      0       0      72        0.0%
BITBIGSFRhhhlh       3      0       0      73        0.0%
BITBIGSFRhhhll       2      0       0      74        0.0%
BITBIGSFRhhlh        4      0       0      75        0.0%
BITBIGSFRhhll        E      0       0      76        0.0%
BITBIGSFRhl          F      0       0      77        0.0%
BITBIGSFRlh         96      0       0      78        0.0%
BITBIGSFRllhh      356      0       0      79        0.0%
BITBIGSFRllhl        3      0       0      80        0.0%
BITBIGSFRlll        AD      0       0      81        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Thu May 04 17:21:04 2023

                          l51 01D6                            l61 0140                            l54 01E2  
                          l48 01B2                            u37 015C             ??_Interrupts_Init 0501  
                         l771 0110                           l747 01C8                           l749 01D8  
                         l773 0126                           l781 0146                           l775 019E  
                         l783 014A                           l769 0106                           l777 01A6  
                         l785 014E                           l787 0152                           l779 0142  
                         wreg 04E8                          _LATA 04BE                          _LATF 04C3  
                        i2l35 019A                          i2l37 019C             ?_FM_Hfintosc_Init 0501  
                        _main 0142                          fsr2h 04DA                          indf2 04DF  
                        fsr2l 04D9            ??_FM_Hfintosc_Init 0503                          start 0102  
                ___param_bank 0000                         ?_main 0501                         i2l751 0174  
                       i2l753 0182                         i2l755 0190                         i2l757 0194  
                       _TRISA 04C6                         _TRISB 04C7                         _TRISF 04CB  
             __initialization 01B4                  __end_of_main 0172                        ??_main 0506  
               __activetblptr 0000                        _ANSELB 0408                        i2u1_40 0182  
                      i2u1_41 017E                        i2u2_40 0190                        i2u2_41 018C  
                      isa$std 0001                _Local_Osc_Init 019E                 ?_Pines_Config 0501  
                  __accesstop 0560       __end_of__initialization 01C2                 ___rparam_used 0001  
             _Interrupts_Init 01D8                __pcstackCOMRAM 0501                ivt0x8_undefint 0100  
      __end_of_Local_Osc_Init 01B4  FM_Hfintosc_Init@clock_params 0501                ??_Pines_Config 0501  
                     IVTBASEH 045E                       IVTBASEL 045D                       IVTBASEU 045F  
               _External_Int0 0174               ?_Local_Osc_Init 0501       __end_of_Interrupts_Init 01E4  
                     __Hparam 0000                       __Lparam 0000                ?_External_Int0 0501  
                     __pcinit 01B4                       __ramtop 2600                       __ptext0 0142  
                     __ptext1 01C8                       __ptext2 019E                       __ptext3 0106  
                     __ptext4 01D8                       __ptext5 0174          end_of_initialization 01C2  
        __end_of_Pines_Config 01D8              ?_Interrupts_Init 0501               ??_External_Int0 0501  
            _FM_Hfintosc_Init 0106           start_initialization 01B4                    ivt0x8_base 0008  
            ??_Local_Osc_Init 0504                  _Pines_Config 01C8                      _PIE1bits 049F  
                    _PIR1bits 04AF                   _INTCON0bits 04D6      __end_of_FM_Hfintosc_Init 0142  
                    __Hrparam 0000                      __Lrparam 0000                      __pivt0x8 0008  
                 _OSCCON1bits 00AD                      isa$xinst 0000         __end_of_External_Int0 019E  
                    intlevel2 0000        Local_Osc_Init@my_clock 0504                    _OSCFRQbits 00B1  
