handles	,	V_67
atomic_set	,	F_19
amdgpu_fence_count_emitted	,	F_78
ring	,	V_4
CP_PACKET_GET_COUNT	,	F_60
"UVD handle collision detected!\n"	,	L_20
amdgpu_cs_parser	,	V_142
upper_32_bits	,	F_54
dpb_size	,	V_110
dev	,	V_44
PAGE_SHIFT	,	V_87
"Unknown packet type %d !\n"	,	L_30
PACKET0	,	F_67
PACKET2	,	F_68
cancel_delayed_work_sync	,	F_29
height	,	V_109
FIRMWARE_KABINI	,	V_23
FIRMWARE_POLARIS11	,	V_41
INIT_DELAYED_WORK	,	F_2
FIRMWARE_POLARIS10	,	V_39
height_in_mb	,	V_114
ctx	,	V_90
amd_sched_entity_fini	,	F_23
min_dpb_size	,	V_118
asic_type	,	V_19
ib_idx	,	V_99
set_clocks	,	V_161
FW_1_66_16	,	V_51
"amdgpu_uvd: Can't load firmware \"%s\"\n"	,	L_1
sched	,	V_62
size	,	V_72
amdgpu_uvd_idle_work_handler	,	V_18
AMDGPU_GPU_PAGE_SIZE	,	V_127
"(%d) UVD map failed\n"	,	L_8
domain	,	V_103
adev	,	V_2
GFP_KERNEL	,	V_74
placement	,	V_83
CHIP_STONEY	,	V_36
rbo	,	V_82
rq	,	V_6
amdgpu_uvd_cs_msg_decode	,	F_44
"UVD-IBs need a msg command!\n"	,	L_32
"Illegal UVD message type (%d)!\n"	,	L_22
bo	,	V_93
bo_size	,	V_7
FIRMWARE_HAWAII	,	V_27
CP_PACKET_GET_TYPE	,	F_58
max_handles	,	V_45
BUG	,	F_49
amdgpu_uvd_get_destroy_msg	,	F_35
ttm_validate_buffer	,	V_144
amdgpu_bo_size	,	F_30
AMDGPU_DEFAULT_UVD_HANDLES	,	V_46
amdgpu_ib_schedule	,	F_69
FIRMWARE_FIJI	,	V_33
cb	,	F_56
ttm_eu_fence_buffer_objects	,	F_72
atomic_read	,	F_28
amdgpu_uvd_free_handles	,	F_33
image_size	,	V_116
amdgpu_job_submit	,	F_71
f	,	V_151
min_ctx_size	,	V_120
idle_work	,	V_17
data1	,	V_101
i	,	V_14
CHIP_KABINI	,	V_22
uint32_t	,	T_1
data0	,	V_100
"amdgpu_uvd: Can't validate firmware \"%s\"\n"	,	L_2
ENOENT	,	V_122
amdgpu_job_free	,	F_70
r	,	V_15
AMDGPU_FENCE_OWNER_UNDEFINED	,	V_154
amdgpu_bo_unreserve	,	F_16
ibs	,	V_132
amdgpu_bo_reserve	,	F_13
amdgpu_job_alloc_with_ib	,	F_66
ttm_eu_backoff_reservation	,	F_74
tv	,	V_145
"No more free UVD handles!\n"	,	L_19
"UVD IB length (%d) not 16 dwords aligned!\n"	,	L_31
AMDGPU_UVD_HEAP_SIZE	,	V_54
ucode_version	,	V_48
FIRMWARE_BONAIRE	,	V_21
INIT_LIST_HEAD	,	F_63
num_placement	,	V_84
reg	,	V_134
"msg/fb buffer %LX-%LX out of 256MB segment!\n"	,	L_26
mmUVD_GPCOM_VCPU_CMD	,	V_138
amdgpu_ring_fini	,	F_26
amdgpu_bo	,	V_81
amdgpu_uvd_cs_pass1	,	F_39
sched_rq	,	V_63
amdgpu_uvd_cs_pass2	,	F_50
CP_PACKET0_GET_REG	,	F_59
"UVD codec not handled %d!\n"	,	L_12
amdgpu_uvd_sw_init	,	F_1
amdgpu_uvd_ring_parse_cs	,	F_61
CHIP_POLARIS10	,	V_38
last	,	V_126
CHIP_POLARIS11	,	V_40
count	,	V_133
AMDGPU_GEM_CREATE_CPU_ACCESS_REQUIRED	,	V_58
"(%d) UVD bo pin failed\n"	,	L_7
AMDGPU_GEM_DOMAIN_VRAM	,	V_57
DRM_ERROR	,	F_10
parser	,	V_98
fence_put	,	F_37
amdgpu_bo_pin	,	F_15
"Invalid UVD handle!\n"	,	L_17
msg_type	,	V_121
idx	,	V_102
CONFIG_DRM_AMDGPU_CIK	,	F_3
work_struct	,	V_155
gpu_addr	,	V_60
placements	,	V_85
dev_err	,	F_5
amdgpu_bo_unpin	,	F_25
fw	,	V_43
amdgpu_asic_set_uvd_clocks	,	F_80
cpu_to_le32	,	F_76
le32_to_cpu	,	F_8
kmalloc	,	F_31
end	,	V_124
FIRMWARE_TONGA	,	V_31
amdgpu_set_ib_value	,	F_52
ticket	,	V_147
CHIP_CARRIZO	,	V_34
start	,	V_123
release_firmware	,	F_7
"POLARIS10/11 UVD firmware version %hu.%hu is too old.\n"	,	L_4
AMDGPU_UVD_STACK_SIZE	,	V_53
amdgpu_uvd_suspend	,	F_27
ptr	,	V_73
ttm_eu_reserve_buffers	,	F_65
has_msg_cmd	,	V_128
amdgpu_cs_find_mapping	,	F_41
amdgpu_uvd_cs_reg	,	F_55
amdgpu_ttm_placement_from_domain	,	F_42
"Invalid reg 0x%X!\n"	,	L_29
hdr	,	V_10
fence_get	,	F_73
ENOMEM	,	V_75
hi	,	V_96
fw_name	,	V_8
uint64_t	,	T_2
tmp	,	V_117
amdgpu_bo_gpu_offset	,	F_51
ib	,	V_130
CHIP_TONGA	,	V_30
fence_wait	,	F_36
pitch	,	V_111
mmUVD_ENGINE_CNTL	,	V_139
"Error destroying UVD (%d)!\n"	,	L_10
"Can't find BO for addr 0x%08Lx\n"	,	L_11
"invalid UVD command %X!\n"	,	L_24
family_id	,	V_13
fpfn	,	V_86
mapping	,	V_92
work	,	V_156
"Register command after end of CS!\n"	,	L_28
handle	,	V_79
it	,	V_125
amdgpu_bo_kunmap	,	F_24
"Message needed before other commands are send!\n"	,	L_27
PAGE_SIZE	,	V_56
cmd	,	V_94
atomic_cmpxchg	,	F_48
PACKET_TYPE2	,	V_141
DRM_INFO	,	F_9
PACKET_TYPE0	,	V_140
CHIP_KAVERI	,	V_24
kfree	,	F_22
amd_sched_rq	,	V_5
address_64_bit	,	V_70
FIRMWARE_KAVERI	,	V_25
direct	,	V_143
ALIGN	,	F_45
amdgpu_uvd_send_msg	,	F_62
ucode_array_offset_bytes	,	V_77
vcpu_bo	,	V_59
"(%d) failed to reserve UVD bo\n"	,	L_6
amdgpu_bo_kmap	,	F_17
err_free	,	V_153
AMDGPU_GPU_PAGE_ALIGN	,	F_11
dpm_enabled	,	V_159
CHIP_HAWAII	,	V_26
FIRMWARE_MULLINS	,	V_29
"(%d) failed to allocate UVD bo\n"	,	L_5
amdgpu_uvd_cs_ctx	,	V_89
err	,	V_152
max	,	F_46
common_firmware_header	,	V_9
FIRMWARE_CARRIZO	,	V_35
num_dpb_buffer	,	V_119
AMD_SCHED_PRIORITY_NORMAL	,	V_64
AMD_IP_BLOCK_TYPE_UVD	,	V_69
EINVAL	,	V_42
length_dw	,	V_135
saved_bo	,	V_71
width	,	V_108
entity	,	V_65
lpfn	,	V_88
msg	,	V_105
lo	,	V_95
data	,	V_47
amdgpu_uvd_cs_msg	,	F_47
amdgpu_uvd_cs_packets	,	F_57
amdgpu_ring	,	V_3
amdgpu_bo_va_mapping	,	V_91
lower_32_bits	,	F_53
"reloc %LX-%LX crossing 256MB boundary!\n"	,	L_25
ww_acquire_ctx	,	V_146
CHIP_FIJI	,	V_32
"Found UVD firmware Version: %hu.%hu Family ID: %hu\n"	,	L_3
amdgpu_bo_create	,	F_12
stream_type	,	V_107
"Invalid UVD handle 0x%x!\n"	,	L_21
int32_t	,	T_3
amdgpu_ip_block_version_cmp	,	F_20
"Invalid dpb_size in UVD message (%d / %d)!\n"	,	L_14
offset	,	V_76
AMDGPU_UVD_SESSION_SIZE	,	V_55
level	,	V_112
amdgpu_ib	,	V_129
amdgpu_get_ib_value	,	F_40
amdgpu_sched_jobs	,	V_66
filp	,	V_68
amdgpu_dpm_enable_uvd	,	F_79
version_major	,	V_11
amdgpu_uvd_resume	,	F_32
version_minor	,	V_12
fences	,	V_157
amdgpu_job	,	V_150
list_add	,	F_64
buf_sizes	,	V_106
job	,	V_131
tbo	,	V_104
CHIP_BONAIRE	,	V_20
ttm_bo_validate	,	F_43
amdgpu_uvd_get_create_msg	,	F_75
fs_in_mb	,	V_115
"buffer (%d) to small (%d / %d)!\n"	,	L_23
UVD_IDLE_TIMEOUT_MS	,	V_160
FIRMWARE_STONEY	,	V_37
head	,	V_149
msecs_to_jiffies	,	F_82
amdgpu_uvd_sw_fini	,	F_21
amdgpu_bo_unref	,	F_14
"Failed mapping the UVD message (%ld)!\n"	,	L_16
"Handle 0x%x already in use!\n"	,	L_18
request_firmware	,	F_4
addr	,	V_97
schedule_delayed_work	,	F_81
"Failed setting up UVD run queue.\n"	,	L_9
"Invalid UVD decoding target pitch!\n"	,	L_13
amdgpu_device	,	V_1
CHIP_MULLINS	,	V_28
AMDGPU_MAX_UVD_HANDLES	,	V_49
uvd	,	V_16
mmUVD_GPCOM_VCPU_DATA1	,	V_137
mmUVD_GPCOM_VCPU_DATA0	,	V_136
list_head	,	V_148
width_in_mb	,	V_113
"UVD messages must be 64 byte aligned!\n"	,	L_15
ucode_size_bytes	,	V_52
amdgpu_ucode_validate	,	F_6
container_of	,	F_77
cpu_addr	,	V_61
amd_sched_entity_init	,	F_18
amdgpu_uvd_force_into_uvd_segment	,	F_38
drm_file	,	V_78
fw_version	,	V_50
fence	,	V_80
pm	,	V_158
amdgpu_uvd_note_usage	,	F_34
