/* automatically generated by rust-bindgen 0.69.4 */

pub const UART_RX: u32 = 0;
pub const UART_TX: u32 = 0;
pub const UART_IER: u32 = 1;
pub const UART_IER_MSI: u32 = 8;
pub const UART_IER_RLSI: u32 = 4;
pub const UART_IER_THRI: u32 = 2;
pub const UART_IER_RDI: u32 = 1;
pub const UART_IERX_SLEEP: u32 = 16;
pub const UART_IIR: u32 = 2;
pub const UART_IIR_NO_INT: u32 = 1;
pub const UART_IIR_ID: u32 = 14;
pub const UART_IIR_MSI: u32 = 0;
pub const UART_IIR_THRI: u32 = 2;
pub const UART_IIR_RDI: u32 = 4;
pub const UART_IIR_RLSI: u32 = 6;
pub const UART_IIR_BUSY: u32 = 7;
pub const UART_IIR_RX_TIMEOUT: u32 = 12;
pub const UART_IIR_XOFF: u32 = 16;
pub const UART_IIR_CTS_RTS_DSR: u32 = 32;
pub const UART_IIR_64BYTE_FIFO: u32 = 32;
pub const UART_IIR_FIFO_ENABLED: u32 = 192;
pub const UART_IIR_FIFO_ENABLED_8250: u32 = 0;
pub const UART_IIR_FIFO_ENABLED_16550: u32 = 128;
pub const UART_IIR_FIFO_ENABLED_16550A: u32 = 192;
pub const UART_FCR: u32 = 2;
pub const UART_FCR_ENABLE_FIFO: u32 = 1;
pub const UART_FCR_CLEAR_RCVR: u32 = 2;
pub const UART_FCR_CLEAR_XMIT: u32 = 4;
pub const UART_FCR_DMA_SELECT: u32 = 8;
pub const UART_FCR_R_TRIG_00: u32 = 0;
pub const UART_FCR_R_TRIG_01: u32 = 64;
pub const UART_FCR_R_TRIG_10: u32 = 128;
pub const UART_FCR_R_TRIG_11: u32 = 192;
pub const UART_FCR_T_TRIG_00: u32 = 0;
pub const UART_FCR_T_TRIG_01: u32 = 16;
pub const UART_FCR_T_TRIG_10: u32 = 32;
pub const UART_FCR_T_TRIG_11: u32 = 48;
pub const UART_FCR_TRIGGER_MASK: u32 = 192;
pub const UART_FCR_TRIGGER_1: u32 = 0;
pub const UART_FCR_TRIGGER_4: u32 = 64;
pub const UART_FCR_TRIGGER_8: u32 = 128;
pub const UART_FCR_TRIGGER_14: u32 = 192;
pub const UART_FCR6_R_TRIGGER_8: u32 = 0;
pub const UART_FCR6_R_TRIGGER_16: u32 = 64;
pub const UART_FCR6_R_TRIGGER_24: u32 = 128;
pub const UART_FCR6_R_TRIGGER_28: u32 = 192;
pub const UART_FCR6_T_TRIGGER_16: u32 = 0;
pub const UART_FCR6_T_TRIGGER_8: u32 = 16;
pub const UART_FCR6_T_TRIGGER_24: u32 = 32;
pub const UART_FCR6_T_TRIGGER_30: u32 = 48;
pub const UART_FCR7_64BYTE: u32 = 32;
pub const UART_FCR_R_TRIG_SHIFT: u32 = 6;
pub const UART_FCR_R_TRIG_MAX_STATE: u32 = 4;
pub const UART_LCR: u32 = 3;
pub const UART_LCR_DLAB: u32 = 128;
pub const UART_LCR_SBC: u32 = 64;
pub const UART_LCR_SPAR: u32 = 32;
pub const UART_LCR_EPAR: u32 = 16;
pub const UART_LCR_PARITY: u32 = 8;
pub const UART_LCR_STOP: u32 = 4;
pub const UART_LCR_WLEN5: u32 = 0;
pub const UART_LCR_WLEN6: u32 = 1;
pub const UART_LCR_WLEN7: u32 = 2;
pub const UART_LCR_WLEN8: u32 = 3;
pub const UART_LCR_CONF_MODE_A: u32 = 128;
pub const UART_LCR_CONF_MODE_B: u32 = 191;
pub const UART_MCR: u32 = 4;
pub const UART_MCR_CLKSEL: u32 = 128;
pub const UART_MCR_TCRTLR: u32 = 64;
pub const UART_MCR_XONANY: u32 = 32;
pub const UART_MCR_AFE: u32 = 32;
pub const UART_MCR_LOOP: u32 = 16;
pub const UART_MCR_OUT2: u32 = 8;
pub const UART_MCR_OUT1: u32 = 4;
pub const UART_MCR_RTS: u32 = 2;
pub const UART_MCR_DTR: u32 = 1;
pub const UART_LSR: u32 = 5;
pub const UART_LSR_FIFOE: u32 = 128;
pub const UART_LSR_TEMT: u32 = 64;
pub const UART_LSR_THRE: u32 = 32;
pub const UART_LSR_BI: u32 = 16;
pub const UART_LSR_FE: u32 = 8;
pub const UART_LSR_PE: u32 = 4;
pub const UART_LSR_OE: u32 = 2;
pub const UART_LSR_DR: u32 = 1;
pub const UART_LSR_BRK_ERROR_BITS: u32 = 30;
pub const UART_MSR: u32 = 6;
pub const UART_MSR_DCD: u32 = 128;
pub const UART_MSR_RI: u32 = 64;
pub const UART_MSR_DSR: u32 = 32;
pub const UART_MSR_CTS: u32 = 16;
pub const UART_MSR_DDCD: u32 = 8;
pub const UART_MSR_TERI: u32 = 4;
pub const UART_MSR_DDSR: u32 = 2;
pub const UART_MSR_DCTS: u32 = 1;
pub const UART_MSR_ANY_DELTA: u32 = 15;
pub const UART_SCR: u32 = 7;
pub const UART_DLL: u32 = 0;
pub const UART_DLM: u32 = 1;
pub const UART_DIV_MAX: u32 = 65535;
pub const UART_EFR: u32 = 2;
pub const UART_XR_EFR: u32 = 9;
pub const UART_EFR_CTS: u32 = 128;
pub const UART_EFR_RTS: u32 = 64;
pub const UART_EFR_SCD: u32 = 32;
pub const UART_EFR_ECB: u32 = 16;
pub const UART_XON1: u32 = 4;
pub const UART_XON2: u32 = 5;
pub const UART_XOFF1: u32 = 6;
pub const UART_XOFF2: u32 = 7;
pub const UART_TI752_TCR: u32 = 6;
pub const UART_TI752_TLR: u32 = 7;
pub const UART_TRG: u32 = 0;
pub const UART_TRG_1: u32 = 1;
pub const UART_TRG_4: u32 = 4;
pub const UART_TRG_8: u32 = 8;
pub const UART_TRG_16: u32 = 16;
pub const UART_TRG_32: u32 = 32;
pub const UART_TRG_64: u32 = 64;
pub const UART_TRG_96: u32 = 96;
pub const UART_TRG_120: u32 = 120;
pub const UART_TRG_128: u32 = 128;
pub const UART_FCTR: u32 = 1;
pub const UART_FCTR_RTS_NODELAY: u32 = 0;
pub const UART_FCTR_RTS_4DELAY: u32 = 1;
pub const UART_FCTR_RTS_6DELAY: u32 = 2;
pub const UART_FCTR_RTS_8DELAY: u32 = 3;
pub const UART_FCTR_IRDA: u32 = 4;
pub const UART_FCTR_TX_INT: u32 = 8;
pub const UART_FCTR_TRGA: u32 = 0;
pub const UART_FCTR_TRGB: u32 = 16;
pub const UART_FCTR_TRGC: u32 = 32;
pub const UART_FCTR_TRGD: u32 = 48;
pub const UART_FCTR_SCR_SWAP: u32 = 64;
pub const UART_FCTR_RX: u32 = 0;
pub const UART_FCTR_TX: u32 = 128;
pub const UART_EMSR: u32 = 7;
pub const UART_EMSR_FIFO_COUNT: u32 = 1;
pub const UART_EMSR_ALT_COUNT: u32 = 2;
pub const UART_IER_DMAE: u32 = 128;
pub const UART_IER_UUE: u32 = 64;
pub const UART_IER_NRZE: u32 = 32;
pub const UART_IER_RTOIE: u32 = 16;
pub const UART_IIR_TOD: u32 = 8;
pub const UART_FCR_PXAR1: u32 = 0;
pub const UART_FCR_PXAR8: u32 = 64;
pub const UART_FCR_PXAR16: u32 = 128;
pub const UART_FCR_PXAR32: u32 = 192;
pub const UART_ASR: u32 = 1;
pub const UART_RFL: u32 = 3;
pub const UART_TFL: u32 = 4;
pub const UART_ICR: u32 = 5;
pub const UART_ACR: u32 = 0;
pub const UART_CPR: u32 = 1;
pub const UART_TCR: u32 = 2;
pub const UART_CKS: u32 = 3;
pub const UART_TTL: u32 = 4;
pub const UART_RTL: u32 = 5;
pub const UART_FCL: u32 = 6;
pub const UART_FCH: u32 = 7;
pub const UART_ID1: u32 = 8;
pub const UART_ID2: u32 = 9;
pub const UART_ID3: u32 = 10;
pub const UART_REV: u32 = 11;
pub const UART_CSR: u32 = 12;
pub const UART_NMR: u32 = 13;
pub const UART_CTR: u32 = 255;
pub const UART_ACR_RXDIS: u32 = 1;
pub const UART_ACR_TXDIS: u32 = 2;
pub const UART_ACR_DSRFC: u32 = 4;
pub const UART_ACR_TLENB: u32 = 32;
pub const UART_ACR_ICRRD: u32 = 64;
pub const UART_ACR_ASREN: u32 = 128;
pub const UART_RSA_BASE: i32 = -8;
pub const UART_RSA_MSR: i32 = -8;
pub const UART_RSA_MSR_SWAP: u32 = 1;
pub const UART_RSA_MSR_FIFO: u32 = 4;
pub const UART_RSA_MSR_FLOW: u32 = 8;
pub const UART_RSA_MSR_ITYP: u32 = 16;
pub const UART_RSA_IER: i32 = -7;
pub const UART_RSA_IER_Rx_FIFO_H: u32 = 1;
pub const UART_RSA_IER_Tx_FIFO_H: u32 = 2;
pub const UART_RSA_IER_Tx_FIFO_E: u32 = 4;
pub const UART_RSA_IER_Rx_TOUT: u32 = 8;
pub const UART_RSA_IER_TIMER: u32 = 16;
pub const UART_RSA_SRR: i32 = -6;
pub const UART_RSA_SRR_Tx_FIFO_NEMP: u32 = 1;
pub const UART_RSA_SRR_Tx_FIFO_NHFL: u32 = 2;
pub const UART_RSA_SRR_Tx_FIFO_NFUL: u32 = 4;
pub const UART_RSA_SRR_Rx_FIFO_NEMP: u32 = 8;
pub const UART_RSA_SRR_Rx_FIFO_NHFL: u32 = 16;
pub const UART_RSA_SRR_Rx_FIFO_NFUL: u32 = 32;
pub const UART_RSA_SRR_Rx_TOUT: u32 = 64;
pub const UART_RSA_SRR_TIMER: u32 = 128;
pub const UART_RSA_FRR: i32 = -6;
pub const UART_RSA_TIVSR: i32 = -5;
pub const UART_RSA_TCR: i32 = -4;
pub const UART_RSA_TCR_SWITCH: u32 = 1;
pub const SERIAL_RSA_BAUD_BASE: u32 = 921600;
pub const SERIAL_RSA_BAUD_BASE_LO: u32 = 115200;
pub const UART_DA830_PWREMU_MGMT: u32 = 12;
pub const UART_DA830_PWREMU_MGMT_FREE: u32 = 1;
pub const UART_DA830_PWREMU_MGMT_URRST: u32 = 8192;
pub const UART_DA830_PWREMU_MGMT_UTRST: u32 = 16384;
pub const OMAP1_UART1_BASE: u32 = 4294639616;
pub const OMAP1_UART2_BASE: u32 = 4294641664;
pub const OMAP1_UART3_BASE: u32 = 4294678528;
pub const UART_OMAP_MDR1: u32 = 8;
pub const UART_OMAP_MDR2: u32 = 9;
pub const UART_OMAP_SCR: u32 = 16;
pub const UART_OMAP_SSR: u32 = 17;
pub const UART_OMAP_EBLR: u32 = 18;
pub const UART_OMAP_OSC_12M_SEL: u32 = 19;
pub const UART_OMAP_MVER: u32 = 20;
pub const UART_OMAP_SYSC: u32 = 21;
pub const UART_OMAP_SYSS: u32 = 22;
pub const UART_OMAP_WER: u32 = 23;
pub const UART_OMAP_TX_LVL: u32 = 26;
pub const UART_OMAP_MDR1_16X_MODE: u32 = 0;
pub const UART_OMAP_MDR1_SIR_MODE: u32 = 1;
pub const UART_OMAP_MDR1_16X_ABAUD_MODE: u32 = 2;
pub const UART_OMAP_MDR1_13X_MODE: u32 = 3;
pub const UART_OMAP_MDR1_MIR_MODE: u32 = 4;
pub const UART_OMAP_MDR1_FIR_MODE: u32 = 5;
pub const UART_OMAP_MDR1_CIR_MODE: u32 = 6;
pub const UART_OMAP_MDR1_DISABLE: u32 = 7;
pub const UART_ALTR_AFR: u32 = 64;
pub const UART_ALTR_EN_TXFIFO_LW: u32 = 1;
pub const UART_ALTR_TX_LOW: u32 = 65;
