rc file Version 1.0

[Design]
COMPILE_PATH=/home/ICer/homework/Verilog/ch4-5/Prj_2.3/sim/script
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=tb_mul_tc_16_16 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
