// Seed: 3272231934
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_6 = 0;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_3;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    output wor id_3,
    input wand id_4,
    input wand id_5,
    output supply0 id_6,
    output tri1 id_7,
    input uwire id_8
    , id_11,
    input wor id_9
);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  logic [7:0] id_12;
  assign id_12[-1] = -1'b0;
endmodule
