{
    "defparam/defparam_depth_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "defparam/defparam_depth_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "defparam_depth_1_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 18.3,
        "simulation_time(ms)": 4.9,
        "test_coverage(%)": 100,
        "Pi": 10,
        "Po": 10,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "defparam/defparam_depth_1/no_arch": {
        "test_name": "defparam/defparam_depth_1/no_arch",
        "generated_blif": "defparam_depth_1_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 6.7,
        "simulation_time(ms)": 4.9,
        "test_coverage(%)": 100,
        "Pi": 10,
        "Po": 10,
        "logic element": 10,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "defparam/defparam_depth_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "defparam/defparam_depth_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "defparam_depth_2_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 18.6,
        "simulation_time(ms)": 5,
        "test_coverage(%)": 100,
        "Pi": 10,
        "Po": 10,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "defparam/defparam_depth_2/no_arch": {
        "test_name": "defparam/defparam_depth_2/no_arch",
        "generated_blif": "defparam_depth_2_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 6.7,
        "simulation_time(ms)": 4.9,
        "test_coverage(%)": 100,
        "Pi": 10,
        "Po": 10,
        "logic element": 10,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "defparam/override_same_param_name/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "defparam/override_same_param_name/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "override_same_param_name_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 19.1,
        "simulation_time(ms)": 5.5,
        "test_coverage(%)": 100,
        "Pi": 10,
        "Po": 7,
        "logic element": 7,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 11
    },
    "defparam/override_same_param_name/no_arch": {
        "test_name": "defparam/override_same_param_name/no_arch",
        "generated_blif": "override_same_param_name_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(GLOBAL_SIM_BASE_CLK) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 6.5,
        "simulation_time(ms)": 4.8,
        "test_coverage(%)": 100,
        "Pi": 10,
        "Po": 7,
        "logic element": 12,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
