<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:46.583-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'm2s_len' is power-on initialization." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:46.151-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'first' is power-on initialization." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:46.134-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARUSER' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.932-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARREGION' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.925-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARQOS' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.921-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARPROT' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.913-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARCACHE' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.911-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARLOCK' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.909-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARBURST' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.907-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARSIZE' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.898-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARLEN' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.897-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARID' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.894-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARADDR' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.893-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2/m_axi_gmem1_ARVALID' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.890-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'Img_width_count' is power-on initialization." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.876-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'final_s2m_len_V' is power-on initialization." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.694-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'out_sts' is power-on initialization." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.674-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_BREADY' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.644-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2/m_axi_gmem0_AWUSER' to 0." projectName="userdma_fir" solutionName="solution1" date="2024-05-15T09:55:45.639-0400" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
