INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/datapath_8_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_8
INFO: [VRFC 10-311] analyzing module memory_8_4
INFO: [VRFC 10-311] analyzing module register_8
INFO: [VRFC 10-311] analyzing module register_8_0
INFO: [VRFC 10-311] analyzing module register_8_1
INFO: [VRFC 10-311] analyzing module register_8_2
INFO: [VRFC 10-311] analyzing module glbl
