-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MeanShiftFiltering is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_r : IN STD_LOGIC_VECTOR (23 downto 0);
    out_r : OUT STD_LOGIC_VECTOR (23 downto 0);
    out_r_ap_vld : OUT STD_LOGIC;
    ImageWidth : IN STD_LOGIC_VECTOR (31 downto 0);
    ImageHeight : IN STD_LOGIC_VECTOR (31 downto 0);
    sd : IN STD_LOGIC_VECTOR (7 downto 0);
    cd : IN STD_LOGIC_VECTOR (7 downto 0);
    max_iter : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of MeanShiftFiltering is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "MeanShiftFiltering_MeanShiftFiltering,hls_ip_2023_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.867000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2530,HLS_SYN_LUT=4792,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (82 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (82 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (82 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (82 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (82 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (82 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (82 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (82 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (82 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (82 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (82 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (82 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_3F000000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111000000000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_3DCCCCCD : STD_LOGIC_VECTOR (31 downto 0) := "00111101110011001100110011001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv9_181 : STD_LOGIC_VECTOR (8 downto 0) := "110000001";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (82 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fu_408_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal grp_fu_413_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_494 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_434_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_500 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal grp_fu_438_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_506 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul77_fu_515_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul77_reg_1283 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv140_fu_526_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_466_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_reg_1308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal dy_3_cast_fu_583_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dy_3_cast_reg_1331 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul33_cast_fu_593_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul33_cast_reg_1337 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmp1833_fu_597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp1833_reg_1342 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_457_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal CENTER_b_3_reg_1346 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_460_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal CENTER_g_3_reg_1353 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_463_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal CENTER_r_3_reg_1360 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln49_fu_609_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln49_reg_1367 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln49_1_fu_613_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln49_1_reg_1373 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln49_3_fu_620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_3_reg_1378 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_2_fu_634_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_2_reg_1386 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal add_ln15_fu_645_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln15_reg_1394 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal iter_numb_1_fu_655_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal iter_numb_1_reg_1399 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln49_2_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_2_reg_1405 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_reg_1410 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal icmp_ln49_1_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln49_1_reg_1415 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln49_fu_726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln49_reg_1420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal mul_ln31_fu_474_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln31_reg_1425 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal mul283_fu_480_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul283_reg_1430 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln38_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_1435 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult45_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult45_reg_1440 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_5_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_5_reg_1445 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal dx_2_fu_798_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dx_2_reg_1453 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln29_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln29_reg_1458 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixel_cnt_3_fu_815_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_cnt_3_reg_1462 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal sum_r_3_fu_822_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_r_3_reg_1469 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_3_fu_829_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_3_reg_1476 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_b_3_fu_836_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_b_3_reg_1483 : STD_LOGIC_VECTOR (31 downto 0);
    signal dy_fu_843_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln60_fu_860_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal icmp_ln57_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_fu_865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1506 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_reg_1511 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal grp_fu_442_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal MEAN_b_reg_1518 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal grp_fu_447_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal MEAN_g_reg_1525 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_452_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal MEAN_r_reg_1532 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln75_1_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_1_reg_1539 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal icmp_ln75_2_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_2_reg_1544 : STD_LOGIC_VECTOR (0 downto 0);
    signal xs_exp_reg_1552 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal trunc_ln371_fu_934_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln371_reg_1558 : STD_LOGIC_VECTOR (22 downto 0);
    signal xs_exp_1_reg_1563 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln371_1_fu_952_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln371_1_reg_1569 : STD_LOGIC_VECTOR (22 downto 0);
    signal xs_exp_2_reg_1574 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln371_2_fu_970_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln371_2_reg_1580 : STD_LOGIC_VECTOR (22 downto 0);
    signal x_reg_165 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal icmp_ln14_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_CENTER_g_2_phi_fu_179_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal CENTER_g_2_reg_176 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln15_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal or_ln75_fu_914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_CENTER_b_2_phi_fu_189_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal CENTER_b_2_reg_186 : STD_LOGIC_VECTOR (31 downto 0);
    signal CENTER_r_2_reg_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal iter_numb_reg_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal dy_1_reg_217 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln28_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_b_reg_227 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_reg_239 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_r_reg_251 : STD_LOGIC_VECTOR (31 downto 0);
    signal pixel_cnt_reg_263 : STD_LOGIC_VECTOR (7 downto 0);
    signal dx_1_reg_275 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal sum_b_1_reg_285 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_1_reg_296 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_r_1_reg_307 : STD_LOGIC_VECTOR (31 downto 0);
    signal pixel_cnt_1_reg_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal pixel_cnt_0_lcssa_reg_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal sum_r_0_lcssa_reg_339 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_0_lcssa_reg_351 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_b_0_lcssa_reg_363 : STD_LOGIC_VECTOR (31 downto 0);
    signal CENTER_g_1_reg_375 : STD_LOGIC_VECTOR (31 downto 0);
    signal CENTER_b_1_reg_386 : STD_LOGIC_VECTOR (31 downto 0);
    signal CENTER_r_1_reg_397 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_408_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_408_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal grp_fu_413_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_413_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_421_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_421_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_fu_457_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_460_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_463_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_466_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_469_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul77_fu_515_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal cd_cast_fu_511_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul77_fu_515_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_fu_530_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1_fu_545_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln18_fu_560_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sd_cast16_fu_569_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sd_cast_fu_573_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sd_cast_fu_573_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal dy_3_fu_577_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul33_fu_587_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sd_cast16_fu_569_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul33_fu_587_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul33_fu_587_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln14_fu_603_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln49_fu_616_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_1_fu_661_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln49_fu_676_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_680_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln49_1_fu_690_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln49_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_1_fu_710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln49_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln49_1_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln31_fu_742_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln38_fu_751_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln38_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln31_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_757_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_3_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev46_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_4_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln49_2_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pixel_cnt_2_fu_809_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_421_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln75_fu_869_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_873_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln75_fu_883_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln75_1_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln75_fu_899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_fu_908_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_fu_920_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_1_fu_938_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_2_fu_956_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mantissa_fu_974_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln346_fu_987_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln346_fu_990_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln71_fu_1004_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_996_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln71_fu_1009_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln71_fu_1013_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln71_1_fu_1021_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_fu_983_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln71_fu_1025_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal lshr_ln71_fu_1029_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_9_fu_1041_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln71_fu_1035_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln78_fu_1049_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_1053_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal mantissa_1_fu_1071_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln346_1_fu_1084_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln346_1_fu_1087_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln71_1_fu_1101_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_1093_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln71_2_fu_1106_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln71_2_fu_1110_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln71_3_fu_1118_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_1_fu_1080_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln71_1_fu_1122_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal lshr_ln71_1_fu_1126_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_12_fu_1138_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln71_1_fu_1132_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln79_fu_1146_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_1150_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal mantissa_2_fu_1168_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln346_2_fu_1181_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln346_2_fu_1184_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln71_2_fu_1198_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_1190_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln71_4_fu_1203_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln71_4_fu_1207_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln71_5_fu_1215_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln68_2_fu_1177_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln71_2_fu_1219_p1 : STD_LOGIC_VECTOR (54 downto 0);
    signal lshr_ln71_2_fu_1223_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal tmp_14_fu_1235_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln71_2_fu_1229_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal zext_ln74_fu_1243_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_1247_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln71_1_fu_1063_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln71_3_fu_1160_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal val_fu_1257_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_408_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_413_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_469_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (82 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component MeanShiftFiltering_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MeanShiftFiltering_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MeanShiftFiltering_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MeanShiftFiltering_fdiv_32ns_32ns_32_12_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MeanShiftFiltering_uitofp_32ns_32_5_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MeanShiftFiltering_sitofp_32s_32_5_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MeanShiftFiltering_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component MeanShiftFiltering_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MeanShiftFiltering_mul_8s_8s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    faddfsub_32ns_32ns_32_5_full_dsp_1_U1 : component MeanShiftFiltering_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_408_p0,
        din1 => grp_fu_408_p1,
        opcode => grp_fu_408_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_408_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U2 : component MeanShiftFiltering_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_413_p0,
        din1 => grp_fu_413_p1,
        opcode => grp_fu_413_opcode,
        ce => ap_const_logic_1,
        dout => grp_fu_413_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U3 : component MeanShiftFiltering_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_421_p0,
        din1 => grp_fu_421_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_421_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U4 : component MeanShiftFiltering_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_486,
        din1 => reg_486,
        ce => ap_const_logic_1,
        dout => grp_fu_434_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U5 : component MeanShiftFiltering_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_494,
        din1 => reg_494,
        ce => ap_const_logic_1,
        dout => grp_fu_438_p2);

    fdiv_32ns_32ns_32_12_no_dsp_1_U6 : component MeanShiftFiltering_fdiv_32ns_32ns_32_12_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_b_0_lcssa_reg_363,
        din1 => conv_reg_1511,
        ce => ap_const_logic_1,
        dout => grp_fu_442_p2);

    fdiv_32ns_32ns_32_12_no_dsp_1_U7 : component MeanShiftFiltering_fdiv_32ns_32ns_32_12_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_g_0_lcssa_reg_351,
        din1 => conv_reg_1511,
        ce => ap_const_logic_1,
        dout => grp_fu_447_p2);

    fdiv_32ns_32ns_32_12_no_dsp_1_U8 : component MeanShiftFiltering_fdiv_32ns_32ns_32_12_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sum_r_0_lcssa_reg_339,
        din1 => conv_reg_1511,
        ce => ap_const_logic_1,
        dout => grp_fu_452_p2);

    uitofp_32ns_32_5_no_dsp_1_U9 : component MeanShiftFiltering_uitofp_32ns_32_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_457_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_457_p1);

    uitofp_32ns_32_5_no_dsp_1_U10 : component MeanShiftFiltering_uitofp_32ns_32_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_460_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_460_p1);

    uitofp_32ns_32_5_no_dsp_1_U11 : component MeanShiftFiltering_uitofp_32ns_32_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_463_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_463_p1);

    sitofp_32s_32_5_no_dsp_1_U12 : component MeanShiftFiltering_sitofp_32s_32_5_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_466_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_466_p1);

    fcmp_32ns_32ns_1_2_no_dsp_1_U13 : component MeanShiftFiltering_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => reg_486,
        din1 => grp_fu_469_p1,
        ce => ap_const_logic_1,
        opcode => grp_fu_469_opcode,
        dout => grp_fu_469_p2);

    mul_32s_32s_32_1_1_U14 : component MeanShiftFiltering_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => dx_1_reg_275,
        din1 => dx_1_reg_275,
        dout => mul_ln31_fu_474_p2);

    mul_32s_32s_32_1_1_U15 : component MeanShiftFiltering_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => dy_1_reg_217,
        din1 => dy_1_reg_217,
        dout => mul283_fu_480_p2);

    mul_8s_8s_16_1_1_U16 : component MeanShiftFiltering_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul77_fu_515_p0,
        din1 => mul77_fu_515_p1,
        dout => mul77_fu_515_p2);

    mul_8s_8s_16_1_1_U17 : component MeanShiftFiltering_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => mul33_fu_587_p0,
        din1 => mul33_fu_587_p1,
        dout => mul33_fu_587_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    CENTER_b_1_reg_386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln75_fu_914_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state77))) then 
                CENTER_b_1_reg_386 <= MEAN_b_reg_1518;
            elsif (((icmp_ln57_fu_854_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
                CENTER_b_1_reg_386 <= CENTER_b_2_reg_186;
            end if; 
        end if;
    end process;

    CENTER_b_2_reg_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln75_fu_914_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77))) then 
                CENTER_b_2_reg_186 <= MEAN_b_reg_1518;
            elsif (((icmp_ln15_fu_640_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                CENTER_b_2_reg_186 <= CENTER_b_3_reg_1346;
            end if; 
        end if;
    end process;

    CENTER_g_1_reg_375_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln75_fu_914_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state77))) then 
                CENTER_g_1_reg_375 <= MEAN_g_reg_1525;
            elsif (((icmp_ln57_fu_854_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
                CENTER_g_1_reg_375 <= CENTER_g_2_reg_176;
            end if; 
        end if;
    end process;

    CENTER_g_2_reg_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln75_fu_914_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77))) then 
                CENTER_g_2_reg_176 <= MEAN_g_reg_1525;
            elsif (((icmp_ln15_fu_640_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                CENTER_g_2_reg_176 <= CENTER_g_3_reg_1353;
            end if; 
        end if;
    end process;

    CENTER_r_1_reg_397_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln75_fu_914_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state77))) then 
                CENTER_r_1_reg_397 <= MEAN_r_reg_1532;
            elsif (((icmp_ln57_fu_854_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
                CENTER_r_1_reg_397 <= CENTER_r_2_reg_196;
            end if; 
        end if;
    end process;

    CENTER_r_2_reg_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln75_fu_914_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77))) then 
                CENTER_r_2_reg_196 <= MEAN_r_reg_1532;
            elsif (((icmp_ln15_fu_640_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                CENTER_r_2_reg_196 <= CENTER_r_3_reg_1360;
            end if; 
        end if;
    end process;

    dx_1_reg_275_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln29_reg_1458 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                dx_1_reg_275 <= dx_2_reg_1453;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                dx_1_reg_275 <= dy_3_cast_reg_1331;
            end if; 
        end if;
    end process;

    dy_1_reg_217_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                dy_1_reg_217 <= dy_3_cast_reg_1331;
            elsif (((icmp_ln28_fu_849_p2 = ap_const_lv1_0) and (icmp_ln29_reg_1458 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                dy_1_reg_217 <= dy_fu_843_p2;
            end if; 
        end if;
    end process;

    iter_numb_reg_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln75_fu_914_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77))) then 
                iter_numb_reg_206 <= iter_numb_1_reg_1399;
            elsif (((icmp_ln15_fu_640_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                iter_numb_reg_206 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    pixel_cnt_0_lcssa_reg_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                pixel_cnt_0_lcssa_reg_328 <= pixel_cnt_3_reg_1462;
            elsif (((cmp1833_reg_1342 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                pixel_cnt_0_lcssa_reg_328 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    pixel_cnt_1_reg_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln29_reg_1458 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                pixel_cnt_1_reg_318 <= pixel_cnt_3_fu_815_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                pixel_cnt_1_reg_318 <= pixel_cnt_reg_263;
            end if; 
        end if;
    end process;

    pixel_cnt_reg_263_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                pixel_cnt_reg_263 <= ap_const_lv8_0;
            elsif (((icmp_ln28_fu_849_p2 = ap_const_lv1_0) and (icmp_ln29_reg_1458 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                pixel_cnt_reg_263 <= pixel_cnt_3_fu_815_p3;
            end if; 
        end if;
    end process;

    sum_b_0_lcssa_reg_363_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                sum_b_0_lcssa_reg_363 <= sum_b_3_reg_1483;
            elsif (((cmp1833_reg_1342 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                sum_b_0_lcssa_reg_363 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    sum_b_1_reg_285_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln29_reg_1458 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                sum_b_1_reg_285 <= sum_b_3_fu_836_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                sum_b_1_reg_285 <= sum_b_reg_227;
            end if; 
        end if;
    end process;

    sum_b_reg_227_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                sum_b_reg_227 <= ap_const_lv32_0;
            elsif (((icmp_ln28_fu_849_p2 = ap_const_lv1_0) and (icmp_ln29_reg_1458 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                sum_b_reg_227 <= sum_b_3_fu_836_p3;
            end if; 
        end if;
    end process;

    sum_g_0_lcssa_reg_351_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                sum_g_0_lcssa_reg_351 <= sum_g_3_reg_1476;
            elsif (((cmp1833_reg_1342 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                sum_g_0_lcssa_reg_351 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    sum_g_1_reg_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln29_reg_1458 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                sum_g_1_reg_296 <= sum_g_3_fu_829_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                sum_g_1_reg_296 <= sum_g_reg_239;
            end if; 
        end if;
    end process;

    sum_g_reg_239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                sum_g_reg_239 <= ap_const_lv32_0;
            elsif (((icmp_ln28_fu_849_p2 = ap_const_lv1_0) and (icmp_ln29_reg_1458 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                sum_g_reg_239 <= sum_g_3_fu_829_p3;
            end if; 
        end if;
    end process;

    sum_r_0_lcssa_reg_339_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                sum_r_0_lcssa_reg_339 <= sum_r_3_reg_1469;
            elsif (((cmp1833_reg_1342 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                sum_r_0_lcssa_reg_339 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    sum_r_1_reg_307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln29_reg_1458 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                sum_r_1_reg_307 <= sum_r_3_fu_822_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                sum_r_1_reg_307 <= sum_r_reg_251;
            end if; 
        end if;
    end process;

    sum_r_reg_251_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
                sum_r_reg_251 <= ap_const_lv32_0;
            elsif (((icmp_ln28_fu_849_p2 = ap_const_lv1_0) and (icmp_ln29_reg_1458 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then 
                sum_r_reg_251 <= sum_r_3_fu_822_p3;
            end if; 
        end if;
    end process;

    x_reg_165_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln14_fu_629_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                x_reg_165 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
                x_reg_165 <= add_ln15_reg_1394;
            end if; 
        end if;
    end process;

    y_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_fu_118 <= ap_const_lv32_0;
            elsif (((icmp_ln15_fu_640_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                y_fu_118 <= y_2_reg_1386;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                CENTER_b_3_reg_1346 <= grp_fu_457_p1;
                CENTER_g_3_reg_1353 <= grp_fu_460_p1;
                CENTER_r_3_reg_1360 <= grp_fu_463_p1;
                bitcast_ln49_1_reg_1373 <= bitcast_ln49_1_fu_613_p1;
                cmp1833_reg_1342 <= cmp1833_fu_597_p2;
                dy_3_cast_reg_1331 <= dy_3_cast_fu_583_p1;
                icmp_ln49_3_reg_1378 <= icmp_ln49_3_fu_620_p2;
                mul33_cast_reg_1337 <= mul33_cast_fu_593_p1;
                sext_ln49_reg_1367 <= sext_ln49_fu_609_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                MEAN_b_reg_1518 <= grp_fu_442_p2;
                MEAN_g_reg_1525 <= grp_fu_447_p2;
                MEAN_r_reg_1532 <= grp_fu_452_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                add_ln15_reg_1394 <= add_ln15_fu_645_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                conv1_reg_1308 <= grp_fu_466_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                conv_reg_1511 <= grp_fu_466_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                dx_2_reg_1453 <= dx_2_fu_798_p2;
                icmp_ln29_reg_1458 <= icmp_ln29_fu_804_p2;
                or_ln49_5_reg_1445 <= or_ln49_5_fu_792_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                icmp_ln38_reg_1435 <= icmp_ln38_fu_732_p2;
                mul283_reg_1430 <= mul283_fu_480_p2;
                mul_ln31_reg_1425 <= mul_ln31_fu_474_p2;
                ult45_reg_1440 <= ult45_fu_737_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                icmp_ln49_1_reg_1415 <= icmp_ln49_1_fu_700_p2;
                icmp_ln49_reg_1410 <= icmp_ln49_fu_694_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cmp1833_reg_1342 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                icmp_ln49_2_reg_1405 <= icmp_ln49_2_fu_670_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state76)) then
                icmp_ln75_1_reg_1539 <= icmp_ln75_1_fu_887_p2;
                icmp_ln75_2_reg_1544 <= icmp_ln75_2_fu_893_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln57_fu_854_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                icmp_ln75_reg_1506 <= icmp_ln75_fu_865_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                iter_numb_1_reg_1399 <= iter_numb_1_fu_655_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                mul77_reg_1283 <= mul77_fu_515_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                pixel_cnt_3_reg_1462 <= pixel_cnt_3_fu_815_p3;
                sum_b_3_reg_1483 <= sum_b_3_fu_836_p3;
                sum_g_3_reg_1476 <= sum_g_3_fu_829_p3;
                sum_r_3_reg_1469 <= sum_r_3_fu_822_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state14))) then
                reg_486 <= grp_fu_408_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state14))) then
                reg_494 <= grp_fu_413_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state23))) then
                reg_500 <= grp_fu_434_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state18))) then
                reg_506 <= grp_fu_438_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state82)) then
                trunc_ln371_1_reg_1569 <= trunc_ln371_1_fu_952_p1;
                trunc_ln371_2_reg_1580 <= trunc_ln371_2_fu_970_p1;
                trunc_ln371_reg_1558 <= trunc_ln371_fu_934_p1;
                xs_exp_1_reg_1563 <= data_1_fu_938_p1(30 downto 23);
                xs_exp_2_reg_1574 <= data_2_fu_956_p1(30 downto 23);
                xs_exp_reg_1552 <= data_fu_920_p1(30 downto 23);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                xor_ln49_reg_1420 <= xor_ln49_fu_726_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                y_2_reg_1386 <= y_2_fu_634_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, cmp1833_reg_1342, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, icmp_ln29_reg_1458, ap_CS_fsm_state38, ap_CS_fsm_state40, icmp_ln57_fu_854_p2, icmp_ln14_fu_629_p2, icmp_ln15_fu_640_p2, ap_CS_fsm_state77, or_ln75_fu_914_p2, icmp_ln28_fu_849_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln14_fu_629_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                if (((icmp_ln15_fu_640_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                if (((cmp1833_reg_1342 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                if (((icmp_ln28_fu_849_p2 = ap_const_lv1_1) and (icmp_ln29_reg_1458 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                elsif (((icmp_ln28_fu_849_p2 = ap_const_lv1_0) and (icmp_ln29_reg_1458 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                if (((icmp_ln57_fu_854_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                if (((or_ln75_fu_914_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state77))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln14_fu_603_p2 <= std_logic_vector(signed(sd_cast_fu_573_p1) + signed(ap_const_lv9_1));
    add_ln15_fu_645_p2 <= std_logic_vector(unsigned(x_reg_165) + unsigned(ap_const_lv32_1));
    add_ln31_fu_742_p2 <= std_logic_vector(unsigned(mul_ln31_reg_1425) + unsigned(mul283_reg_1430));
    add_ln346_1_fu_1087_p2 <= std_logic_vector(unsigned(zext_ln346_1_fu_1084_p1) + unsigned(ap_const_lv9_181));
    add_ln346_2_fu_1184_p2 <= std_logic_vector(unsigned(zext_ln346_2_fu_1181_p1) + unsigned(ap_const_lv9_181));
    add_ln346_fu_990_p2 <= std_logic_vector(unsigned(zext_ln346_fu_987_p1) + unsigned(ap_const_lv9_181));
    and_ln49_1_fu_720_p2 <= (grp_fu_469_p2 and and_ln49_fu_714_p2);
    and_ln49_fu_714_p2 <= (or_ln49_fu_706_p2 and or_ln49_1_fu_710_p2);
    and_ln75_fu_908_p2 <= (or_ln75_1_fu_904_p2 and grp_fu_469_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_fsm_state76_blk <= ap_const_logic_0;
    ap_ST_fsm_state77_blk <= ap_const_logic_0;
    ap_ST_fsm_state78_blk <= ap_const_logic_0;
    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state80_blk <= ap_const_logic_0;
    ap_ST_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state8, icmp_ln14_fu_629_p2)
    begin
        if (((icmp_ln14_fu_629_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_CENTER_b_2_phi_fu_189_p4 <= CENTER_b_2_reg_186;
    ap_phi_mux_CENTER_g_2_phi_fu_179_p4 <= CENTER_g_2_reg_176;

    ap_ready_assign_proc : process(ap_CS_fsm_state8, icmp_ln14_fu_629_p2)
    begin
        if (((icmp_ln14_fu_629_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_const_lv8_0;
    bitcast_ln49_1_fu_613_p1 <= conv1_reg_1308;
    bitcast_ln49_fu_676_p1 <= reg_486;
    bitcast_ln75_fu_869_p1 <= reg_486;
        cd_cast_fu_511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cd),16));

    cmp1833_fu_597_p2 <= "1" when (signed(sd_cast_fu_573_p1) < signed(dy_3_fu_577_p2)) else "0";
        conv140_fu_526_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul77_reg_1283),32));

    data_1_fu_938_p1 <= grp_fu_413_p2;
    data_2_fu_956_p1 <= grp_fu_421_p2;
    data_fu_920_p1 <= grp_fu_408_p2;
    dx_2_fu_798_p2 <= std_logic_vector(signed(dx_1_reg_275) + signed(ap_const_lv32_1));
        dy_3_cast_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(dy_3_fu_577_p2),32));

    dy_3_fu_577_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sd_cast_fu_573_p1));
    dy_fu_843_p2 <= std_logic_vector(signed(dy_1_reg_217) + signed(ap_const_lv32_1));

    grp_fu_408_opcode_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state66, cmp1833_reg_1342, ap_CS_fsm_state10, or_ln49_5_reg_1445, ap_CS_fsm_state15, ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state57, ap_CS_fsm_state62, ap_CS_fsm_state71, ap_CS_fsm_state78)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state15) or ((cmp1833_reg_1342 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            grp_fu_408_opcode <= ap_const_lv2_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state19) or ((or_ln49_5_reg_1445 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state34)))) then 
            grp_fu_408_opcode <= ap_const_lv2_0;
        else 
            grp_fu_408_opcode <= "XX";
        end if; 
    end process;


    grp_fu_408_p0_assign_proc : process(reg_486, ap_CS_fsm_state19, ap_CS_fsm_state66, reg_500, CENTER_b_3_reg_1346, CENTER_r_3_reg_1360, ap_CS_fsm_state10, MEAN_b_reg_1518, MEAN_r_reg_1532, sum_b_1_reg_285, CENTER_b_1_reg_386, ap_CS_fsm_state15, ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state57, ap_CS_fsm_state62, ap_CS_fsm_state71, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            grp_fu_408_p0 <= CENTER_b_1_reg_386;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            grp_fu_408_p0 <= MEAN_r_reg_1532;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            grp_fu_408_p0 <= MEAN_b_reg_1518;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_408_p0 <= sum_b_1_reg_285;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            grp_fu_408_p0 <= reg_486;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            grp_fu_408_p0 <= reg_500;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_408_p0 <= CENTER_r_3_reg_1360;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_408_p0 <= CENTER_b_3_reg_1346;
        else 
            grp_fu_408_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_408_p1_assign_proc : process(ap_CS_fsm_state19, ap_CS_fsm_state66, reg_500, reg_506, CENTER_b_3_reg_1346, ap_CS_fsm_state10, ap_phi_mux_CENTER_b_2_phi_fu_189_p4, CENTER_b_2_reg_186, CENTER_r_2_reg_196, ap_CS_fsm_state15, ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state57, ap_CS_fsm_state62, ap_CS_fsm_state71, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            grp_fu_408_p1 <= ap_const_lv32_3F000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            grp_fu_408_p1 <= CENTER_b_2_reg_186;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_408_p1 <= CENTER_b_3_reg_1346;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state24))) then 
            grp_fu_408_p1 <= reg_500;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            grp_fu_408_p1 <= reg_506;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            grp_fu_408_p1 <= CENTER_r_2_reg_196;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_408_p1 <= ap_phi_mux_CENTER_b_2_phi_fu_189_p4;
        else 
            grp_fu_408_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_413_opcode_assign_proc : process(cmp1833_reg_1342, ap_CS_fsm_state10, or_ln49_5_reg_1445, ap_CS_fsm_state34, ap_CS_fsm_state57, ap_CS_fsm_state78)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state57) or ((cmp1833_reg_1342 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then 
            grp_fu_413_opcode <= ap_const_lv2_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state78) or ((or_ln49_5_reg_1445 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state34)))) then 
            grp_fu_413_opcode <= ap_const_lv2_0;
        else 
            grp_fu_413_opcode <= "XX";
        end if; 
    end process;


    grp_fu_413_p0_assign_proc : process(CENTER_g_3_reg_1353, ap_CS_fsm_state10, MEAN_g_reg_1525, sum_g_1_reg_296, CENTER_g_1_reg_375, ap_CS_fsm_state34, ap_CS_fsm_state57, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            grp_fu_413_p0 <= CENTER_g_1_reg_375;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            grp_fu_413_p0 <= MEAN_g_reg_1525;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_413_p0 <= sum_g_1_reg_296;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_413_p0 <= CENTER_g_3_reg_1353;
        else 
            grp_fu_413_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_413_p1_assign_proc : process(CENTER_g_3_reg_1353, ap_CS_fsm_state10, ap_phi_mux_CENTER_g_2_phi_fu_179_p4, CENTER_g_2_reg_176, ap_CS_fsm_state34, ap_CS_fsm_state57, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            grp_fu_413_p1 <= ap_const_lv32_3F000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            grp_fu_413_p1 <= CENTER_g_2_reg_176;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_413_p1 <= CENTER_g_3_reg_1353;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_413_p1 <= ap_phi_mux_CENTER_g_2_phi_fu_179_p4;
        else 
            grp_fu_413_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_421_p0_assign_proc : process(sum_r_1_reg_307, CENTER_r_1_reg_397, ap_CS_fsm_state34, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            grp_fu_421_p0 <= CENTER_r_1_reg_397;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_421_p0 <= sum_r_1_reg_307;
        else 
            grp_fu_421_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_421_p1_assign_proc : process(CENTER_r_3_reg_1360, ap_CS_fsm_state34, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            grp_fu_421_p1 <= ap_const_lv32_3F000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            grp_fu_421_p1 <= CENTER_r_3_reg_1360;
        else 
            grp_fu_421_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_457_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln_fu_530_p4),32));
    grp_fu_460_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1_fu_545_p4),32));
    grp_fu_463_p0 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln18_fu_560_p1),32));

    grp_fu_466_p0_assign_proc : process(conv140_fu_526_p1, ap_CS_fsm_state2, zext_ln60_fu_860_p1, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_fu_466_p0 <= zext_ln60_fu_860_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_466_p0 <= conv140_fu_526_p1;
        else 
            grp_fu_466_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_469_opcode_assign_proc : process(ap_CS_fsm_state29, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            grp_fu_469_opcode <= ap_const_lv5_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fu_469_opcode <= ap_const_lv5_5;
        else 
            grp_fu_469_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_469_p1_assign_proc : process(conv1_reg_1308, ap_CS_fsm_state29, ap_CS_fsm_state76)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            grp_fu_469_p1 <= ap_const_lv32_3DCCCCCD;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fu_469_p1 <= conv1_reg_1308;
        else 
            grp_fu_469_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln14_fu_629_p2 <= "1" when (y_fu_118 = ImageHeight) else "0";
    icmp_ln15_fu_640_p2 <= "1" when (x_reg_165 = ImageWidth) else "0";
    icmp_ln28_fu_849_p2 <= "1" when (dy_fu_843_p2 = sext_ln49_reg_1367) else "0";
    icmp_ln29_fu_804_p2 <= "1" when (dx_2_fu_798_p2 = sext_ln49_reg_1367) else "0";
    icmp_ln31_fu_746_p2 <= "1" when (signed(add_ln31_fu_742_p2) > signed(mul33_cast_reg_1337)) else "0";
    icmp_ln38_fu_732_p2 <= "1" when (unsigned(dx_1_reg_275) < unsigned(ImageWidth)) else "0";
    icmp_ln49_1_fu_700_p2 <= "1" when (trunc_ln49_1_fu_690_p1 = ap_const_lv23_0) else "0";
    icmp_ln49_2_fu_670_p2 <= "0" when (tmp_1_fu_661_p4 = ap_const_lv8_FF) else "1";
    icmp_ln49_3_fu_620_p2 <= "1" when (trunc_ln49_fu_616_p1 = ap_const_lv23_0) else "0";
    icmp_ln49_fu_694_p2 <= "0" when (tmp_fu_680_p4 = ap_const_lv8_FF) else "1";
    icmp_ln57_fu_854_p2 <= "1" when (pixel_cnt_0_lcssa_reg_328 = ap_const_lv8_0) else "0";
    icmp_ln75_1_fu_887_p2 <= "0" when (tmp_3_fu_873_p4 = ap_const_lv8_FF) else "1";
    icmp_ln75_2_fu_893_p2 <= "1" when (trunc_ln75_fu_883_p1 = ap_const_lv23_0) else "0";
    icmp_ln75_fu_865_p2 <= "1" when (unsigned(max_iter) < unsigned(iter_numb_1_reg_1399)) else "0";
    iter_numb_1_fu_655_p2 <= std_logic_vector(unsigned(iter_numb_reg_206) + unsigned(ap_const_lv8_1));
    lshr_ln71_1_fu_1126_p2 <= std_logic_vector(shift_right(unsigned(zext_ln68_1_fu_1080_p1),to_integer(unsigned('0' & zext_ln71_1_fu_1122_p1(31-1 downto 0)))));
    lshr_ln71_2_fu_1223_p2 <= std_logic_vector(shift_right(unsigned(zext_ln68_2_fu_1177_p1),to_integer(unsigned('0' & zext_ln71_2_fu_1219_p1(31-1 downto 0)))));
    lshr_ln71_fu_1029_p2 <= std_logic_vector(shift_right(unsigned(zext_ln68_fu_983_p1),to_integer(unsigned('0' & zext_ln71_fu_1025_p1(31-1 downto 0)))));
    mantissa_1_fu_1071_p4 <= ((ap_const_lv1_1 & trunc_ln371_1_reg_1569) & ap_const_lv1_0);
    mantissa_2_fu_1168_p4 <= ((ap_const_lv1_1 & trunc_ln371_2_reg_1580) & ap_const_lv1_0);
    mantissa_fu_974_p4 <= ((ap_const_lv1_1 & trunc_ln371_reg_1558) & ap_const_lv1_0);
        mul33_cast_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul33_fu_587_p2),32));

    mul33_fu_587_p0 <= sd_cast16_fu_569_p1(8 - 1 downto 0);
    mul33_fu_587_p1 <= sd_cast16_fu_569_p1(8 - 1 downto 0);
    mul77_fu_515_p0 <= cd_cast_fu_511_p1(8 - 1 downto 0);
    mul77_fu_515_p1 <= cd_cast_fu_511_p1(8 - 1 downto 0);
    or_ln38_fu_751_p2 <= (dy_1_reg_217 or dx_1_reg_275);
    or_ln49_1_fu_710_p2 <= (icmp_ln49_3_reg_1378 or icmp_ln49_2_reg_1405);
    or_ln49_2_fu_770_p2 <= (xor_ln38_fu_765_p2 or icmp_ln31_fu_746_p2);
    or_ln49_3_fu_776_p2 <= (xor_ln49_reg_1420 or tmp_5_fu_757_p3);
    or_ln49_4_fu_786_p2 <= (rev46_fu_781_p2 or or_ln49_3_fu_776_p2);
    or_ln49_5_fu_792_p2 <= (or_ln49_4_fu_786_p2 or or_ln49_2_fu_770_p2);
    or_ln49_fu_706_p2 <= (icmp_ln49_reg_1410 or icmp_ln49_1_reg_1415);
    or_ln75_1_fu_904_p2 <= (icmp_ln75_2_reg_1544 or icmp_ln75_1_reg_1539);
    or_ln75_fu_914_p2 <= (xor_ln75_fu_899_p2 or and_ln75_fu_908_p2);
    out_r <= ((select_ln71_1_fu_1063_p3 & select_ln71_3_fu_1160_p3) & val_fu_1257_p3);

    out_r_ap_vld_assign_proc : process(ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            out_r_ap_vld <= ap_const_logic_1;
        else 
            out_r_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pixel_cnt_2_fu_809_p2 <= std_logic_vector(unsigned(pixel_cnt_1_reg_318) + unsigned(ap_const_lv8_1));
    pixel_cnt_3_fu_815_p3 <= 
        pixel_cnt_1_reg_318 when (or_ln49_5_reg_1445(0) = '1') else 
        pixel_cnt_2_fu_809_p2;
    rev46_fu_781_p2 <= (ult45_reg_1440 xor ap_const_lv1_1);
    sd_cast16_fu_569_p0 <= sd;
        sd_cast16_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sd_cast16_fu_569_p0),16));

    sd_cast_fu_573_p0 <= sd;
        sd_cast_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sd_cast_fu_573_p0),9));

    select_ln71_1_fu_1063_p3 <= 
        zext_ln78_fu_1049_p1 when (tmp_7_fu_996_p3(0) = '1') else 
        tmp_6_fu_1053_p4;
    select_ln71_2_fu_1110_p3 <= 
        sext_ln71_2_fu_1106_p1 when (tmp_11_fu_1093_p3(0) = '1') else 
        add_ln346_1_fu_1087_p2;
    select_ln71_3_fu_1160_p3 <= 
        zext_ln79_fu_1146_p1 when (tmp_11_fu_1093_p3(0) = '1') else 
        tmp_8_fu_1150_p4;
    select_ln71_4_fu_1207_p3 <= 
        sext_ln71_4_fu_1203_p1 when (tmp_13_fu_1190_p3(0) = '1') else 
        add_ln346_2_fu_1184_p2;
    select_ln71_fu_1013_p3 <= 
        sext_ln71_fu_1009_p1 when (tmp_7_fu_996_p3(0) = '1') else 
        add_ln346_fu_990_p2;
        sext_ln49_fu_609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln14_fu_603_p2),32));

        sext_ln71_1_fu_1021_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln71_fu_1013_p3),32));

        sext_ln71_2_fu_1106_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln71_1_fu_1101_p2),9));

        sext_ln71_3_fu_1118_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln71_2_fu_1110_p3),32));

        sext_ln71_4_fu_1203_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln71_2_fu_1198_p2),9));

        sext_ln71_5_fu_1215_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln71_4_fu_1207_p3),32));

        sext_ln71_fu_1009_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln71_fu_1004_p2),9));

    shl_ln71_1_fu_1132_p2 <= std_logic_vector(shift_left(unsigned(zext_ln68_1_fu_1080_p1),to_integer(unsigned('0' & zext_ln71_1_fu_1122_p1(31-1 downto 0)))));
    shl_ln71_2_fu_1229_p2 <= std_logic_vector(shift_left(unsigned(zext_ln68_2_fu_1177_p1),to_integer(unsigned('0' & zext_ln71_2_fu_1219_p1(31-1 downto 0)))));
    shl_ln71_fu_1035_p2 <= std_logic_vector(shift_left(unsigned(zext_ln68_fu_983_p1),to_integer(unsigned('0' & zext_ln71_fu_1025_p1(31-1 downto 0)))));
    sub_ln71_1_fu_1101_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_1_reg_1563));
    sub_ln71_2_fu_1198_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_2_reg_1574));
    sub_ln71_fu_1004_p2 <= std_logic_vector(unsigned(ap_const_lv8_7F) - unsigned(xs_exp_reg_1552));
    sum_b_3_fu_836_p3 <= 
        sum_b_1_reg_285 when (or_ln49_5_reg_1445(0) = '1') else 
        grp_fu_408_p2;
    sum_g_3_fu_829_p3 <= 
        sum_g_1_reg_296 when (or_ln49_5_reg_1445(0) = '1') else 
        grp_fu_413_p2;
    sum_r_3_fu_822_p3 <= 
        sum_r_1_reg_307 when (or_ln49_5_reg_1445(0) = '1') else 
        grp_fu_421_p2;
    tmp_11_fu_1093_p3 <= add_ln346_1_fu_1087_p2(8 downto 8);
    tmp_12_fu_1138_p3 <= lshr_ln71_1_fu_1126_p2(24 downto 24);
    tmp_13_fu_1190_p3 <= add_ln346_2_fu_1184_p2(8 downto 8);
    tmp_14_fu_1235_p3 <= lshr_ln71_2_fu_1223_p2(24 downto 24);
    tmp_1_fu_661_p4 <= bitcast_ln49_1_reg_1373(30 downto 23);
    tmp_3_fu_873_p4 <= bitcast_ln75_fu_869_p1(30 downto 23);
    tmp_5_fu_757_p3 <= or_ln38_fu_751_p2(31 downto 31);
    tmp_6_fu_1053_p4 <= shl_ln71_fu_1035_p2(31 downto 24);
    tmp_7_fu_996_p3 <= add_ln346_fu_990_p2(8 downto 8);
    tmp_8_fu_1150_p4 <= shl_ln71_1_fu_1132_p2(31 downto 24);
    tmp_9_fu_1041_p3 <= lshr_ln71_fu_1029_p2(24 downto 24);
    tmp_fu_680_p4 <= bitcast_ln49_fu_676_p1(30 downto 23);
    tmp_s_fu_1247_p4 <= shl_ln71_2_fu_1229_p2(31 downto 24);
    trunc_ln18_fu_560_p1 <= in_r(8 - 1 downto 0);
    trunc_ln1_fu_545_p4 <= in_r(15 downto 8);
    trunc_ln371_1_fu_952_p1 <= data_1_fu_938_p1(23 - 1 downto 0);
    trunc_ln371_2_fu_970_p1 <= data_2_fu_956_p1(23 - 1 downto 0);
    trunc_ln371_fu_934_p1 <= data_fu_920_p1(23 - 1 downto 0);
    trunc_ln49_1_fu_690_p1 <= bitcast_ln49_fu_676_p1(23 - 1 downto 0);
    trunc_ln49_fu_616_p1 <= bitcast_ln49_1_fu_613_p1(23 - 1 downto 0);
    trunc_ln75_fu_883_p1 <= bitcast_ln75_fu_869_p1(23 - 1 downto 0);
    trunc_ln_fu_530_p4 <= in_r(23 downto 16);
    ult45_fu_737_p2 <= "1" when (unsigned(dy_1_reg_217) < unsigned(ImageHeight)) else "0";
    val_fu_1257_p3 <= 
        zext_ln74_fu_1243_p1 when (tmp_13_fu_1190_p3(0) = '1') else 
        tmp_s_fu_1247_p4;
    xor_ln38_fu_765_p2 <= (icmp_ln38_reg_1435 xor ap_const_lv1_1);
    xor_ln49_fu_726_p2 <= (ap_const_lv1_1 xor and_ln49_1_fu_720_p2);
    xor_ln75_fu_899_p2 <= (icmp_ln75_reg_1506 xor ap_const_lv1_1);
    y_2_fu_634_p2 <= std_logic_vector(unsigned(y_fu_118) + unsigned(ap_const_lv32_1));
    zext_ln346_1_fu_1084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_1_reg_1563),9));
    zext_ln346_2_fu_1181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_2_reg_1574),9));
    zext_ln346_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xs_exp_reg_1552),9));
    zext_ln60_fu_860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pixel_cnt_0_lcssa_reg_328),32));
    zext_ln68_1_fu_1080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_1_fu_1071_p4),55));
    zext_ln68_2_fu_1177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_2_fu_1168_p4),55));
    zext_ln68_fu_983_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mantissa_fu_974_p4),55));
    zext_ln71_1_fu_1122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln71_3_fu_1118_p1),55));
    zext_ln71_2_fu_1219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln71_5_fu_1215_p1),55));
    zext_ln71_fu_1025_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln71_1_fu_1021_p1),55));
    zext_ln74_fu_1243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_1235_p3),8));
    zext_ln78_fu_1049_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_1041_p3),8));
    zext_ln79_fu_1146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_1138_p3),8));
end behav;
