// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1899\sampleModel1899_5_sub\Mysubsystem_26.v
// Created: 2024-07-02 11:13:14
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_26
// Source Path: sampleModel1899_5_sub/Subsystem/Mysubsystem_26
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_26
          (In1,
           Out1);


  input   [7:0] In1;  // uint8
  output  [15:0] Out1;  // ufix16_En7


  wire [15:0] cfblk39_out1;  // ufix16_En7
  wire [15:0] cfblk76_const_val_1;  // ufix16_En7
  wire [15:0] cfblk76_out1;  // ufix16_En7


  assign cfblk39_out1 = {1'b0, {In1, 7'b0000000}};



  assign cfblk76_const_val_1 = 16'b0000000000000000;



  assign cfblk76_out1 = cfblk39_out1 + cfblk76_const_val_1;



  assign Out1 = cfblk76_out1;

endmodule  // Mysubsystem_26

