Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Fri May  3 06:49:24 2024
| Host         : Lisa running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file xp9_timing_summary_routed.rpt -pb xp9_timing_summary_routed.pb -rpx xp9_timing_summary_routed.rpx -warn_on_violation
| Design       : xp9
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.461ns  (logic 5.395ns (57.029%)  route 4.065ns (42.971%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           2.206     3.656    BCDin_IBUF[0]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.154     3.810 r  Seven_Segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.860     5.670    Seven_Segment_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         3.790     9.461 r  Seven_Segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.461    Seven_Segment[6]
    V12                                                               r  Seven_Segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.438ns  (logic 5.374ns (56.937%)  route 4.064ns (43.063%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           2.205     3.655    BCDin_IBUF[0]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.152     3.807 r  Seven_Segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.860     5.667    Seven_Segment_OBUF[4]
    T14                  OBUF (Prop_obuf_I_O)         3.771     9.438 r  Seven_Segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.438    Seven_Segment[4]
    T14                                                               r  Seven_Segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 5.372ns (58.129%)  route 3.869ns (41.871%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           2.206     3.656    BCDin_IBUF[0]
    SLICE_X43Y37         LUT4 (Prop_lut4_I1_O)        0.152     3.808 r  Seven_Segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.472    Seven_Segment_OBUF[1]
    R14                  OBUF (Prop_obuf_I_O)         3.769     9.241 r  Seven_Segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.241    Seven_Segment[1]
    R14                                                               r  Seven_Segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.216ns  (logic 5.149ns (55.868%)  route 4.067ns (44.132%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           2.208     3.658    BCDin_IBUF[0]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.124     3.782 r  Seven_Segment_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.859     5.642    Seven_Segment_OBUF[7]
    V13                  OBUF (Prop_obuf_I_O)         3.574     9.216 r  Seven_Segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.216    Seven_Segment[7]
    V13                                                               r  Seven_Segment[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.087ns  (logic 5.169ns (56.882%)  route 3.918ns (43.118%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           2.206     3.656    BCDin_IBUF[0]
    SLICE_X43Y37         LUT4 (Prop_lut4_I1_O)        0.124     3.780 r  Seven_Segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.712     5.493    Seven_Segment_OBUF[5]
    W13                  OBUF (Prop_obuf_I_O)         3.594     9.087 r  Seven_Segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.087    Seven_Segment[5]
    W13                                                               r  Seven_Segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.025ns  (logic 5.147ns (57.032%)  route 3.878ns (42.968%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           2.206     3.656    BCDin_IBUF[0]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.124     3.780 r  Seven_Segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     5.452    Seven_Segment_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         3.572     9.025 r  Seven_Segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.025    Seven_Segment[2]
    P14                                                               r  Seven_Segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.013ns  (logic 5.141ns (57.037%)  route 3.872ns (42.963%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           2.205     3.655    BCDin_IBUF[0]
    SLICE_X43Y37         LUT4 (Prop_lut4_I3_O)        0.124     3.779 r  Seven_Segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     5.447    Seven_Segment_OBUF[3]
    T15                  OBUF (Prop_obuf_I_O)         3.566     9.013 r  Seven_Segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.013    Seven_Segment[3]
    T15                                                               r  Seven_Segment[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BCDin[1]
                            (input port)
  Destination:            Seven_Segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.713ns  (logic 1.579ns (58.186%)  route 1.134ns (41.814%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BCDin[1] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  BCDin_IBUF[1]_inst/O
                         net (fo=7, routed)           0.780     1.019    BCDin_IBUF[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.045     1.064 r  Seven_Segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.354     1.419    Seven_Segment_OBUF[5]
    W13                  OBUF (Prop_obuf_I_O)         1.294     2.713 r  Seven_Segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.713    Seven_Segment[5]
    W13                                                               r  Seven_Segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 1.537ns (56.258%)  route 1.195ns (43.742%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           0.868     1.086    BCDin_IBUF[0]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.045     1.131 r  Seven_Segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.459    Seven_Segment_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         1.273     2.731 r  Seven_Segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.731    Seven_Segment[2]
    P14                                                               r  Seven_Segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.739ns  (logic 1.531ns (55.883%)  route 1.208ns (44.117%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           0.868     1.086    BCDin_IBUF[0]
    SLICE_X43Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.131 r  Seven_Segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.341     1.472    Seven_Segment_OBUF[3]
    T15                  OBUF (Prop_obuf_I_O)         1.267     2.739 r  Seven_Segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.739    Seven_Segment[3]
    T15                                                               r  Seven_Segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[1]
                            (input port)
  Destination:            Seven_Segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.750ns  (logic 1.559ns (56.676%)  route 1.191ns (43.324%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BCDin[1] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  BCDin_IBUF[1]_inst/O
                         net (fo=7, routed)           0.781     1.020    BCDin_IBUF[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.065 r  Seven_Segment_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.410     1.476    Seven_Segment_OBUF[7]
    V13                  OBUF (Prop_obuf_I_O)         1.274     2.750 r  Seven_Segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.750    Seven_Segment[7]
    V13                                                               r  Seven_Segment[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.795ns  (logic 1.593ns (56.980%)  route 1.202ns (43.020%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           0.868     1.086    BCDin_IBUF[0]
    SLICE_X43Y37         LUT4 (Prop_lut4_I1_O)        0.044     1.130 r  Seven_Segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.465    Seven_Segment_OBUF[1]
    R14                  OBUF (Prop_obuf_I_O)         1.330     2.795 r  Seven_Segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.795    Seven_Segment[1]
    R14                                                               r  Seven_Segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[1]
                            (input port)
  Destination:            Seven_Segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.839ns  (logic 1.637ns (57.668%)  route 1.202ns (42.332%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BCDin[1] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  BCDin_IBUF[1]_inst/O
                         net (fo=7, routed)           0.780     1.019    BCDin_IBUF[1]
    SLICE_X43Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.064 r  Seven_Segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.486    Seven_Segment_OBUF[6]
    V12                  OBUF (Prop_obuf_I_O)         1.353     2.839 r  Seven_Segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.839    Seven_Segment[6]
    V12                                                               r  Seven_Segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDin[0]
                            (input port)
  Destination:            Seven_Segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 1.593ns (55.337%)  route 1.285ns (44.663%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  BCDin[0] (IN)
                         net (fo=0)                   0.000     0.000    BCDin[0]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BCDin_IBUF[0]_inst/O
                         net (fo=7, routed)           0.868     1.086    BCDin_IBUF[0]
    SLICE_X43Y37         LUT4 (Prop_lut4_I2_O)        0.043     1.129 r  Seven_Segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.547    Seven_Segment_OBUF[4]
    T14                  OBUF (Prop_obuf_I_O)         1.331     2.878 r  Seven_Segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.878    Seven_Segment[4]
    T14                                                               r  Seven_Segment[4] (OUT)
  -------------------------------------------------------------------    -------------------





