<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › ath79 › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Atheros AR71xx/AR724x/AR913x specific interrupt handling</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2010-2011 Jaiganesh Narayanan &lt;jnarayanan@atheros.com&gt;</span>
<span class="cm"> *  Copyright (C) 2008-2011 Gabor Juhos &lt;juhosg@openwrt.org&gt;</span>
<span class="cm"> *  Copyright (C) 2008 Imre Kaloz &lt;kaloz@openwrt.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  Parts of this file are based on Atheros&#39; 2.6.15/2.6.31 BSP</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> *  under the terms of the GNU General Public License version 2 as published</span>
<span class="cm"> *  by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>

<span class="cp">#include &lt;asm/irq_cpu.h&gt;</span>
<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>

<span class="cp">#include &lt;asm/mach-ath79/ath79.h&gt;</span>
<span class="cp">#include &lt;asm/mach-ath79/ar71xx_regs.h&gt;</span>
<span class="cp">#include &quot;common.h&quot;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">ath79_ip2_handler</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">ath79_ip3_handler</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ath79_misc_irq_handler</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ath79_reset_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pending</span><span class="p">;</span>

	<span class="n">pending</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_MISC_INT_STATUS</span><span class="p">)</span> <span class="o">&amp;</span>
		  <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_MISC_INT_ENABLE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">MISC_INT_UART</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_MISC_IRQ_UART</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">MISC_INT_DMA</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_MISC_IRQ_DMA</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">MISC_INT_PERFC</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_MISC_IRQ_PERFC</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">MISC_INT_TIMER</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_MISC_IRQ_TIMER</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">MISC_INT_TIMER2</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_MISC_IRQ_TIMER2</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">MISC_INT_TIMER3</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_MISC_IRQ_TIMER3</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">MISC_INT_TIMER4</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_MISC_IRQ_TIMER4</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">MISC_INT_OHCI</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_MISC_IRQ_OHCI</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">MISC_INT_ERROR</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_MISC_IRQ_ERROR</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">MISC_INT_GPIO</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_MISC_IRQ_GPIO</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">MISC_INT_WDOG</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_MISC_IRQ_WDOG</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">MISC_INT_ETHSW</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_MISC_IRQ_ETHSW</span><span class="p">);</span>

	<span class="k">else</span>
		<span class="n">spurious_interrupt</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar71xx_misc_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">ATH79_MISC_IRQ_BASE</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ath79_reset_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">t</span><span class="p">;</span>

	<span class="n">t</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_MISC_INT_ENABLE</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">t</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">),</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_MISC_INT_ENABLE</span><span class="p">);</span>

	<span class="cm">/* flush write */</span>
	<span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_MISC_INT_ENABLE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar71xx_misc_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">ATH79_MISC_IRQ_BASE</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ath79_reset_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">t</span><span class="p">;</span>

	<span class="n">t</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_MISC_INT_ENABLE</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">t</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">),</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_MISC_INT_ENABLE</span><span class="p">);</span>

	<span class="cm">/* flush write */</span>
	<span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_MISC_INT_ENABLE</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar724x_misc_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">ATH79_MISC_IRQ_BASE</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ath79_reset_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">t</span><span class="p">;</span>

	<span class="n">t</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_MISC_INT_STATUS</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">t</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">),</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_MISC_INT_STATUS</span><span class="p">);</span>

	<span class="cm">/* flush write */</span>
	<span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_MISC_INT_STATUS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">ath79_misc_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;MISC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">ar71xx_misc_irq_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">ar71xx_misc_irq_mask</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">ath79_misc_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ath79_reset_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_MISC_INT_ENABLE</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">AR71XX_RESET_REG_MISC_INT_STATUS</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_ar71xx</span><span class="p">()</span> <span class="o">||</span> <span class="n">soc_is_ar913x</span><span class="p">())</span>
		<span class="n">ath79_misc_irq_chip</span><span class="p">.</span><span class="n">irq_mask_ack</span> <span class="o">=</span> <span class="n">ar71xx_misc_irq_mask</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">soc_is_ar724x</span><span class="p">()</span> <span class="o">||</span> <span class="n">soc_is_ar933x</span><span class="p">()</span> <span class="o">||</span> <span class="n">soc_is_ar934x</span><span class="p">())</span>
		<span class="n">ath79_misc_irq_chip</span><span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">ar724x_misc_irq_ack</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">BUG</span><span class="p">();</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">ATH79_MISC_IRQ_BASE</span><span class="p">;</span>
	     <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ATH79_MISC_IRQ_BASE</span> <span class="o">+</span> <span class="n">ATH79_MISC_IRQ_COUNT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ath79_misc_irq_chip</span><span class="p">,</span>
					 <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_MISC</span><span class="p">,</span> <span class="n">ath79_misc_irq_handler</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar934x_ip2_irq_dispatch</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">disable_irq_nosync</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">ath79_reset_rr</span><span class="p">(</span><span class="n">AR934X_RESET_REG_PCIE_WMAC_INT_STATUS</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">AR934X_PCIE_WMAC_INT_PCIE_ALL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ath79_ddr_wb_flush</span><span class="p">(</span><span class="n">AR934X_DDR_REG_FLUSH_PCIE</span><span class="p">);</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_IP2_IRQ</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">AR934X_PCIE_WMAC_INT_WMAC_ALL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ath79_ddr_wb_flush</span><span class="p">(</span><span class="n">AR934X_DDR_REG_FLUSH_WMAC</span><span class="p">);</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">ATH79_IP2_IRQ</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">spurious_interrupt</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="n">enable_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar934x_ip2_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">ATH79_IP2_IRQ_BASE</span><span class="p">;</span>
	     <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ATH79_IP2_IRQ_BASE</span> <span class="o">+</span> <span class="n">ATH79_IP2_IRQ_COUNT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dummy_irq_chip</span><span class="p">,</span>
					 <span class="n">handle_level_irq</span><span class="p">);</span>

	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_IP2</span><span class="p">,</span> <span class="n">ar934x_ip2_irq_dispatch</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">asmlinkage</span> <span class="kt">void</span> <span class="nf">plat_irq_dispatch</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pending</span><span class="p">;</span>

	<span class="n">pending</span> <span class="o">=</span> <span class="n">read_c0_status</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">read_c0_cause</span><span class="p">()</span> <span class="o">&amp;</span> <span class="n">ST0_IM</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP7</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_TIMER</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP2</span><span class="p">)</span>
		<span class="n">ath79_ip2_handler</span><span class="p">();</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP4</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_GE0</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP5</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_GE1</span><span class="p">);</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP3</span><span class="p">)</span>
		<span class="n">ath79_ip3_handler</span><span class="p">();</span>

	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pending</span> <span class="o">&amp;</span> <span class="n">STATUSF_IP6</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_MISC</span><span class="p">);</span>

	<span class="k">else</span>
		<span class="n">spurious_interrupt</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The IP2/IP3 lines are tied to a PCI/WMAC/USB device. Drivers for</span>
<span class="cm"> * these devices typically allocate coherent DMA memory, however the</span>
<span class="cm"> * DMA controller may still have some unsynchronized data in the FIFO.</span>
<span class="cm"> * Issue a flush in the handlers to ensure that the driver sees</span>
<span class="cm"> * the update.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar71xx_ip2_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ath79_ddr_wb_flush</span><span class="p">(</span><span class="n">AR71XX_DDR_REG_FLUSH_PCI</span><span class="p">);</span>
	<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_IP2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar724x_ip2_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ath79_ddr_wb_flush</span><span class="p">(</span><span class="n">AR724X_DDR_REG_FLUSH_PCIE</span><span class="p">);</span>
	<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_IP2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar913x_ip2_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ath79_ddr_wb_flush</span><span class="p">(</span><span class="n">AR913X_DDR_REG_FLUSH_WMAC</span><span class="p">);</span>
	<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_IP2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar933x_ip2_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ath79_ddr_wb_flush</span><span class="p">(</span><span class="n">AR933X_DDR_REG_FLUSH_WMAC</span><span class="p">);</span>
	<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_IP2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar934x_ip2_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_IP2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar71xx_ip3_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ath79_ddr_wb_flush</span><span class="p">(</span><span class="n">AR71XX_DDR_REG_FLUSH_USB</span><span class="p">);</span>
	<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_USB</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar724x_ip3_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ath79_ddr_wb_flush</span><span class="p">(</span><span class="n">AR724X_DDR_REG_FLUSH_USB</span><span class="p">);</span>
	<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_USB</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar913x_ip3_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ath79_ddr_wb_flush</span><span class="p">(</span><span class="n">AR913X_DDR_REG_FLUSH_USB</span><span class="p">);</span>
	<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_USB</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar933x_ip3_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ath79_ddr_wb_flush</span><span class="p">(</span><span class="n">AR933X_DDR_REG_FLUSH_USB</span><span class="p">);</span>
	<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_USB</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ar934x_ip3_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ath79_ddr_wb_flush</span><span class="p">(</span><span class="n">AR934X_DDR_REG_FLUSH_USB</span><span class="p">);</span>
	<span class="n">do_IRQ</span><span class="p">(</span><span class="n">ATH79_CPU_IRQ_USB</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">arch_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_ar71xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">ath79_ip2_handler</span> <span class="o">=</span> <span class="n">ar71xx_ip2_handler</span><span class="p">;</span>
		<span class="n">ath79_ip3_handler</span> <span class="o">=</span> <span class="n">ar71xx_ip3_handler</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">soc_is_ar724x</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">ath79_ip2_handler</span> <span class="o">=</span> <span class="n">ar724x_ip2_handler</span><span class="p">;</span>
		<span class="n">ath79_ip3_handler</span> <span class="o">=</span> <span class="n">ar724x_ip3_handler</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">soc_is_ar913x</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">ath79_ip2_handler</span> <span class="o">=</span> <span class="n">ar913x_ip2_handler</span><span class="p">;</span>
		<span class="n">ath79_ip3_handler</span> <span class="o">=</span> <span class="n">ar913x_ip3_handler</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">soc_is_ar933x</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">ath79_ip2_handler</span> <span class="o">=</span> <span class="n">ar933x_ip2_handler</span><span class="p">;</span>
		<span class="n">ath79_ip3_handler</span> <span class="o">=</span> <span class="n">ar933x_ip3_handler</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">soc_is_ar934x</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">ath79_ip2_handler</span> <span class="o">=</span> <span class="n">ar934x_ip2_handler</span><span class="p">;</span>
		<span class="n">ath79_ip3_handler</span> <span class="o">=</span> <span class="n">ar934x_ip3_handler</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="n">cp0_perfcount_irq</span> <span class="o">=</span> <span class="n">ATH79_MISC_IRQ_PERFC</span><span class="p">;</span>
	<span class="n">mips_cpu_irq_init</span><span class="p">();</span>
	<span class="n">ath79_misc_irq_init</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_ar934x</span><span class="p">())</span>
		<span class="n">ar934x_ip2_irq_init</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
