Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Feb 17 17:12:38 2023
| Host         : winvdi1008 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/mmul_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7k160t
| Design State : Routed
---------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------+
|      Characteristics      |                            Path #1                            |
+---------------------------+---------------------------------------------------------------+
| Requirement               | 4.000                                                         |
| Path Delay                | 3.048                                                         |
| Logic Delay               | 0.534(18%)                                                    |
| Net Delay                 | 2.514(82%)                                                    |
| Clock Skew                | -0.027                                                        |
| Slack                     | 0.629                                                         |
| Clock Uncertainty         | 0.035                                                         |
| Clock Relationship        | Safely Timed                                                  |
| Clock Delay Group         | Same Clock                                                    |
| Logic Levels              | 4                                                             |
| Routes                    | 5                                                             |
| Logical Path              | FDRE/C-(4)-LUT5-(18)-LUT6-(16)-LUT6-(1)-LUT6-(1)-DSP48E1/A[5] |
| Start Point Clock         | ap_clk                                                        |
| End Point Clock           | ap_clk                                                        |
| DSP Block                 | Seq                                                           |
| RAM Registers             |                                                               |
| IO Crossings              | 0                                                             |
| Config Crossings          | 0                                                             |
| SLR Crossings             | 0                                                             |
| PBlocks                   | 0                                                             |
| High Fanout               | 18                                                            |
| Dont Touch                | 0                                                             |
| Mark Debug                | 0                                                             |
| Start Point Pin Primitive | FDRE/C                                                        |
| End Point Pin Primitive   | DSP48E1/A[5]                                                  |
| Start Point Pin           | j_load_reg_1424_reg[1]/C                                      |
| End Point Pin             | mul_ln859_reg_1475_reg/A[5]                                   |
+---------------------------+---------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 500)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+----+---+
| End Point Clock | Requirement |  0  |  1 |  2 |  3 |  4 | 5 |
+-----------------+-------------+-----+----+----+----+----+---+
| ap_clk          | 4.000ns     | 428 | 43 | 23 | 40 | 37 | 4 |
+-----------------+-------------+-----+----+----+----+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 575 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


