{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575026644680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575026644685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 06:24:04 2019 " "Processing started: Fri Nov 29 06:24:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575026644685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026644685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026644685 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vga_adapter/vga_pll.qip " "Tcl Script File vga_adapter/vga_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vga_adapter/vga_pll.qip " "set_global_assignment -name QIP_FILE vga_adapter/vga_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1575026644842 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1575026644842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575026647609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575026647609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "go GO mandelbrot.v(17) " "Verilog HDL Declaration information at mandelbrot.v(17): object \"go\" differs only in case from object \"GO\" in the same scope" {  } { { "mandelbrot.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/mandelbrot.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1575026654465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandelbrot.v 2 2 " "Found 2 design units, including 2 entities, in source file mandelbrot.v" { { "Info" "ISGN_ENTITY_NAME" "1 mandelbrot " "Found entity 1: mandelbrot" {  } { { "mandelbrot.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/mandelbrot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654467 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiply1 " "Found entity 2: multiply1" {  } { { "mandelbrot.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/mandelbrot.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file video_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_controller " "Found entity 1: video_controller" {  } { { "video_controller.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/video_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iterator.v 1 1 " "Found 1 design units, including 1 entities, in source file iterator.v" { { "Info" "ISGN_ENTITY_NAME" "1 iterator " "Found entity 1: iterator" {  } { { "iterator.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/iterator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/get_colour.v 2 2 " "Found 2 design units, including 2 entities, in source file output_files/get_colour.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_colour " "Found entity 1: get_colour" {  } { { "output_files/get_colour.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_colour.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654503 ""} { "Info" "ISGN_ENTITY_NAME" "2 colour_lut " "Found entity 2: colour_lut" {  } { { "output_files/get_colour.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_colour.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/movement_controls.v 2 2 " "Found 2 design units, including 2 entities, in source file output_files/movement_controls.v" { { "Info" "ISGN_ENTITY_NAME" "1 zoom_control " "Found entity 1: zoom_control" {  } { { "output_files/movement_controls.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/movement_controls.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654508 ""} { "Info" "ISGN_ENTITY_NAME" "2 pan_control " "Found entity 2: pan_control" {  } { { "output_files/movement_controls.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/movement_controls.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboards/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboards/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "keyboards/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/keyboards/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboards/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboards/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "keyboards/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/keyboards/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboards/hex2seg.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboards/hex2seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "keyboards/hex2seg.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/keyboards/hex2seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654524 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MandelBrotDisplay.v(47) " "Verilog HDL information at MandelBrotDisplay.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "keyboards/MandelBrotDisplay.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/keyboards/MandelBrotDisplay.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1575026654528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboards/mandelbrotdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboards/mandelbrotdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_in " "Found entity 1: keyboard_in" {  } { { "keyboards/MandelBrotDisplay.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/keyboards/MandelBrotDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboards/ps2controller.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboards/ps2controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ps2Controller " "Found entity 1: Ps2Controller" {  } { { "keyboards/Ps2Controller.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/keyboards/Ps2Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654534 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//SRVD/Homes\$/bainesda/Desktop/FinalProject/output_files/get_iter.v " "Can't analyze file -- file //SRVD/Homes\$/bainesda/Desktop/FinalProject/output_files/get_iter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1575026654536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/get_iter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/get_iter.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_iteration " "Found entity 1: get_iteration" {  } { { "output_files/get_iter.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_iter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654541 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575026654642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot mandelbrot:m1 " "Elaborating entity \"mandelbrot\" for hierarchy \"mandelbrot:m1\"" {  } { { "main.v" "m1" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/main.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026654663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mandelbrot.v(92) " "Verilog HDL assignment warning at mandelbrot.v(92): truncated value with size 32 to match size of target (12)" {  } { { "mandelbrot.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/mandelbrot.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026654668 "|main|mandelbrot:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply1 mandelbrot:m1\|multiply1:mdx " "Elaborating entity \"multiply1\" for hierarchy \"mandelbrot:m1\|multiply1:mdx\"" {  } { { "mandelbrot.v" "mdx" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/mandelbrot.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026654669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_colour mandelbrot:m1\|get_colour:c1 " "Elaborating entity \"get_colour\" for hierarchy \"mandelbrot:m1\|get_colour:c1\"" {  } { { "mandelbrot.v" "c1" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/mandelbrot.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026654674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 get_colour.v(31) " "Verilog HDL assignment warning at get_colour.v(31): truncated value with size 12 to match size of target (9)" {  } { { "output_files/get_colour.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_colour.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026654675 "|main|mandelbrot:m1|get_colour:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 get_colour.v(32) " "Verilog HDL assignment warning at get_colour.v(32): truncated value with size 12 to match size of target (9)" {  } { { "output_files/get_colour.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_colour.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026654675 "|main|mandelbrot:m1|get_colour:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 get_colour.v(33) " "Verilog HDL assignment warning at get_colour.v(33): truncated value with size 12 to match size of target (9)" {  } { { "output_files/get_colour.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_colour.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026654675 "|main|mandelbrot:m1|get_colour:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 get_colour.v(34) " "Verilog HDL assignment warning at get_colour.v(34): truncated value with size 12 to match size of target (9)" {  } { { "output_files/get_colour.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_colour.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026654675 "|main|mandelbrot:m1|get_colour:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 get_colour.v(35) " "Verilog HDL assignment warning at get_colour.v(35): truncated value with size 12 to match size of target (9)" {  } { { "output_files/get_colour.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_colour.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026654675 "|main|mandelbrot:m1|get_colour:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 get_colour.v(36) " "Verilog HDL assignment warning at get_colour.v(36): truncated value with size 12 to match size of target (9)" {  } { { "output_files/get_colour.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_colour.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026654675 "|main|mandelbrot:m1|get_colour:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 get_colour.v(37) " "Verilog HDL assignment warning at get_colour.v(37): truncated value with size 12 to match size of target (9)" {  } { { "output_files/get_colour.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_colour.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026654675 "|main|mandelbrot:m1|get_colour:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 get_colour.v(38) " "Verilog HDL assignment warning at get_colour.v(38): truncated value with size 12 to match size of target (9)" {  } { { "output_files/get_colour.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_colour.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026654675 "|main|mandelbrot:m1|get_colour:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 get_colour.v(39) " "Verilog HDL assignment warning at get_colour.v(39): truncated value with size 12 to match size of target (9)" {  } { { "output_files/get_colour.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_colour.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026654676 "|main|mandelbrot:m1|get_colour:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 get_colour.v(40) " "Verilog HDL assignment warning at get_colour.v(40): truncated value with size 12 to match size of target (9)" {  } { { "output_files/get_colour.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_colour.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026654676 "|main|mandelbrot:m1|get_colour:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 9 get_colour.v(41) " "Verilog HDL assignment warning at get_colour.v(41): truncated value with size 12 to match size of target (9)" {  } { { "output_files/get_colour.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_colour.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026654676 "|main|mandelbrot:m1|get_colour:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colour_lut mandelbrot:m1\|get_colour:c1\|colour_lut:lut1 " "Elaborating entity \"colour_lut\" for hierarchy \"mandelbrot:m1\|get_colour:c1\|colour_lut:lut1\"" {  } { { "output_files/get_colour.v" "lut1" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_colour.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026654690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator iterator:i1 " "Elaborating entity \"iterator\" for hierarchy \"iterator:i1\"" {  } { { "main.v" "i1" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/main.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026654772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 iterator.v(56) " "Verilog HDL assignment warning at iterator.v(56): truncated value with size 32 to match size of target (10)" {  } { { "iterator.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/iterator.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026654774 "|main|iterator:i1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 iterator.v(61) " "Verilog HDL assignment warning at iterator.v(61): truncated value with size 32 to match size of target (10)" {  } { { "iterator.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/iterator.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026654774 "|main|iterator:i1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 iterator.v(70) " "Verilog HDL assignment warning at iterator.v(70): truncated value with size 32 to match size of target (10)" {  } { { "iterator.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/iterator.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026654774 "|main|iterator:i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_controller video_controller:v1 " "Elaborating entity \"video_controller\" for hierarchy \"video_controller:v1\"" {  } { { "main.v" "v1" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/main.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026654775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter video_controller:v1\|vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"video_controller:v1\|vga_adapter:VGA\"" {  } { { "video_controller.v" "VGA" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/video_controller.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026654777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator video_controller:v1\|vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"video_controller:v1\|vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026654780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_controller:v1\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"video_controller:v1\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026654832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_controller:v1\|vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"video_controller:v1\|vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026654833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_controller:v1\|vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"video_controller:v1\|vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026654833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026654833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026654833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026654833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026654833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026654833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026654833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026654833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026654833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026654833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026654833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026654833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026654833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026654833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026654833 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575026654833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cam1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cam1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cam1 " "Found entity 1: altsyncram_cam1" {  } { { "db/altsyncram_cam1.tdf" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/db/altsyncram_cam1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cam1 video_controller:v1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_cam1:auto_generated " "Elaborating entity \"altsyncram_cam1\" for hierarchy \"video_controller:v1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_cam1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026654908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026654961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026654961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma video_controller:v1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_cam1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"video_controller:v1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_cam1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_cam1.tdf" "decode2" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/db/altsyncram_cam1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026654963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026655009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026655009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a video_controller:v1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_cam1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"video_controller:v1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_cam1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_cam1.tdf" "rden_decode_b" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/db/altsyncram_cam1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026655011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iib " "Found entity 1: mux_iib" {  } { { "db/mux_iib.tdf" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/db/mux_iib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026655062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026655062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iib video_controller:v1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_cam1:auto_generated\|mux_iib:mux3 " "Elaborating entity \"mux_iib\" for hierarchy \"video_controller:v1\|vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_cam1:auto_generated\|mux_iib:mux3\"" {  } { { "db/altsyncram_cam1.tdf" "mux3" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/db/altsyncram_cam1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026655064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll video_controller:v1\|vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"video_controller:v1\|vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026655169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll video_controller:v1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"video_controller:v1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026655211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_controller:v1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"video_controller:v1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026655213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_controller:v1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"video_controller:v1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026655213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026655213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026655213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026655213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026655213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026655213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026655213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026655213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026655213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026655213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575026655213 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575026655213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575026655263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026655263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u video_controller:v1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"video_controller:v1\|vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026655265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller video_controller:v1\|vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"video_controller:v1\|vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/vga_adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026655274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pan_control pan_control:p1 " "Elaborating entity \"pan_control\" for hierarchy \"pan_control:p1\"" {  } { { "main.v" "p1" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/main.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026655278 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 movement_controls.v(105) " "Verilog HDL assignment warning at movement_controls.v(105): truncated value with size 32 to match size of target (23)" {  } { { "output_files/movement_controls.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/movement_controls.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026655281 "|main|pan_control:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zoom_control zoom_control:z1 " "Elaborating entity \"zoom_control\" for hierarchy \"zoom_control:z1\"" {  } { { "main.v" "z1" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/main.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026655283 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delta_offset movement_controls.v(11) " "Verilog HDL or VHDL warning at movement_controls.v(11): object \"delta_offset\" assigned a value but never read" {  } { { "output_files/movement_controls.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/movement_controls.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575026655285 "|main|zoom_control:z1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 movement_controls.v(38) " "Verilog HDL assignment warning at movement_controls.v(38): truncated value with size 32 to match size of target (23)" {  } { { "output_files/movement_controls.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/movement_controls.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575026655286 "|main|zoom_control:z1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_in keyboard_in:k1 " "Elaborating entity \"keyboard_in\" for hierarchy \"keyboard_in:k1\"" {  } { { "main.v" "k1" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/main.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026655287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ps2Controller keyboard_in:k1\|Ps2Controller:ps2 " "Elaborating entity \"Ps2Controller\" for hierarchy \"keyboard_in:k1\|Ps2Controller:ps2\"" {  } { { "keyboards/MandelBrotDisplay.v" "ps2" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/keyboards/MandelBrotDisplay.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026655290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In keyboard_in:k1\|Ps2Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"keyboard_in:k1\|Ps2Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "keyboards/Ps2Controller.v" "PS2_Data_In" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/keyboards/Ps2Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026655292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out keyboard_in:k1\|Ps2Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"keyboard_in:k1\|Ps2Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "keyboards/Ps2Controller.v" "PS2_Command_Out" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/keyboards/Ps2Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026655295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_iteration get_iteration:g1 " "Elaborating entity \"get_iteration\" for hierarchy \"get_iteration:g1\"" {  } { { "main.v" "g1" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/main.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575026655300 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "get_iter.v(21) " "Verilog HDL Casex/Casez warning at get_iter.v(21): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "output_files/get_iter.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_iter.v" 21 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1575026655300 "|main|get_iteration:g1"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "get_iter.v(22) " "Verilog HDL Casex/Casez warning at get_iter.v(22): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "output_files/get_iter.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_iter.v" 22 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1575026655301 "|main|get_iteration:g1"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "get_iter.v(23) " "Verilog HDL Casex/Casez warning at get_iter.v(23): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "output_files/get_iter.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_iter.v" 23 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1575026655301 "|main|get_iteration:g1"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "get_iter.v(24) " "Verilog HDL Casex/Casez warning at get_iter.v(24): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "output_files/get_iter.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_iter.v" 24 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1575026655301 "|main|get_iteration:g1"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "get_iter.v(25) " "Verilog HDL Casex/Casez warning at get_iter.v(25): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "output_files/get_iter.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_iter.v" 25 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1575026655301 "|main|get_iteration:g1"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "get_iter.v(26) " "Verilog HDL Casex/Casez warning at get_iter.v(26): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "output_files/get_iter.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_iter.v" 26 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1575026655301 "|main|get_iteration:g1"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "get_iter.v(27) " "Verilog HDL Casex/Casez warning at get_iter.v(27): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "output_files/get_iter.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_iter.v" 27 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1575026655301 "|main|get_iteration:g1"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "get_iter.v(28) " "Verilog HDL Casex/Casez warning at get_iter.v(28): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "output_files/get_iter.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_iter.v" 28 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1575026655301 "|main|get_iteration:g1"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "get_iter.v(29) " "Verilog HDL Casex/Casez warning at get_iter.v(29): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "output_files/get_iter.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_iter.v" 29 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1575026655301 "|main|get_iteration:g1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "get_iter.v(56) " "Verilog HDL Case Statement information at get_iter.v(56): all case item expressions in this case statement are onehot" {  } { { "output_files/get_iter.v" "" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_iter.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1575026655301 "|main|get_iteration:g1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "de1 decoder " "Node instance \"de1\" instantiates undefined entity \"decoder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "output_files/get_iter.v" "de1" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_iter.v" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1575026655354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "de2 decoder " "Node instance \"de2\" instantiates undefined entity \"decoder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "output_files/get_iter.v" "de2" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_iter.v" 73 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1575026655354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "de3 decoder " "Node instance \"de3\" instantiates undefined entity \"decoder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "output_files/get_iter.v" "de3" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_iter.v" 74 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1575026655354 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "de4 decoder " "Node instance \"de4\" instantiates undefined entity \"decoder\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "output_files/get_iter.v" "de4" { Text "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/get_iter.v" 75 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1575026655354 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/FinalProject.map.smsg " "Generated suppressed messages file C:/Users/David Baines/OneDrive/Uni/Fall 2019/ECE241/FinalProject/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026655412 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575026655507 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 29 06:24:15 2019 " "Processing ended: Fri Nov 29 06:24:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575026655507 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575026655507 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575026655507 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026655507 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 30 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 30 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575026656105 ""}
