Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\JF\Drive\ETS\E2017\ELE748\Projet\code\projet\sine.qsys --synthesis=VHDL --greybox --output-directory=C:\Users\JF\Drive\ETS\E2017\ELE748\Projet\code\projet\sine\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading projet/sine.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 15.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sine: Generating sine "sine" for QUARTUS_SYNTH
Info: nco_ii_0: "sine" instantiated altera_nco_ii "nco_ii_0"
Info: sine: Done "sine" with 2 modules, 24 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
