// Seed: 3232249829
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input supply0 id_2
    , id_27,
    input tri1 id_3,
    output wand id_4,
    output uwire id_5,
    output tri0 id_6,
    output wire id_7,
    input wire id_8,
    output wire id_9,
    input tri0 id_10,
    output wor id_11,
    input tri0 id_12,
    input supply1 id_13,
    output wor id_14,
    output supply1 id_15,
    output wand id_16,
    input wor id_17,
    output supply1 id_18,
    output wire id_19,
    output wor id_20,
    input supply0 id_21,
    output supply0 id_22,
    output supply1 id_23,
    output supply1 id_24,
    input wire id_25
);
  assign id_4 = id_10 || id_0;
  timeunit 1ps;
  logic id_28;
  ;
endmodule
module module_0 (
    output supply0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    output tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    output tri0 id_6,
    output wand id_7,
    output tri0 id_8,
    output tri id_9,
    input tri0 id_10,
    input wand id_11,
    input wor id_12,
    input tri id_13,
    output wand id_14,
    output supply1 module_1,
    input uwire id_16,
    output tri1 id_17
);
  logic id_19, id_20;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_12,
      id_5,
      id_1,
      id_3,
      id_7,
      id_9,
      id_16,
      id_3,
      id_4,
      id_2,
      id_13,
      id_10,
      id_6,
      id_9,
      id_17,
      id_12,
      id_6,
      id_8,
      id_14,
      id_12,
      id_3,
      id_0,
      id_0,
      id_16
  );
  assign modCall_1.id_2 = 0;
  logic id_21;
endmodule
