\hypertarget{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n}{}\doxysection{T\+\_\+\+WD65\+C02\+\_\+\+INTEGRATION Entity Reference}
\label{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n}\index{T\_WD65C02\_INTEGRATION@{T\_WD65C02\_INTEGRATION}}
Inheritance diagram for T\+\_\+\+WD65\+C02\+\_\+\+INTEGRATION\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{db/d56/class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n}
\end{center}
\end{figure}
\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n_1_1_behavioral}{Behavioral}} architecture
\end{DoxyCompactItemize}
\doxysubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n_ae4f03c286607f3181e16b9aa12d0c6d4}\label{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n_ae4f03c286607f3181e16b9aa12d0c6d4}} 
\mbox{\hyperlink{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n_ae4f03c286607f3181e16b9aa12d0c6d4}{IEEE}} 
\end{DoxyCompactItemize}
\doxysubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n_aa4b2b25246a821511120e3149b003563}\label{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n_aa4b2b25246a821511120e3149b003563}} 
\mbox{\hyperlink{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n_aa4b2b25246a821511120e3149b003563}{STD\+\_\+\+LOGIC\+\_\+1164}}   
\item 
\mbox{\Hypertarget{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n_ae00f3f04545af57582ff10609eee23e2}\label{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n_ae00f3f04545af57582ff10609eee23e2}} 
\mbox{\hyperlink{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n_ae00f3f04545af57582ff10609eee23e2}{NUMERIC\+\_\+\+STD}}   
\item 
\mbox{\Hypertarget{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n_adacc07a04f984bf46826252244ff9f7f}\label{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n_adacc07a04f984bf46826252244ff9f7f}} 
\mbox{\hyperlink{class_t___w_d65_c02___i_n_t_e_g_r_a_t_i_o_n_adacc07a04f984bf46826252244ff9f7f}{W65\+C02\+\_\+\+DEFINITIONS}}   
\end{DoxyCompactItemize}


The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
WD6502 Computer.\+srcs/\+Test\+\_\+\+Integration\+\_\+6502\+BFM/new/T\+\_\+\+WD65\+C02\+\_\+\+INTEGRATION.\+vhd\end{DoxyCompactItemize}
