\doxysection{Référence de la structure DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}
\hypertarget{struct_d_m_a_m_u_x___channel_status___type_def}{}\label{struct_d_m_a_m_u_x___channel_status___type_def}\index{DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}}
\doxysubsubsection*{Attributs publics}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_a2b806557d4176378c888423e1d4bdecc}{CSR}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def_acafeb4de92a6d63af5cfb33057555ee0}{CFR}}
\end{DoxyCompactItemize}


\doxysubsection{Documentation des données membres}
\Hypertarget{struct_d_m_a_m_u_x___channel_status___type_def_acafeb4de92a6d63af5cfb33057555ee0}\index{DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}!CFR@{CFR}}
\index{CFR@{CFR}!DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFR}{CFR}}
{\footnotesize\ttfamily \label{struct_d_m_a_m_u_x___channel_status___type_def_acafeb4de92a6d63af5cfb33057555ee0} 
\+\_\+\+\_\+\+IO uint32\+\_\+t DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def\+::\+CFR}

DMA Channel Clear Flag Register Address offset\+: 0x0084 ~\newline
 \Hypertarget{struct_d_m_a_m_u_x___channel_status___type_def_a2b806557d4176378c888423e1d4bdecc}\index{DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \label{struct_d_m_a_m_u_x___channel_status___type_def_a2b806557d4176378c888423e1d4bdecc} 
\+\_\+\+\_\+\+IO uint32\+\_\+t DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def\+::\+CSR}

DMA Channel Status Register Address offset\+: 0x0080 ~\newline
 