Analysis & Synthesis report for skeleton
Wed Dec 11 17:37:11 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |skeleton|vga_controller:vga_ins|rot
 11. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver
 12. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 13. State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated
 20. Source assignments for processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated
 21. Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated
 22. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated
 23. Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: processor:myprocessor|imem:myimem|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2
 27. Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 28. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
 30. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
 32. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod2
 33. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div4
 34. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod1
 35. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div3
 36. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod0
 37. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div2
 38. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0
 39. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div1
 40. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div7
 41. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div6
 42. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod3
 43. altpll Parameter Settings by Entity Instance
 44. altsyncram Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 46. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex8"
 47. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex7"
 48. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6"
 49. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex5"
 50. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4"
 51. Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex3"
 52. Port Connectivity Checks: "lcd:mylcd"
 53. Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"
 54. Port Connectivity Checks: "PS2_Interface:myps2"
 55. Port Connectivity Checks: "processor:myprocessor|imem:myimem"
 56. Port Connectivity Checks: "processor:myprocessor|dmem:mydmem"
 57. Port Connectivity Checks: "pll:div"
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages
 61. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 11 17:37:10 2019       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 22,099                                      ;
;     Total combinational functions  ; 22,076                                      ;
;     Dedicated logic registers      ; 775                                         ;
; Total registers                    ; 775                                         ;
; Total pins                         ; 154                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,463,744                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------+---------+
; imem.mif                         ; yes             ; User Memory Initialization File  ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/imem.mif                       ;         ;
; dmem.mif                         ; yes             ; User Memory Initialization File  ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/dmem.mif                       ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File       ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/VGA_Audio_PLL.v                ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File            ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/Reset_Delay.v                  ;         ;
; skeleton.v                       ; yes             ; User Verilog HDL File            ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v                     ;         ;
; PS2_Interface.v                  ; yes             ; User Verilog HDL File            ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/PS2_Interface.v                ;         ;
; PS2_Controller.v                 ; yes             ; User Verilog HDL File            ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/PS2_Controller.v               ;         ;
; processor.v                      ; yes             ; User Verilog HDL File            ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/processor.v                    ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File       ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/pll.v                          ;         ;
; lcd.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/lcd.sv                         ;         ;
; imem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/imem.v                         ;         ;
; Hexadecimal_To_Seven_Segment.v   ; yes             ; User Verilog HDL File            ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/Hexadecimal_To_Seven_Segment.v ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File       ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/dmem.v                         ;         ;
; Altera_UP_PS2_Data_In.v          ; yes             ; User Verilog HDL File            ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/Altera_UP_PS2_Data_In.v        ;         ;
; Altera_UP_PS2_Command_Out.v      ; yes             ; User Verilog HDL File            ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/Altera_UP_PS2_Command_Out.v    ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File            ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v               ;         ;
; video_sync_generator.v           ; yes             ; User Verilog HDL File            ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/video_sync_generator.v         ;         ;
; img_index.v                      ; yes             ; User Wizard-Generated File       ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/img_index.v                    ;         ;
; img_data.v                       ; yes             ; User Wizard-Generated File       ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/img_data.v                     ;         ;
; lab7_img_data.mif                ; yes             ; User Memory Initialization File  ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/lab7_img_data.mif              ;         ;
; lab7_img_index.mif               ; yes             ; User Memory Initialization File  ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/lab7_img_index.mif             ;         ;
; random.v                         ; yes             ; User Verilog HDL File            ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/random.v                       ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                             ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                         ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                        ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                      ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                      ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/pll_altpll.v                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_8vc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf         ;         ;
; db/altsyncram_2m81.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf         ;         ;
; db/altsyncram_ekc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_ekc1.tdf         ;         ;
; db/decode_aaa.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/decode_aaa.tdf              ;         ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/mux_1pb.tdf                 ;         ;
; db/altsyncram_pjc1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_pjc1.tdf         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                         ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc                        ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc                    ;         ;
; db/lpm_divide_lcm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_divide_lcm.tdf          ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/sign_div_unsign_anh.tdf     ;         ;
; db/alt_u_div_8af.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/alt_u_div_8af.tdf           ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/add_sub_7pc.tdf             ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/add_sub_8pc.tdf             ;         ;
; db/lpm_divide_ikm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_divide_ikm.tdf          ;         ;
; db/lpm_divide_soo.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_divide_soo.tdf          ;         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/abs_divider_kbg.tdf         ;         ;
; db/alt_u_div_67f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/alt_u_div_67f.tdf           ;         ;
; db/lpm_abs_2v9.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_abs_2v9.tdf             ;         ;
; db/lpm_abs_i0a.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_abs_i0a.tdf             ;         ;
; db/lpm_divide_p0p.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_divide_p0p.tdf          ;         ;
; db/lpm_divide_s0p.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_divide_s0p.tdf          ;         ;
; db/abs_divider_nbg.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/abs_divider_nbg.tdf         ;         ;
; db/alt_u_div_c7f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/alt_u_div_c7f.tdf           ;         ;
; db/lpm_abs_5v9.tdf               ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_abs_5v9.tdf             ;         ;
; db/lpm_divide_mkm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_divide_mkm.tdf          ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/sign_div_unsign_9nh.tdf     ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/alt_u_div_6af.tdf           ;         ;
; db/lpm_divide_dkm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_divide_dkm.tdf          ;         ;
; db/lpm_divide_4bm.tdf            ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_divide_4bm.tdf          ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/sign_div_unsign_plh.tdf     ;         ;
; db/alt_u_div_77f.tdf             ; yes             ; Auto-Generated Megafunction      ; C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/alt_u_div_77f.tdf           ;         ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                   ;
+---------------------------------------------+---------------------------------+
; Resource                                    ; Usage                           ;
+---------------------------------------------+---------------------------------+
; Estimated Total logic elements              ; 22,099                          ;
;                                             ;                                 ;
; Total combinational functions               ; 22076                           ;
; Logic element usage by number of LUT inputs ;                                 ;
;     -- 4 input functions                    ; 14571                           ;
;     -- 3 input functions                    ; 4616                            ;
;     -- <=2 input functions                  ; 2889                            ;
;                                             ;                                 ;
; Logic elements by mode                      ;                                 ;
;     -- normal mode                          ; 20220                           ;
;     -- arithmetic mode                      ; 1856                            ;
;                                             ;                                 ;
; Total registers                             ; 775                             ;
;     -- Dedicated logic registers            ; 775                             ;
;     -- I/O registers                        ; 0                               ;
;                                             ;                                 ;
; I/O pins                                    ; 154                             ;
; Total memory bits                           ; 2463744                         ;
;                                             ;                                 ;
; Embedded Multiplier 9-bit elements          ; 0                               ;
;                                             ;                                 ;
; Total PLLs                                  ; 1                               ;
;     -- PLLs                                 ; 1                               ;
;                                             ;                                 ;
; Maximum fan-out node                        ; vga_controller:vga_ins|Equal1~3 ;
; Maximum fan-out                             ; 1031                            ;
; Total fan-out                               ; 85359                           ;
; Average fan-out                             ; 3.63                            ;
+---------------------------------------------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Entity Name                  ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |skeleton                                    ; 22076 (0)         ; 775 (0)      ; 2463744     ; 0            ; 0       ; 0         ; 154  ; 0            ; |skeleton                                                                                                                                     ; skeleton                     ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex1|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex1                                                                                                   ; Hexadecimal_To_Seven_Segment ; work         ;
;    |Hexadecimal_To_Seven_Segment:hex2|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Hexadecimal_To_Seven_Segment:hex2                                                                                                   ; Hexadecimal_To_Seven_Segment ; work         ;
;    |PS2_Interface:myps2|                     ; 41 (9)            ; 38 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2                                                                                                                 ; PS2_Interface                ; work         ;
;       |PS2_Controller:PS2|                   ; 32 (7)            ; 30 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2                                                                                              ; PS2_Controller               ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In| ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                            ; Altera_UP_PS2_Data_In        ; work         ;
;    |Reset_Delay:r0|                          ; 33 (33)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Reset_Delay:r0                                                                                                                      ; Reset_Delay                  ; work         ;
;    |VGA_Audio_PLL:p1|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1                                                                                                                    ; VGA_Audio_PLL                ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                            ; altpll                       ; work         ;
;    |lcd:mylcd|                               ; 70 (70)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lcd:mylcd                                                                                                                           ; lcd                          ; work         ;
;    |vga_controller:vga_ins|                  ; 21918 (17081)     ; 669 (631)    ; 2463744     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins                                                                                                              ; vga_controller               ; work         ;
;       |img_data:img_data_inst|               ; 278 (0)           ; 6 (0)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst                                                                                       ; img_data                     ; work         ;
;          |altsyncram:altsyncram_component|   ; 278 (0)           ; 6 (0)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component                                                       ; altsyncram                   ; work         ;
;             |altsyncram_ekc1:auto_generated| ; 278 (0)           ; 6 (6)        ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated                        ; altsyncram_ekc1              ; work         ;
;                |decode_aaa:rden_decode|      ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|decode_aaa:rden_decode ; decode_aaa                   ; work         ;
;                |mux_1pb:mux2|                ; 234 (234)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|mux_1pb:mux2           ; mux_1pb                      ; work         ;
;       |img_index:img_index_inst|             ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst                                                                                     ; img_index                    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                                     ; altsyncram                   ; work         ;
;             |altsyncram_pjc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated                      ; altsyncram_pjc1              ; work         ;
;       |lpm_divide:Div0|                      ; 428 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_mkm:auto_generated|     ; 428 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_mkm:auto_generated                                                                ; lpm_divide_mkm               ; work         ;
;             |sign_div_unsign_9nh:divider|    ; 428 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider                                    ; sign_div_unsign_9nh          ; work         ;
;                |alt_u_div_6af:divider|       ; 428 (428)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider              ; alt_u_div_6af                ; work         ;
;       |lpm_divide:Div1|                      ; 419 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div1                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_dkm:auto_generated|     ; 419 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div1|lpm_divide_dkm:auto_generated                                                                ; lpm_divide_dkm               ; work         ;
;             |sign_div_unsign_9nh:divider|    ; 419 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_9nh:divider                                    ; sign_div_unsign_9nh          ; work         ;
;                |alt_u_div_6af:divider|       ; 419 (419)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div1|lpm_divide_dkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider              ; alt_u_div_6af                ; work         ;
;       |lpm_divide:Div2|                      ; 676 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div2                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_s0p:auto_generated|     ; 676 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div2|lpm_divide_s0p:auto_generated                                                                ; lpm_divide_s0p               ; work         ;
;             |abs_divider_nbg:divider|        ; 676 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div2|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider                                        ; abs_divider_nbg              ; work         ;
;                |alt_u_div_c7f:divider|       ; 625 (625)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div2|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|alt_u_div_c7f:divider                  ; alt_u_div_c7f                ; work         ;
;                |lpm_abs_i0a:my_abs_num|      ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div2|lpm_divide_s0p:auto_generated|abs_divider_nbg:divider|lpm_abs_i0a:my_abs_num                 ; lpm_abs_i0a                  ; work         ;
;       |lpm_divide:Div3|                      ; 483 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div3                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_p0p:auto_generated|     ; 483 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_p0p:auto_generated                                                                ; lpm_divide_p0p               ; work         ;
;             |abs_divider_kbg:divider|        ; 483 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider                                        ; abs_divider_kbg              ; work         ;
;                |alt_u_div_67f:divider|       ; 449 (449)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider                  ; alt_u_div_67f                ; work         ;
;                |lpm_abs_i0a:my_abs_num|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div3|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num                 ; lpm_abs_i0a                  ; work         ;
;       |lpm_divide:Div4|                      ; 220 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div4                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_ikm:auto_generated|     ; 220 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div4|lpm_divide_ikm:auto_generated                                                                ; lpm_divide_ikm               ; work         ;
;             |sign_div_unsign_anh:divider|    ; 220 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                                    ; sign_div_unsign_anh          ; work         ;
;                |alt_u_div_8af:divider|       ; 220 (220)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div4|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider              ; alt_u_div_8af                ; work         ;
;       |lpm_divide:Div6|                      ; 411 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div6                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_dkm:auto_generated|     ; 411 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div6|lpm_divide_dkm:auto_generated                                                                ; lpm_divide_dkm               ; work         ;
;             |sign_div_unsign_9nh:divider|    ; 411 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div6|lpm_divide_dkm:auto_generated|sign_div_unsign_9nh:divider                                    ; sign_div_unsign_9nh          ; work         ;
;                |alt_u_div_6af:divider|       ; 411 (411)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div6|lpm_divide_dkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider              ; alt_u_div_6af                ; work         ;
;       |lpm_divide:Div7|                      ; 411 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div7                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_dkm:auto_generated|     ; 411 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div7|lpm_divide_dkm:auto_generated                                                                ; lpm_divide_dkm               ; work         ;
;             |sign_div_unsign_9nh:divider|    ; 411 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div7|lpm_divide_dkm:auto_generated|sign_div_unsign_9nh:divider                                    ; sign_div_unsign_9nh          ; work         ;
;                |alt_u_div_6af:divider|       ; 411 (411)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div7|lpm_divide_dkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider              ; alt_u_div_6af                ; work         ;
;       |lpm_divide:Mod0|                      ; 507 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_soo:auto_generated|     ; 507 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_soo:auto_generated                                                                ; lpm_divide_soo               ; work         ;
;             |abs_divider_kbg:divider|        ; 507 (10)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_soo:auto_generated|abs_divider_kbg:divider                                        ; abs_divider_kbg              ; work         ;
;                |alt_u_div_67f:divider|       ; 446 (446)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_soo:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider                  ; alt_u_div_67f                ; work         ;
;                |lpm_abs_i0a:my_abs_num|      ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_soo:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num                 ; lpm_abs_i0a                  ; work         ;
;       |lpm_divide:Mod1|                      ; 514 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_soo:auto_generated|     ; 514 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_soo:auto_generated                                                                ; lpm_divide_soo               ; work         ;
;             |abs_divider_kbg:divider|        ; 514 (11)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_soo:auto_generated|abs_divider_kbg:divider                                        ; abs_divider_kbg              ; work         ;
;                |alt_u_div_67f:divider|       ; 459 (459)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_soo:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider                  ; alt_u_div_67f                ; work         ;
;                |lpm_abs_i0a:my_abs_num|      ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod1|lpm_divide_soo:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num                 ; lpm_abs_i0a                  ; work         ;
;       |lpm_divide:Mod2|                      ; 293 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod2                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_lcm:auto_generated|     ; 293 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_lcm:auto_generated                                                                ; lpm_divide_lcm               ; work         ;
;             |sign_div_unsign_anh:divider|    ; 293 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                                    ; sign_div_unsign_anh          ; work         ;
;                |alt_u_div_8af:divider|       ; 293 (293)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod2|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider              ; alt_u_div_8af                ; work         ;
;       |lpm_divide:Mod3|                      ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod3                                                                                              ; lpm_divide                   ; work         ;
;          |lpm_divide_4bm:auto_generated|     ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod3|lpm_divide_4bm:auto_generated                                                                ; lpm_divide_4bm               ; work         ;
;             |sign_div_unsign_plh:divider|    ; 150 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                    ; sign_div_unsign_plh          ; work         ;
;                |alt_u_div_77f:divider|       ; 150 (150)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod3|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_77f:divider              ; alt_u_div_77f                ; work         ;
;       |random:rand_gen|                      ; 3 (3)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|random:rand_gen                                                                                              ; random                       ; work         ;
;       |video_sync_generator:LTM_ins|         ; 44 (44)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                                 ; video_sync_generator         ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------+
; Name                                                                                                                      ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------+
; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|ALTSYNCRAM   ; M9K  ; ROM  ; 307200       ; 8            ; --           ; --           ; 2457600 ; lab7_img_data.mif  ;
; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated|ALTSYNCRAM ; M9K  ; ROM  ; 256          ; 24           ; --           ; --           ; 6144    ; lab7_img_index.mif ;
+---------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |skeleton|pll:div                           ; pll.v           ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|processor:myprocessor|dmem:mydmem ; dmem.v          ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |skeleton|processor:myprocessor|imem:myimem ; imem.v          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |skeleton|vga_controller:vga_ins|rot ;
+---------+---------+---------+---------+--------------+
; Name    ; rot.011 ; rot.010 ; rot.001 ; rot.000      ;
+---------+---------+---------+---------+--------------+
; rot.000 ; 0       ; 0       ; 0       ; 0            ;
; rot.001 ; 0       ; 0       ; 1       ; 1            ;
; rot.010 ; 0       ; 1       ; 0       ; 1            ;
; rot.011 ; 1       ; 0       ; 0       ; 1            ;
+---------+---------+---------+---------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                           ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                      ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[0..7]                                                                             ; Lost fanout                                                                                                 ;
; lcd:mylcd|printed_crlf                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[0][4]                                                                                                                 ; Merged with lcd:mylcd|line2[0][7]                                                                           ;
; lcd:mylcd|line2[0][2]                                                                                                                 ; Merged with lcd:mylcd|line2[0][7]                                                                           ;
; lcd:mylcd|line2[0][3]                                                                                                                 ; Merged with lcd:mylcd|line2[0][7]                                                                           ;
; lcd:mylcd|line2[0][0]                                                                                                                 ; Merged with lcd:mylcd|line2[0][7]                                                                           ;
; lcd:mylcd|line2[0][1]                                                                                                                 ; Merged with lcd:mylcd|line2[0][7]                                                                           ;
; lcd:mylcd|line2[1][2]                                                                                                                 ; Merged with lcd:mylcd|line2[1][7]                                                                           ;
; lcd:mylcd|line2[1][0]                                                                                                                 ; Merged with lcd:mylcd|line2[1][7]                                                                           ;
; lcd:mylcd|line2[1][4]                                                                                                                 ; Merged with lcd:mylcd|line2[1][7]                                                                           ;
; lcd:mylcd|line2[1][3]                                                                                                                 ; Merged with lcd:mylcd|line2[1][7]                                                                           ;
; lcd:mylcd|line2[1][1]                                                                                                                 ; Merged with lcd:mylcd|line2[1][7]                                                                           ;
; lcd:mylcd|line2[2][6]                                                                                                                 ; Merged with lcd:mylcd|line2[2][7]                                                                           ;
; lcd:mylcd|line2[2][4]                                                                                                                 ; Merged with lcd:mylcd|line2[2][7]                                                                           ;
; lcd:mylcd|line2[2][2]                                                                                                                 ; Merged with lcd:mylcd|line2[2][7]                                                                           ;
; lcd:mylcd|line2[2][3]                                                                                                                 ; Merged with lcd:mylcd|line2[2][7]                                                                           ;
; lcd:mylcd|line2[2][0]                                                                                                                 ; Merged with lcd:mylcd|line2[2][7]                                                                           ;
; lcd:mylcd|line2[2][1]                                                                                                                 ; Merged with lcd:mylcd|line2[2][7]                                                                           ;
; lcd:mylcd|line2[3][3]                                                                                                                 ; Merged with lcd:mylcd|line2[3][7]                                                                           ;
; lcd:mylcd|line2[3][6]                                                                                                                 ; Merged with lcd:mylcd|line2[3][7]                                                                           ;
; lcd:mylcd|line2[3][2]                                                                                                                 ; Merged with lcd:mylcd|line2[3][4]                                                                           ;
; lcd:mylcd|line2[3][1]                                                                                                                 ; Merged with lcd:mylcd|line2[3][4]                                                                           ;
; lcd:mylcd|line2[3][0]                                                                                                                 ; Merged with lcd:mylcd|line2[3][4]                                                                           ;
; lcd:mylcd|line2[4][2]                                                                                                                 ; Merged with lcd:mylcd|line2[4][7]                                                                           ;
; lcd:mylcd|line2[4][0]                                                                                                                 ; Merged with lcd:mylcd|line2[4][7]                                                                           ;
; lcd:mylcd|line2[4][6]                                                                                                                 ; Merged with lcd:mylcd|line2[4][7]                                                                           ;
; lcd:mylcd|line2[4][4]                                                                                                                 ; Merged with lcd:mylcd|line2[4][7]                                                                           ;
; lcd:mylcd|line2[4][3]                                                                                                                 ; Merged with lcd:mylcd|line2[4][7]                                                                           ;
; lcd:mylcd|line2[4][1]                                                                                                                 ; Merged with lcd:mylcd|line2[4][7]                                                                           ;
; lcd:mylcd|line2[5][6]                                                                                                                 ; Merged with lcd:mylcd|line2[5][7]                                                                           ;
; lcd:mylcd|line2[5][4]                                                                                                                 ; Merged with lcd:mylcd|line2[5][7]                                                                           ;
; lcd:mylcd|line2[5][2]                                                                                                                 ; Merged with lcd:mylcd|line2[5][7]                                                                           ;
; lcd:mylcd|line2[5][0]                                                                                                                 ; Merged with lcd:mylcd|line2[5][7]                                                                           ;
; lcd:mylcd|line2[5][3]                                                                                                                 ; Merged with lcd:mylcd|line2[5][7]                                                                           ;
; lcd:mylcd|line2[5][1]                                                                                                                 ; Merged with lcd:mylcd|line2[5][7]                                                                           ;
; lcd:mylcd|line2[6][6]                                                                                                                 ; Merged with lcd:mylcd|line2[6][7]                                                                           ;
; lcd:mylcd|line2[6][4]                                                                                                                 ; Merged with lcd:mylcd|line2[6][7]                                                                           ;
; lcd:mylcd|line2[6][2]                                                                                                                 ; Merged with lcd:mylcd|line2[6][7]                                                                           ;
; lcd:mylcd|line2[6][3]                                                                                                                 ; Merged with lcd:mylcd|line2[6][7]                                                                           ;
; lcd:mylcd|line2[6][1]                                                                                                                 ; Merged with lcd:mylcd|line2[6][7]                                                                           ;
; lcd:mylcd|line2[6][0]                                                                                                                 ; Merged with lcd:mylcd|line2[6][7]                                                                           ;
; lcd:mylcd|line2[7][2]                                                                                                                 ; Merged with lcd:mylcd|line2[7][7]                                                                           ;
; lcd:mylcd|line2[7][4]                                                                                                                 ; Merged with lcd:mylcd|line2[7][7]                                                                           ;
; lcd:mylcd|line2[7][0]                                                                                                                 ; Merged with lcd:mylcd|line2[7][7]                                                                           ;
; lcd:mylcd|line2[7][3]                                                                                                                 ; Merged with lcd:mylcd|line2[7][7]                                                                           ;
; lcd:mylcd|line2[7][1]                                                                                                                 ; Merged with lcd:mylcd|line2[7][6]                                                                           ;
; lcd:mylcd|line2[8][2]                                                                                                                 ; Merged with lcd:mylcd|line2[8][6]                                                                           ;
; lcd:mylcd|line2[8][4]                                                                                                                 ; Merged with lcd:mylcd|line2[8][6]                                                                           ;
; lcd:mylcd|line2[8][0]                                                                                                                 ; Merged with lcd:mylcd|line2[8][6]                                                                           ;
; lcd:mylcd|line2[8][3]                                                                                                                 ; Merged with lcd:mylcd|line2[8][6]                                                                           ;
; lcd:mylcd|line2[8][1]                                                                                                                 ; Merged with lcd:mylcd|line2[8][6]                                                                           ;
; lcd:mylcd|line2[9][6]                                                                                                                 ; Merged with lcd:mylcd|line2[9][7]                                                                           ;
; lcd:mylcd|line2[9][2]                                                                                                                 ; Merged with lcd:mylcd|line2[9][7]                                                                           ;
; lcd:mylcd|line2[9][4]                                                                                                                 ; Merged with lcd:mylcd|line2[9][7]                                                                           ;
; lcd:mylcd|line2[9][0]                                                                                                                 ; Merged with lcd:mylcd|line2[9][7]                                                                           ;
; lcd:mylcd|line2[9][3]                                                                                                                 ; Merged with lcd:mylcd|line2[9][7]                                                                           ;
; lcd:mylcd|line2[9][1]                                                                                                                 ; Merged with lcd:mylcd|line2[9][7]                                                                           ;
; lcd:mylcd|line2[10][6]                                                                                                                ; Merged with lcd:mylcd|line2[10][7]                                                                          ;
; lcd:mylcd|line2[10][4]                                                                                                                ; Merged with lcd:mylcd|line2[10][7]                                                                          ;
; lcd:mylcd|line2[10][2]                                                                                                                ; Merged with lcd:mylcd|line2[10][7]                                                                          ;
; lcd:mylcd|line2[10][0]                                                                                                                ; Merged with lcd:mylcd|line2[10][7]                                                                          ;
; lcd:mylcd|line2[10][3]                                                                                                                ; Merged with lcd:mylcd|line2[10][7]                                                                          ;
; lcd:mylcd|line2[10][1]                                                                                                                ; Merged with lcd:mylcd|line2[10][7]                                                                          ;
; lcd:mylcd|line2[11][6]                                                                                                                ; Merged with lcd:mylcd|line2[11][7]                                                                          ;
; lcd:mylcd|line2[11][4]                                                                                                                ; Merged with lcd:mylcd|line2[11][7]                                                                          ;
; lcd:mylcd|line2[11][2]                                                                                                                ; Merged with lcd:mylcd|line2[11][7]                                                                          ;
; lcd:mylcd|line2[11][0]                                                                                                                ; Merged with lcd:mylcd|line2[11][7]                                                                          ;
; lcd:mylcd|line2[11][3]                                                                                                                ; Merged with lcd:mylcd|line2[11][7]                                                                          ;
; lcd:mylcd|line2[11][1]                                                                                                                ; Merged with lcd:mylcd|line2[11][7]                                                                          ;
; lcd:mylcd|line2[12][6]                                                                                                                ; Merged with lcd:mylcd|line2[12][7]                                                                          ;
; lcd:mylcd|line2[12][4]                                                                                                                ; Merged with lcd:mylcd|line2[12][7]                                                                          ;
; lcd:mylcd|line2[12][2]                                                                                                                ; Merged with lcd:mylcd|line2[12][7]                                                                          ;
; lcd:mylcd|line2[12][0]                                                                                                                ; Merged with lcd:mylcd|line2[12][7]                                                                          ;
; lcd:mylcd|line2[12][3]                                                                                                                ; Merged with lcd:mylcd|line2[12][7]                                                                          ;
; lcd:mylcd|line2[12][1]                                                                                                                ; Merged with lcd:mylcd|line2[12][7]                                                                          ;
; lcd:mylcd|line2[13][6]                                                                                                                ; Merged with lcd:mylcd|line2[13][7]                                                                          ;
; lcd:mylcd|line2[13][4]                                                                                                                ; Merged with lcd:mylcd|line2[13][7]                                                                          ;
; lcd:mylcd|line2[13][2]                                                                                                                ; Merged with lcd:mylcd|line2[13][7]                                                                          ;
; lcd:mylcd|line2[13][0]                                                                                                                ; Merged with lcd:mylcd|line2[13][7]                                                                          ;
; lcd:mylcd|line2[13][3]                                                                                                                ; Merged with lcd:mylcd|line2[13][7]                                                                          ;
; lcd:mylcd|line2[13][1]                                                                                                                ; Merged with lcd:mylcd|line2[13][7]                                                                          ;
; lcd:mylcd|line2[14][6]                                                                                                                ; Merged with lcd:mylcd|line2[14][7]                                                                          ;
; lcd:mylcd|line2[14][4]                                                                                                                ; Merged with lcd:mylcd|line2[14][7]                                                                          ;
; lcd:mylcd|line2[14][3]                                                                                                                ; Merged with lcd:mylcd|line2[14][7]                                                                          ;
; lcd:mylcd|line2[14][2]                                                                                                                ; Merged with lcd:mylcd|line2[14][7]                                                                          ;
; lcd:mylcd|line2[14][1]                                                                                                                ; Merged with lcd:mylcd|line2[14][7]                                                                          ;
; lcd:mylcd|line2[14][0]                                                                                                                ; Merged with lcd:mylcd|line2[14][7]                                                                          ;
; lcd:mylcd|line2[15][6]                                                                                                                ; Merged with lcd:mylcd|line2[15][7]                                                                          ;
; lcd:mylcd|line2[15][2]                                                                                                                ; Merged with lcd:mylcd|line2[15][4]                                                                          ;
; lcd:mylcd|line2[15][0]                                                                                                                ; Merged with lcd:mylcd|line2[15][4]                                                                          ;
; lcd:mylcd|line2[15][3]                                                                                                                ; Merged with lcd:mylcd|line2[15][4]                                                                          ;
; lcd:mylcd|line2[15][1]                                                                                                                ; Merged with lcd:mylcd|line2[15][4]                                                                          ;
; lcd:mylcd|state2[2..30]                                                                                                               ; Merged with lcd:mylcd|state2[31]                                                                            ;
; lcd:mylcd|line1[0][4]                                                                                                                 ; Merged with lcd:mylcd|line1[0][7]                                                                           ;
; lcd:mylcd|line1[0][2]                                                                                                                 ; Merged with lcd:mylcd|line1[0][7]                                                                           ;
; lcd:mylcd|line1[0][3]                                                                                                                 ; Merged with lcd:mylcd|line1[0][7]                                                                           ;
; lcd:mylcd|line1[0][0]                                                                                                                 ; Merged with lcd:mylcd|line1[0][7]                                                                           ;
; lcd:mylcd|line1[0][1]                                                                                                                 ; Merged with lcd:mylcd|line1[0][7]                                                                           ;
; lcd:mylcd|line1[1][2]                                                                                                                 ; Merged with lcd:mylcd|line1[1][7]                                                                           ;
; lcd:mylcd|line1[1][0]                                                                                                                 ; Merged with lcd:mylcd|line1[1][7]                                                                           ;
; lcd:mylcd|line1[1][4]                                                                                                                 ; Merged with lcd:mylcd|line1[1][7]                                                                           ;
; lcd:mylcd|line1[1][3]                                                                                                                 ; Merged with lcd:mylcd|line1[1][7]                                                                           ;
; lcd:mylcd|line1[1][1]                                                                                                                 ; Merged with lcd:mylcd|line1[1][7]                                                                           ;
; lcd:mylcd|line1[2][6]                                                                                                                 ; Merged with lcd:mylcd|line1[2][7]                                                                           ;
; lcd:mylcd|line1[2][4]                                                                                                                 ; Merged with lcd:mylcd|line1[2][7]                                                                           ;
; lcd:mylcd|line1[2][2]                                                                                                                 ; Merged with lcd:mylcd|line1[2][7]                                                                           ;
; lcd:mylcd|line1[2][3]                                                                                                                 ; Merged with lcd:mylcd|line1[2][7]                                                                           ;
; lcd:mylcd|line1[2][0]                                                                                                                 ; Merged with lcd:mylcd|line1[2][7]                                                                           ;
; lcd:mylcd|line1[2][1]                                                                                                                 ; Merged with lcd:mylcd|line1[2][7]                                                                           ;
; lcd:mylcd|line1[3][3]                                                                                                                 ; Merged with lcd:mylcd|line1[3][7]                                                                           ;
; lcd:mylcd|line1[3][6]                                                                                                                 ; Merged with lcd:mylcd|line1[3][7]                                                                           ;
; lcd:mylcd|line1[3][2]                                                                                                                 ; Merged with lcd:mylcd|line1[3][4]                                                                           ;
; lcd:mylcd|line1[3][1]                                                                                                                 ; Merged with lcd:mylcd|line1[3][4]                                                                           ;
; lcd:mylcd|line1[3][0]                                                                                                                 ; Merged with lcd:mylcd|line1[3][4]                                                                           ;
; lcd:mylcd|line1[4][2]                                                                                                                 ; Merged with lcd:mylcd|line1[4][7]                                                                           ;
; lcd:mylcd|line1[4][0]                                                                                                                 ; Merged with lcd:mylcd|line1[4][7]                                                                           ;
; lcd:mylcd|line1[4][6]                                                                                                                 ; Merged with lcd:mylcd|line1[4][7]                                                                           ;
; lcd:mylcd|line1[4][4]                                                                                                                 ; Merged with lcd:mylcd|line1[4][7]                                                                           ;
; lcd:mylcd|line1[4][3]                                                                                                                 ; Merged with lcd:mylcd|line1[4][7]                                                                           ;
; lcd:mylcd|line1[4][1]                                                                                                                 ; Merged with lcd:mylcd|line1[4][7]                                                                           ;
; lcd:mylcd|line1[5][6]                                                                                                                 ; Merged with lcd:mylcd|line1[5][7]                                                                           ;
; lcd:mylcd|line1[5][4]                                                                                                                 ; Merged with lcd:mylcd|line1[5][7]                                                                           ;
; lcd:mylcd|line1[5][2]                                                                                                                 ; Merged with lcd:mylcd|line1[5][7]                                                                           ;
; lcd:mylcd|line1[5][0]                                                                                                                 ; Merged with lcd:mylcd|line1[5][7]                                                                           ;
; lcd:mylcd|line1[5][3]                                                                                                                 ; Merged with lcd:mylcd|line1[5][7]                                                                           ;
; lcd:mylcd|line1[5][1]                                                                                                                 ; Merged with lcd:mylcd|line1[5][7]                                                                           ;
; lcd:mylcd|line1[6][6]                                                                                                                 ; Merged with lcd:mylcd|line1[6][7]                                                                           ;
; lcd:mylcd|line1[6][4]                                                                                                                 ; Merged with lcd:mylcd|line1[6][7]                                                                           ;
; lcd:mylcd|line1[6][2]                                                                                                                 ; Merged with lcd:mylcd|line1[6][7]                                                                           ;
; lcd:mylcd|line1[6][3]                                                                                                                 ; Merged with lcd:mylcd|line1[6][7]                                                                           ;
; lcd:mylcd|line1[6][1]                                                                                                                 ; Merged with lcd:mylcd|line1[6][7]                                                                           ;
; lcd:mylcd|line1[6][0]                                                                                                                 ; Merged with lcd:mylcd|line1[6][7]                                                                           ;
; lcd:mylcd|line1[7][2]                                                                                                                 ; Merged with lcd:mylcd|line1[7][7]                                                                           ;
; lcd:mylcd|line1[7][4]                                                                                                                 ; Merged with lcd:mylcd|line1[7][7]                                                                           ;
; lcd:mylcd|line1[7][0]                                                                                                                 ; Merged with lcd:mylcd|line1[7][7]                                                                           ;
; lcd:mylcd|line1[7][3]                                                                                                                 ; Merged with lcd:mylcd|line1[7][7]                                                                           ;
; lcd:mylcd|line1[7][1]                                                                                                                 ; Merged with lcd:mylcd|line1[7][6]                                                                           ;
; lcd:mylcd|line1[8][2]                                                                                                                 ; Merged with lcd:mylcd|line1[8][6]                                                                           ;
; lcd:mylcd|line1[8][4]                                                                                                                 ; Merged with lcd:mylcd|line1[8][6]                                                                           ;
; lcd:mylcd|line1[8][0]                                                                                                                 ; Merged with lcd:mylcd|line1[8][6]                                                                           ;
; lcd:mylcd|line1[8][3]                                                                                                                 ; Merged with lcd:mylcd|line1[8][6]                                                                           ;
; lcd:mylcd|line1[8][1]                                                                                                                 ; Merged with lcd:mylcd|line1[8][6]                                                                           ;
; lcd:mylcd|line1[9][6]                                                                                                                 ; Merged with lcd:mylcd|line1[9][7]                                                                           ;
; lcd:mylcd|line1[9][2]                                                                                                                 ; Merged with lcd:mylcd|line1[9][7]                                                                           ;
; lcd:mylcd|line1[9][4]                                                                                                                 ; Merged with lcd:mylcd|line1[9][7]                                                                           ;
; lcd:mylcd|line1[9][0]                                                                                                                 ; Merged with lcd:mylcd|line1[9][7]                                                                           ;
; lcd:mylcd|line1[9][3]                                                                                                                 ; Merged with lcd:mylcd|line1[9][7]                                                                           ;
; lcd:mylcd|line1[9][1]                                                                                                                 ; Merged with lcd:mylcd|line1[9][7]                                                                           ;
; lcd:mylcd|line1[10][6]                                                                                                                ; Merged with lcd:mylcd|line1[10][7]                                                                          ;
; lcd:mylcd|line1[10][4]                                                                                                                ; Merged with lcd:mylcd|line1[10][7]                                                                          ;
; lcd:mylcd|line1[10][2]                                                                                                                ; Merged with lcd:mylcd|line1[10][7]                                                                          ;
; lcd:mylcd|line1[10][0]                                                                                                                ; Merged with lcd:mylcd|line1[10][7]                                                                          ;
; lcd:mylcd|line1[10][3]                                                                                                                ; Merged with lcd:mylcd|line1[10][7]                                                                          ;
; lcd:mylcd|line1[10][1]                                                                                                                ; Merged with lcd:mylcd|line1[10][7]                                                                          ;
; lcd:mylcd|line1[11][6]                                                                                                                ; Merged with lcd:mylcd|line1[11][7]                                                                          ;
; lcd:mylcd|line1[11][4]                                                                                                                ; Merged with lcd:mylcd|line1[11][7]                                                                          ;
; lcd:mylcd|line1[11][2]                                                                                                                ; Merged with lcd:mylcd|line1[11][7]                                                                          ;
; lcd:mylcd|line1[11][0]                                                                                                                ; Merged with lcd:mylcd|line1[11][7]                                                                          ;
; lcd:mylcd|line1[11][3]                                                                                                                ; Merged with lcd:mylcd|line1[11][7]                                                                          ;
; lcd:mylcd|line1[11][1]                                                                                                                ; Merged with lcd:mylcd|line1[11][7]                                                                          ;
; lcd:mylcd|line1[12][6]                                                                                                                ; Merged with lcd:mylcd|line1[12][7]                                                                          ;
; lcd:mylcd|line1[12][4]                                                                                                                ; Merged with lcd:mylcd|line1[12][7]                                                                          ;
; lcd:mylcd|line1[12][2]                                                                                                                ; Merged with lcd:mylcd|line1[12][7]                                                                          ;
; lcd:mylcd|line1[12][0]                                                                                                                ; Merged with lcd:mylcd|line1[12][7]                                                                          ;
; lcd:mylcd|line1[12][3]                                                                                                                ; Merged with lcd:mylcd|line1[12][7]                                                                          ;
; lcd:mylcd|line1[12][1]                                                                                                                ; Merged with lcd:mylcd|line1[12][7]                                                                          ;
; lcd:mylcd|line1[13][6]                                                                                                                ; Merged with lcd:mylcd|line1[13][7]                                                                          ;
; lcd:mylcd|line1[13][4]                                                                                                                ; Merged with lcd:mylcd|line1[13][7]                                                                          ;
; lcd:mylcd|line1[13][2]                                                                                                                ; Merged with lcd:mylcd|line1[13][7]                                                                          ;
; lcd:mylcd|line1[13][0]                                                                                                                ; Merged with lcd:mylcd|line1[13][7]                                                                          ;
; lcd:mylcd|line1[13][3]                                                                                                                ; Merged with lcd:mylcd|line1[13][7]                                                                          ;
; lcd:mylcd|line1[13][1]                                                                                                                ; Merged with lcd:mylcd|line1[13][7]                                                                          ;
; lcd:mylcd|line1[14][6]                                                                                                                ; Merged with lcd:mylcd|line1[14][7]                                                                          ;
; lcd:mylcd|line1[14][4]                                                                                                                ; Merged with lcd:mylcd|line1[14][7]                                                                          ;
; lcd:mylcd|line1[14][3]                                                                                                                ; Merged with lcd:mylcd|line1[14][7]                                                                          ;
; lcd:mylcd|line1[14][2]                                                                                                                ; Merged with lcd:mylcd|line1[14][7]                                                                          ;
; lcd:mylcd|line1[14][1]                                                                                                                ; Merged with lcd:mylcd|line1[14][7]                                                                          ;
; lcd:mylcd|line1[14][0]                                                                                                                ; Merged with lcd:mylcd|line1[14][7]                                                                          ;
; lcd:mylcd|line1[15][6]                                                                                                                ; Merged with lcd:mylcd|line1[15][7]                                                                          ;
; lcd:mylcd|line1[15][2]                                                                                                                ; Merged with lcd:mylcd|line1[15][4]                                                                          ;
; lcd:mylcd|line1[15][0]                                                                                                                ; Merged with lcd:mylcd|line1[15][4]                                                                          ;
; lcd:mylcd|line1[15][3]                                                                                                                ; Merged with lcd:mylcd|line1[15][4]                                                                          ;
; lcd:mylcd|line1[15][1]                                                                                                                ; Merged with lcd:mylcd|line1[15][4]                                                                          ;
; lcd:mylcd|line2[0][6]                                                                                                                 ; Merged with lcd:mylcd|line2[0][7]                                                                           ;
; lcd:mylcd|line2[1][6]                                                                                                                 ; Merged with lcd:mylcd|line2[1][7]                                                                           ;
; lcd:mylcd|line2[3][4]                                                                                                                 ; Merged with lcd:mylcd|line2[3][7]                                                                           ;
; lcd:mylcd|line2[7][6]                                                                                                                 ; Merged with lcd:mylcd|line2[7][7]                                                                           ;
; lcd:mylcd|line2[8][6]                                                                                                                 ; Merged with lcd:mylcd|line2[8][7]                                                                           ;
; lcd:mylcd|line2[15][4]                                                                                                                ; Merged with lcd:mylcd|line2[15][7]                                                                          ;
; lcd:mylcd|line1[0][6]                                                                                                                 ; Merged with lcd:mylcd|line1[0][7]                                                                           ;
; lcd:mylcd|line1[1][6]                                                                                                                 ; Merged with lcd:mylcd|line1[1][7]                                                                           ;
; lcd:mylcd|line1[3][4]                                                                                                                 ; Merged with lcd:mylcd|line1[3][7]                                                                           ;
; lcd:mylcd|line1[7][6]                                                                                                                 ; Merged with lcd:mylcd|line1[7][7]                                                                           ;
; lcd:mylcd|line1[8][6]                                                                                                                 ; Merged with lcd:mylcd|line1[8][7]                                                                           ;
; lcd:mylcd|line1[15][4]                                                                                                                ; Merged with lcd:mylcd|line1[15][7]                                                                          ;
; vga_controller:vga_ins|i[3..9,11..31]                                                                                                 ; Merged with vga_controller:vga_ins|i[10]                                                                    ;
; lcd:mylcd|state1[2..9,11..31]                                                                                                         ; Merged with lcd:mylcd|state1[10]                                                                            ;
; vga_controller:vga_ins|random:rand_gen|rand_num[7]                                                                                    ; Merged with vga_controller:vga_ins|random:rand_gen|rand_num[15]                                             ;
; vga_controller:vga_ins|random:rand_gen|rand_num[6]                                                                                    ; Merged with vga_controller:vga_ins|random:rand_gen|rand_num[14]                                             ;
; vga_controller:vga_ins|random:rand_gen|rand_num[5]                                                                                    ; Merged with vga_controller:vga_ins|random:rand_gen|rand_num[13]                                             ;
; vga_controller:vga_ins|random:rand_gen|rand_num[4]                                                                                    ; Merged with vga_controller:vga_ins|random:rand_gen|rand_num[12]                                             ;
; vga_controller:vga_ins|random:rand_gen|rand_num[3]                                                                                    ; Merged with vga_controller:vga_ins|random:rand_gen|rand_num[11]                                             ;
; vga_controller:vga_ins|random:rand_gen|rand_num[2]                                                                                    ; Merged with vga_controller:vga_ins|random:rand_gen|rand_num[10]                                             ;
; vga_controller:vga_ins|random:rand_gen|rand_num[9]                                                                                    ; Merged with vga_controller:vga_ins|random:rand_gen|rand_num[1]                                              ;
; vga_controller:vga_ins|random:rand_gen|rand_num[8]                                                                                    ; Merged with vga_controller:vga_ins|random:rand_gen|rand_num[0]                                              ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                    ; Merged with PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; lcd:mylcd|state2[31]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                       ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line1[0][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[0][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[1][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[1][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[2][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[2][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[3][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[3][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[4][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[4][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[5][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[5][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[6][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[6][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[7][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[7][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[8][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[8][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[9][7]                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[9][5]                                                                                                                 ; Stuck at VCC due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[10][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[10][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[11][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[11][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[12][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[12][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[13][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[13][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[14][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[14][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[15][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                 ;
; lcd:mylcd|line1[15][5]                                                                                                                ; Stuck at VCC due to stuck port clock_enable                                                                 ;
; vga_controller:vga_ins|x[0,1]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|buf_changed                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|ptr[0..3]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[0][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[0][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[1][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[1][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[2][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[2][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[3][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[3][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[4][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[4][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[5][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[5][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[6][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[6][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[7][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[7][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[8][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[8][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[9][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[9][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[10][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[10][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[11][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[11][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[12][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[12][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[13][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[13][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[14][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[14][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[15][7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|line2[15][5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                      ;
; lcd:mylcd|buf_changed_ack                                                                                                             ; Stuck at GND due to stuck port data_in                                                                      ;
; lcd:mylcd|state1[10]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                      ;
; vga_controller:vga_ins|i[10]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                      ;
; vga_controller:vga_ins|rot~2                                                                                                          ; Lost fanout                                                                                                 ;
; vga_controller:vga_ins|rot~3                                                                                                          ; Lost fanout                                                                                                 ;
; vga_controller:vga_ins|rot~4                                                                                                          ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~2                                                                            ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver~3                                                                            ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                  ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                  ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                  ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                             ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                               ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                        ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                              ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                     ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                        ; Stuck at GND due to stuck port data_in                                                                      ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                       ; Lost fanout                                                                                                 ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ; Lost fanout                                                                                                 ;
; vga_controller:vga_ins|y[0]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                      ;
; Total Number of Removed Registers = 458                                                                                               ;                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; lcd:mylcd|printed_crlf                                                                                                                ; Stuck at GND              ; lcd:mylcd|line1[0][7], lcd:mylcd|line1[0][5], lcd:mylcd|line1[1][7],                                                               ;
;                                                                                                                                       ; due to stuck port data_in ; lcd:mylcd|line1[1][5], lcd:mylcd|line1[2][7], lcd:mylcd|line1[2][5],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[3][7], lcd:mylcd|line1[3][5], lcd:mylcd|line1[4][7],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[4][5], lcd:mylcd|line1[5][7], lcd:mylcd|line1[5][5],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[6][7], lcd:mylcd|line1[6][5], lcd:mylcd|line1[7][7],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[7][5], lcd:mylcd|line1[8][7], lcd:mylcd|line1[8][5],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[9][7], lcd:mylcd|line1[9][5], lcd:mylcd|line1[10][7],                                                              ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[10][5], lcd:mylcd|line1[11][7], lcd:mylcd|line1[11][5],                                                            ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[12][7], lcd:mylcd|line1[12][5], lcd:mylcd|line1[13][7],                                                            ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[13][5], lcd:mylcd|line1[14][7], lcd:mylcd|line1[14][5],                                                            ;
;                                                                                                                                       ;                           ; lcd:mylcd|line1[15][7], lcd:mylcd|line1[15][5], lcd:mylcd|buf_changed,                                                             ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[0][7], lcd:mylcd|line2[0][5], lcd:mylcd|line2[1][7],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[1][5], lcd:mylcd|line2[2][7], lcd:mylcd|line2[2][5],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[3][7], lcd:mylcd|line2[3][5], lcd:mylcd|line2[4][7],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[4][5], lcd:mylcd|line2[5][7], lcd:mylcd|line2[5][5],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[6][7], lcd:mylcd|line2[6][5], lcd:mylcd|line2[7][7],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[7][5], lcd:mylcd|line2[8][7], lcd:mylcd|line2[8][5],                                                               ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[9][7], lcd:mylcd|line2[9][5], lcd:mylcd|line2[10][7],                                                              ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[10][5], lcd:mylcd|line2[11][7], lcd:mylcd|line2[11][5],                                                            ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[12][7], lcd:mylcd|line2[12][5], lcd:mylcd|line2[13][7],                                                            ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[13][5], lcd:mylcd|line2[14][7], lcd:mylcd|line2[14][5],                                                            ;
;                                                                                                                                       ;                           ; lcd:mylcd|line2[15][7], lcd:mylcd|line2[15][5], lcd:mylcd|buf_changed_ack                                                          ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT,  ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT,    ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17],                             ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,   ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                  ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7],                               ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8],                               ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9],                               ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19],                              ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                               ;
; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7],                      ;
;                                                                                                                                       ; due to stuck port data_in ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8],                      ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],                      ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12],                     ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR, ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                    ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8],                                   ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                ;
; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[3]                                                                                ; Lost Fanouts              ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[4],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[5],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[6],                                                                            ;
;                                                                                                                                       ;                           ; PS2_Interface:myps2|PS2_Controller:PS2|idle_counter[7]                                                                             ;
; PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND              ; PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                  ;
;                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 775   ;
; Number of registers using Synchronous Clear  ; 79    ;
; Number of registers using Synchronous Load   ; 534   ;
; Number of registers using Asynchronous Clear ; 87    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 177   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vga_controller:vga_ins|x[7]            ; 12      ;
; vga_controller:vga_ins|x[3]            ; 13      ;
; vga_controller:vga_ins|x[2]            ; 12      ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[5]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|last_data_received[3]                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[4]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |skeleton|lcd:mylcd|mstart                                                                                             ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8]         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[2] ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                       ;
; 14:1               ; 3 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|i[0]                                                                                  ;
; 10:1               ; 31 bits   ; 186 LEs       ; 62 LEs               ; 124 LEs                ; Yes        ; |skeleton|vga_controller:vga_ins|score[1]                                                                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|y[9]                                                                                  ;
; 23:1               ; 5 bits    ; 75 LEs        ; 5 LEs                ; 70 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|x[4]                                                                                  ;
; 67:1               ; 24 bits   ; 1056 LEs      ; 24 LEs               ; 1032 LEs               ; Yes        ; |skeleton|vga_controller:vga_ins|bgr_data[7]                                                                           ;
; 23:1               ; 3 bits    ; 45 LEs        ; 3 LEs                ; 42 LEs                 ; Yes        ; |skeleton|vga_controller:vga_ins|x[3]                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|i                                                                                     ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux85                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|x                                                                                     ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux148                                                                                ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux129                                                                                ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux171                                                                                ;
; 6:1                ; 25 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|black                                                                                 ;
; 24:1               ; 20 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux49                                                                                 ;
; 24:1               ; 15 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux213                                                                                ;
; 24:1               ; 8 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux82                                                                                 ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux38                                                                                 ;
; 12:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux186                                                                                ;
; 12:1               ; 9 bits    ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux57                                                                                 ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux210                                                                                ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |skeleton|vga_controller:vga_ins|Mux38                                                                                 ;
; 25:1               ; 5 bits    ; 80 LEs        ; 5 LEs                ; 75 LEs                 ; No         ; |skeleton|vga_controller:vga_ins|rmv                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; NONE                  ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 6                     ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; dmem.mif             ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_8vc1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|imem:myimem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                     ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; imem.mif             ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_2m81      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2 ;
+------------------+-------+----------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                     ;
+------------------+-------+----------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                           ;
+------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                   ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                    ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                    ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                   ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                   ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                   ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                   ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                   ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                   ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                   ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                   ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 181               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; lab7_img_data.mif    ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ekc1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; lab7_img_index.mif   ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_pjc1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_lcm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_soo ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_p0p ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_soo ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 8              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_s0p ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 32             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_mkm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 32             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div7 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 32             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div6 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                       ;
; LPM_WIDTHD             ; 32             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_dkm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; pll:div|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                               ;
; Entity Instance                           ; processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; processor:myprocessor|imem:myimem|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 307200                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 24                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex8" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex7" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex6" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex5" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex4" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Hexadecimal_To_Seven_Segment:hex3" ;
+------------+-------+----------+-------------------------------+
; Port       ; Type  ; Severity ; Details                       ;
+------------+-------+----------+-------------------------------+
; hex_number ; Input ; Info     ; Stuck at GND                  ;
+------------+-------+----------+-------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "lcd:mylcd"      ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; write_en ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Interface:myps2|PS2_Controller:PS2"                                                                                                                               ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Interface:myps2"                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ps2_key_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|imem:myimem"                                                                                                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; address[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; clken          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; q              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|dmem:mydmem"                                                                                                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                        ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; address[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; address[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; data           ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "data[31..1]" will be connected to GND. ;
; wren           ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; q              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:div"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 154                         ;
; cycloneiii_ff         ; 775                         ;
;     CLR               ; 16                          ;
;     CLR SCLR          ; 19                          ;
;     ENA               ; 93                          ;
;     ENA CLR           ; 34                          ;
;     ENA CLR SCLR      ; 18                          ;
;     ENA SCLR          ; 1                           ;
;     ENA SCLR SLD      ; 31                          ;
;     SCLR              ; 6                           ;
;     SCLR SLD          ; 4                           ;
;     SLD               ; 499                         ;
;     plain             ; 54                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 22080                       ;
;     arith             ; 1856                        ;
;         1 data inputs ; 92                          ;
;         2 data inputs ; 401                         ;
;         3 data inputs ; 1363                        ;
;     normal            ; 20224                       ;
;         0 data inputs ; 189                         ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 2184                        ;
;         3 data inputs ; 3253                        ;
;         4 data inputs ; 14571                       ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 328                         ;
;                       ;                             ;
; Max LUT depth         ; 175.20                      ;
; Average LUT depth     ; 50.18                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:58     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Dec 11 17:33:50 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/Reset_Delay.v Line: 1
Warning (10238): Verilog Module Declaration warning at skeleton.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "skeleton" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_interface.v
    Info (12023): Found entity 1: PS2_Interface File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/PS2_Interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/Altera_UP_PS2_Command_Out.v Line: 10
Warning (10229): Verilog HDL Expression warning at vga_controller.v(129): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 129
Warning (10229): Verilog HDL Expression warning at vga_controller.v(141): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 141
Warning (10229): Verilog HDL Expression warning at vga_controller.v(151): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 151
Warning (10229): Verilog HDL Expression warning at vga_controller.v(165): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 165
Warning (10229): Verilog HDL Expression warning at vga_controller.v(176): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 176
Warning (10229): Verilog HDL Expression warning at vga_controller.v(187): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 187
Warning (10229): Verilog HDL Expression warning at vga_controller.v(198): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 198
Warning (10229): Verilog HDL Expression warning at vga_controller.v(212): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 212
Warning (10229): Verilog HDL Expression warning at vga_controller.v(223): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 223
Warning (10229): Verilog HDL Expression warning at vga_controller.v(234): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 234
Warning (10229): Verilog HDL Expression warning at vga_controller.v(245): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 245
Warning (10229): Verilog HDL Expression warning at vga_controller.v(257): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 257
Warning (10229): Verilog HDL Expression warning at vga_controller.v(266): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 266
Warning (10229): Verilog HDL Expression warning at vga_controller.v(278): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 278
Warning (10229): Verilog HDL Expression warning at vga_controller.v(293): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 293
Warning (10229): Verilog HDL Expression warning at vga_controller.v(301): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 301
Warning (10229): Verilog HDL Expression warning at vga_controller.v(315): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 315
Warning (10229): Verilog HDL Expression warning at vga_controller.v(327): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 327
Warning (10229): Verilog HDL Expression warning at vga_controller.v(340): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 340
Warning (10229): Verilog HDL Expression warning at vga_controller.v(354): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 354
Warning (10229): Verilog HDL Expression warning at vga_controller.v(369): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 369
Warning (10229): Verilog HDL Expression warning at vga_controller.v(379): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 379
Warning (10229): Verilog HDL Expression warning at vga_controller.v(392): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 392
Warning (10229): Verilog HDL Expression warning at vga_controller.v(407): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 407
Warning (10229): Verilog HDL Expression warning at vga_controller.v(423): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 423
Warning (10229): Verilog HDL Expression warning at vga_controller.v(431): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 431
Warning (10229): Verilog HDL Expression warning at vga_controller.v(445): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 445
Warning (10229): Verilog HDL Expression warning at vga_controller.v(457): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 457
Warning (10229): Verilog HDL Expression warning at vga_controller.v(470): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 470
Warning (10229): Verilog HDL Expression warning at vga_controller.v(484): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 484
Warning (10229): Verilog HDL Expression warning at vga_controller.v(499): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 499
Warning (10229): Verilog HDL Expression warning at vga_controller.v(509): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 509
Warning (10229): Verilog HDL Expression warning at vga_controller.v(522): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 522
Warning (10229): Verilog HDL Expression warning at vga_controller.v(537): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 537
Warning (10229): Verilog HDL Expression warning at vga_controller.v(553): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 553
Warning (10229): Verilog HDL Expression warning at vga_controller.v(561): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 561
Warning (10229): Verilog HDL Expression warning at vga_controller.v(575): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 575
Warning (10229): Verilog HDL Expression warning at vga_controller.v(587): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 587
Warning (10229): Verilog HDL Expression warning at vga_controller.v(600): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 600
Warning (10229): Verilog HDL Expression warning at vga_controller.v(614): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 614
Warning (10229): Verilog HDL Expression warning at vga_controller.v(629): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 629
Warning (10229): Verilog HDL Expression warning at vga_controller.v(639): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 639
Warning (10229): Verilog HDL Expression warning at vga_controller.v(652): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 652
Warning (10229): Verilog HDL Expression warning at vga_controller.v(667): truncated literal to match 6 bits File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 667
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/video_sync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/img_index.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/img_data.v Line: 39
Warning (12019): Can't analyze file -- file position.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file random.v
    Info (12023): Found entity 1: random File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/random.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(57): created implicit net for "inclock" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 57
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(89): created implicit net for "DLY_RST" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 89
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(90): created implicit net for "VGA_CTRL_CLK" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(90): created implicit net for "AUD_CTRL_CLK" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 90
Warning (10236): Verilog HDL Implicit Net warning at processor.v(29): created implicit net for "debug_data" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/processor.v Line: 29
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10034): Output port "VGA_SYNC" at skeleton.v(27) has no driver File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 27
Info (12128): Elaborating entity "pll" for hierarchy "pll:div" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 57
Info (12128): Elaborating entity "altpll" for hierarchy "pll:div|altpll:altpll_component" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:div|altpll:altpll_component" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:div|altpll:altpll_component" with the following parameter: File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/pll.v Line: 90
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:div|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "processor" for hierarchy "processor:myprocessor" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 64
Info (12128): Elaborating entity "dmem" for hierarchy "processor:myprocessor|dmem:mydmem" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/processor.v Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/dmem.v Line: 85
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/dmem.v Line: 85
Info (12133): Instantiated megafunction "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/dmem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf
    Info (12023): Found entity 1: altsyncram_8vc1 File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8vc1" for hierarchy "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "imem" for hierarchy "processor:myprocessor|imem:myimem" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/processor.v Line: 38
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/imem.v Line: 84
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/imem.v Line: 84
Info (12133): Instantiated megafunction "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/imem.v Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf
    Info (12023): Found entity 1: altsyncram_2m81 File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2m81" for hierarchy "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 32
Info (12128): Elaborating entity "PS2_Interface" for hierarchy "PS2_Interface:myps2" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 67
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/PS2_Interface.v Line: 26
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/PS2_Controller.v Line: 248
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/PS2_Controller.v Line: 268
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:mylcd" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 71
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "Hexadecimal_To_Seven_Segment:hex1" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 74
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 89
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 90
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 101
Warning (10230): Verilog HDL assignment warning at vga_controller.v(64): truncated value with size 32 to match size of target (19) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 64
Warning (10855): Verilog HDL warning at vga_controller.v(95): initial value for variable i should be constant File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 95
Warning (10230): Verilog HDL assignment warning at vga_controller.v(115): truncated value with size 32 to match size of target (21) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 115
Warning (10230): Verilog HDL assignment warning at vga_controller.v(724): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 724
Warning (10230): Verilog HDL assignment warning at vga_controller.v(726): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 726
Warning (10230): Verilog HDL assignment warning at vga_controller.v(736): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 736
Warning (10230): Verilog HDL assignment warning at vga_controller.v(737): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 737
Warning (10230): Verilog HDL assignment warning at vga_controller.v(752): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 752
Warning (10230): Verilog HDL assignment warning at vga_controller.v(754): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 754
Warning (10230): Verilog HDL assignment warning at vga_controller.v(764): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 764
Warning (10230): Verilog HDL assignment warning at vga_controller.v(765): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 765
Warning (10230): Verilog HDL assignment warning at vga_controller.v(778): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 778
Warning (10230): Verilog HDL assignment warning at vga_controller.v(780): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 780
Warning (10230): Verilog HDL assignment warning at vga_controller.v(790): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 790
Warning (10230): Verilog HDL assignment warning at vga_controller.v(791): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 791
Warning (10230): Verilog HDL assignment warning at vga_controller.v(792): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 792
Warning (10230): Verilog HDL assignment warning at vga_controller.v(808): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 808
Warning (10230): Verilog HDL assignment warning at vga_controller.v(810): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 810
Warning (10230): Verilog HDL assignment warning at vga_controller.v(819): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 819
Warning (10230): Verilog HDL assignment warning at vga_controller.v(820): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 820
Warning (10230): Verilog HDL assignment warning at vga_controller.v(833): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 833
Warning (10230): Verilog HDL assignment warning at vga_controller.v(835): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 835
Warning (10230): Verilog HDL assignment warning at vga_controller.v(844): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 844
Warning (10230): Verilog HDL assignment warning at vga_controller.v(845): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 845
Warning (10230): Verilog HDL assignment warning at vga_controller.v(846): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 846
Warning (10230): Verilog HDL assignment warning at vga_controller.v(859): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 859
Warning (10230): Verilog HDL assignment warning at vga_controller.v(861): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 861
Warning (10230): Verilog HDL assignment warning at vga_controller.v(870): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 870
Warning (10230): Verilog HDL assignment warning at vga_controller.v(871): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 871
Warning (10230): Verilog HDL assignment warning at vga_controller.v(884): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 884
Warning (10230): Verilog HDL assignment warning at vga_controller.v(886): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 886
Warning (10230): Verilog HDL assignment warning at vga_controller.v(895): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 895
Warning (10230): Verilog HDL assignment warning at vga_controller.v(896): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 896
Warning (10230): Verilog HDL assignment warning at vga_controller.v(897): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 897
Warning (10230): Verilog HDL assignment warning at vga_controller.v(913): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 913
Warning (10230): Verilog HDL assignment warning at vga_controller.v(915): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 915
Warning (10230): Verilog HDL assignment warning at vga_controller.v(924): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 924
Warning (10230): Verilog HDL assignment warning at vga_controller.v(925): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 925
Warning (10230): Verilog HDL assignment warning at vga_controller.v(926): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 926
Warning (10230): Verilog HDL assignment warning at vga_controller.v(939): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 939
Warning (10230): Verilog HDL assignment warning at vga_controller.v(941): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 941
Warning (10230): Verilog HDL assignment warning at vga_controller.v(950): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 950
Warning (10230): Verilog HDL assignment warning at vga_controller.v(951): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 951
Warning (10230): Verilog HDL assignment warning at vga_controller.v(964): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 964
Warning (10230): Verilog HDL assignment warning at vga_controller.v(966): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 966
Warning (10230): Verilog HDL assignment warning at vga_controller.v(975): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 975
Warning (10230): Verilog HDL assignment warning at vga_controller.v(976): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 976
Warning (10230): Verilog HDL assignment warning at vga_controller.v(977): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 977
Warning (10230): Verilog HDL assignment warning at vga_controller.v(990): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 990
Warning (10230): Verilog HDL assignment warning at vga_controller.v(992): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 992
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1001): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1001
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1002): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1002
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1017): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1017
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1019): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1019
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1027): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1027
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1028): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1028
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1029): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1029
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1030): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1030
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1043): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1043
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1045): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1045
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1053): truncated value with size 32 to match size of target (5) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1053
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1072): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1072
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1080): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1080
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1088): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1088
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1098): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1098
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1106): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1106
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1113): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1113
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1121): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1121
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1131): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1131
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1137): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1137
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1144): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1144
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1150): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1150
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1161): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1161
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1166): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1166
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1178): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1178
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1187): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1187
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1195): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1195
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1205): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1205
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1213): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1213
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1220): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1220
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1228): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1228
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1238): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1238
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1244): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1244
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1251): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1251
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1257): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1257
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1268): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1268
Warning (10230): Verilog HDL assignment warning at vga_controller.v(1273): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1273
Info (12128): Elaborating entity "random" for hierarchy "vga_controller:vga_ins|random:rand_gen" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 35
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 54
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "img_data" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 75
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/img_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/img_data.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/img_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lab7_img_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ekc1.tdf
    Info (12023): Found entity 1: altsyncram_ekc1 File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_ekc1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ekc1" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/decode_aaa.tdf Line: 23
Info (12128): Elaborating entity "decode_aaa" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|decode_aaa:rden_decode" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_ekc1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/mux_1pb.tdf Line: 23
Info (12128): Elaborating entity "mux_1pb" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_ekc1:auto_generated|mux_1pb:mux2" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_ekc1.tdf Line: 41
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 85
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/img_index.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/img_index.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/img_index.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lab7_img_index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pjc1.tdf
    Info (12023): Found entity 1: altsyncram_pjc1 File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_pjc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pjc1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_pjc1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[0]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 36
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[1]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 56
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[2]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 76
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[3]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 96
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[4]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 116
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[5]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 136
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[6]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 156
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[7]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 176
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[8]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 196
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[9]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 216
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[10]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 236
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[11]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 256
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[12]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 276
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[13]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 296
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[14]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 316
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[15]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 336
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[16]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 356
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[17]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 376
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[18]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 396
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[19]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 416
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[20]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 436
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[21]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 456
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[22]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 476
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[23]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 496
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[24]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 516
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[25]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 536
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[26]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 556
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[27]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 576
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[28]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 596
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[29]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 616
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[30]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 636
        Warning (14320): Synthesized away node "processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated|q_a[31]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_2m81.tdf Line: 656
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[0]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 37
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[1]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 61
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[2]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 85
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[3]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 109
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[4]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 133
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[5]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 157
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[6]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 181
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[7]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 205
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[8]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 229
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[9]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 253
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[10]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 277
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[11]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 301
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[12]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 325
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[13]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 349
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[14]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 373
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[15]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 397
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[16]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 421
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[17]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 445
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[18]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 469
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[19]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 493
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[20]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 517
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[21]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 541
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[22]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 565
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[23]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 589
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[24]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 613
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[25]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 637
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[26]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 661
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[27]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 685
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[28]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 709
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[29]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 733
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[30]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 757
        Warning (14320): Synthesized away node "processor:myprocessor|dmem:mydmem|altsyncram:altsyncram_component|altsyncram_8vc1:auto_generated|q_a[31]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/altsyncram_8vc1.tdf Line: 781
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:div|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/pll_altpll.v Line: 78
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod2" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 665
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div4" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 666
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod1" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 656
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div3" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 526
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod0" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 526
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div2" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 396
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div0" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 265
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div1" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 265
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div7" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1053
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div6" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1041
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod3" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1057
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod2" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 665
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod2" with the following parameter: File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 665
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf
    Info (12023): Found entity 1: lpm_divide_lcm File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_divide_lcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/alt_u_div_8af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div4" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 666
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div4" with the following parameter: File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 666
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_divide_ikm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod1" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 656
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod1" with the following parameter: File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 656
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_soo.tdf
    Info (12023): Found entity 1: lpm_divide_soo File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_divide_soo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/abs_divider_kbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/alt_u_div_67f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf
    Info (12023): Found entity 1: lpm_abs_2v9 File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_abs_2v9.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_abs_i0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div3" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 526
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div3" with the following parameter: File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 526
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf
    Info (12023): Found entity 1: lpm_divide_p0p File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_divide_p0p.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div2" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 396
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div2" with the following parameter: File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 396
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_s0p.tdf
    Info (12023): Found entity 1: lpm_divide_s0p File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_divide_s0p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/abs_divider_nbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf
    Info (12023): Found entity 1: alt_u_div_c7f File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/alt_u_div_c7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf
    Info (12023): Found entity 1: lpm_abs_5v9 File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_abs_5v9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div0" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 265
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div0" with the following parameter: File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 265
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf
    Info (12023): Found entity 1: lpm_divide_mkm File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_divide_mkm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/alt_u_div_6af.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div1" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 265
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div1" with the following parameter: File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 265
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf
    Info (12023): Found entity 1: lpm_divide_dkm File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_divide_dkm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div7" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1053
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div7" with the following parameter: File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1053
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div6" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1041
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div6" with the following parameter: File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1041
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod3" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1057
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod3" with the following parameter: File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/vga_controller.v Line: 1057
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf
    Info (12023): Found entity 1: lpm_divide_4bm File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/lpm_divide_4bm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/sign_div_unsign_plh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_77f.tdf
    Info (12023): Found entity 1: alt_u_div_77f File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/alt_u_div_77f.tdf Line: 27
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 124 buffer(s)
    Info (13016): Ignored 124 CARRY_SUM buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "debug_data_in[0]" is stuck at VCC File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[1]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[2]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[3]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[4]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[5]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[6]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[7]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[8]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[9]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[10]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[11]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[12]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[13]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[14]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[15]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[16]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[17]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[18]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[19]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[20]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[21]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[22]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[23]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[24]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[25]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[26]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[27]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[28]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[29]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[30]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_data_in[31]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 41
    Warning (13410): Pin "debug_addr[0]" is stuck at VCC File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 42
    Warning (13410): Pin "debug_addr[1]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 42
    Warning (13410): Pin "debug_addr[2]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 42
    Warning (13410): Pin "debug_addr[3]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 42
    Warning (13410): Pin "debug_addr[4]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 42
    Warning (13410): Pin "debug_addr[5]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 42
    Warning (13410): Pin "debug_addr[6]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 42
    Warning (13410): Pin "debug_addr[7]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 42
    Warning (13410): Pin "debug_addr[8]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 42
    Warning (13410): Pin "debug_addr[9]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 42
    Warning (13410): Pin "debug_addr[10]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 42
    Warning (13410): Pin "debug_addr[11]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 42
    Warning (13410): Pin "leds[0]" is stuck at VCC File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 39
    Warning (13410): Pin "leds[1]" is stuck at VCC File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 39
    Warning (13410): Pin "leds[2]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 39
    Warning (13410): Pin "leds[3]" is stuck at VCC File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 39
    Warning (13410): Pin "leds[4]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 39
    Warning (13410): Pin "leds[5]" is stuck at VCC File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 39
    Warning (13410): Pin "leds[6]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 39
    Warning (13410): Pin "leds[7]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 39
    Warning (13410): Pin "lcd_rw" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 38
    Warning (13410): Pin "lcd_on" is stuck at VCC File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 38
    Warning (13410): Pin "lcd_blon" is stuck at VCC File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 38
    Warning (13410): Pin "seg3[0]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg3[1]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg3[2]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg3[3]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg3[4]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg3[5]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg3[6]" is stuck at VCC File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg4[0]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg4[1]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg4[2]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg4[3]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg4[4]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg4[5]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg4[6]" is stuck at VCC File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg5[0]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg5[1]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg5[2]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg5[3]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg5[4]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg5[5]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg5[6]" is stuck at VCC File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg6[0]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg6[1]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg6[2]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg6[3]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg6[4]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg6[5]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg6[6]" is stuck at VCC File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg7[0]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg7[1]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg7[2]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg7[3]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg7[4]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg7[5]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg7[6]" is stuck at VCC File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg8[0]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg8[1]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg8[2]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg8[3]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg8[4]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg8[5]" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "seg8[6]" is stuck at VCC File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 40
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/skeleton.v Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_26_result_int[1]~52" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/alt_u_div_6af.tdf Line: 122
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_26_result_int[0]~54" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/alt_u_div_6af.tdf Line: 122
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_27_result_int[0]~56" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/alt_u_div_6af.tdf Line: 127
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_28_result_int[0]~58" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/alt_u_div_6af.tdf Line: 132
    Info (17048): Logic cell "vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_mkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_29_result_int[0]~60" File: C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/db/alt_u_div_6af.tdf Line: 137
Info (144001): Generated suppressed messages file C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/output_files/skeleton.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 921
Info (21057): Implemented 22593 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 150 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 22110 logic cells
    Info (21064): Implemented 328 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 315 warnings
    Info: Peak virtual memory: 5168 megabytes
    Info: Processing ended: Wed Dec 11 17:37:11 2019
    Info: Elapsed time: 00:03:21
    Info: Total CPU time (on all processors): 00:03:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/11789/Desktop/ECE 550/Recitation 6 - Copy/skeleton/output_files/skeleton.map.smsg.


