{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522262792926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522262792930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 28 15:46:32 2018 " "Processing started: Wed Mar 28 15:46:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522262792930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262792930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262792930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522262793264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522262793264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_comp_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_comp_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_comp_to_7seg-behavioral " "Found design unit 1: two_comp_to_7seg-behavioral" {  } { { "two_comp_to_7seg.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/two_comp_to_7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522262801611 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_comp_to_7seg " "Found entity 1: two_comp_to_7seg" {  } { { "two_comp_to_7seg.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/two_comp_to_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522262801611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262801611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_board-rtl " "Found design unit 1: ripple_carry_board-rtl" {  } { { "ripple_carry_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/ripple_carry_board.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522262801613 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_board " "Found entity 1: ripple_carry_board" {  } { { "ripple_carry_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/ripple_carry_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522262801613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262801613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry-rtl " "Found design unit 1: ripple_carry-rtl" {  } { { "ripple_carry.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/ripple_carry.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522262801614 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry " "Found entity 1: ripple_carry" {  } { { "ripple_carry.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/ripple_carry.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522262801614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262801614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-structural " "Found design unit 1: full_adder-structural" {  } { { "full_adder.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/full_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522262801615 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522262801615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262801615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hex .vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2hex .vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-Behavior " "Found design unit 1: bin2hex-Behavior" {  } { { "bin2hex .vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/bin2hex .vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522262801616 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex .vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/bin2hex .vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522262801616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262801616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dec-Behavior " "Found design unit 1: bin2dec-Behavior" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/bin2dec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522262801617 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "bin2dec.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/bin2dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522262801617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262801617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_board-behavioral " "Found design unit 1: alu_board-behavioral" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522262801618 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_board " "Found entity 1: alu_board" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522262801618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262801618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522262801619 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522262801619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262801619 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_board " "Elaborating entity \"alu_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522262801670 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p alu_board.vhd(40) " "Verilog HDL or VHDL warning at alu_board.vhd(40): object \"p\" assigned a value but never read" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522262801671 "|alu_board"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q alu_board.vhd(40) " "Verilog HDL or VHDL warning at alu_board.vhd(40): object \"q\" assigned a value but never read" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522262801671 "|alu_board"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r alu_board.vhd(40) " "Verilog HDL or VHDL warning at alu_board.vhd(40): object \"r\" assigned a value but never read" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522262801671 "|alu_board"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s alu_board.vhd(40) " "Verilog HDL or VHDL warning at alu_board.vhd(40): object \"s\" assigned a value but never read" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1522262801671 "|alu_board"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Fdec alu_board.vhd(59) " "VHDL Process Statement warning at alu_board.vhd(59): signal \"Fdec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801671 "|alu_board"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N alu_board.vhd(60) " "VHDL Process Statement warning at alu_board.vhd(60): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801671 "|alu_board"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bdec alu_board.vhd(66) " "VHDL Process Statement warning at alu_board.vhd(66): signal \"bdec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801671 "|alu_board"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adec alu_board.vhd(73) " "VHDL Process Statement warning at alu_board.vhd(73): signal \"adec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801671 "|alu_board"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z alu_board.vhd(80) " "VHDL Process Statement warning at alu_board.vhd(80): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801671 "|alu_board"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C alu_board.vhd(81) " "VHDL Process Statement warning at alu_board.vhd(81): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801671 "|alu_board"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "V alu_board.vhd(82) " "VHDL Process Statement warning at alu_board.vhd(82): signal \"V\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801671 "|alu_board"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N alu_board.vhd(83) " "VHDL Process Statement warning at alu_board.vhd(83): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801671 "|alu_board"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Fhex alu_board.vhd(90) " "VHDL Process Statement warning at alu_board.vhd(90): signal \"Fhex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801671 "|alu_board"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bhex alu_board.vhd(91) " "VHDL Process Statement warning at alu_board.vhd(91): signal \"bhex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801671 "|alu_board"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ahex alu_board.vhd(92) " "VHDL Process Statement warning at alu_board.vhd(92): signal \"ahex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_board.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801671 "|alu_board"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alud " "Elaborating entity \"alu\" for hierarchy \"alu:alud\"" {  } { { "alu_board.vhd" "alud" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522262801672 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma alu.vhd(37) " "VHDL Process Statement warning at alu.vhd(37): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s alu.vhd(38) " "VHDL Process Statement warning at alu.vhd(38): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r alu.vhd(39) " "VHDL Process Statement warning at alu.vhd(39): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma alu.vhd(40) " "VHDL Process Statement warning at alu.vhd(40): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma alu.vhd(41) " "VHDL Process Statement warning at alu.vhd(41): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub alu.vhd(43) " "VHDL Process Statement warning at alu.vhd(43): signal \"sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p alu.vhd(44) " "VHDL Process Statement warning at alu.vhd(44): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q alu.vhd(45) " "VHDL Process Statement warning at alu.vhd(45): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub alu.vhd(46) " "VHDL Process Statement warning at alu.vhd(46): signal \"sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub alu.vhd(47) " "VHDL Process Statement warning at alu.vhd(47): signal \"sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux alu.vhd(50) " "VHDL Process Statement warning at alu.vhd(50): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux alu.vhd(54) " "VHDL Process Statement warning at alu.vhd(54): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux alu.vhd(57) " "VHDL Process Statement warning at alu.vhd(57): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux alu.vhd(60) " "VHDL Process Statement warning at alu.vhd(60): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux alu.vhd(61) " "VHDL Process Statement warning at alu.vhd(61): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux alu.vhd(33) " "VHDL Process Statement warning at alu.vhd(33): inferring latch(es) for signal or variable \"aux\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[0\] alu.vhd(33) " "Inferred latch for \"aux\[0\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[1\] alu.vhd(33) " "Inferred latch for \"aux\[1\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[2\] alu.vhd(33) " "Inferred latch for \"aux\[2\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux\[3\] alu.vhd(33) " "Inferred latch for \"aux\[3\]\" at alu.vhd(33)" {  } { { "alu.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262801673 "|alu_board|alu:alud"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry alu:alud\|ripple_carry:sm " "Elaborating entity \"ripple_carry\" for hierarchy \"alu:alud\|ripple_carry:sm\"" {  } { { "alu.vhd" "sm" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522262801674 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "r\[63..4\] ripple_carry.vhd(10) " "Using initial value X (don't care) for net \"r\[63..4\]\" at ripple_carry.vhd(10)" {  } { { "ripple_carry.vhd" "" { Text "/home/ec2016/ra165232/MC613/lab4/ripple_carry.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262801674 "|ripple_carry"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:alud\|ripple_carry:sm\|full_adder:stage0 " "Elaborating entity \"full_adder\" for hierarchy \"alu:alud\|ripple_carry:sm\|full_adder:stage0\"" {  } { { "ripple_carry.vhd" "stage0" { Text "/home/ec2016/ra165232/MC613/lab4/ripple_carry.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522262801675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dec bin2dec:f_dec " "Elaborating entity \"bin2dec\" for hierarchy \"bin2dec:f_dec\"" {  } { { "alu_board.vhd" "f_dec" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522262801681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hex bin2hex:f_hex " "Elaborating entity \"bin2hex\" for hierarchy \"bin2hex:f_hex\"" {  } { { "alu_board.vhd" "f_hex" { Text "/home/ec2016/ra165232/MC613/lab4/alu_board.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522262801682 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "r alu:aluh\|ripple_carry:su 4 64 " "Actual width (4) of port \"r\" on instance \"alu:aluh\|ripple_carry:su\" is not compatible with the formal port width (64) declared by the instantiated entity" {  } { { "alu.vhd" "su" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 31 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1522262801709 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "x alu:aluh\|ripple_carry:su 4 64 " "Actual width (4) of port \"x\" on instance \"alu:aluh\|ripple_carry:su\" is not compatible with the formal port width (64) declared by the instantiated entity" {  } { { "alu.vhd" "su" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 31 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1522262801709 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "y alu:aluh\|ripple_carry:su 4 64 " "Actual width (4) of port \"y\" on instance \"alu:aluh\|ripple_carry:su\" is not compatible with the formal port width (64) declared by the instantiated entity" {  } { { "alu.vhd" "su" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 31 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1522262801709 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "r alu:aluh\|ripple_carry:sm 4 64 " "Actual width (4) of port \"r\" on instance \"alu:aluh\|ripple_carry:sm\" is not compatible with the formal port width (64) declared by the instantiated entity" {  } { { "alu.vhd" "sm" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 30 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1522262801709 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "x alu:aluh\|ripple_carry:sm 4 64 " "Actual width (4) of port \"x\" on instance \"alu:aluh\|ripple_carry:sm\" is not compatible with the formal port width (64) declared by the instantiated entity" {  } { { "alu.vhd" "sm" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 30 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1522262801709 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "y alu:aluh\|ripple_carry:sm 4 64 " "Actual width (4) of port \"y\" on instance \"alu:aluh\|ripple_carry:sm\" is not compatible with the formal port width (64) declared by the instantiated entity" {  } { { "alu.vhd" "sm" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 30 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1522262801709 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "r alu:alud\|ripple_carry:su 4 64 " "Actual width (4) of port \"r\" on instance \"alu:alud\|ripple_carry:su\" is not compatible with the formal port width (64) declared by the instantiated entity" {  } { { "alu.vhd" "su" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 31 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1522262801711 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "x alu:alud\|ripple_carry:su 4 64 " "Actual width (4) of port \"x\" on instance \"alu:alud\|ripple_carry:su\" is not compatible with the formal port width (64) declared by the instantiated entity" {  } { { "alu.vhd" "su" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 31 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1522262801711 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "y alu:alud\|ripple_carry:su 4 64 " "Actual width (4) of port \"y\" on instance \"alu:alud\|ripple_carry:su\" is not compatible with the formal port width (64) declared by the instantiated entity" {  } { { "alu.vhd" "su" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 31 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1522262801711 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "r alu:alud\|ripple_carry:sm 4 64 " "Actual width (4) of port \"r\" on instance \"alu:alud\|ripple_carry:sm\" is not compatible with the formal port width (64) declared by the instantiated entity" {  } { { "alu.vhd" "sm" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 30 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1522262801711 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "x alu:alud\|ripple_carry:sm 4 64 " "Actual width (4) of port \"x\" on instance \"alu:alud\|ripple_carry:sm\" is not compatible with the formal port width (64) declared by the instantiated entity" {  } { { "alu.vhd" "sm" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 30 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1522262801712 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "y alu:alud\|ripple_carry:sm 4 64 " "Actual width (4) of port \"y\" on instance \"alu:alud\|ripple_carry:sm\" is not compatible with the formal port width (64) declared by the instantiated entity" {  } { { "alu.vhd" "sm" { Text "/home/ec2016/ra165232/MC613/lab4/alu.vhd" 30 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1522262801712 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1522262801721 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1133 " "Peak virtual memory: 1133 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522262801830 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 28 15:46:41 2018 " "Processing ended: Wed Mar 28 15:46:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522262801830 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522262801830 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522262801830 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262801830 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 35 s " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 35 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522262801952 ""}
