#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Mar 18 16:36:48 2023
# Process ID: 18904
# Current directory: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23460 C:\Users\Yashraj Deshmukh\Desktop\Group_13_assignment_2\DLX processor\DLX Processor.xpr
# Log file: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/vivado.log
# Journal file: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.xpr}
WARNING: [Board 49-91] Board repository path 'Deshmukh/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 924.695 ; gain = 279.477
update_compile_order -fileset sources_1
close [ open {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/secondary_output.v} w ]
add_files {{C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/secondary_output.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 18 18:18:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/synth_1/runme.log
[Sat Mar 18 18:18:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1245.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'instructionRegister' is not ideal for floorplanning, since the cellview 'regFile32x32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'resultALU[0]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[1]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[2]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[3]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[4]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[5]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[6]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[7]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[8]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[9]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[10]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[11]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[12]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[13]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[14]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[15]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[15]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[14]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[13]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[12]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[11]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[10]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[9]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[8]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[7]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[6]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[5]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[4]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[3]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[2]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[1]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[0]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1325.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1458.125 ; gain = 463.094
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Mar 18 18:24:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Mar 18 18:26:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Mar 18 18:34:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/synth_1/runme.log
[Sat Mar 18 18:34:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1970.535 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 456 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'instructionRegister' is not ideal for floorplanning, since the cellview 'regFile32x32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'resultALU[15]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[14]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[13]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[12]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[11]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[10]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[9]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[8]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[7]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[6]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[5]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[4]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[3]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[2]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[1]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resultALU[0]'. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/constrs_1/new/RegFile_ALU_Constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2009.789 ; gain = 53.191
reset_run impl_1
launch_runs impl_1 -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2092.008 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2106.324 ; gain = 14.316
[Sat Mar 18 18:40:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Mar 18 18:42:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/synth_1/runme.log
[Sat Mar 18 18:42:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-10:58:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2127.336 ; gain = 13.375
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A46FA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3324.262 ; gain = 1196.926
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A46FA
close_hw_manager
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Mar 18 19:56:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/synth_1/runme.log
[Sat Mar 18 19:56:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-10:58:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3357.777 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A46FA
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A46FA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A46FA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A46FA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A46FA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A46FA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Mar 18 20:57:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/synth_1/runme.log
[Sat Mar 18 20:57:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-10:58:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3357.777 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A46FA
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Mar 18 23:12:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/synth_1/runme.log
[Sat Mar 18 23:12:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-10:58:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3357.777 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A46FA
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Mar 19 02:52:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/synth_1/runme.log
[Sun Mar 19 02:52:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-10:58:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3357.777 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A46FA
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 19 03:24:06 2023...
