{
  "source": "Expert-Verified (GATE + MIT) - Combined Test Set",
  "description": "20% of problems from each difficulty level (held out for evaluation)",
  "total_problems": 47,
  "split": "test",
  "by_level": {
    "L1": 13,
    "L2": 26,
    "L3": 7,
    "L4": 1
  },
  "problems": [
    {
      "id": "gate_2011_q25",
      "source": "GATE Official (OCR)",
      "year": 2011,
      "question_number": "25",
      "problem_type": "thyristor_circuit",
      "problem_text": "Q.25 Circuit turn-off time of an SCR is defined as the time (A) taken by the SCR to turn off (B) required for the SCR current to become zero (C) for which the SCR is reverse biased by the commutation circuit (D) for which the SCR is reverse biased to reduce its current below the holding current EE-A 124 2011 EE",
      "matched_patterns": [
        "commutation"
      ],
      "extraction_method": "ocr",
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Government of India / IISc Official",
      "level": 1,
      "difficulty": "beginner"
    },
    {
      "id": "mit_hw3_p4",
      "source": "MIT 6.334 Problem Set 3, Problem 3.4",
      "topic": "DCM Buck-Boost Analysis",
      "problem_statement": "For a buck-boost converter in DCM with V1=25V, L=1\u00b5H, R=2\u03a9, f=300kHz: (a) Find average output current in DCM, (b) Find duty ratio at CCM/DCM boundary, (c) What happens when R becomes very large?",
      "given": {
        "V1": 25,
        "L": "1e-6",
        "R": 2,
        "f": 300000
      },
      "required": [
        "average_current_dcm",
        "critical_duty_ratio",
        "large_R_behavior"
      ],
      "solution_approach": "DCM analysis with inductor current waveform",
      "ground_truth": {
        "critical_inductance_formula": "L_crit = R*(1-D)^2/(2*f)",
        "dcm_conversion_ratio": "V2/V1 = D*sqrt(R/(2*L*f))",
        "notes": "At large R, converter enters deep DCM with voltage source behavior"
      },
      "level": 1,
      "difficulty": "beginner"
    },
    {
      "id": "mit_6334_hw6_p4",
      "source": "MIT 6.334 Power Electronics",
      "homework": 6,
      "problem_number": "6.4",
      "problem_text": "Problem 6.4 KSV",
      "source_verified": true,
      "source_url": "https://ocw.mit.edu/courses/6-334-power-electronics-spring-2007/resources/hw6/",
      "license": "CC BY-NC-SA 4.0",
      "level": 1,
      "difficulty": "beginner"
    },
    {
      "id": "mit_6334_hw2_p2",
      "source": "MIT 6.334 Power Electronics",
      "homework": 2,
      "problem_number": "2.2",
      "problem_text": "Problem 2.2 KSV",
      "source_verified": true,
      "source_url": "https://ocw.mit.edu/courses/6-334-power-electronics-spring-2007/resources/hw2/",
      "license": "CC BY-NC-SA 4.0",
      "level": 1,
      "difficulty": "beginner"
    },
    {
      "id": "gate_ee_2012_q18",
      "source": "GATE EE 2012",
      "year": 2012,
      "question_number": 18,
      "problem_type": "general",
      "problem_text": "The i-v characteristics of the diode in the circuit given below are  \n                                            \n\uf0ef\uf0ee\n\uf0ef\uf0ed\n\uf0ec\n\uf03c\n\uf0b3\n\uf02d\n\uf03d\nV\n7.0\n,\nA\n0\nV\n7.0\n,\nA\n500\n7.0\nv\nv\nv\ni\n  \nThe current in the circuit is \n+\n1kW\n10V\n-\ni\n+\n-\nv\n(A)  10 mA  \n(B)  9.3 mA  \n(C)  6.67 mA \n(D)  6.2 mA",
      "keywords": [
        "diode"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 1,
      "difficulty": "beginner"
    },
    {
      "id": "mit_6334_hw10_p2",
      "source": "MIT 6.334 Power Electronics",
      "homework": 10,
      "problem_number": "10.2",
      "problem_text": "Problem 10.2 KSV Prob. 4.6",
      "source_verified": true,
      "source_url": "https://ocw.mit.edu/courses/6-334-power-electronics-spring-2007/resources/hw10/",
      "license": "CC BY-NC-SA 4.0",
      "level": 1,
      "difficulty": "beginner"
    },
    {
      "id": "gate_ee_2013_q30",
      "source": "GATE EE 2013",
      "year": 2013,
      "question_number": 30,
      "problem_type": "general",
      "problem_text": "Three capacitors C1, C2, and C3, whose values are 10\u00b5F, 5\u00b5F, and 2\u00b5F respectively, have \nbreakdown voltages of 10V, 5V, and 2V respectively. For the interconnection shown, the maximum \nsafe voltage in Volts that can be applied across the combination and the corresponding total charge \nin \u00b5C stored in the effective capacitance across the terminals are respectively \nC3\nC1\nC2\n(A) 2.8 and 36 \n(B) 7 and 119 \n(C) 2.8 and 32 \n(D) 7 and 80",
      "keywords": [
        "capacitor"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 1,
      "difficulty": "beginner"
    },
    {
      "id": "mit_6334_hw10_p4",
      "source": "MIT 6.334 Power Electronics",
      "homework": 10,
      "problem_number": "10.4",
      "problem_text": "Problem 10.4 KSV Prob. 4.8",
      "source_verified": true,
      "source_url": "https://ocw.mit.edu/courses/6-334-power-electronics-spring-2007/resources/hw10/",
      "license": "CC BY-NC-SA 4.0",
      "level": 1,
      "difficulty": "beginner"
    },
    {
      "id": "gate_ee_2016_q23",
      "source": "GATE EE 2016",
      "year": 2016,
      "question_number": 23,
      "problem_type": "power_device",
      "problem_text": "A steady dc current of 100 A is flowing through a power module (S, D) as shown in Figure (a). The \nV-I characteristics of the IGBT (S) and the diode (D) are shown in Figures (b) and (c), respectively. \nThe conduction power loss in the power module (S, D), in watts, is ________.",
      "keywords": [
        "igbt",
        "diode"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 1,
      "difficulty": "beginner"
    },
    {
      "id": "gate_ee_2016_q39",
      "source": "GATE EE 2016",
      "year": 2016,
      "question_number": 39,
      "problem_type": "general",
      "problem_text": "In the circuit shown, switch S2 has been closed for a long time. At time \u0750= 0 switch S1 is closed. \nAt \u0750= 0\u0b3e, the rate of change of current through the inductor, in amperes per second, is _____.",
      "keywords": [
        "inductor"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 1,
      "difficulty": "beginner"
    },
    {
      "id": "mit_6334_hw3_p5",
      "source": "MIT 6.334 Power Electronics",
      "homework": 3,
      "problem_number": "3.5",
      "problem_text": "Problem 3.5 KSV",
      "source_verified": true,
      "source_url": "https://ocw.mit.edu/courses/6-334-power-electronics-spring-2007/resources/hw3/",
      "license": "CC BY-NC-SA 4.0",
      "level": 1,
      "difficulty": "beginner"
    },
    {
      "id": "gate_2008_q54",
      "source": "GATE Official",
      "year": 2008,
      "question_number": "54",
      "problem_type": "general",
      "problem_text": "Q54 Single line diagram of a 4-bus single source distribution system is shown below. Branches \u00a2, ,e,, e;and e, have equal impedances. The load current values indicated in the figure are in per unit. Distribution company\u2019s policy Tequires radial system operation with minimum loss. This can be achieved by opening of the branch (A) e (B) e, (\u00a9 e (D) e, Q55__A single phase fully controlled bridge converter supplies a load drawing constant and ripple free load current. If the triggering angle is 30\u00b0, the input power factor will be (A) 0.65 (B) 0.78 (C) 0.85 (D) 0.866 EE 15/28 2008 MAIN PAPER - EE.",
      "keywords": [
        "ripple"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Government of India / IISc Official",
      "level": 1,
      "difficulty": "beginner"
    },
    {
      "id": "gate_ee_2016_q12",
      "source": "GATE EE 2016",
      "year": 2016,
      "question_number": 12,
      "problem_type": "power_device",
      "problem_text": "A transistor circuit is given below. The Zener diode breakdown voltage is 5.3 V as shown. Take \nbase to emitter voltage drop to be 0.6 V. The value of the current gain \u03b2 is _________.",
      "keywords": [
        "diode",
        "transistor"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 1,
      "difficulty": "beginner"
    },
    {
      "id": "mit_6334_hw10_p1",
      "source": "MIT 6.334 Power Electronics",
      "homework": 10,
      "problem_number": "10.1",
      "problem_text": "Problem 10.1 Consider a continuous conduction mode buck converter to be operated under peak current mode control. The converter parameters are fsw = 500 kHz, L = 16 \u00b5H, C = 800 \u00b5F, and Vout,ref = 24 V. What is the smallest magnitude of compensating ramp that will yield stable dynamics for the ripple instability over an input voltage range of 36 V < Vin < 75 V? Note: Models for computing the ripple dynamics will be discussed in class. They can also be found in: H. Hsu, A. Brown, L. Rensink, and R.D. Middlebrook, \u201cModeling and Analysis of Switching dc-to-dc Converters in Constant-Frequency Current-Programmed Mode,\u201d 1979 IEEE Power Electronics Specialists Conference, pp. 284-301, and in R.W. Erickson, Fundamentals of Power Electronics, Boston: Kluwer, 1997, Chapter 11 (Current Programmed Control).",
      "source_verified": true,
      "source_url": "https://ocw.mit.edu/courses/6-334-power-electronics-spring-2007/resources/hw10/",
      "license": "CC BY-NC-SA 4.0",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "mit_6334_hw4_p2",
      "source": "MIT 6.334 Power Electronics",
      "homework": 4,
      "problem_number": "4.2",
      "problem_text": "Problem 4.2 Figure 1 shows a tapped-inductor boost converter. This approach is sometimes used to achieve larger conversion ratios as compared to a conventional boost design. The inductor winding contains a total of (N1+N2) turns. The switch is placed N1 turns from the left side of the inductor, as shown. The tapped inductor can be viewed as a two-winding (N1:N2) transformer, in which the two windings are connected in series. The inductance of the entire (N1+N2) turn winding is L. a. Sketch an equivalent circuit model for the tapped inductor that includes a magnetizing inductance and an ideal transformer. Label the values of the magnetizing inductance and turns ratio. b. c. Determine an analytical expression for the conversion ratio V2/V1 assuming that all components are lossless, and that the converter operates in continuous conduction mode. Plot the conversion ratio as a function of duty ratio D for the case N1=N2, and compare to the conventional non-tapped case (N2 = 0). N1 N2 C R q(t) V1 + - V2 Figure 1 A tapped-inductor boost converter.",
      "source_verified": true,
      "source_url": "https://ocw.mit.edu/courses/6-334-power-electronics-spring-2007/resources/hw4/",
      "license": "CC BY-NC-SA 4.0",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2012_q35",
      "source": "GATE EE 2012",
      "year": 2012,
      "question_number": 35,
      "problem_type": "general",
      "problem_text": "In the circuit shown, an ideal switch S is operated at 100 kHz with a duty ratio of 50 %. Given that \n\u0394ic is 1.6 A peak-to-peak and I0 is 5 A dc, the peak current in S is \n24 V\n+\n-\n\u2206ic\n+\n-\nv0\nR\nC\nL\nD\nS\nI0\n(A)  6.6 A \n(B)  5.0 A \n(C)  5.8 A \n(D)  4.2 A \npu \n\n2012                                                                                                                                          ELECTRICAL ENGINEERING - EE                    \n \nEE-A \n9/20",
      "keywords": [
        "duty"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2022_q22",
      "source": "GATE EE 2022",
      "year": 2022,
      "question_number": 22,
      "problem_type": "thyristor_circuit",
      "problem_text": "A charger supplies 100 W at 20 V for charging the battery of a laptop. The power \ndevices, used in the converter inside the charger, operate at a switching frequency of \n200 kHz. Which power device is best suited for this purpose?  \n \n \n(A) \nIGBT \n(B) \nThyristor \n(C) \nMOSFET \n(D) \nBJT \n \n \n\nGATE 2022 Electrical Engineering (EE) \nPage 17 of 36",
      "keywords": [
        "converter",
        "thyristor",
        "igbt",
        "mosfet",
        "switching"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2016_q47",
      "source": "GATE EE 2016",
      "year": 2016,
      "question_number": 47,
      "problem_type": "dc_dc_converter",
      "problem_text": "A DC-DC boost converter, as shown in the figure below, is used to boost 360V to 400 V, at a \npower of 4 kW. All devices are ideal. Considering continuous inductor current, the rms current in \nthe solid state switch (S), in ampere, is _________.",
      "keywords": [
        "converter",
        "boost",
        "inductor",
        "dc-dc"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_2010_q23",
      "source": "GATE Official (OCR)",
      "year": 2010,
      "question_number": "23",
      "problem_type": "rectifier",
      "problem_text": "Q.23 The power electronic converter shown in the figure has a single-pole double-throw switch. The pole P of the switch is connected alternately to throws A and B. The converter shown is a {A) step-down chopper (buck converter) (B) half-wave rectifier {C) step-up chopper (boost converter) (D) full-wave rectifier",
      "matched_patterns": [
        "half.wave.*rectifier",
        "full.wave.*rectifier",
        "chopper"
      ],
      "extraction_method": "ocr",
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Government of India / IISc Official",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "mit_6334_hw5_p3",
      "source": "MIT 6.334 Power Electronics",
      "homework": 5,
      "problem_number": "5.3",
      "problem_text": "Problem 5.3 Figure 1 shows the schematic of an example 50 W off-line converter (powered from the ac line voltage). The ac line voltage is rectified to provide a (nominal) voltage V+ = 170 V dc (across capacitor C25), which the dc/dc converter section uses to generate multiple low-voltage dc outputs. a. What type of dc/dc topology is at the core of this converter? b. Would the multiple windings on transformer T1 be wound on a parallel or series magnetic core structure (e.g., KSV Fig. 20.21 or Fig. 20.22)? c. Would it be better to use a gapped or an ungapped core structure in this converter? Why? d. Consider the case where the 3.3 V output is heavily loaded and the other outputs are lightly loaded. Considering the effects of transformer leakage inductance and diode drops, will the 5 V output tend to sit above, at, or below its nominal value of 5 V? (Note: it is the 3.3 V output that is regulated in this converter.)",
      "source_verified": true,
      "source_url": "https://ocw.mit.edu/courses/6-334-power-electronics-spring-2007/resources/hw5/",
      "license": "CC BY-NC-SA 4.0",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_2017_s2_q16",
      "source": "GATE Official",
      "year": 2017,
      "session": 2,
      "question_number": "16",
      "problem_type": "rectifier",
      "problem_text": "Question Number : 16 Correct : 1 Wrong : 0 The figure below shows the circuit diagram of a controlled rectifier supplied from a 230 V, 50 Hz, 1-phase voltage source and a 10:1 ideal transformer. Assume that all devices are ideal. The firing angles of the thyristors T; and T, are 90\u00b0 and 270\u00b0 . respectively. 230 V, 50 Hz The RMS value of the current through diode D; in amperes is",
      "keywords": [
        "thyristor",
        "rectifier"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Government of India / IISc Official",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_2007_q85",
      "source": "GATE Official",
      "year": 2007,
      "question_number": "85",
      "problem_type": "thyristor_circuit",
      "problem_text": "Q.85. More than one answer bubbled against a question will be taken as an incorrect response. Unattempted questions will not carry any marks. 5. Write your registration number, your name and name of the examination centre at the specified locations on the right half of the ORS. 6. Using HB pencil, darken the appropriate bubble under each digit of your registration number and the letters corresponding to your paper code. 7. Calculator is allowed in the examination hall. 8. Charts, graph sheets or tables are NOT allowed in the examination hall. 9. Rough work can be done on the question paper itself. Additionally blank pages are given at the end of the question paper for rough work. 10. This question paper contains 32 printed pages including pages for rough work. Please check all pages and report, if there is any discrepancy. S/121 Food/06-EE-1A EE 1/32 Q. 1-",
      "keywords": [
        "SCR"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Government of India / IISc Official",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2018_q49",
      "source": "GATE EE 2018",
      "year": 2018,
      "question_number": 49,
      "problem_type": "rectifier",
      "problem_text": "A phase controlled single phase rectifier, supplied by an AC source, feeds power to an  \nR-L-E load as shown in the figure. The rectifier output voltage has an average value given \nby Vo= \n\ud835\udc49\ud835\udc5a\n2\ud835\udf0b (3 + cos \uf061), where\u2061\ud835\udc49\ud835\udc5a= 80\ud835\udf0b volts and \ud835\udefc is the firing angle. If the power \ndelivered to the lossless battery is 1600 W, \ud835\udefc in degree is________ (up to 2 decimal \nplaces). \n \nVm sin(\u03c9t)\nVO\n2 \u2126 \n10 mH\n80 V\n+\n-\n+\n-\nBattery\n \n \n\nGATE 2018                                                                                                                                                         ELECTRICAL ENGINEERING \nEE \n14/15",
      "keywords": [
        "rectifier",
        "firing",
        "single phase"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_2021_q37",
      "source": "GATE Official",
      "year": 2021,
      "question_number": "37",
      "problem_type": "thyristor_circuit",
      "problem_text": "Q.37 A counter is constructed with three D flip-flops. The input-output pairs are named (Do, Qo), (D1, Qi), and (D2, Q2), where the subscript 0 denotes the least significant bit. The output sequence is desired to be the Gray-code sequence 000, 001, 011, 010, 110, 111, 101, and 100, repeating periodically. Note that the bits are listed in the",
      "keywords": [
        "SCR"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Government of India / IISc Official",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_2021_q53",
      "source": "GATE Official",
      "year": 2021,
      "question_number": "53",
      "problem_type": "dc_dc_converter",
      "problem_text": "Q53 Consider the boost converter shown. Switch Q is operating at 25 kHz with a duty cycle of 0.6. Assume the diode and switch to be ideal. Under steady- state condition, the average resistance R,, as seen by the source is Q. (Round off to 2 decimal places.) lmH D 1I5sV(t) QL 00pE 100 Rin EE - Copyright \u00a9 GATE 2021 Page 29 of 30 Graduate Aptitude Test in Engineering 2021 Electrical Engineering (EE)",
      "keywords": [
        "boost converter",
        "duty cycle"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Government of India / IISc Official",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2013_q29",
      "source": "GATE EE 2013",
      "year": 2013,
      "question_number": 29,
      "problem_type": "general",
      "problem_text": "For a power system network with n nodes, Z33 of its bus impedance matrix is j0.5 per unit. The \nvoltage at node 3 is 1.3 \u2220\u201310\u00b0  per unit.  If a capacitor having reactance of \u2013j3.5 per unit is now \nadded to the network between node 3 and the reference node, the current drawn by the capacitor per \nunit is   \n(A)  0.325 \u2220\u2013100\u00b0 \n(B)   0.325 \u222080\u00b0   \n(C)  0.371 \u2220\u2013100\u00b0 \n(D)  0.433 \u222080\u00b0",
      "keywords": [
        "capacitor"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2018_q54",
      "source": "GATE EE 2018",
      "year": 2018,
      "question_number": 54,
      "problem_type": "general",
      "problem_text": "The equivalent circuit of a single phase induction motor is shown in the figure, where the \nparameters are \n\uf057\n\uf03d\n\uf03d\n\uf03d\n \n=\nX\n \nX\n \nR\n \nR\nl\nl\n12\n'\n2\n1\n'\n2\n1\n,\n\uf057\n \n=\nX M 240\n and s is the slip. At no-load, the \nmotor speed can be approximated to be the synchronous speed. The no-load lagging power \nfactor of the motor is___________ (up to 3 decimal places). \ns\nR\n2\n2\n2\n2\nlX\nj\n2\nM\nX\nj\n2\nM\nX\nj\n1\nR\n1\nl\njX\n\uf0b0\n\uf0d00\nV\n,\n,\n)\n2\n(\n2\n2\ns\nR\n\uf02d\n,\n2\n2\nlX\nj\n,",
      "keywords": [
        "single phase"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2012_q17",
      "source": "GATE EE 2012",
      "year": 2012,
      "question_number": 17,
      "problem_type": "general",
      "problem_text": "In the following figure, C1  and C2 are ideal capacitors. C1 has been charged to 12 V before the ideal \nswitch S is closed at t = 0. The current i(t) for all t is  \nC1\nt = 0\nC2\ni(t)\nS\n(A)  zero \n(B)  a step function \n(C)  an exponentially decaying function \n(D)  an impulse function",
      "keywords": [
        "capacitor"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2014_q7",
      "source": "GATE EE 2014",
      "year": 2014,
      "question_number": 7,
      "problem_type": "general",
      "problem_text": "The switch SW shown in the circuit is kept at position \u20181\u2019 for a long duration. At t = 0+, the switch \nis moved to position \u20182\u2019. Assuming |Vo2| > |Vo1|, the voltage vc(t) across the capacitor is  \n \n \n \n \n(A)   \no1\nt/2RC\no2\nc\nV\n)\ne\n(1\nV\n(t)\nv\n\uf02d\n\uf02d\n\uf02d\n\uf03d\n\uf02d\n \n(B)   \no1\nt/2RC\no2\nc\nV\n)\ne\n(1\nV\n(t)\nv\n\uf02b\n\uf02d\n\uf03d\n\uf02d\n \n(C)   \no1\nt/2RC\no1\no2\nc\nV\n)\ne\n)(1\nV\n(V\n(t)\nv\n\uf02d\n\uf02d\n\uf02b\n\uf02d\n\uf03d\n\uf02d\n \n(D)  \no1\nt/2RC\no1\no2\nc\nV\n)\ne\n)(1\nV\n(V\n(t)\nv\n\uf02b\n\uf02d\n\uf02d\n\uf03d\n\uf02d\n \n \n'1'\n'2'\nVo1\nVo2\nR\nR\nC\nvc\nSW\nEE02 (GATE 2014)\n\nGATE 2014                                               SET2                                            ELECTRICAL  \u2013  EE \nEE \n2/11",
      "keywords": [
        "capacitor"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2014_q19",
      "source": "GATE EE 2014",
      "year": 2014,
      "question_number": 19,
      "problem_type": "general",
      "problem_text": "An LPF wattmeter of power factor 0.2 is having three voltage settings 300 V, 150 V and 75 V, and \ntwo current settings 5 A and 10 A. The full scale reading is 150. If the wattmeter is used with 150 V \nvoltage setting and 10 A current setting, the multiplying factor of the wattmeter is _________. \n \n \n \n \n \n \n \n \n \n \n \nU(s) \nC(s) \n1 \n1 \n1 \n1\n\ud835\udc60\ud835\udc60 \n1\n\ud835\udc60\ud835\udc60 \n\u2212\ud835\udc4e\ud835\udc4e1 \n\u2212\ud835\udc4e\ud835\udc4e0 \n\u210e1 \n\u210e0 \n. \nEE \n4/15 \nEE03 (GATE 2014)\n\nGATE 2014                                               SET3                                            ELECTRICAL  \u2013  EE",
      "keywords": [
        "power factor"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_2010_q14",
      "source": "GATE Official",
      "year": 2010,
      "question_number": "14",
      "problem_type": "rectifier",
      "problem_text": "Q.14 Power is transferred from system A to system B by an HVDC link as shown in the figure. If the volages \u00a5,, and Vp are as indicated in the figure. and / > 0. then Power Flow AC v4 AC System A System B BD Rectifier Inverter tA) V,, <O.M,, < OV, > Vip (B) Vag > Oey POV iy, < Vy, CC) V,, > OY, OV \"Eg OK, {Dh V,, >O.\u00a5., <0 FF was 2010 EE Qs",
      "keywords": [
        "rectifier",
        "inverter"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Government of India / IISc Official",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2014_q12",
      "source": "GATE EE 2014",
      "year": 2014,
      "question_number": 12,
      "problem_type": "general",
      "problem_text": "A single phase, 50 kVA, 1000V/100 V two winding transformer is connected as an autotransformer \nas shown in the figure.  \n \n \n \n \n \n \n \n \n \n \n \n \nThe kVA rating of the autotransformer is _____________.",
      "keywords": [
        "single phase"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2023_q54",
      "source": "GATE EE 2023",
      "year": 2023,
      "question_number": 54,
      "problem_type": "general",
      "problem_text": "The circuit shown in the figure is initially in the steady state with the switch K in \nopen condition and \ud835\udc3e\u0305 in closed condition. The switch K is closed and \ud835\udc3e\u0305 is opened \nsimultaneously at the instant t = t1, where t1 > 0. The minimum value of  t1 in \nmilliseconds, such that there is no transient in the voltage across the 100 \uf06dF \ncapacitor, is ____________ (Round off to 2 decimal places). \n \n \n \n \n \n \n \n \n \n100\uf06dF \n5V \n10\uf057 \n10\uf057 \n \n\ud835\udc8a\u123a\ud835\udc95\u123b= \n\ud835\udc94\ud835\udc8a\ud835\udc8f\ud835\udfcf\ud835\udfce\ud835\udfce\ud835\udfce\ud835\udc95 \nK \n\ud835\udc72\u0d25 \nVab =  \n200 V, 50 Hz \nd \na \nc \nb \n50 Hz, AC \ncurrent source \n\n Electrical Engineering (EE) \nPage 38 of 42 \nOrganizing Institute: IIT Kanpur",
      "keywords": [
        "capacitor"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2018_q23",
      "source": "GATE EE 2018",
      "year": 2018,
      "question_number": 23,
      "problem_type": "general",
      "problem_text": "The waveform of the current drawn by a semi-converter from a sinusoidal AC voltage \nsource is shown in the figure. If I0 = 20 A, the rms value of fundamental component of the \ncurrent is ___________A (up to 2 decimal places). \n \nVm sin(\u03c9t)\n\u03c9t\n30\u00b0\nI0\nI0\n210\u00b0\n180\u00b0 \nvoltage and \ncurrent\n0\n\nGATE 2018                                                                                                                                                         ELECTRICAL ENGINEERING \nEE \n6/15",
      "keywords": [
        "converter"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2014_q52",
      "source": "GATE EE 2014",
      "year": 2014,
      "question_number": 52,
      "problem_type": "inverter",
      "problem_text": "A hysteresis type TTL inverter is used to realize an oscillator in the circuit shown in the figure. \n \n \nIf the lower and upper trigger level voltages are 0.9 V and 1.7 V, the period (in ms), for which \noutput is LOW, is __________.",
      "keywords": [
        "inverter"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2013_q31",
      "source": "GATE EE 2013",
      "year": 2013,
      "question_number": 31,
      "problem_type": "general",
      "problem_text": "A voltage \nt\n\u03c9\nsin\n1000\n Volts is applied across YZ. Assuming ideal diodes, the voltage measured \nacross WX in Volts is  \n1k\u2126\n_\n+ 1k\u2126\nW\nX\nZ\nY\n(A) \nt\n\u03c9\nsin\n \n(B) \n2\n/)\nsin\n(sin\nt\nt\n\u03c9\n\u03c9 +\n \n(C) \n2\n/)\nsin\n(sin\nt\nt\n\u03c9\n\u03c9 \u2212\n \n(D) 0 for all t  \n \n\n2013                                                                                                                                      ELECTRICAL ENGINEERING - EE                     \n \nEE-A \n9/20",
      "keywords": [
        "diode"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2014_q20",
      "source": "GATE EE 2014",
      "year": 2014,
      "question_number": 20,
      "problem_type": "thyristor_circuit",
      "problem_text": "In an oscilloscope screen, linear sweep is applied at the \n(A) vertical axis \n(B) horizontal axis \n(C) origin \n(D) both horizontal and vertical axis \n \nEE01 (GATE 2014)\n\nGATE 2014                                               SET1                                            ELECTRICAL  \u2013  EE \nEE \n5/15",
      "keywords": [
        "scr"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2012_q4",
      "source": "GATE EE 2012",
      "year": 2012,
      "question_number": 4,
      "problem_type": "general",
      "problem_text": "In the circuit shown below, the current through the inductor is \n1 W \n1 W \nj1 W \n- j1 W \nA\nA\nV\n+           -\n-        +\nV\n1\n0\n1\n0\n1\n0\n1\n0\n(A)  \nA\n1\n2\nj\n\uf02b\n \n(B)  \nA\n1\n1\nj\n\uf02b\n\uf02d\n \n(C)  \nA\n1\n1\nj\n\uf02b\n \n(D)  0 A",
      "keywords": [
        "inductor"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_ee_2014_q53",
      "source": "GATE EE 2014",
      "year": 2014,
      "question_number": 53,
      "problem_type": "rectifier",
      "problem_text": "The figure shows the circuit diagram of a rectifier. The load consists of a resistance 10 \u2126 and an \ninductance 0.05 H connected in series. Assuming ideal thyristor and ideal diode, the thyristor \nfiring angle (in degree) needed to obtain an average load voltage of 70 V is ______ \n \n \n \n \n \n \n \n8\nBDB\nAB\n8\nOutput Port\n8\nOutput Device\n0\n1\n2\n3\n4\n5\n6\n7\n3Lx8L Decoder\nI2 \nI1\nI0\nIO/M\nWR\nBCB\nE1\nE2\nE3\nA15\nA14\nA13\nA12\nA11\n325 sin (314t) V\n+\n-\nLoad\nEE01 (GATE 2014)\n\nGATE 2014                                               SET1                                            ELECTRICAL  \u2013  EE \nEE \n15/15",
      "keywords": [
        "rectifier",
        "thyristor",
        "diode",
        "firing"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Public Domain (Government Exam)",
      "level": 2,
      "difficulty": "intermediate"
    },
    {
      "id": "gate_2011_q13",
      "source": "GATE Official",
      "year": 2011,
      "question_number": "13",
      "problem_type": "inverter",
      "problem_text": "Q.13 A three-phase current source inverter used for the speed control of an induction motor is to be realized using MOSFET switches as shown below. Switches S; to S\u00a2 are identical switches. la SS The proper configuration for realizing switches S, to S\u00a2 is @) \u201c A \u00ae\u201d A i |\" A OS",
      "keywords": [
        "inverter",
        "current source inverter"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Government of India / IISc Official",
      "level": 3,
      "difficulty": "advanced"
    },
    {
      "id": "gate_2017_s1_q39",
      "source": "GATE Official",
      "year": 2017,
      "session": 1,
      "question_number": "39",
      "problem_type": "general",
      "problem_text": "Question Number : 39 Correct : 2 Wrong : -0.66 A load is supplied by a 230 V. 50 Hz source. The active power P and the reactive power Q consumed by the load are such that LkKW<P < 2kW and 1KVARSQ < 2kVAR A capacitor connected across the load for power factor correction generates 1 KVAR reactive power. The worst case power factor after power factor correction is (A) 0.447 lag (B) 0.707 lag (C) 0.894 lag (D) 1",
      "keywords": [
        "power factor correction"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Government of India / IISc Official",
      "level": 3,
      "difficulty": "advanced"
    },
    {
      "id": "mit_6334_hw5_p5",
      "source": "MIT 6.334 Power Electronics",
      "homework": 5,
      "problem_number": "5.5",
      "problem_text": "Problem 5.5 Figure 2 shows the structure of a forward converter having an active clamp. The main switch Q1 is modulated with duty cycle D, and the auxiliary switch QAUX is turned on and off exactly oppositely to the main switch. The function of the clamp circuit (comprising CAUX and QAUX) is to reset the transformer core. a. In periodic steady state operation, what is the voltage on CAUX as a function of V1 and D? b. Sketch the shape of the magnetizing inductance current in periodic steady-state operation for V1 = 48 V, D = 0.4, T = 5 \u00b5s, and L\u00b51 = 50 \u00b5H (magnetizing inductance referred to the primary side). Does this transformer have a unipolar or bipolar flux swing? c. If one wanted to minimize the energy stored in the transformer magnetizing inductance, should the transformer be wound on a gapped core or an ungapped core? (Recall that the peak stored energy is 0.5 L\u00b51 i\u00b51, peak 2.) Figure 1 An isolated SEPIC converter. The magnetizing inductance of the transformer is shown as an explicit circuit element. Figure 2A 50 W off-line converter (NSC datasheet example). L C2 R N1 : N2 Q1 QAUX + V2 - CAUX V1 Figure 3 A forward converter with an active clamp.",
      "source_verified": true,
      "source_url": "https://ocw.mit.edu/courses/6-334-power-electronics-spring-2007/resources/hw5/",
      "license": "CC BY-NC-SA 4.0",
      "level": 3,
      "difficulty": "advanced"
    },
    {
      "id": "mit_6334_hw5_p1",
      "source": "MIT 6.334 Power Electronics",
      "homework": 5,
      "problem_number": "5.1",
      "problem_text": "Problem 5.1 Consider the isolated SEPIC converter of Fig. 1. (As with the flyback converter, the transformer is used as an energy-storage element. Figure 1 shows the transformer magnetizing inductance as an explicit circuit element.) You may assume the converter operates in heavy continuous conduction mode. a. What is the input to output conversion ratio with a transformer turns ratio of 1:n? b. If the nominal input voltage is 5 V, and the desired output voltage is 60 V, what is the optimum transformer turns ratio to minimize the device stresses? At what nominal duty ratio would the converter operate in this case? c. How do the device stresses of this case compare to that for a non-isolated indirect converter with the same input and output voltage magnitudes (cf KSV Sect. 6.6).",
      "source_verified": true,
      "source_url": "https://ocw.mit.edu/courses/6-334-power-electronics-spring-2007/resources/hw5/",
      "license": "CC BY-NC-SA 4.0",
      "level": 3,
      "difficulty": "advanced"
    },
    {
      "id": "mit_6334_hw9_p2",
      "source": "MIT 6.334 Power Electronics",
      "homework": 9,
      "problem_number": "9.2",
      "problem_text": "Problem 9.2 Also, calculate the average power dissipated in the two circuits. Figure 1 The resonant pole inverter HEXFE?'~Power MOSFET + Surface Mwnt Available in Tape % Reel Dynamic dvldt Rating RepetitiveAvalanche Rated * Fast Switching Ease of Paralleling * Srmple Drive Requirements hscrlptfan Third Generation HEXFETs from International Rectifier provide the designer with the best cornbhat~on01 tast switching, ruggedized devlm design, low on-rcrsfstanceand cost-effeetivcness. The SMP-220is a surfam mount p w e r packagacapable of ammmodating die sizes up to H E X 4 it provides thehighestpower capability and the lowest possible on-resfstancein any existing surface mount package. The SMD-220 1ssuitable for high current appl~cationsbecause of its low in:emal mnnercfion res~stanceand candiss~pateup to 2.OW In atypical surtace mountapplication. v, = 200v RDs(,,) = 0.80R ID= 5.2A ,, Absolute M~xlmumRatings -. >-.- --- i I Pnmmetsr -.-- - - -- ----- Mar. -- -.--.-. - , I1-- ~nits - I --I ( ~ 6 7 i ~ i ~ ; k - - ~ ~ a n i n u o u 5 Drain Current. Vos B 10V I ID _ rn . Tc = 1 -- OOiC __ , Conlinumrs Dram Current, Ves 10 - -------. - - - -V---<---.----.-- I I Linear Qeratlng -- --Factor -. - 0.40 - I WPC I Linenr - . .-Deratlng - - - Factor (PCB Mount)\" 0.025 ' I Gate-to-SourcsVoltage - -. P L I I S ~~valancheE n s q -. . ---0 ~valanenecurrent '1: -- F?epelilue~ v i a ~ ~ - - - - Energy 01 --- 5.0 I rnJ 1 -Peak ~ l o d ~ Recovev &!dl 3 - 1 -5.0-- ~, Jlmction . -and -storageTetweeture Ran* --I -55I0 + I 5 0 Soidennq.-Temperature. - kr - - 10 seconds 300 (1.6mm- - imm case) -1 9C ance I / I I dvldl <- - - ~J?_T_s~K-- I 1- - ------ Thermal Resist - I I Parameter Min.-- Max. T ~ _ - I Rwr, I 4- IJunction-I~Casc - - - .- - -- - - - - -a / - - --,- .,.?.? -- bikk ~_Rim Junction-!~-Ambient -- - (PCB mount]\"' - --- a0 \"CAW 1 1 R ~ M- I Junctron-to-Amblenl _ - - -- - _ -1 - - - -- - 62 ** When rnwnleclon F\" square PCB (FR-dor 0-10 Matwial), For r r ? m m m e n ~foo:pnnt and solderi",
      "source_verified": true,
      "source_url": "https://ocw.mit.edu/courses/6-334-power-electronics-spring-2007/resources/hw9/",
      "license": "CC BY-NC-SA 4.0",
      "level": 3,
      "difficulty": "advanced"
    },
    {
      "id": "gate_2013_q55",
      "source": "GATE Official",
      "year": 2013,
      "question_number": "55",
      "problem_type": "power_device",
      "problem_text": "Q.55 Appropriate transition i.e., Zero Voltage Switching (ZVS)/Zero Current Switching (ZCS) of the IGBTs during turn-on/turn-off is (A) ZVS during turn-off (B) ZVS during turn-on (C) ZCS during turn-off (D) ZCS during turn-on vo io +\u2010 Vdc",
      "keywords": [
        "IGBT"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Government of India / IISc Official",
      "level": 3,
      "difficulty": "advanced"
    },
    {
      "id": "gate_2008_q62",
      "source": "GATE Official (OCR)",
      "year": 2008,
      "question_number": "62",
      "problem_type": "inverter",
      "problem_text": "Q.62 A single phase voltage source inverter is feeding a purely inductive load as shown in the figure. The inverter is operated at 50 Hz in 180\u00b0 square wave mode. Assume that the load current does not have any de component. The peak value of the inductor current i, will be (A) 6.37 A (B) 10A (C)20A (D) 40A A 400 V, 50 Hz, 4 pole, 1400 rpm, star connected squirrel cage induction motor has the following parameters referred to the stator: R= 1.0Q, X,=X, =15Q Neglect stator resistance and core and rotational losses of the motor. The motor is controlled from a 3-phase voltage source inverter with constant V/f control. The stator line-to-line voltage (rms) and frequency to obtain the maximum torque at starting will be: (A) 20.6 V, 2.7 Hz (B) 133.3 V, 16.7 Hz (C) 266.6 V, 33.3Hz (D) 323.3 V, 40.3 Hz A single phase fully controlled converter bridge is used for electrical braking of a separately excited dc motor. The de motor load is represented by an equivalent circuit as shown in the fi gure. 22 150 V Assume that the load inductance is sufficient to ensure continuous and ripple free load current. The firing angle of the bridge for a load current of Ig = 10 A will be (A) 44\u00b0 (B) 51\u00b0 (C) 129\u00b0 (D) 136\u00b0 A three phase fully controlled bridge converter is feeding a load drawing a constant and ripple free load current of 10 A at a firing angle of 30\u00b0. The approximate Total Harmonic Distortion (%THD) and the rms value of fundamental component of the input current will respectively be (A) 31",
      "matched_patterns": [
        "bridge.*converter",
        "firing.angle",
        "inverter.*voltage"
      ],
      "extraction_method": "ocr",
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Government of India / IISc Official",
      "level": 3,
      "difficulty": "advanced"
    },
    {
      "id": "gate_2008_q70",
      "source": "GATE Official",
      "year": 2008,
      "question_number": "70",
      "problem_type": "thyristor_circuit",
      "problem_text": "Q.70 Figure shows a feedback system where K > 0. eee oo s(8+3)(s+10) a The range of K for which the system is stable will be given by (A) 0< K <30 (B) 0< K <39 (C) 0< K <390 (D) K >390 The transfer function of a system is given as 100 5\u00b0 +20s +100 This system is (A) an overdamped system (B) an underdamped system (C) a critically damped system (D) an unstable system Two sinusoidal signals p(@t)=A sin @t and q(@,1) are applied to X and Y inputs of a dual channel CRO. The Lissajous figure displayed on the screen is shown below: Y i) \u2014>*x The signal q(@,t) will be represented as (A) (@,)=A sino, @,=2a, (B) g(@t)=Asinwot, w,=a,/2 (\u00a9) g(@,t)= A cosa, @,=20, (D) q(@,t1)= A cosa@,t, @,=a@,/2 The ac bridge shown in the figure is used to measure the impedance Z. If the bridge is balanced for oscillator frequency f =2 kHz, then the impedance Z will be (A) (260 + j0) Q (B) (0 + j200) Q (C) (260 \u2014j200) Q (D) (260 + j200) Q EE 19/28 2008 MAIN PAPER - EE Common Data Questions Common Data for Questions 71, 72 and 73: Consider a power system shown below: Va x x Veo Given that: V,, =V,, =1.0+ j0.0 pu; The positive sequence impedances are Z,, = Z,, =0.001+ 0.01 pu and Z, = 0.006 + j0.06 pu. 3-phase Base MVA = 100 Voltage base = 400 kV (Line to Line) Nominal system frequency = 50 Hz The reference voltage for phase \u2018a\u2019 is defined as v(t) = V,, cos(@t) . A symmetrical three phase fault occurs at centre of the line, i.e. point \u2018F\u2019 at time t,. The positive sequence impedance from source S, to point ",
      "keywords": [
        "SCR"
      ],
      "source_verified": true,
      "source_url": "https://gate2024.iisc.ac.in/download/",
      "license": "Government of India / IISc Official",
      "level": 4,
      "difficulty": "expert"
    }
  ]
}