{
  "Top": "axi_interfaces",
  "RtlTop": "axi_interfaces",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flgb2104",
    "Speed": "-1-e"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_array_partition axi_interfaces ",
      "set_directive_interface axi_interfaces ",
      "set_directive_array_partition axi_interfaces ",
      "set_directive_interface axi_interfaces ",
      "set_directive_unroll axi_interfaces\/For_Loop -factor 8",
      "set_directive_pipeline axi_interfaces\/For_Loop -rewind",
      "set_directive_interface axi_interfaces "
    ],
    "DirectiveInfo": [
      "array_partition axi_interfaces {{partition positionBooleanCmd} {variable positionBooleanTextRequiredd_o} {cyclic positionBoolean0type} {factor 8} {dim 1}} {}",
      "interface axi_interfaces {{axis positionBoolean0mode} {register positionBoolean1} {both positionBoolean0register_mode} {port positionBooleanTextRequiredd_o}} {}",
      "array_partition axi_interfaces {{partition positionBooleanCmd} {variable positionBooleanTextRequiredd_i} {cyclic positionBoolean0type} {factor 8} {dim 1}} {}",
      "interface axi_interfaces {{axis positionBoolean0mode} {register positionBoolean1} {both positionBoolean0register_mode} {port positionBooleanTextRequiredd_i}} {}",
      "unroll axi_interfaces\/For_Loop {{factor 8}} {}",
      "pipeline axi_interfaces\/For_Loop {{rewind positionBoolean1}} {}",
      "interface axi_interfaces {{s_axilite positionBoolean0mode} {port positionBooleanTextRequiredreturn}} {}"
    ]
  },
  "Args": {
    "d_o": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "short",
        "dataWidth": "16",
        "arraySizes": ["32"]
      }
    },
    "d_i": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "short",
        "dataWidth": "16",
        "arraySizes": ["32"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "4",
    "Uncertainty": "0.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "axi_interfaces",
    "Version": "1.0",
    "DisplayName": "Axi_interfaces",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/axi_interfaces.c"],
    "Vhdl": [
      "impl\/vhdl\/axi_interfaces_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/axi_interfaces.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/axi_interfaces_AXILiteS_s_axi.v",
      "impl\/verilog\/axi_interfaces.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/axi_interfaces_v1_0\/data\/axi_interfaces.mdd",
      "impl\/misc\/drivers\/axi_interfaces_v1_0\/data\/axi_interfaces.tcl",
      "impl\/misc\/drivers\/axi_interfaces_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/axi_interfaces_v1_0\/src\/xaxi_interfaces.c",
      "impl\/misc\/drivers\/axi_interfaces_v1_0\/src\/xaxi_interfaces.h",
      "impl\/misc\/drivers\/axi_interfaces_v1_0\/src\/xaxi_interfaces_hw.h",
      "impl\/misc\/drivers\/axi_interfaces_v1_0\/src\/xaxi_interfaces_linux.c",
      "impl\/misc\/drivers\/axi_interfaces_v1_0\/src\/xaxi_interfaces_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/wrk\/ETH_ToE_Github\/ug871-design-files\/Interface_Synthesis\/lab4\/axi_interfaces_prj\/solution2\/.autopilot\/db\/axi_interfaces.design.xml",
    "DebugDir": "C:\/wrk\/ETH_ToE_Github\/ug871-design-files\/Interface_Synthesis\/lab4\/axi_interfaces_prj\/solution2\/.debug",
    "ProtoInst": ["C:\/wrk\/ETH_ToE_Github\/ug871-design-files\/Interface_Synthesis\/lab4\/axi_interfaces_prj\/solution2\/.debug\/axi_interfaces.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS d_o_0 d_o_1 d_o_2 d_o_3 d_o_4 d_o_5 d_o_6 d_o_7 d_i_0 d_i_1 d_i_2 d_i_3 d_i_4 d_i_5 d_i_6 d_i_7",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "d_i_0": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "d_i_0",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "d_i_1": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "d_i_1",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "d_i_2": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "d_i_2",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "d_i_3": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "d_i_3",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "d_i_4": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "d_i_4",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "d_i_5": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "d_i_5",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "d_i_6": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "d_i_6",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "d_i_7": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "d_i_7",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "d_o_0": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "d_o_0",
      "has_tready": "1",
      "ctype": {
        "TREADY": {"Type": "bool"},
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "d_o_1": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "d_o_1",
      "has_tready": "1",
      "ctype": {
        "TREADY": {"Type": "bool"},
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "d_o_2": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "d_o_2",
      "has_tready": "1",
      "ctype": {
        "TREADY": {"Type": "bool"},
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "d_o_3": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "d_o_3",
      "has_tready": "1",
      "ctype": {
        "TREADY": {"Type": "bool"},
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "d_o_4": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "d_o_4",
      "has_tready": "1",
      "ctype": {
        "TREADY": {"Type": "bool"},
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "d_o_5": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "d_o_5",
      "has_tready": "1",
      "ctype": {
        "TREADY": {"Type": "bool"},
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "d_o_6": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "d_o_6",
      "has_tready": "1",
      "ctype": {
        "TREADY": {"Type": "bool"},
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "d_o_7": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "d_o_7",
      "has_tready": "1",
      "ctype": {
        "TREADY": {"Type": "bool"},
        "TDATA": {
          "Type": "integer signed",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "AXILiteS",
      "bundle_role": "interrupt"
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "d_o_0_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_o_0_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_o_0_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "d_o_1_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_o_1_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_o_1_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "d_o_2_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_o_2_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_o_2_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "d_o_3_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_o_3_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_o_3_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "d_o_4_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_o_4_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_o_4_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "d_o_5_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_o_5_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_o_5_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "d_o_6_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_o_6_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_o_6_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "d_o_7_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "d_o_7_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "d_o_7_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "d_i_0_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "d_i_0_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "d_i_0_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "d_i_1_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "d_i_1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "d_i_1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "d_i_2_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "d_i_2_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "d_i_2_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "d_i_3_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "d_i_3_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "d_i_3_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "d_i_4_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "d_i_4_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "d_i_4_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "d_i_5_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "d_i_5_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "d_i_5_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "d_i_6_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "d_i_6_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "d_i_6_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "d_i_7_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "d_i_7_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "d_i_7_TREADY": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "axi_interfaces"},
    "Info": {"axi_interfaces": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"axi_interfaces": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "5",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 initiation interval(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "1.541"
        },
        "Loops": [{
            "Name": "For_Loop",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "882",
          "LUT": "1344",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "axi_interfaces",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2019-10-02 09:52:40 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1.3"
  }
}
