[{"DBLP title": "Path2SL: Leveraging InfiniBand Resources to Reduce Head-of-Line Blocking in Fat Trees.", "DBLP authors": ["German Maglione Mathey", "Jes\u00fas Escudero-Sahuquillo", "Pedro Javier Garc\u00eda", "Francisco J. Quiles", "Jos\u00e9 Duato"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2019.2949280", "OA papers": [{"PaperId": "https://openalex.org/W2982116065", "PaperTitle": "Path2SL: Leveraging InfiniBand Resources to Reduce Head-of-Line Blocking in Fat Trees", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Castilla-La Mancha": 4.0, "Polytechnic University of Puerto Rico": 1.0}, "Authors": ["German Maglione-Mathey", "Jesus Escudero-Sahuquillo", "Pedro Celiny Ramos Garcia", "Francisco J. Quiles", "Jos\u00e9 Duato"]}]}, {"DBLP title": "A Bunch-of-Wires (BoW) Interface for Interchiplet Communication.", "DBLP authors": ["Ramin Farjadrad", "Mark Kuemerle", "Bapi Vinnakota"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2019.2950352", "OA papers": [{"PaperId": "https://openalex.org/W2983878317", "PaperTitle": "A Bunch-of-Wires (BoW) Interface for Interchiplet Communication", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Marvell (Israel)": 2.0, "Talumbra Services": 1.0}, "Authors": ["Ramin Farjadrad", "Mark Kuemerle", "Bapi Vinnakota"]}]}, {"DBLP title": "Toward FPGA-Based HPC: Advancing Interconnect Technologies.", "DBLP authors": ["Joshua Lant", "Javier Navaridas", "Mikel Luj\u00e1n", "John Goodacre"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2019.2950655", "OA papers": [{"PaperId": "https://openalex.org/W2985435314", "PaperTitle": "Toward FPGA-Based HPC: Advancing Interconnect Technologies", "Year": 2020, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Manchester": 4.0}, "Authors": ["Joshua Lant", "Javier Navaridas", "Mikel Luj\u00e1n", "John Goodacre"]}]}, {"DBLP title": "Communication Profiling and Characterization of Deep-Learning Workloads on Clusters With High-Performance Interconnects.", "DBLP authors": ["Ammar Ahmad Awan", "Arpan Jain", "Ching-Hsiang Chu", "Hari Subramoni", "Dhabaleswar K. Panda"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2019.2949986", "OA papers": [{"PaperId": "https://openalex.org/W2985247698", "PaperTitle": "Communication Profiling and Characterization of Deep-Learning Workloads on Clusters With High-Performance Interconnects", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"The Ohio State University": 5.0}, "Authors": ["Ammar Ahmad Awan", "Arpan Jain", "Ching-Hsiang Chu", "Hari Subramoni", "D.K. Panda"]}]}, {"DBLP title": "High-Quality Fault Resiliency in Fat Trees.", "DBLP authors": ["John Gliksberg", "Antoine Capra", "Alexandre Louvet", "Pedro Javier Garc\u00eda", "Devan Sohier"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2019.2949978", "OA papers": [{"PaperId": "https://openalex.org/W2984589658", "PaperTitle": "High-Quality Fault Resiliency in Fat Trees", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Versailles Saint-Quentin-en-Yvelines University": 2.0, "Atos (France)": 2.0, "Castilla-La Mancha University": 1.0}, "Authors": ["John Gliksberg", "Antoine Capra", "Alexandre Louvet", "Pedro Celiny Ramos Garcia", "Devan Sohier"]}]}, {"DBLP title": "A High-Throughput Network Processor Architecture for Latency-Critical Applications.", "DBLP authors": ["Sourav Roy", "Arvind Kaushik", "Rajkumar Agrawal", "Joseph Gergen", "Wim Rouwet", "John Arends"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2019.2958896", "OA papers": [{"PaperId": "https://openalex.org/W2995326097", "PaperTitle": "A High-Throughput Network Processor Architecture for Latency-Critical Applications", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"NXP (Germany)": 6.0}, "Authors": ["Sourav Roy", "Arvind Kaushik", "Rajkumar Agrawal", "Joseph Gergen", "Wim Rouwet", "John H. Arends"]}]}, {"DBLP title": "Warp: A Hardware Platform for Efficient Multimodal Sensing With Adaptive Approximation.", "DBLP authors": ["Phillip Stanley-Marbell", "Martin C. Rinard"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2019.2951004", "OA papers": [{"PaperId": "https://openalex.org/W2998743491", "PaperTitle": "Warp: A Hardware Platform for Efficient Multimodal Sensing With Adaptive Approximation", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Cambridge": 1.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Phillip Stanley-Marbell", "Martin Rinard"]}]}, {"DBLP title": "\u0394NN: Power-Efficient Neural Network Acceleration Using Differential Weights.", "DBLP authors": ["Hoda Mahdiani", "Alireza Khadem", "Azam Ghanbari", "Mehdi Modarressi", "Farima Fattahi-Bayat", "Masoud Daneshtalab"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2019.2948345", "OA papers": [{"PaperId": "https://openalex.org/W2981641140", "PaperTitle": "\u0394NN: Power-efficient Neural Network Acceleration using Differential Weights", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Tehran": 5.0, "M\u00e4lardalen University": 1.0}, "Authors": ["Hoda Mahdiani", "Alireza Khadem", "Azam Ghanbari", "Mehdi Modarressi", "Farima Fattahi-Bayat", "Masoud Daneshtalab"]}]}, {"DBLP title": "AutoML for Architecting Efficient and Specialized Neural Networks.", "DBLP authors": ["Han Cai", "Ji Lin", "Yujun Lin", "Zhijian Liu", "Kuan Wang", "Tianzhe Wang", "Ligeng Zhu", "Song Han"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2019.2953153", "OA papers": [{"PaperId": "https://openalex.org/W2985462664", "PaperTitle": "AutoML for Architecting Efficient and Specialized Neural Networks", "Year": 2020, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Massachusetts Institute of Technology": 8.0}, "Authors": ["Han Cai", "Jiun-Hung Lin", "Yu-Jun Lin", "Zhijian Liu", "Kuan Wen Wang", "Tianzhe Wang", "Ligeng Zhu", "Song Han"]}]}, {"DBLP title": "In-Hardware Moving Compute to Data Model to Accelerate Thread Synchronization on Large Multicores.", "DBLP authors": ["Masab Ahmad", "Halit Dogan", "Jos\u00e9 A. Joao", "Omer Khan"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2019.2955079", "OA papers": [{"PaperId": "https://openalex.org/W2990198564", "PaperTitle": "In-Hardware Moving Compute to Data Model to Accelerate Thread Synchronization on Large Multicores", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Connecticut": 3.0, "Arm Research": 1.0}, "Authors": ["Masab Ahmad", "Halit Dogan", "Jos\u00e9 A. Joao", "Omer Khan"]}]}, {"DBLP title": "MLPerf: An Industry Standard Benchmark Suite for Machine Learning Performance.", "DBLP authors": ["Peter Mattson", "Hanlin Tang", "Gu-Yeon Wei", "Carole-Jean Wu", "Vijay Janapa Reddi", "Christine Cheng", "Cody Coleman", "Greg Diamos", "David Kanter", "Paulius Micikevicius", "David A. Patterson", "Guenther Schmuelling"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2974843", "OA papers": [{"PaperId": "https://openalex.org/W3008591352", "PaperTitle": "MLPerf: An Industry Standard Benchmark Suite for Machine Learning Performance", "Year": 2020, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"Google (United States)": 1.5, "Intel (United States)": 2.0, "Harvard University Press": 2.0, "Meta (United States)": 0.5, "Arizona State University": 0.5, "Stanford University": 1.0, "Landing AI": 1.0, "Diagnostics for the Real World (United Kingdom)": 1.0, "Nvidia (United Kingdom)": 1.0, "University of California, Berkeley": 0.5, "Microsoft (United States)": 1.0}, "Authors": ["Peter Mattson", "Hanlin Tang", "Gu-Yeon Wei", "Carole-Jean Wu", "Vijay Janapa Reddi", "Christine S. Cheng", "Cody Coleman", "Greg Diamos", "David R. Kanter", "Paulius Micikevicius", "David A. Patterson", "Guenther Schmuelling"]}]}, {"DBLP title": "Habana Labs Purpose-Built AI Inference and Training Processor Architectures: Scaling AI Training Systems Using Standard Ethernet With Gaudi Processor.", "DBLP authors": ["Eitan Medina", "Eran Dagan"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2975185", "OA papers": [{"PaperId": "https://openalex.org/W3006732000", "PaperTitle": "Habana Labs Purpose-Built AI Inference and Training Processor Architectures: Scaling AI Training Systems Using Standard Ethernet With Gaudi Processor", "Year": 2020, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Habana Labs": 2.0}, "Authors": ["Eitan Medina", "Eran Dagan"]}]}, {"DBLP title": "Compute Solution for Tesla's Full Self-Driving Computer.", "DBLP authors": ["Emil Talpes", "Atchyuth Gorti", "Gagandeep S. Sachdev", "Debjit Das Sarma", "Ganesh Venkataramanan", "Peter Bannon", "Bill McGee", "Benjamin Floering", "Ankit Jalote", "Christopher Hsiong", "Sahil Arora"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2975764", "OA papers": [{"PaperId": "https://openalex.org/W3007788310", "PaperTitle": "Compute Solution for Tesla's Full Self-Driving Computer", "Year": 2020, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"Tesla (United States)": 11.0}, "Authors": ["Emil Talpes", "Atchyuth K. Gorti", "Gagandeep S. Sachdev", "Debjit Das Sarma", "Ganesh Venkataramanan", "Peter R. Bannon", "Bill McGee", "Benjamin Floering", "A. Jalote", "Christopher Hsiong", "Sahil Arora"]}]}, {"DBLP title": "RTX on - The NVIDIA Turing GPU.", "DBLP authors": ["John Burgess"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2971677", "OA papers": [{"PaperId": "https://openalex.org/W3004853346", "PaperTitle": "RTX on\u2014The NVIDIA Turing GPU", "Year": 2020, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"Nvidia (United Kingdom)": 1.0}, "Authors": ["John Burgess"]}]}, {"DBLP title": "The AMD \"Zen 2\" Processor.", "DBLP authors": ["David Suggs", "Mahesh Subramony", "Dan Bouvier"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2974217", "OA papers": [{"PaperId": "https://openalex.org/W3008874958", "PaperTitle": "The AMD \u201cZen 2\u201d Processor", "Year": 2020, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Advanced Micro Devices (Canada)": 3.0}, "Authors": ["David Welch Suggs", "Mahesh Subramony", "Dan Bouvier"]}]}, {"DBLP title": "The Arm Neoverse N1 Platform: Building Blocks for the Next-Gen Cloud-to-Edge Infrastructure SoC.", "DBLP authors": ["Andrea Pellegrini", "Ashok Kumar Tummala", "Jamshed Jalal", "Mark Werkheiser", "Anitha Kona", "Nigel Stephens", "Magnus Bruce", "Yasuo Ishii", "Joseph Pusdesris", "Abhishek Raja", "Chris Abernathy", "Jinson Koppanalil", "Tushar Ringe"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2972222", "OA papers": [{"PaperId": "https://openalex.org/W3004423738", "PaperTitle": "The Arm Neoverse N1 Platform: Building Blocks for the Next-Gen Cloud-to-Edge Infrastructure SoC", "Year": 2020, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"American Rock Mechanics Association": 13.0}, "Authors": ["Andrea Pellegrini", "Tummala Ashok Kumar", "Jamshed Jalal", "Mark David Werkheiser", "Kona Anitha", "Nigel John Stephens", "Magnus K. Bruce", "Yasuo Ishii", "Joseph Pusdesris", "Abhishek Raja", "Chris Abernathy", "Jinson Koppanalil", "T. Ringe"]}]}, {"DBLP title": "TeraPHY: A Chiplet Technology for Low-Power, High-Bandwidth In-Package Optical I/O.", "DBLP authors": ["Mark T. Wade", "Roy Meade", "Chandru Ramamurthy", "Michael Rust", "Forrest Sedgwick", "Vladimir Stojanovic", "Derek Van Orden", "Chong Zhang", "Chen Sun", "Sergey Y. Shumarayev", "Conor O'Keeffe", "Erik Anderson", "Tim T. Hoang", "David Kehlet", "Ravi V. Mahajan", "Matthew T. Guzy", "Allen Chan", "Tina Tran", "Shahab Ardalan", "Pavan Bhargava", "Sidney Buchbinder", "Michael L. Davenport", "John Michael Fini", "Haiwei Lu", "Chen Li"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2976067", "OA papers": [{"PaperId": "https://openalex.org/W3006702698", "PaperTitle": "TeraPHY: A Chiplet Technology for Low-Power, High-Bandwidth In-Package Optical I/O", "Year": 2020, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Ayar Labs (United States)": 17.0, "INTEL Corporation#TAB#": 8.0}, "Authors": ["Mark Wade", "Roy Meade", "Chandru Ramamurthy", "Michael K. Rust", "Forrest G. Sedgwick", "Vladimir Stojanovic", "Derek Van Orden", "Chong Zhang", "Chen Sun", "Sergey Y. Shumarayev", "Conor O'Keeffe", "Erik H. Anderson", "Tim Tri Hoang", "David Kehlet", "Ravi Mahajan", "Matthew T. Guzy", "Allen W. Chan", "Tina N. Tran", "Shahab Ardalan", "Pavan Bhargava", "Sidney Buchbinder", "Michael L. Davenport", "John M. Fini", "Haiwei Lu", "Chen Li"]}]}, {"DBLP title": "The 2019 Top Picks in Computer Architecture.", "DBLP authors": ["Hyesoon Kim"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2992834", "OA papers": [{"PaperId": "https://openalex.org/W3032076680", "PaperTitle": "The 2019 Top Picks in Computer Architecture", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 1.0}, "Authors": ["Hyesoon Kim"]}]}, {"DBLP title": "Unveiling the Hardware and Software Implications of Microservices in Cloud and Edge Systems.", "DBLP authors": ["Yu Gan", "Yanqi Zhang", "Dailun Cheng", "Ankitha Shetty", "Priyal Rathi", "Nayan Katarki", "Ariana Bruno", "Justin Hu", "Brian Ritchken", "Brendon Jackson", "Kelvin Hu", "Meghna Pancholi", "Yuan He", "Brett Clancy", "Chris Colen", "Fukang Wen", "Catherine Leung", "Siyuan Wang", "Leon Zaruvinsky", "Mateo Espinosa", "Rick Lin", "Zhongling Liu", "Jake Padilla", "Christina Delimitrou"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2985960", "OA papers": [{"PaperId": "https://openalex.org/W3020113572", "PaperTitle": "Unveiling the Hardware and Software Implications of Microservices in Cloud and Edge Systems", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Cornell University": 24.0}, "Authors": ["Yu Gan", "Yanqi Zhang", "Dailun Cheng", "Ankitha Shetty", "Priyal Rathi", "Nayan Katarki", "Ariana Bruno", "J. Y. Hu", "Brian Ritchken", "Brendon Jackson", "Kelvin Hu", "Meghna Pancholi", "Yuan He", "Brett Clancy", "Chris Colen", "Fukang Wen", "Catherine Leung", "Siyuan Wang", "Leon Zaruvinsky", "Mateo Espinosa", "Rick C.S. Lin", "Zhongling Liu", "Jake Padilla", "Christina Delimitrou"]}]}, {"DBLP title": "MAESTRO: A Data-Centric Approach to Understand Reuse, Performance, and Hardware Cost of DNN Mappings.", "DBLP authors": ["Hyoukjun Kwon", "Prasanth Chatarasi", "Vivek Sarkar", "Tushar Krishna", "Michael Pellauer", "Angshuman Parashar"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2985963", "OA papers": [{"PaperId": "https://openalex.org/W3017521908", "PaperTitle": "MAESTRO: A Data-Centric Approach to Understand Reuse, Performance, and Hardware Cost of DNN Mappings", "Year": 2020, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {" GEORGIA TECHNOLOGY": 4.0, "Nvidia (United States)": 2.0}, "Authors": ["Hyoukjun Kwon", "Prasanth Chatarasi", "Vivek Sarkar", "Tushar Krishna", "Michael Pellauer", "Angshuman Parashar"]}]}, {"DBLP title": "Energy-Efficient Video Processing for Virtual Reality.", "DBLP authors": ["Yue Leng", "Jian Huang", "Chi-Chun Chen", "Qiuyue Sun", "Yuhao Zhu"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2985692", "OA papers": [{"PaperId": "https://openalex.org/W3015440275", "PaperTitle": "Energy-Efficient Video Processing for Virtual Reality", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0, "University of Rochester": 3.0}, "Authors": ["Yue Leng", "Jian Huang", "Chi-Chun Chen", "Qiuyue Sun", "Yuhao Zhu"]}]}, {"DBLP title": "Towards General-Purpose Acceleration: Finding Structure in Irregularity.", "DBLP authors": ["Vidushi Dadu", "Jian Weng", "Sihao Liu", "Tony Nowatzki"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2986199", "OA papers": [{"PaperId": "https://openalex.org/W3016292310", "PaperTitle": "Towards General-Purpose Acceleration: Finding Structure in Irregularity", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Vidushi Dadu", "Jian-Gang Weng", "Sihao Liu", "Tony Nowatzki"]}]}, {"DBLP title": "Varifocal Storage: Dynamic Multiresolution Data Storage.", "DBLP authors": ["Yu-Ching Hu", "Murtuza Lokhandwala", "Te I", "Hung-Wei Tseng"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2985955", "OA papers": [{"PaperId": "https://openalex.org/W3015878220", "PaperTitle": "Varifocal Storage: Dynamic Multiresolution Data Storage", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Riverside": 2.0, "North Carolina State University": 1.0, "Google (United States)": 1.0}, "Authors": ["Yu-Ching Hu", "Murtuza Lokhandwala", "Te I", "Hung-Wei Tseng"]}]}, {"DBLP title": "AsmDB: Understanding and Mitigating Front-End Stalls in Warehouse-Scale Computers.", "DBLP authors": ["Nayana Prasad Nagendra", "Grant Ayers", "David I. August", "Hyoun Kyu Cho", "Svilen Kanev", "Christos Kozyrakis", "Trivikram Krishnamurthy", "Heiner Litz", "Tipp Moseley", "Parthasarathy Ranganathan"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2986212", "OA papers": [{"PaperId": "https://openalex.org/W3016855035", "PaperTitle": "AsmDB: Understanding and Mitigating Front-End Stalls in Warehouse-Scale Computers", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Princeton University": 2.0, "Google (United States)": 5.0, "Stanford University": 1.0, "Nvidia (United Kingdom)": 1.0, "University of California, Santa Cruz": 1.0}, "Authors": ["Nayana Prasad Nagendra", "Grant Ayers", "David A. August", "Hyoun Oh Cho", "Svilen Kanev", "Christos Kozyrakis", "Trivikram Krishnamurthy", "Heiner Litz", "Tipp Moseley", "Parthasarathy Ranganathan"]}]}, {"DBLP title": "Extending the Frontier of Quantum Computers With Qutrits.", "DBLP authors": ["Pranav Gokhale", "Jonathan M. Baker", "Casey Duckering", "Frederic T. Chong", "Natalie C. Brown", "Kenneth R. Brown"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2985976", "OA papers": [{"PaperId": "https://openalex.org/W3016803764", "PaperTitle": "Extending the Frontier of Quantum Computers With Qutrits", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Chicago": 4.0, "Georgia Institute of Technology": 1.0, "Duke University": 1.0}, "Authors": ["Pranav Gokhale", "Jonathan B. Baker", "Casey Duckering", "Frederic T. Chong", "Natalie Brown", "Kenneth H. Brown"]}]}, {"DBLP title": "Architecting Noisy Intermediate-Scale Quantum Computers: A Real-System Study.", "DBLP authors": ["Prakash Murali", "Norbert Matthias Linke", "Margaret Martonosi", "Ali JavadiAbhari", "Nhung Hong Nguyen", "Cinthia Huerta Alderete"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2985683", "OA papers": [{"PaperId": "https://openalex.org/W3015955120", "PaperTitle": "Architecting Noisy Intermediate-Scale Quantum Computers: A Real-System Study", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Princeton University": 2.0, "Joint Quantum Institute": 0.5, "University of Mary": 0.5, "IBM (United States)": 1.0, "University of Maryland, College Park": 1.0, "Optica": 1.0}, "Authors": ["Prakash Murali", "Norbert M. Linke", "Margaret Martonosi", "Ali Javadi Abhari", "Nhung X. Nguyen", "Cinthia Huerta Alderete"]}]}, {"DBLP title": "Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data.", "DBLP authors": ["Jiyong Yu", "Mengjia Yan", "Artem Khyzha", "Adam Morrison", "Josep Torrellas", "Christopher W. Fletcher"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2985359", "OA papers": [{"PaperId": "https://openalex.org/W2979780468", "PaperTitle": "Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data", "Year": 2019, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "Massachusetts Institute of Technology": 1.0, "Tel Aviv University": 2.0}, "Authors": ["Jiyong Yu", "Mengjia Yan", "Artem Khyzha", "Adam Morrison", "Josep Torrellas", "Christopher D.M. Fletcher"]}]}, {"DBLP title": "MicroScope: Enabling Microarchitectural Replay Attacks.", "DBLP authors": ["Dimitrios Skarlatos", "Mengjia Yan", "Bhargava Gopireddy", "Read Sprabery", "Josep Torrellas", "Christopher W. Fletcher"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2986204", "OA papers": [{"PaperId": "https://openalex.org/W3016293720", "PaperTitle": "MicroScope: Enabling Microarchitectural Replay Attacks", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "Massachusetts Institute of Technology": 1.0, "Nvidia (United Kingdom)": 1.0, "Google (United States)": 1.0}, "Authors": ["Dimitrios Skarlatos", "Mengjia Yan", "Bhargava Gopireddy", "Read Sprabery", "Josep Torrellas", "Christopher D.M. Fletcher"]}]}, {"DBLP title": "Creating Foundations for Secure Microarchitectures With Data-Oblivious ISA Extensions.", "DBLP authors": ["Jiyong Yu", "Lucas Hsiung", "Mohamad El Hajj", "Christopher W. Fletcher"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2985366", "OA papers": [{"PaperId": "https://openalex.org/W3016263853", "PaperTitle": "Creating Foundations for Secure Microarchitectures with Data-Oblivious ISA Extensions", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "SciFive": 1.0}, "Authors": ["Jiyong Yu", "Lucas Hsiung", "Mohamad El Hajj", "Christopher D.M. Fletcher"]}]}, {"DBLP title": "Trace Wringing for Program Trace Privacy.", "DBLP authors": ["Deeksha Dangwal", "Weilong Cui", "Joseph McMahan", "Timothy Sherwood"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2986113", "OA papers": [{"PaperId": "https://openalex.org/W3016189373", "PaperTitle": "Trace Wringing for Program Trace Privacy", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Santa Barbara": 2.0, "Google (United States)": 1.0, "University of Washington": 1.0}, "Authors": ["Deeksha Dangwal", "Weilong Cui", "Joseph McMahan", "Timothy Sherwood"]}]}, {"DBLP title": "Agile and Open-Source Hardware.", "DBLP authors": ["Yungang Bao", "Trevor E. Carlson"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.3002606", "OA papers": [{"PaperId": "https://openalex.org/W3039382295", "PaperTitle": "Agile and Open-Source Hardware", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chinese Academy of Sciences": 1.0, "National University of Singapore": 1.0}, "Authors": ["Yungang Bao", "Trevor E. Carlson"]}]}, {"DBLP title": "Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs.", "DBLP authors": ["Alon Amid", "David Biancolin", "Abraham Gonzalez", "Daniel Grubb", "Sagar Karandikar", "Harrison Liew", "Albert Magyar", "Howard Mao", "Albert J. Ou", "Nathan Pemberton", "Paul Rigge", "Colin Schmidt", "John Charles Wright", "Jerry Zhao", "Yakun Sophia Shao", "Krste Asanovic", "Borivoje Nikolic"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2996616", "OA papers": [{"PaperId": "https://openalex.org/W3027968530", "PaperTitle": "Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs", "Year": 2020, "CitationCount": 60, "EstimatedCitation": 60, "Affiliations": {"University of California, Berkeley": 17.0}, "Authors": ["Alon Amid", "David Biancolin", "Abraham Gonzalez", "Daniel Grubb", "Sagar Karandikar", "Harrison Liew", "Albert Magyar", "Howard Mao", "Albert Ou", "Nathan Pemberton", "Paul Rigge", "Colin Schmidt", "John Wright", "Jerry Zhao", "Yakun Sophia Shao", "Krste Asanovic", "Borivoje Nikolic"]}]}, {"DBLP title": "OpenPiton at 5: A Nexus for Open and Agile Hardware Design.", "DBLP authors": ["Jonathan Balkind", "Ting-Jung Chang", "Paul J. Jackson", "Georgios Tziantzioulis", "Ang Li", "Fei Gao", "Alexey Lavrov", "Grigory Chirkov", "Jinzheng Tu", "Mohammad Shahrad", "David Wentzlaff"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2997706", "OA papers": [{"PaperId": "https://openalex.org/W3032789745", "PaperTitle": "OpenPiton at 5: A Nexus for Open and Agile Hardware Design", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Princeton University": 11.0}, "Authors": ["Jonathan Balkind", "Ting-Jung Chang", "Paul Jackson", "Georgios Tziantzioulis", "Ang Li", "Fei Gao", "Alexey Lavrov", "Grigory Chirkov", "Jinzheng Tu", "Mohammad Shahrad", "David Wentzlaff"]}]}, {"DBLP title": "CHIPKIT: An Agile, Reusable Open-Source Framework for Rapid Test Chip Development.", "DBLP authors": ["Paul N. Whatmough", "Marco Donato", "Glenn G. Ko", "Sae Kyu Lee", "David Brooks", "Gu-Yeon Wei"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2995809", "OA papers": [{"PaperId": "https://openalex.org/W3101211091", "PaperTitle": "CHIPKIT: An Agile, Reusable Open-Source Framework for Rapid Test Chip Development", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Harvard University Press": 5.0, "IBM research": 1.0}, "Authors": ["Paul N. Whatmough", "Marco Donato", "Glenn G. Ko", "Sae Hwan Lee", "David J. Brooks", "Gu-Yeon Wei"]}]}, {"DBLP title": "OpenFPGA: An Open-Source Framework for Agile Prototyping Customizable FPGAs.", "DBLP authors": ["Xifan Tang", "Edouard Giacomin", "Baudouin Chauviere", "Aur\u00e9lien Alacchi", "Pierre-Emmanuel Gaillardon"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2995854", "OA papers": [{"PaperId": "https://openalex.org/W3027559990", "PaperTitle": "OpenFPGA: An Open-Source Framework for Agile Prototyping Customizable FPGAs", "Year": 2020, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Utah": 5.0}, "Authors": ["Xifan Tang", "Edouard Giacomin", "Baudouin Chauviere", "Aurelien Alacchi", "Pierre-Emmanuel Gaillardon"]}]}, {"DBLP title": "SymbiFlow and VPR: An Open-Source Design Flow for Commercial and Novel FPGAs.", "DBLP authors": ["Kevin E. Murray", "Mohamed A. Elgammal", "Vaughn Betz", "Tim Ansell", "Keith Rothman", "Alessandro Comodi"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2998435", "OA papers": [{"PaperId": "https://openalex.org/W3028955404", "PaperTitle": "SymbiFlow and VPR: An Open-Source Design Flow for Commercial and Novel FPGAs", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Toronto": 3.0, "Google (United States)": 2.0, "Antmicro": 1.0}, "Authors": ["Kevin Murray", "Mohamed A. Elgammal", "Vaughn Betz", "Tim Ansell", "Keith Rothman", "Alessandro Comodi"]}]}, {"DBLP title": "PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification.", "DBLP authors": ["Shunning Jiang", "Peitian Pan", "Yanghui Ou", "Christopher Batten"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2997638", "OA papers": [{"PaperId": "https://openalex.org/W3031264475", "PaperTitle": "PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification", "Year": 2020, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Cornell University": 4.0}, "Authors": ["Shunning Jiang", "Peitian Pan", "Yanghui Ou", "Christopher Batten"]}]}, {"DBLP title": "LiveHD: A Productive Live Hardware Development Flow.", "DBLP authors": ["Sheng-Hong Wang", "Rafael Trapani Possignolo", "Haven Blake Skinner", "Jose Renau"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2996508", "OA papers": [{"PaperId": "https://openalex.org/W3026765731", "PaperTitle": "LiveHD: A Productive Live Hardware Development Flow", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Santa Cruz": 4.0}, "Authors": ["Shenghong Wang", "Rafael Trapani Possignolo", "Haven Skinner", "Jose Renau"]}]}, {"DBLP title": "Agile Hardware Development and Instrumentation With PyRTL.", "DBLP authors": ["Deeksha Dangwal", "Georgios Tzimpragos", "Timothy Sherwood"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2997704", "OA papers": [{"PaperId": "https://openalex.org/W3030488445", "PaperTitle": "Agile Hardware Development and Instrumentation With PyRTL", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["Deeksha Dangwal", "Georgios Tzimpragos", "Timothy Sherwood"]}]}, {"DBLP title": "Generating Systolic Array Accelerators With Reusable Blocks.", "DBLP authors": ["Liancheng Jia", "Liqiang Lu", "Xuechao Wei", "Yun Liang"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2997611", "OA papers": [{"PaperId": "https://openalex.org/W3031172388", "PaperTitle": "Generating Systolic Array Accelerators With Reusable Blocks", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"King University": 1.5, "Peking University": 1.5, "Alibaba Group (China)": 1.0}, "Authors": ["Liancheng Jia", "Xi Gao", "Xuechao Wei", "Yun Liang"]}]}, {"DBLP title": "BlackParrot: An Agile Open-Source RISC-V Multicore for Accelerator SoCs.", "DBLP authors": ["Daniel Petrisko", "Farzam Gilani", "Mark Wyse", "Dai Cheol Jung", "Scott Davidson", "Paul Gao", "Chun Zhao", "Zahra Azad", "Sadullah Canakci", "Bandhav Veluri", "Tavio Guarino", "Ajay Joshi", "Mark Oskin", "Michael Bedford Taylor"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2996145", "OA papers": [{"PaperId": "https://openalex.org/W3027123178", "PaperTitle": "BlackParrot: An Agile Open-Source RISC-V Multicore for Accelerator SoCs", "Year": 2020, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Washington": 11.0, "Boston University": 3.0}, "Authors": ["Daniel Petrisko", "Farzam Gilani", "Mark Wyse", "Dai Cheol Jung", "Scott Davidson", "Paul Gao", "Chun Zhao", "Zahra Azad", "Sadullah Canakci", "Bandhav Veluri", "Tavio Guarino", "Ajay Joshi", "Mark Oskin", "Michael D. Taylor"]}]}, {"DBLP title": "LastLayer: Toward Hardware and Software Continuous Integration.", "DBLP authors": ["Luis Vega", "Jared Roesch", "Joseph McMahan", "Luis Ceze"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2997610", "OA papers": [{"PaperId": "https://openalex.org/W3031505651", "PaperTitle": "LastLayer: Toward Hardware and Software Continuous Integration", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Washington": 4.0}, "Authors": ["Luis Vega", "Jared Roesch", "Joseph McMahan", "Luis Ceze"]}]}, {"DBLP title": "A Case for Accelerating Software RTL Simulation.", "DBLP authors": ["Scott Beamer"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2997639", "OA papers": [{"PaperId": "https://openalex.org/W3030753750", "PaperTitle": "A Case for Accelerating Software RTL Simulation", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, Santa Cruz": 1.0}, "Authors": ["Scott Beamer"]}]}, {"DBLP title": "Tydi: An Open Specification for Complex Data Structures Over Hardware Streams.", "DBLP authors": ["Johan Peltenburg", "Jeroen van Straten", "Matthijs Brobbel", "Zaid Al-Ars", "H. Peter Hofstee"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.2996373", "OA papers": [{"PaperId": "https://openalex.org/W3027504538", "PaperTitle": "Tydi: An Open Specification for Complex Data Structures Over Hardware Streams", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Delft University of Technology": 5.0}, "Authors": ["Johan Peltenburg", "Jeroen van Straten", "Matthijs Brobbel", "Zaid Al-Ars", "H. Peter Hofstee"]}]}, {"DBLP title": "A Taxonomy of ML for Systems Problems.", "DBLP authors": ["Martin Maas"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.3012883", "OA papers": [{"PaperId": "https://openalex.org/W3046439596", "PaperTitle": "A Taxonomy of ML for Systems Problems", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Google (United States)": 1.0}, "Authors": ["Martin Maas"]}]}, {"DBLP title": "A Programmable Approach to Neural Network Compression.", "DBLP authors": ["Vinu Joseph", "Ganesh Gopalakrishnan", "Saurav Muralidharan", "Michael Garland", "Animesh Garg"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.3012391", "OA papers": [{"PaperId": "https://openalex.org/W3045965140", "PaperTitle": "A Programmable Approach to Neural Network Compression", "Year": 2020, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Utah": 2.0, "Nvidia (United Kingdom)": 2.0, "Vector Institute": 0.5, "University of Toronto": 0.5}, "Authors": ["Vinu Joseph", "Ganesh Gopalakrishnan", "Saurav Muralidharan", "Michael Garland", "Animesh Garg"]}]}, {"DBLP title": "A Single-Shot Generalized Device Placement for Large Dataflow Graphs.", "DBLP authors": ["Yanqi Zhou", "Sudip Roy", "AmirAli Abdolrashidi", "Daniel Lin-Kit Wong", "Peter C. Ma", "Qiumin Xu", "Azalia Mirhoseini", "James Laudon"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.3015188", "OA papers": [{"PaperId": "https://openalex.org/W3047687953", "PaperTitle": "A Single-Shot Generalized Device Placement for Large Dataflow Graphs", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Google (United States)": 8.0}, "Authors": ["Yanqi Zhou", "Sudip Roy", "AmirAli Abdolrashidi", "Daniel Fu Keung Wong", "Peter X. Ma", "Qiumin Xu", "Azalia Mirhoseini", "James Laudon"]}]}, {"DBLP title": "ReLeQ : A Reinforcement Learning Approach for Automatic Deep Quantization of Neural Networks.", "DBLP authors": ["Ahmed T. Elthakeb", "Prannoy Pilligundla", "Fatemehsadat Mireshghallah", "Amir Yazdanbakhsh", "Hadi Esmaeilzadeh"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.3009475", "OA papers": [{"PaperId": "https://openalex.org/W3042701997", "PaperTitle": "ReLeQ : A Reinforcement Learning Approach for Automatic Deep Quantization of Neural Networks", "Year": 2020, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, San Diego": 4.0, "Google (United States)": 1.0}, "Authors": ["Ahmed T. Elthakeb", "Prannoy Pilligundla", "Fatemehsadat Mireshghallah", "Amir Yazdanbakhsh", "Hadi Esmaeilzadeh"]}]}, {"DBLP title": "Enhancing Model Parallelism in Neural Architecture Search for Multidevice System.", "DBLP authors": ["Cheng Fu", "Huili Chen", "Zhenheng Yang", "Farinaz Koushanfar", "Yuandong Tian", "Jishen Zhao"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.3004538", "OA papers": [{"PaperId": "https://openalex.org/W3037543177", "PaperTitle": "Enhancing Model Parallelism in Neural Architecture Search for Multidevice System", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, San Diego": 4.0, "Meta (Israel)": 2.0}, "Authors": ["Cheng Fu", "Huili Chen", "Zhenheng Yang", "Farinaz Koushanfar", "Yuandong Tian", "Jishen Zhao"]}]}, {"DBLP title": "TSA-NoC: Learning-Based Threat Detection and Mitigation for Secure Network-on-Chip Architecture.", "DBLP authors": ["Ke Wang", "Hao Zheng", "Ahmed Louri"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.3003576", "OA papers": [{"PaperId": "https://openalex.org/W3036561617", "PaperTitle": "TSA-NoC: Learning-Based <u>T</u>hreat Detection and Mitigation for <u>S</u>ecure Network-on-Chip <u>A</u>rchitecture", "Year": 2020, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"George Washington University": 3.0}, "Authors": ["Ke Wang", "Hao Zheng", "Ahmed Louri"]}]}, {"DBLP title": "Accelerating Genome Analysis: A Primer on an Ongoing Journey.", "DBLP authors": ["Mohammed Alser", "Z\u00fclal Bing\u00f6l", "Damla Senol Cali", "Jeremie S. Kim", "Saugata Ghose", "Can Alkan", "Onur Mutlu"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.3013728", "OA papers": [{"PaperId": "https://openalex.org/W3101704407", "PaperTitle": "Accelerating Genome Analysis: A Primer on an Ongoing Journey", "Year": 2020, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"ETH Zurich": 1.5, "Bilkent University": 2.0, "Carnegie Mellon University": 2.0, "University of Illinois Urbana-Champaign": 0.5}, "Authors": ["Mohammed Alser", "Z\u00fclal Bing\u00f6l", "Onur Mutlu", "Jeremie S. Kim", "Saugata Ghose", "Can Alkan"]}]}, {"DBLP title": "PurpleDrop: A Digital Microfluidics-Based Platform for Hybrid Molecular-Electronics Applications.", "DBLP authors": ["Ashley P. Stephenson", "Max Willsey", "Jeff McBride", "Sharon Newman", "Bichlien Nguyen", "Chris Takahashi", "Karin Strauss", "Luis Ceze"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.3005615", "OA papers": [{"PaperId": "https://openalex.org/W3038980207", "PaperTitle": "PurpleDrop: A Digital Microfluidics-Based Platform for Hybrid Molecular-Electronics Applications", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Washington": 7.0, "Microsoft (United States)": 1.0}, "Authors": ["Ashley P. Stephenson", "Max Willsey", "J. M. McBride", "S. A. Newman", "Bichlien H. Nguyen", "Christopher N. Takahashi", "Karin Strauss", "Luis Ceze"]}]}, {"DBLP title": "Circuits and Architectures for In-Memory Computing-Based Machine Learning Accelerators.", "DBLP authors": ["Aayush Ankit", "Indranil Chakraborty", "Amogh Agrawal", "Mustafa Fayez Ali", "Kaushik Roy"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.3025863", "OA papers": [{"PaperId": "https://openalex.org/W3089015596", "PaperTitle": "Circuits and Architectures for In-Memory Computing-Based Machine Learning Accelerators", "Year": 2020, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Purdue University System": 5.0}, "Authors": ["Aayush Ankit", "Indranil Chakraborty", "Amogh Agrawal", "Mustafa Ali", "Kaushik Roy"]}]}, {"DBLP title": "Accelerating Chip Design With Machine Learning.", "DBLP authors": ["Brucek Khailany", "Haoxing Ren", "Steve Dai", "Saad Godil", "Ben Keller", "Robert Kirby", "Alicia Klinefelter", "Rangharajan Venkatesan", "Yanqing Zhang", "Bryan Catanzaro", "William J. Dally"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.3026231", "OA papers": [{"PaperId": "https://openalex.org/W3088618441", "PaperTitle": "Accelerating Chip Design With Machine Learning", "Year": 2020, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Nvidia (United States)": 11.0}, "Authors": ["Brucek Khailany", "Haoxing Ren", "Steve Dai", "Saad Godil", "Ben Keller", "Robert M. Kirby", "Alicia Klinefelter", "Rangharajan Venkatesan", "Yan-Qing Zhang", "Bryan Catanzaro", "William J. Dally"]}]}, {"DBLP title": "FerroElectronics for Edge Intelligence.", "DBLP authors": ["Ali Keshavarzi", "Kai Ni", "Wilbert van den Hoek", "Suman Datta", "Arijit Raychowdhury"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.3026667", "OA papers": [{"PaperId": "https://openalex.org/W3090974145", "PaperTitle": "FerroElectronics for Edge Intelligence", "Year": 2020, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Stanford University": 1.0, "Rochester Institute of Technology": 1.0, "Leading Edge Research": 1.0, "University of Notre Dame": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Ali Keshavarzi", "Kai Ni", "Wilbert van den Hoek", "Suman Datta", "Arijit Raychowdhury"]}]}, {"DBLP title": "History of IBM Z Mainframe Processors.", "DBLP authors": ["Christian Jacobi", "Charles F. Webb"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.3017107", "OA papers": [{"PaperId": "https://openalex.org/W3069354524", "PaperTitle": "History of IBM Z Mainframe Processors", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"IBM (United States)": 2.0}, "Authors": ["Christian Jacobi", "Charles Webb"]}]}, {"DBLP title": "Countering Load-to-Use Stalls in the NVIDIA Turing GPU.", "DBLP authors": ["Ram Rangan", "Naman Turakhia", "Alexandre Joly"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.3012514", "OA papers": [{"PaperId": "https://openalex.org/W3046181883", "PaperTitle": "Countering Load-to-Use Stalls in the NVIDIA Turing GPU", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Nvidia (United Kingdom)": 3.0}, "Authors": ["Ram Rangan", "Naman Turakhia", "Alexandre Joly"]}]}, {"DBLP title": "A Cloud-Optimized Transport Protocol for Elastic and Scalable HPC.", "DBLP authors": ["Leah Shalev", "Hani Ayoub", "Nafea Bshara", "Erez Sabbag"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.3016891", "OA papers": [{"PaperId": "https://openalex.org/W3049093198", "PaperTitle": "A Cloud-Optimized Transport Protocol for Elastic and Scalable HPC", "Year": 2020, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Amazon (United States)": 4.0}, "Authors": ["Leah Shalev", "Hani Ayoub", "Nafea BShara", "E. Sabbag"]}]}, {"DBLP title": "Power Side-Channel Attacks in Negative Capacitance Transistor.", "DBLP authors": ["Johann Knechtel", "Satwik Patnaik", "Mohammed Nabeel", "Mohammed Ashraf", "Yogesh Singh Chauhan", "J\u00f6rg Henkel", "Ozgur Sinanoglu", "Hussam Amrouch"], "year": 2020, "doi": "https://doi.org/10.1109/MM.2020.3005883", "OA papers": [{"PaperId": "https://openalex.org/W3100763918", "PaperTitle": "Power Side-Channel Attacks in Negative Capacitance Transistor", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"New York University": 5.0, "Indian Institute of Technology Kanpur": 1.0, "Karlsruhe Institute of Technology": 1.5, "University of Stuttgart": 0.5}, "Authors": ["Johann Knechtel", "Satwik Patnaik", "Mohammed Nabeel", "Mohammed Ashraf", "Yogesh Singh Chauhan", "Jorg Henkel", "Ozgur Sinanoglu", "Hussam Amrouch"]}]}]