// Seed: 4048203766
module module_0;
  tri id_1, id_2;
  id_3 :
  assert property (@(posedge 1) -1 - id_2) id_2 = id_1 + 1;
  always @(posedge id_1) id_2 = id_3 | -1 & 1;
  wire id_4;
endmodule
module module_1;
  wire id_1, id_2, id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4 = id_4;
  module_0 modCall_1 ();
  always id_1 = id_3;
endmodule
