Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 17 03:33:15 2024
| Host         : LAPTOP-A2SFIQBF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-17  Critical Warning  Non-clocked sequential cell     64          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   8           
TIMING-20  Warning           Non-clocked latch               29          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (569)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (175)
5. checking no_input_delay (7)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (569)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: alarmenable (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pause (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: right (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: starttimer (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: up (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alm/alhour0_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: alm/alhour0_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: alm/alhour0_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: alm/alhour0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alm/alhour1_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: alm/alhour1_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: alm/alhour1_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: alm/alhour1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alm/almin0_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: alm/almin0_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: alm/almin0_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: alm/almin0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: alm/almin1_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: alm/almin1_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: alm/almin1_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: alm/almin1_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dg/c1/clkout_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dg/hour0_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dg/hour0_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dg/hour0_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dg/hour0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dg/hour1_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dg/hour1_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dg/hour1_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dg/hour1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dg/min0_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dg/min0_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dg/min0_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dg/min0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dg/min1_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dg/min1_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dg/min1_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dg/min1_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: dg/state_reg_inv/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line80/min0_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line80/min0_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line80/min0_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line80/min1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line80/min1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line80/min1_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line80/sec0_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line80/sec0_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line80/sec0_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line80/sec1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line80/sec1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line80/sec1_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line82/c3/clkout_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line82/min0_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line82/min0_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line82/min0_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line82/min1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line82/min1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line82/min1_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line82/sec0_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line82/sec0_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line82/sec0_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line82/sec1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line82/sec1_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line82/sec1_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s1/disp_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s1/disp_select_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s2/disp_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s2/disp_select_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s3/disp_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s3/disp_select_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s4/disp_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s4/disp_select_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (175)
--------------------------------------------------
 There are 175 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.107        0.000                      0                  348        0.175        0.000                      0                  348        4.500        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.107        0.000                      0                  348        0.175        0.000                      0                  348        4.500        0.000                       0                   176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 nolabel_line82/c3/count_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line82/c3/clkout_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.873ns  (logic 0.831ns (17.051%)  route 4.042ns (82.949%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 19.781 - 15.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551    10.072    nolabel_line82/c3/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  nolabel_line82/c3/count_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.459    10.531 r  nolabel_line82/c3/count_reg[12]/Q
                         net (fo=2, routed)           1.398    11.930    nolabel_line82/c3/count_reg_n_0_[12]
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.124    12.054 f  nolabel_line82/c3/count[25]_i_5__1/O
                         net (fo=1, routed)           1.006    13.059    nolabel_line82/c3/count[25]_i_5__1_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124    13.183 r  nolabel_line82/c3/count[25]_i_1__1/O
                         net (fo=27, routed)          1.639    14.822    nolabel_line82/c3/clkout
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.124    14.946 r  nolabel_line82/c3/clkout_i_1__1/O
                         net (fo=1, routed)           0.000    14.946    nolabel_line82/c3/clkout_i_1__1_n_0
    SLICE_X36Y35         FDRE                                         r  nolabel_line82/c3/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.440    19.781    nolabel_line82/c3/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  nolabel_line82/c3/clkout_reg/C  (IS_INVERTED)
                         clock pessimism              0.275    20.056    
                         clock uncertainty           -0.035    20.021    
    SLICE_X36Y35         FDRE (Setup_fdre_C_D)        0.032    20.053    nolabel_line82/c3/clkout_reg
  -------------------------------------------------------------------
                         required time                         20.053    
                         arrival time                         -14.946    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 nolabel_line80/c2/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/c2/count_reg[21]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.068ns  (logic 0.935ns (22.984%)  route 3.133ns (77.016%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550    10.071    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  nolabel_line80/c2/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.459    10.530 f  nolabel_line80/c2/count_reg[0]/Q
                         net (fo=3, routed)           2.168    12.698    nolabel_line80/c2/count_reg_n_0_[0]
    SLICE_X44Y27         LUT4 (Prop_lut4_I3_O)        0.150    12.848 f  nolabel_line80/c2/count[25]_i_3__0/O
                         net (fo=1, routed)           0.162    13.010    nolabel_line80/c2/count[25]_i_3__0_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326    13.336 r  nolabel_line80/c2/count[25]_i_1__0/O
                         net (fo=27, routed)          0.803    14.139    nolabel_line80/c2/clkout
    SLICE_X45Y30         FDRE                                         r  nolabel_line80/c2/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    19.778    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  nolabel_line80/c2/count_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.052    
                         clock uncertainty           -0.035    20.017    
    SLICE_X45Y30         FDRE (Setup_fdre_C_R)       -0.426    19.591    nolabel_line80/c2/count_reg[21]
  -------------------------------------------------------------------
                         required time                         19.591    
                         arrival time                         -14.139    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 nolabel_line80/c2/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/c2/count_reg[22]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.068ns  (logic 0.935ns (22.984%)  route 3.133ns (77.016%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550    10.071    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  nolabel_line80/c2/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.459    10.530 f  nolabel_line80/c2/count_reg[0]/Q
                         net (fo=3, routed)           2.168    12.698    nolabel_line80/c2/count_reg_n_0_[0]
    SLICE_X44Y27         LUT4 (Prop_lut4_I3_O)        0.150    12.848 f  nolabel_line80/c2/count[25]_i_3__0/O
                         net (fo=1, routed)           0.162    13.010    nolabel_line80/c2/count[25]_i_3__0_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326    13.336 r  nolabel_line80/c2/count[25]_i_1__0/O
                         net (fo=27, routed)          0.803    14.139    nolabel_line80/c2/clkout
    SLICE_X45Y30         FDRE                                         r  nolabel_line80/c2/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    19.778    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  nolabel_line80/c2/count_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.052    
                         clock uncertainty           -0.035    20.017    
    SLICE_X45Y30         FDRE (Setup_fdre_C_R)       -0.426    19.591    nolabel_line80/c2/count_reg[22]
  -------------------------------------------------------------------
                         required time                         19.591    
                         arrival time                         -14.139    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 nolabel_line80/c2/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/c2/count_reg[23]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.068ns  (logic 0.935ns (22.984%)  route 3.133ns (77.016%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550    10.071    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  nolabel_line80/c2/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.459    10.530 f  nolabel_line80/c2/count_reg[0]/Q
                         net (fo=3, routed)           2.168    12.698    nolabel_line80/c2/count_reg_n_0_[0]
    SLICE_X44Y27         LUT4 (Prop_lut4_I3_O)        0.150    12.848 f  nolabel_line80/c2/count[25]_i_3__0/O
                         net (fo=1, routed)           0.162    13.010    nolabel_line80/c2/count[25]_i_3__0_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326    13.336 r  nolabel_line80/c2/count[25]_i_1__0/O
                         net (fo=27, routed)          0.803    14.139    nolabel_line80/c2/clkout
    SLICE_X45Y30         FDRE                                         r  nolabel_line80/c2/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    19.778    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  nolabel_line80/c2/count_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.052    
                         clock uncertainty           -0.035    20.017    
    SLICE_X45Y30         FDRE (Setup_fdre_C_R)       -0.426    19.591    nolabel_line80/c2/count_reg[23]
  -------------------------------------------------------------------
                         required time                         19.591    
                         arrival time                         -14.139    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 nolabel_line80/c2/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/c2/count_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.068ns  (logic 0.935ns (22.984%)  route 3.133ns (77.016%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550    10.071    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  nolabel_line80/c2/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.459    10.530 f  nolabel_line80/c2/count_reg[0]/Q
                         net (fo=3, routed)           2.168    12.698    nolabel_line80/c2/count_reg_n_0_[0]
    SLICE_X44Y27         LUT4 (Prop_lut4_I3_O)        0.150    12.848 f  nolabel_line80/c2/count[25]_i_3__0/O
                         net (fo=1, routed)           0.162    13.010    nolabel_line80/c2/count[25]_i_3__0_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326    13.336 r  nolabel_line80/c2/count[25]_i_1__0/O
                         net (fo=27, routed)          0.803    14.139    nolabel_line80/c2/clkout
    SLICE_X45Y30         FDRE                                         r  nolabel_line80/c2/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    19.778    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  nolabel_line80/c2/count_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.052    
                         clock uncertainty           -0.035    20.017    
    SLICE_X45Y30         FDRE (Setup_fdre_C_R)       -0.426    19.591    nolabel_line80/c2/count_reg[24]
  -------------------------------------------------------------------
                         required time                         19.591    
                         arrival time                         -14.139    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 nolabel_line80/c2/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/c2/count_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.066ns  (logic 0.935ns (22.997%)  route 3.131ns (77.003%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 19.779 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550    10.071    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  nolabel_line80/c2/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.459    10.530 f  nolabel_line80/c2/count_reg[0]/Q
                         net (fo=3, routed)           2.168    12.698    nolabel_line80/c2/count_reg_n_0_[0]
    SLICE_X44Y27         LUT4 (Prop_lut4_I3_O)        0.150    12.848 f  nolabel_line80/c2/count[25]_i_3__0/O
                         net (fo=1, routed)           0.162    13.010    nolabel_line80/c2/count[25]_i_3__0_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326    13.336 r  nolabel_line80/c2/count[25]_i_1__0/O
                         net (fo=27, routed)          0.801    14.137    nolabel_line80/c2/clkout
    SLICE_X45Y31         FDRE                                         r  nolabel_line80/c2/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.438    19.779    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X45Y31         FDRE                                         r  nolabel_line80/c2/count_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.053    
                         clock uncertainty           -0.035    20.018    
    SLICE_X45Y31         FDRE (Setup_fdre_C_R)       -0.426    19.592    nolabel_line80/c2/count_reg[25]
  -------------------------------------------------------------------
                         required time                         19.592    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 nolabel_line82/c3/count_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line82/c3/count_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.016ns  (logic 0.707ns (17.606%)  route 3.309ns (82.394%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551    10.072    nolabel_line82/c3/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  nolabel_line82/c3/count_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.459    10.531 r  nolabel_line82/c3/count_reg[12]/Q
                         net (fo=2, routed)           1.398    11.930    nolabel_line82/c3/count_reg_n_0_[12]
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.124    12.054 f  nolabel_line82/c3/count[25]_i_5__1/O
                         net (fo=1, routed)           1.006    13.059    nolabel_line82/c3/count[25]_i_5__1_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.124    13.183 r  nolabel_line82/c3/count[25]_i_1__1/O
                         net (fo=27, routed)          0.905    14.088    nolabel_line82/c3/clkout
    SLICE_X36Y32         FDRE                                         r  nolabel_line82/c3/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    19.778    nolabel_line82/c3/clk_IBUF_BUFG
    SLICE_X36Y32         FDRE                                         r  nolabel_line82/c3/count_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.275    20.053    
                         clock uncertainty           -0.035    20.018    
    SLICE_X36Y32         FDRE (Setup_fdre_C_R)       -0.426    19.592    nolabel_line82/c3/count_reg[25]
  -------------------------------------------------------------------
                         required time                         19.592    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 nolabel_line80/c2/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/c2/count_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.951ns  (logic 0.935ns (23.663%)  route 3.016ns (76.337%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 19.775 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550    10.071    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  nolabel_line80/c2/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.459    10.530 f  nolabel_line80/c2/count_reg[0]/Q
                         net (fo=3, routed)           2.168    12.698    nolabel_line80/c2/count_reg_n_0_[0]
    SLICE_X44Y27         LUT4 (Prop_lut4_I3_O)        0.150    12.848 f  nolabel_line80/c2/count[25]_i_3__0/O
                         net (fo=1, routed)           0.162    13.010    nolabel_line80/c2/count[25]_i_3__0_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326    13.336 r  nolabel_line80/c2/count[25]_i_1__0/O
                         net (fo=27, routed)          0.686    14.023    nolabel_line80/c2/clkout
    SLICE_X45Y27         FDRE                                         r  nolabel_line80/c2/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.434    19.775    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  nolabel_line80/c2/count_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.049    
                         clock uncertainty           -0.035    20.014    
    SLICE_X45Y27         FDRE (Setup_fdre_C_R)       -0.426    19.588    nolabel_line80/c2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         19.588    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 nolabel_line80/c2/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/c2/count_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.951ns  (logic 0.935ns (23.663%)  route 3.016ns (76.337%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 19.775 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550    10.071    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  nolabel_line80/c2/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.459    10.530 f  nolabel_line80/c2/count_reg[0]/Q
                         net (fo=3, routed)           2.168    12.698    nolabel_line80/c2/count_reg_n_0_[0]
    SLICE_X44Y27         LUT4 (Prop_lut4_I3_O)        0.150    12.848 f  nolabel_line80/c2/count[25]_i_3__0/O
                         net (fo=1, routed)           0.162    13.010    nolabel_line80/c2/count[25]_i_3__0_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326    13.336 r  nolabel_line80/c2/count[25]_i_1__0/O
                         net (fo=27, routed)          0.686    14.023    nolabel_line80/c2/clkout
    SLICE_X45Y27         FDRE                                         r  nolabel_line80/c2/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.434    19.775    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  nolabel_line80/c2/count_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.049    
                         clock uncertainty           -0.035    20.014    
    SLICE_X45Y27         FDRE (Setup_fdre_C_R)       -0.426    19.588    nolabel_line80/c2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         19.588    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                  5.565    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 nolabel_line80/c2/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/c2/count_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.951ns  (logic 0.935ns (23.663%)  route 3.016ns (76.337%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 19.775 - 15.000 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 10.071 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.550    10.071    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  nolabel_line80/c2/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.459    10.530 f  nolabel_line80/c2/count_reg[0]/Q
                         net (fo=3, routed)           2.168    12.698    nolabel_line80/c2/count_reg_n_0_[0]
    SLICE_X44Y27         LUT4 (Prop_lut4_I3_O)        0.150    12.848 f  nolabel_line80/c2/count[25]_i_3__0/O
                         net (fo=1, routed)           0.162    13.010    nolabel_line80/c2/count[25]_i_3__0_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.326    13.336 r  nolabel_line80/c2/count[25]_i_1__0/O
                         net (fo=27, routed)          0.686    14.023    nolabel_line80/c2/clkout
    SLICE_X45Y27         FDRE                                         r  nolabel_line80/c2/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.434    19.775    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  nolabel_line80/c2/count_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.049    
                         clock uncertainty           -0.035    20.014    
    SLICE_X45Y27         FDRE (Setup_fdre_C_R)       -0.426    19.588    nolabel_line80/c2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         19.588    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                  5.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 nolabel_line80/min0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/min1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.227ns (63.181%)  route 0.132ns (36.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.861     1.087    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.132 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.299     1.431    nolabel_line80/dummy_clk3
    SLICE_X41Y38         FDRE                                         r  nolabel_line80/min0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.128     1.559 r  nolabel_line80/min0_reg[3]/Q
                         net (fo=16, routed)          0.132     1.691    nolabel_line80/Q[0]
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.099     1.790 r  nolabel_line80/min1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.790    nolabel_line80/min1[2]_i_1__0_n_0
    SLICE_X42Y39         FDRE                                         r  nolabel_line80/min1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.398    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.056     1.454 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.362     1.816    nolabel_line80/dummy_clk3
    SLICE_X42Y39         FDRE                                         r  nolabel_line80/min1_reg[2]/C
                         clock pessimism             -0.322     1.495    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.121     1.616    nolabel_line80/min1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line80/sec1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/sec1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.189ns (48.131%)  route 0.204ns (51.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.861     1.087    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.132 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.261     1.393    nolabel_line80/dummy_clk3
    SLICE_X43Y37         FDRE                                         r  nolabel_line80/sec1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  nolabel_line80/sec1_reg[0]/Q
                         net (fo=15, routed)          0.204     1.738    nolabel_line80/stpsec1[0]
    SLICE_X43Y38         LUT5 (Prop_lut5_I1_O)        0.048     1.786 r  nolabel_line80/sec1[3]_i_3__0/O
                         net (fo=1, routed)           0.000     1.786    nolabel_line80/p_2_in[3]
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.398    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.056     1.454 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.345     1.798    nolabel_line80/dummy_clk3
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[3]/C
                         clock pessimism             -0.322     1.477    
    SLICE_X43Y38         FDRE (Hold_fdre_C_D)         0.105     1.582    nolabel_line80/sec1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 nolabel_line82/finishtimer_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finishtimerLED_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.562     1.445    nolabel_line82/clk_IBUF_BUFG
    SLICE_X37Y40         FDSE                                         r  nolabel_line82/finishtimer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  nolabel_line82/finishtimer_reg/Q
                         net (fo=1, routed)           0.170     1.756    finishtimer
    SLICE_X36Y40         FDRE                                         r  finishtimerLED_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  finishtimerLED_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.066     1.524    finishtimerLED_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 nolabel_line80/sec1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/min0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.166%)  route 0.171ns (47.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.861     1.087    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.132 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.308     1.440    nolabel_line80/dummy_clk3
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  nolabel_line80/sec1_reg[1]/Q
                         net (fo=15, routed)          0.171     1.751    nolabel_line80/stpsec1[1]
    SLICE_X41Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  nolabel_line80/min0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    nolabel_line80/min0[0]_i_1_n_0
    SLICE_X41Y38         FDRE                                         r  nolabel_line80/min0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.398    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.056     1.454 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.338     1.792    nolabel_line80/dummy_clk3
    SLICE_X41Y38         FDRE                                         r  nolabel_line80/min0_reg[0]/C
                         clock pessimism             -0.322     1.470    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.092     1.562    nolabel_line80/min0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 nolabel_line80/min0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/min1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.636%)  route 0.240ns (56.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.861     1.087    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.132 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.299     1.431    nolabel_line80/dummy_clk3
    SLICE_X41Y38         FDRE                                         r  nolabel_line80/min0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.572 f  nolabel_line80/min0_reg[2]/Q
                         net (fo=14, routed)          0.240     1.812    nolabel_line80/min0_reg_n_0_[2]
    SLICE_X42Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.857 r  nolabel_line80/min1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.857    nolabel_line80/min1[0]_i_1__0_n_0
    SLICE_X42Y39         FDRE                                         r  nolabel_line80/min1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.398    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.056     1.454 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.362     1.816    nolabel_line80/dummy_clk3
    SLICE_X42Y39         FDRE                                         r  nolabel_line80/min1_reg[0]/C
                         clock pessimism             -0.322     1.495    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.121     1.616    nolabel_line80/min1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line80/min0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/min1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.695%)  route 0.230ns (55.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.798ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.861     1.087    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.132 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.299     1.431    nolabel_line80/dummy_clk3
    SLICE_X41Y38         FDRE                                         r  nolabel_line80/min0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  nolabel_line80/min0_reg[0]/Q
                         net (fo=19, routed)          0.230     1.802    nolabel_line80/min0_reg_n_0_[0]
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.847 r  nolabel_line80/min1[3]_i_3__0/O
                         net (fo=1, routed)           0.000     1.847    nolabel_line80/min1[3]_i_3__0_n_0
    SLICE_X42Y38         FDRE                                         r  nolabel_line80/min1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.398    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.056     1.454 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.345     1.798    nolabel_line80/dummy_clk3
    SLICE_X42Y38         FDRE                                         r  nolabel_line80/min1_reg[3]/C
                         clock pessimism             -0.322     1.477    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.120     1.597    nolabel_line80/min1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 nolabel_line80/c2/count_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/c2/count_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.371ns  (logic 0.254ns (68.425%)  route 0.117ns (31.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 6.946 - 5.000 ) 
    Source Clock Delay      (SCD):    1.435ns = ( 6.435 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.552     6.435    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  nolabel_line80/c2/count_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.146     6.581 r  nolabel_line80/c2/count_reg[8]/Q
                         net (fo=2, routed)           0.117     6.698    nolabel_line80/c2/count_reg_n_0_[8]
    SLICE_X45Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.806 r  nolabel_line80/c2/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     6.806    nolabel_line80/c2/count0_carry__0_n_4
    SLICE_X45Y26         FDRE                                         r  nolabel_line80/c2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.819     6.946    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  nolabel_line80/c2/count_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.511     6.435    
    SLICE_X45Y26         FDRE (Hold_fdre_C_D)         0.112     6.547    nolabel_line80/c2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.547    
                         arrival time                           6.806    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 nolabel_line80/c2/count_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/c2/count_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.372ns  (logic 0.254ns (68.271%)  route 0.118ns (31.729%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 6.951 - 5.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 6.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.556     6.439    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  nolabel_line80/c2/count_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.146     6.585 r  nolabel_line80/c2/count_reg[24]/Q
                         net (fo=2, routed)           0.118     6.703    nolabel_line80/c2/count_reg_n_0_[24]
    SLICE_X45Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.811 r  nolabel_line80/c2/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     6.811    nolabel_line80/c2/count0_carry__4_n_4
    SLICE_X45Y30         FDRE                                         r  nolabel_line80/c2/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.824     6.951    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  nolabel_line80/c2/count_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.439    
    SLICE_X45Y30         FDRE (Hold_fdre_C_D)         0.112     6.551    nolabel_line80/c2/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.551    
                         arrival time                           6.811    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line80/c2/count_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/c2/count_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.373ns  (logic 0.254ns (68.046%)  route 0.119ns (31.954%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 6.948 - 5.000 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 6.437 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.554     6.437    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  nolabel_line80/c2/count_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.146     6.583 r  nolabel_line80/c2/count_reg[12]/Q
                         net (fo=2, routed)           0.119     6.702    nolabel_line80/c2/count_reg_n_0_[12]
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.810 r  nolabel_line80/c2/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     6.810    nolabel_line80/c2/count0_carry__1_n_4
    SLICE_X45Y27         FDRE                                         r  nolabel_line80/c2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.821     6.948    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  nolabel_line80/c2/count_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.511     6.437    
    SLICE_X45Y27         FDRE (Hold_fdre_C_D)         0.112     6.549    nolabel_line80/c2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.549    
                         arrival time                           6.810    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line80/c2/count_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/c2/count_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.374ns  (logic 0.254ns (67.859%)  route 0.120ns (32.141%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns = ( 6.950 - 5.000 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 6.438 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.555     6.438    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X45Y29         FDRE                                         r  nolabel_line80/c2/count_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y29         FDRE (Prop_fdre_C_Q)         0.146     6.584 r  nolabel_line80/c2/count_reg[20]/Q
                         net (fo=2, routed)           0.120     6.704    nolabel_line80/c2/count_reg_n_0_[20]
    SLICE_X45Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.812 r  nolabel_line80/c2/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     6.812    nolabel_line80/c2/count0_carry__3_n_4
    SLICE_X45Y29         FDRE                                         r  nolabel_line80/c2/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.823     6.950    nolabel_line80/c2/clk_IBUF_BUFG
    SLICE_X45Y29         FDRE                                         r  nolabel_line80/c2/count_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.438    
    SLICE_X45Y29         FDRE (Hold_fdre_C_D)         0.112     6.550    nolabel_line80/c2/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.550    
                         arrival time                           6.812    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   finishtimerLED_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y30   dg/c1/clkout_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y27   dg/c1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y27   dg/c1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y27   dg/c1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y27   dg/c1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y28   dg/c1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y28   dg/c1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y28   dg/c1/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   finishtimerLED_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   finishtimerLED_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y30   dg/c1/clkout_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y30   dg/c1/clkout_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   dg/c1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   dg/c1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   dg/c1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   dg/c1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   dg/c1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   dg/c1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   finishtimerLED_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   finishtimerLED_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y30   dg/c1/clkout_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y30   dg/c1/clkout_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   dg/c1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   dg/c1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   dg/c1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   dg/c1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   dg/c1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y27   dg/c1/count_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 settimer
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.087ns  (logic 5.484ns (41.901%)  route 7.603ns (58.099%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  settimer (IN)
                         net (fo=0)                   0.000     0.000    settimer
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  settimer_IBUF_inst/O
                         net (fo=25, routed)          3.772     5.238    s3/settimerLED_OBUF
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.362 r  s3/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.864     6.226    s2/seg[3]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.150     6.376 r  s2/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.967     9.343    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.087 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.087    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 settimer
                            (input port)
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.033ns  (logic 5.443ns (41.765%)  route 7.590ns (58.235%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  settimer (IN)
                         net (fo=0)                   0.000     0.000    settimer
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  settimer_IBUF_inst/O
                         net (fo=25, routed)          4.191     5.657    s4/settimerLED_OBUF
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.152     5.809 r  s4/digit_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.636     6.445    s2/digit[1]_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.326     6.771 r  s2/digit_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.763     9.534    digit_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.033 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.033    digit[1]
    U4                                                                r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 settimer
                            (input port)
  Destination:            digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.828ns  (logic 5.237ns (40.826%)  route 7.591ns (59.174%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  settimer (IN)
                         net (fo=0)                   0.000     0.000    settimer
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  settimer_IBUF_inst/O
                         net (fo=25, routed)          4.194     5.660    s4/settimerLED_OBUF
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124     5.784 r  s4/digit_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.649     6.433    s3/digit[2]_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.557 r  s3/digit_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.748     9.305    digit_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.828 r  digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.828    digit[2]
    V4                                                                r  digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 settimer
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.827ns  (logic 5.468ns (42.632%)  route 7.359ns (57.368%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  settimer (IN)
                         net (fo=0)                   0.000     0.000    settimer
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  settimer_IBUF_inst/O
                         net (fo=25, routed)          3.591     5.057    s3/settimerLED_OBUF
    SLICE_X40Y36         LUT5 (Prop_lut5_I3_O)        0.124     5.181 r  s3/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.738     5.919    s2/seg[5]
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.150     6.069 r  s2/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.029     9.099    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728    12.827 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.827    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 settimer
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.771ns  (logic 5.249ns (41.102%)  route 7.522ns (58.898%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  settimer (IN)
                         net (fo=0)                   0.000     0.000    settimer
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  settimer_IBUF_inst/O
                         net (fo=25, routed)          3.764     5.230    s3/settimerLED_OBUF
    SLICE_X41Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.354 r  s3/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.949     6.304    s2/seg[2]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.124     6.428 r  s2/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.808     9.236    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.771 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.771    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 settimer
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.657ns  (logic 5.234ns (41.351%)  route 7.424ns (58.649%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  settimer (IN)
                         net (fo=0)                   0.000     0.000    settimer
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  settimer_IBUF_inst/O
                         net (fo=25, routed)          3.624     5.090    s3/settimerLED_OBUF
    SLICE_X40Y36         LUT5 (Prop_lut5_I3_O)        0.124     5.214 r  s3/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.943     6.157    s2/seg[4]
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.281 r  s2/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.857     9.138    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.657 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.657    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 settimer
                            (input port)
  Destination:            digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.587ns  (logic 5.460ns (43.380%)  route 7.127ns (56.620%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  settimer (IN)
                         net (fo=0)                   0.000     0.000    settimer
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  settimer_IBUF_inst/O
                         net (fo=25, routed)          4.194     5.660    s4/settimerLED_OBUF
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.152     5.812 r  s4/digit_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.303     6.116    s2/digit[3]_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.332     6.448 r  s2/digit_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.629     9.077    digit_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.587 r  digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.587    digit[3]
    W4                                                                r  digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 settimer
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.519ns  (logic 5.246ns (41.899%)  route 7.274ns (58.101%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  settimer (IN)
                         net (fo=0)                   0.000     0.000    settimer
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  settimer_IBUF_inst/O
                         net (fo=25, routed)          3.430     4.897    s3/settimerLED_OBUF
    SLICE_X40Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.021 r  s3/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.643     5.664    s2/seg[6]
    SLICE_X43Y34         LUT3 (Prop_lut3_I2_O)        0.124     5.788 r  s2/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.200     8.988    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.519 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.519    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 settimer
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.480ns  (logic 5.243ns (42.012%)  route 7.237ns (57.988%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  settimer (IN)
                         net (fo=0)                   0.000     0.000    settimer
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  settimer_IBUF_inst/O
                         net (fo=25, routed)          3.485     4.951    s3/settimerLED_OBUF
    SLICE_X41Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.075 r  s3/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.959     6.035    s2/seg[1]
    SLICE_X41Y32         LUT3 (Prop_lut3_I2_O)        0.124     6.159 r  s2/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.793     8.951    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.480 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.480    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 settimer
                            (input port)
  Destination:            digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.261ns  (logic 5.217ns (42.548%)  route 7.045ns (57.452%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  settimer (IN)
                         net (fo=0)                   0.000     0.000    settimer
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  settimer_IBUF_inst/O
                         net (fo=25, routed)          4.191     5.657    s4/settimerLED_OBUF
    SLICE_X40Y35         LUT5 (Prop_lut5_I2_O)        0.124     5.781 r  s4/digit_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.287     6.069    s3/digit[0]_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.193 r  s3/digit_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.566     8.759    digit_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.261 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.261    digit[0]
    U2                                                                r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dg/min1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dg/min1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.607%)  route 0.116ns (38.393%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDCE                         0.000     0.000 r  dg/min1_reg[0]/C
    SLICE_X37Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dg/min1_reg[0]/Q
                         net (fo=15, routed)          0.116     0.257    dg/min1_reg[3]_0[0]
    SLICE_X36Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.302 r  dg/min1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.302    dg/min1[1]_i_1__1_n_0
    SLICE_X36Y33         FDCE                                         r  dg/min1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dg/state_reg_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            dg/sec0_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE                         0.000     0.000 r  dg/state_reg_inv/C
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dg/state_reg_inv/Q
                         net (fo=24, routed)          0.186     0.327    dg/state0
    SLICE_X38Y31         FDRE                                         r  dg/sec0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dg/state_reg_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            dg/sec0_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE                         0.000     0.000 r  dg/state_reg_inv/C
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dg/state_reg_inv/Q
                         net (fo=24, routed)          0.186     0.327    dg/state0
    SLICE_X38Y31         FDRE                                         r  dg/sec0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dg/state_reg_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            dg/sec0_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.121%)  route 0.186ns (56.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE                         0.000     0.000 r  dg/state_reg_inv/C
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dg/state_reg_inv/Q
                         net (fo=24, routed)          0.186     0.327    dg/state0
    SLICE_X38Y31         FDRE                                         r  dg/sec0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dg/hour1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dg/hour1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDCE                         0.000     0.000 r  dg/hour1_reg[3]/C
    SLICE_X37Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dg/hour1_reg[3]/Q
                         net (fo=13, routed)          0.146     0.287    dg/Q[3]
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.332 r  dg/hour1[3]_i_2/O
                         net (fo=1, routed)           0.000     0.332    dg/hour1[3]_i_2_n_0
    SLICE_X37Y32         FDCE                                         r  dg/hour1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dg/shifter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dg/shifter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE                         0.000     0.000 r  dg/shifter_reg[0]/C
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dg/shifter_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    dg/shifter_reg_n_0_[0]
    SLICE_X37Y31         LUT4 (Prop_lut4_I1_O)        0.042     0.362 r  dg/shifter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    dg/shifter[1]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  dg/shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alm/almin1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alm/almin1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE                         0.000     0.000 r  alm/almin1_reg[1]/C
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alm/almin1_reg[1]/Q
                         net (fo=13, routed)          0.180     0.321    alm/almin1[1]
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.042     0.363 r  alm/almin1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    alm/almin1[2]_i_1_n_0
    SLICE_X41Y31         FDRE                                         r  alm/almin1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dg/shifter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dg/shifter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE                         0.000     0.000 r  dg/shifter_reg[0]/C
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dg/shifter_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    dg/shifter_reg_n_0_[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  dg/shifter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    dg/shifter[0]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  dg/shifter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alm/almin1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alm/almin1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE                         0.000     0.000 r  alm/almin1_reg[1]/C
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  alm/almin1_reg[1]/Q
                         net (fo=13, routed)          0.180     0.321    alm/almin1[1]
    SLICE_X41Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.366 r  alm/almin1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    alm/almin1[1]_i_1_n_0
    SLICE_X41Y31         FDRE                                         r  alm/almin1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dg/sec0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dg/sec0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE                         0.000     0.000 r  dg/sec0_reg[0]/C
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dg/sec0_reg[0]/Q
                         net (fo=8, routed)           0.183     0.324    dg/sec0_reg[0]_0[0]
    SLICE_X37Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.369 r  dg/sec0[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.369    dg/sec0[0]_i_1__0_n_0
    SLICE_X37Y30         FDRE                                         r  dg/sec0_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s3/disp_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.375ns  (logic 4.352ns (46.426%)  route 5.022ns (53.574%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.564     5.085    s3/clk_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  s3/disp_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.419     5.504 f  s3/disp_select_reg[1]/Q
                         net (fo=30, routed)          1.565     7.069    s3/disp_select_reg[1]_1
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.299     7.368 f  s3/digit_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.828     8.196    s2/digit[3]
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.320 r  s2/digit_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.629    10.950    digit_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    14.460 r  digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.460    digit[3]
    W4                                                                r  digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s4/disp_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.373ns  (logic 4.571ns (48.771%)  route 4.801ns (51.229%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.563     5.084    s4/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  s4/disp_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  s4/disp_select_reg[1]/Q
                         net (fo=25, routed)          1.403     6.906    s4/disp_select_reg[1]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.327     7.233 r  s4/digit_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.636     7.869    s2/digit[1]_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.326     8.195 r  s2/digit_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.763    10.958    digit_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    14.457 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.457    digit[1]
    U4                                                                r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s4/disp_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.157ns  (logic 4.365ns (47.666%)  route 4.792ns (52.334%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.563     5.084    s4/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  s4/disp_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.419     5.503 f  s4/disp_select_reg[1]/Q
                         net (fo=25, routed)          1.396     6.899    s4/disp_select_reg[1]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.299     7.198 r  s4/digit_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.649     7.847    s3/digit[2]_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.971 r  s3/digit_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.748    10.719    digit_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.242 r  digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.242    digit[2]
    V4                                                                r  digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s4/disp_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.601ns  (logic 4.345ns (50.515%)  route 4.256ns (49.485%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.563     5.084    s4/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  s4/disp_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  s4/disp_select_reg[1]/Q
                         net (fo=25, routed)          1.403     6.906    s4/disp_select_reg[1]_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I1_O)        0.299     7.205 r  s4/digit_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.287     7.493    s3/digit[0]_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  s3/digit_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.566    10.182    digit_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.685 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.685    digit[0]
    U2                                                                r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finishtimerLED_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finishtimerLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.015ns  (logic 3.971ns (56.610%)  route 3.044ns (43.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.563     5.084    clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  finishtimerLED_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  finishtimerLED_reg/Q
                         net (fo=1, routed)           3.044     8.584    finishtimerLED_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.100 r  finishtimerLED_OBUF_inst/O
                         net (fo=0)                   0.000    12.100    finishtimerLED
    P1                                                                r  finishtimerLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s3/disp_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s3/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.745ns  (logic 1.196ns (25.206%)  route 3.549ns (74.794%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.564     5.085    s3/clk_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  s3/disp_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  s3/disp_select_reg[1]/Q
                         net (fo=30, routed)          1.375     6.879    s3/disp_select_reg[1]_1
    SLICE_X43Y36         LUT2 (Prop_lut2_I0_O)        0.327     7.206 r  s3/seg_reg[6]_i_4__2/O
                         net (fo=1, routed)           0.801     8.007    nolabel_line80/seg_reg[6]_i_1__0_0
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.326     8.333 r  nolabel_line80/seg_reg[6]_i_2__0/O
                         net (fo=1, routed)           0.820     9.153    nolabel_line80/seg_reg[6]_i_2__0_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.277 r  nolabel_line80/seg_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.553     9.830    s3/D[0]
    SLICE_X43Y36         LDCE                                         r  s3/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s2/disp_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.370ns  (logic 0.966ns (22.107%)  route 3.404ns (77.893%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.558     5.079    s2/clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  s2/disp_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.419     5.498 f  s2/disp_select_reg[1]/Q
                         net (fo=28, routed)          1.213     6.711    alm/seg_reg[6]_i_2__2_0
    SLICE_X42Y33         LUT5 (Prop_lut5_I1_O)        0.299     7.010 f  alm/seg_reg[6]_i_6/O
                         net (fo=1, routed)           0.811     7.822    alm/seg_reg[6]_i_6_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.946 r  alm/seg_reg[6]_i_2__2/O
                         net (fo=1, routed)           0.811     8.757    alm/seg_reg[6]_i_2__2_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.881 r  alm/seg_reg[6]_i_1__2/O
                         net (fo=1, routed)           0.568     9.449    s2/D[0]
    SLICE_X43Y33         LDCE                                         r  s2/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s4/disp_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s4/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.310ns  (logic 1.192ns (27.659%)  route 3.118ns (72.341%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.563     5.084    s4/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  s4/disp_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.419     5.503 r  s4/disp_select_reg[1]/Q
                         net (fo=25, routed)          1.121     6.624    s4/disp_select_reg[1]_0
    SLICE_X38Y39         LUT3 (Prop_lut3_I1_O)        0.321     6.945 r  s4/seg_reg[0]_i_9__2/O
                         net (fo=2, routed)           0.843     7.788    nolabel_line82/seg_reg[3]_i_1__1_2
    SLICE_X38Y38         LUT6 (Prop_lut6_I0_O)        0.328     8.116 f  nolabel_line82/seg_reg[0]_i_6/O
                         net (fo=1, routed)           0.591     8.707    nolabel_line82/seg_reg[0]_i_6_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.831 r  nolabel_line82/seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.563     9.394    s4/D[6]
    SLICE_X41Y36         LDCE                                         r  s4/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/disp_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.257ns  (logic 1.196ns (28.096%)  route 3.061ns (71.904%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.557     5.078    s1/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  s1/disp_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.419     5.497 f  s1/disp_select_reg[1]/Q
                         net (fo=30, routed)          1.723     7.221    s1/disp_select_reg[1]_0[1]
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.327     7.548 r  s1/seg_reg[5]_i_3__1/O
                         net (fo=3, routed)           0.452     8.000    dg/seg_reg[2]_i_1_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.326     8.326 r  dg/seg_reg[2]_i_3/O
                         net (fo=1, routed)           0.263     8.589    dg/seg_reg[2]_i_3_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.713 r  dg/seg_reg[2]_i_1/O
                         net (fo=1, routed)           0.622     9.335    s1/D[4]
    SLICE_X39Y34         LDCE                                         r  s1/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s3/disp_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s3/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.128ns  (logic 0.966ns (23.402%)  route 3.162ns (76.598%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.564     5.085    s3/clk_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  s3/disp_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  s3/disp_select_reg[1]/Q
                         net (fo=30, routed)          1.565     7.069    s3/disp_select_reg[1]_1
    SLICE_X45Y36         LUT2 (Prop_lut2_I1_O)        0.299     7.368 r  s3/digit_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.433     7.801    nolabel_line80/seg_reg[1]_i_1__0_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.925 r  nolabel_line80/seg_reg[1]_i_2/O
                         net (fo=1, routed)           0.636     8.561    nolabel_line80/seg_reg[1]_i_2_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.685 r  nolabel_line80/seg_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.528     9.213    s3/D[5]
    SLICE_X43Y36         LDCE                                         r  s3/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s2/disp_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.226ns (50.176%)  route 0.224ns (49.824%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.558     1.441    s2/clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  s2/disp_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  s2/disp_select_reg[0]/Q
                         net (fo=22, routed)          0.224     1.807    alm/seg_reg[4]_i_2__1_0
    SLICE_X43Y33         MUXF7 (Prop_muxf7_S_O)       0.085     1.892 r  alm/seg_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.892    s2/D[3]
    SLICE_X43Y33         LDCE                                         r  s2/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/disp_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.186ns (34.144%)  route 0.359ns (65.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.558     1.441    s1/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  s1/disp_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  s1/disp_select_reg[0]/Q
                         net (fo=24, routed)          0.182     1.765    dg/seg_reg[0]_i_2_0[0]
    SLICE_X39Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.810 r  dg/seg_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.176     1.986    s1/D[6]
    SLICE_X39Y35         LDCE                                         r  s1/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line80/sec0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s3/seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.613ns  (logic 0.186ns (30.344%)  route 0.427ns (69.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.861     1.087    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.132 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.316     1.448    nolabel_line80/dummy_clk3
    SLICE_X44Y36         FDRE                                         r  nolabel_line80/sec0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  nolabel_line80/sec0_reg[1]/Q
                         net (fo=14, routed)          0.311     1.899    nolabel_line80/stpsec0[1]
    SLICE_X43Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.944 r  nolabel_line80/seg_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.116     2.061    s3/D[2]
    SLICE_X43Y36         LDCE                                         r  s3/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line80/sec0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s3/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.627ns  (logic 0.186ns (29.646%)  route 0.441ns (70.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.861     1.087    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.132 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.307     1.439    nolabel_line80/dummy_clk3
    SLICE_X44Y37         FDRE                                         r  nolabel_line80/sec0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  nolabel_line80/sec0_reg[0]/Q
                         net (fo=14, routed)          0.265     1.846    nolabel_line80/stpsec0[0]
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.891 r  nolabel_line80/seg_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.176     2.067    s3/D[5]
    SLICE_X43Y36         LDCE                                         r  s3/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line80/sec1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s3/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.231ns (34.126%)  route 0.446ns (65.874%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.861     1.087    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.132 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.261     1.393    nolabel_line80/dummy_clk3
    SLICE_X43Y37         FDRE                                         r  nolabel_line80/sec1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  nolabel_line80/sec1_reg[0]/Q
                         net (fo=15, routed)          0.248     1.782    nolabel_line80/stpsec1[0]
    SLICE_X41Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  nolabel_line80/seg_reg[3]_i_2__0/O
                         net (fo=1, routed)           0.082     1.909    nolabel_line80/seg_reg[3]_i_2__0_n_0
    SLICE_X41Y37         LUT4 (Prop_lut4_I0_O)        0.045     1.954 r  nolabel_line80/seg_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.116     2.070    s3/D[3]
    SLICE_X41Y37         LDCE                                         r  s3/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line80/sec0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s3/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.186ns (29.179%)  route 0.451ns (70.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.861     1.087    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.132 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.307     1.439    nolabel_line80/dummy_clk3
    SLICE_X44Y37         FDRE                                         r  nolabel_line80/sec0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  nolabel_line80/sec0_reg[0]/Q
                         net (fo=14, routed)          0.335     1.916    nolabel_line80/stpsec0[0]
    SLICE_X43Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.961 r  nolabel_line80/seg_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.116     2.077    s3/D[6]
    SLICE_X43Y35         LDCE                                         r  s3/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/disp_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.231ns (35.386%)  route 0.422ns (64.614%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.558     1.441    s1/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  s1/disp_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  s1/disp_select_reg[0]/Q
                         net (fo=24, routed)          0.172     1.754    dg/seg_reg[0]_i_2_0[0]
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.799 r  dg/seg_reg[5]_i_4__2/O
                         net (fo=1, routed)           0.135     1.934    dg/seg_reg[5]_i_4__2_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.045     1.979 r  dg/seg_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.115     2.094    s1/D[1]
    SLICE_X39Y35         LDCE                                         r  s1/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s2/disp_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s2/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.227ns (32.683%)  route 0.468ns (67.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.558     1.441    s2/clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  s2/disp_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  s2/disp_select_reg[1]/Q
                         net (fo=28, routed)          0.302     1.871    alm/seg_reg[6]_i_2__2_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.099     1.970 r  alm/seg_reg[0]_i_1__2/O
                         net (fo=1, routed)           0.166     2.136    s2/D[6]
    SLICE_X41Y32         LDCE                                         r  s2/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line80/min1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s3/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.691ns  (logic 0.209ns (30.255%)  route 0.482ns (69.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.861     1.087    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.132 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.321     1.454    nolabel_line80/dummy_clk3
    SLICE_X42Y39         FDRE                                         r  nolabel_line80/min1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     1.618 r  nolabel_line80/min1_reg[1]/Q
                         net (fo=12, routed)          0.287     1.905    nolabel_line80/stpmin1[1]
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.950 r  nolabel_line80/seg_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.195     2.144    s3/D[0]
    SLICE_X43Y36         LDCE                                         r  s3/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s1/disp_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s1/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.741ns  (logic 0.231ns (31.182%)  route 0.510ns (68.818%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.558     1.441    s1/clk_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  s1/disp_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  s1/disp_select_reg[0]/Q
                         net (fo=24, routed)          0.312     1.894    dg/seg_reg[0]_i_2_0[0]
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.939 r  dg/seg_reg[6]_i_2/O
                         net (fo=1, routed)           0.082     2.021    dg/seg_reg[6]_i_2_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.045     2.066 r  dg/seg_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     2.182    s1/D[0]
    SLICE_X39Y34         LDCE                                         r  s1/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 setstopwatch
                            (input port)
  Destination:            nolabel_line80/min1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.107ns  (logic 1.913ns (31.333%)  route 4.193ns (68.667%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  setstopwatch (IN)
                         net (fo=0)                   0.000     0.000    setstopwatch
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  setstopwatch_IBUF_inst/O
                         net (fo=23, routed)          3.319     4.768    nolabel_line80/setstopwatchLED_OBUF
    SLICE_X42Y38         LUT5 (Prop_lut5_I0_O)        0.117     4.885 f  nolabel_line80/min1[3]_i_5/O
                         net (fo=1, routed)           0.286     5.171    nolabel_line80/min1[3]_i_5_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.348     5.519 r  nolabel_line80/min1[3]_i_1__1/O
                         net (fo=4, routed)           0.588     6.107    nolabel_line80/min1[3]_i_1__1_n_0
    SLICE_X42Y38         FDRE                                         r  nolabel_line80/min1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.664     3.052    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.100     3.152 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.620     3.771    nolabel_line80/dummy_clk3
    SLICE_X42Y38         FDRE                                         r  nolabel_line80/min1_reg[3]/C

Slack:                    inf
  Source:                 setstopwatch
                            (input port)
  Destination:            nolabel_line80/min1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.021ns  (logic 1.913ns (31.782%)  route 4.107ns (68.218%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  setstopwatch (IN)
                         net (fo=0)                   0.000     0.000    setstopwatch
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  setstopwatch_IBUF_inst/O
                         net (fo=23, routed)          3.319     4.768    nolabel_line80/setstopwatchLED_OBUF
    SLICE_X42Y38         LUT5 (Prop_lut5_I0_O)        0.117     4.885 f  nolabel_line80/min1[3]_i_5/O
                         net (fo=1, routed)           0.286     5.171    nolabel_line80/min1[3]_i_5_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.348     5.519 r  nolabel_line80/min1[3]_i_1__1/O
                         net (fo=4, routed)           0.502     6.021    nolabel_line80/min1[3]_i_1__1_n_0
    SLICE_X42Y39         FDRE                                         r  nolabel_line80/min1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.664     3.052    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.100     3.152 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.655     3.807    nolabel_line80/dummy_clk3
    SLICE_X42Y39         FDRE                                         r  nolabel_line80/min1_reg[0]/C

Slack:                    inf
  Source:                 setstopwatch
                            (input port)
  Destination:            nolabel_line80/min1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.021ns  (logic 1.913ns (31.782%)  route 4.107ns (68.218%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  setstopwatch (IN)
                         net (fo=0)                   0.000     0.000    setstopwatch
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  setstopwatch_IBUF_inst/O
                         net (fo=23, routed)          3.319     4.768    nolabel_line80/setstopwatchLED_OBUF
    SLICE_X42Y38         LUT5 (Prop_lut5_I0_O)        0.117     4.885 f  nolabel_line80/min1[3]_i_5/O
                         net (fo=1, routed)           0.286     5.171    nolabel_line80/min1[3]_i_5_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.348     5.519 r  nolabel_line80/min1[3]_i_1__1/O
                         net (fo=4, routed)           0.502     6.021    nolabel_line80/min1[3]_i_1__1_n_0
    SLICE_X42Y39         FDRE                                         r  nolabel_line80/min1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.664     3.052    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.100     3.152 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.655     3.807    nolabel_line80/dummy_clk3
    SLICE_X42Y39         FDRE                                         r  nolabel_line80/min1_reg[1]/C

Slack:                    inf
  Source:                 setstopwatch
                            (input port)
  Destination:            nolabel_line80/min1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.021ns  (logic 1.913ns (31.782%)  route 4.107ns (68.218%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  setstopwatch (IN)
                         net (fo=0)                   0.000     0.000    setstopwatch
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  setstopwatch_IBUF_inst/O
                         net (fo=23, routed)          3.319     4.768    nolabel_line80/setstopwatchLED_OBUF
    SLICE_X42Y38         LUT5 (Prop_lut5_I0_O)        0.117     4.885 f  nolabel_line80/min1[3]_i_5/O
                         net (fo=1, routed)           0.286     5.171    nolabel_line80/min1[3]_i_5_n_0
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.348     5.519 r  nolabel_line80/min1[3]_i_1__1/O
                         net (fo=4, routed)           0.502     6.021    nolabel_line80/min1[3]_i_1__1_n_0
    SLICE_X42Y39         FDRE                                         r  nolabel_line80/min1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.664     3.052    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.100     3.152 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.655     3.807    nolabel_line80/dummy_clk3
    SLICE_X42Y39         FDRE                                         r  nolabel_line80/min1_reg[2]/C

Slack:                    inf
  Source:                 setstopwatch
                            (input port)
  Destination:            nolabel_line80/sec1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.572ns (26.572%)  route 4.345ns (73.428%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  setstopwatch (IN)
                         net (fo=0)                   0.000     0.000    setstopwatch
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  setstopwatch_IBUF_inst/O
                         net (fo=23, routed)          3.586     5.035    nolabel_line80/setstopwatchLED_OBUF
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.159 r  nolabel_line80/sec1[3]_i_1__0/O
                         net (fo=4, routed)           0.759     5.918    nolabel_line80/sec1[3]_i_1__0_n_0
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.664     3.052    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.100     3.152 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.620     3.771    nolabel_line80/dummy_clk3
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[1]/C

Slack:                    inf
  Source:                 setstopwatch
                            (input port)
  Destination:            nolabel_line80/sec1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.572ns (26.572%)  route 4.345ns (73.428%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  setstopwatch (IN)
                         net (fo=0)                   0.000     0.000    setstopwatch
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  setstopwatch_IBUF_inst/O
                         net (fo=23, routed)          3.586     5.035    nolabel_line80/setstopwatchLED_OBUF
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.159 r  nolabel_line80/sec1[3]_i_1__0/O
                         net (fo=4, routed)           0.759     5.918    nolabel_line80/sec1[3]_i_1__0_n_0
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.664     3.052    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.100     3.152 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.620     3.771    nolabel_line80/dummy_clk3
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[2]/C

Slack:                    inf
  Source:                 setstopwatch
                            (input port)
  Destination:            nolabel_line80/sec1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.572ns (26.572%)  route 4.345ns (73.428%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  setstopwatch (IN)
                         net (fo=0)                   0.000     0.000    setstopwatch
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  setstopwatch_IBUF_inst/O
                         net (fo=23, routed)          3.586     5.035    nolabel_line80/setstopwatchLED_OBUF
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.159 r  nolabel_line80/sec1[3]_i_1__0/O
                         net (fo=4, routed)           0.759     5.918    nolabel_line80/sec1[3]_i_1__0_n_0
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.664     3.052    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.100     3.152 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.620     3.771    nolabel_line80/dummy_clk3
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[3]/C

Slack:                    inf
  Source:                 setstopwatch
                            (input port)
  Destination:            nolabel_line80/sec1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.878ns  (logic 1.572ns (26.753%)  route 4.305ns (73.247%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  setstopwatch (IN)
                         net (fo=0)                   0.000     0.000    setstopwatch
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  setstopwatch_IBUF_inst/O
                         net (fo=23, routed)          3.586     5.035    nolabel_line80/setstopwatchLED_OBUF
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.159 r  nolabel_line80/sec1[3]_i_1__0/O
                         net (fo=4, routed)           0.719     5.878    nolabel_line80/sec1[3]_i_1__0_n_0
    SLICE_X43Y37         FDRE                                         r  nolabel_line80/sec1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.664     3.052    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.100     3.152 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.535     3.687    nolabel_line80/dummy_clk3
    SLICE_X43Y37         FDRE                                         r  nolabel_line80/sec1_reg[0]/C

Slack:                    inf
  Source:                 stopwatchrst
                            (input port)
  Destination:            nolabel_line80/sec1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.876ns  (logic 1.575ns (26.800%)  route 4.301ns (73.200%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  stopwatchrst (IN)
                         net (fo=0)                   0.000     0.000    stopwatchrst
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  stopwatchrst_IBUF_inst/O
                         net (fo=5, routed)           3.518     4.969    nolabel_line80/stopwatchrst_IBUF
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.093 r  nolabel_line80/sec1[3]_i_2__0/O
                         net (fo=4, routed)           0.783     5.876    nolabel_line80/sec1[3]_i_2__0_n_0
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.664     3.052    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.100     3.152 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.620     3.771    nolabel_line80/dummy_clk3
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[1]/C

Slack:                    inf
  Source:                 stopwatchrst
                            (input port)
  Destination:            nolabel_line80/sec1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.876ns  (logic 1.575ns (26.800%)  route 4.301ns (73.200%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        3.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  stopwatchrst (IN)
                         net (fo=0)                   0.000     0.000    stopwatchrst
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  stopwatchrst_IBUF_inst/O
                         net (fo=5, routed)           3.518     4.969    nolabel_line80/stopwatchrst_IBUF
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     5.093 r  nolabel_line80/sec1[3]_i_2__0/O
                         net (fo=4, routed)           0.783     5.876    nolabel_line80/sec1[3]_i_2__0_n_0
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.664     3.052    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.100     3.152 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.620     3.771    nolabel_line80/dummy_clk3
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line80/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line80/sec0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.650%)  route 0.206ns (59.350%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  nolabel_line80/state_reg/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line80/state_reg/Q
                         net (fo=9, routed)           0.206     0.347    nolabel_line80/state
    SLICE_X44Y36         FDRE                                         r  nolabel_line80/sec0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.398    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.056     1.454 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.355     1.808    nolabel_line80/dummy_clk3
    SLICE_X44Y36         FDRE                                         r  nolabel_line80/sec0_reg[1]/C

Slack:                    inf
  Source:                 nolabel_line80/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line80/sec0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.650%)  route 0.206ns (59.350%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  nolabel_line80/state_reg/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line80/state_reg/Q
                         net (fo=9, routed)           0.206     0.347    nolabel_line80/state
    SLICE_X44Y36         FDRE                                         r  nolabel_line80/sec0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.398    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.056     1.454 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.355     1.808    nolabel_line80/dummy_clk3
    SLICE_X44Y36         FDRE                                         r  nolabel_line80/sec0_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line80/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line80/sec0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.650%)  route 0.206ns (59.350%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  nolabel_line80/state_reg/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line80/state_reg/Q
                         net (fo=9, routed)           0.206     0.347    nolabel_line80/state
    SLICE_X44Y36         FDRE                                         r  nolabel_line80/sec0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.398    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.056     1.454 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.355     1.808    nolabel_line80/dummy_clk3
    SLICE_X44Y36         FDRE                                         r  nolabel_line80/sec0_reg[3]/C

Slack:                    inf
  Source:                 nolabel_line80/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line80/sec0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.629%)  route 0.291ns (67.371%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  nolabel_line80/state_reg/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line80/state_reg/Q
                         net (fo=9, routed)           0.291     0.432    nolabel_line80/state
    SLICE_X44Y37         FDRE                                         r  nolabel_line80/sec0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.398    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.056     1.454 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.347     1.801    nolabel_line80/dummy_clk3
    SLICE_X44Y37         FDRE                                         r  nolabel_line80/sec0_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line80/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line80/sec1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.627%)  route 0.442ns (70.373%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  nolabel_line80/state_reg/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line80/state_reg/Q
                         net (fo=9, routed)           0.442     0.583    nolabel_line80/state
    SLICE_X43Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.628 r  nolabel_line80/sec1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.628    nolabel_line80/sec1[0]_i_1__0_n_0
    SLICE_X43Y37         FDRE                                         r  nolabel_line80/sec1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.398    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.056     1.454 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.292     1.746    nolabel_line80/dummy_clk3
    SLICE_X43Y37         FDRE                                         r  nolabel_line80/sec1_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line80/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line80/sec1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.097%)  route 0.476ns (71.903%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  nolabel_line80/state_reg/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line80/state_reg/Q
                         net (fo=9, routed)           0.261     0.402    nolabel_line80/state
    SLICE_X44Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.447 r  nolabel_line80/sec1[3]_i_2__0/O
                         net (fo=4, routed)           0.215     0.662    nolabel_line80/sec1[3]_i_2__0_n_0
    SLICE_X43Y37         FDRE                                         r  nolabel_line80/sec1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.398    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.056     1.454 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.292     1.746    nolabel_line80/dummy_clk3
    SLICE_X43Y37         FDRE                                         r  nolabel_line80/sec1_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line80/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line80/sec1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.947%)  route 0.531ns (74.053%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  nolabel_line80/state_reg/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line80/state_reg/Q
                         net (fo=9, routed)           0.261     0.402    nolabel_line80/state
    SLICE_X44Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.447 r  nolabel_line80/sec1[3]_i_2__0/O
                         net (fo=4, routed)           0.270     0.717    nolabel_line80/sec1[3]_i_2__0_n_0
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.398    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.056     1.454 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.345     1.798    nolabel_line80/dummy_clk3
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[1]/C

Slack:                    inf
  Source:                 nolabel_line80/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line80/sec1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.947%)  route 0.531ns (74.053%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  nolabel_line80/state_reg/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line80/state_reg/Q
                         net (fo=9, routed)           0.261     0.402    nolabel_line80/state
    SLICE_X44Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.447 r  nolabel_line80/sec1[3]_i_2__0/O
                         net (fo=4, routed)           0.270     0.717    nolabel_line80/sec1[3]_i_2__0_n_0
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.398    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.056     1.454 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.345     1.798    nolabel_line80/dummy_clk3
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line80/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line80/sec1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.947%)  route 0.531ns (74.053%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  nolabel_line80/state_reg/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line80/state_reg/Q
                         net (fo=9, routed)           0.261     0.402    nolabel_line80/state
    SLICE_X44Y37         LUT6 (Prop_lut6_I1_O)        0.045     0.447 r  nolabel_line80/sec1[3]_i_2__0/O
                         net (fo=4, routed)           0.270     0.717    nolabel_line80/sec1[3]_i_2__0_n_0
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.398    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.056     1.454 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.345     1.798    nolabel_line80/dummy_clk3
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[3]/C

Slack:                    inf
  Source:                 nolabel_line80/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line80/sec1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.296ns (41.163%)  route 0.423ns (58.837%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  nolabel_line80/state_reg/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line80/state_reg/Q
                         net (fo=9, routed)           0.186     0.327    nolabel_line80/state
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.048     0.375 f  nolabel_line80/sec1[3]_i_4/O
                         net (fo=7, routed)           0.237     0.612    nolabel_line80/sec1[3]_i_4_n_0
    SLICE_X43Y38         LUT3 (Prop_lut3_I0_O)        0.107     0.719 r  nolabel_line80/sec1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.719    nolabel_line80/p_2_in[1]
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.984     1.398    nolabel_line80/c2/clk_IBUF
    SLICE_X44Y36         LUT3 (Prop_lut3_I0_O)        0.056     1.454 r  nolabel_line80/c2/sec0[3]_i_3__1/O
                         net (fo=16, routed)          0.345     1.798    nolabel_line80/dummy_clk3
    SLICE_X43Y38         FDRE                                         r  nolabel_line80/sec1_reg[1]/C





