{
  "creator": "Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3)",
  "modules": {
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "designs/1141/top.sv:1.1-32.10"
      },
      "ports": {
        "input_data": {
          "direction": "input",
          "bits": [ 2, 3, 4 ]
        },
        "output_data": {
          "direction": "output",
          "bits": [ 5, 6, 7, "0", "0", "1", "1", "1", "0", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
        }
      },
      "cells": {
        "$add$designs/1141/top.sv:17$1": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "designs/1141/top.sv:17.22-17.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3 ],
            "B": [ 2, 3 ],
            "Y": [ 8, 9 ]
          }
        },
        "$and$designs/1141/top.sv:19$2": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "designs/1141/top.sv:19.31-19.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4 ],
            "B": [ 2, 3, 4 ],
            "Y": [ 10, 11, 12 ]
          }
        },
        "$auto$opt_expr.cc:250:group_cell_inputs$21": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "Y": [ 5 ]
          }
        },
        "$auto$opt_expr.cc:250:group_cell_inputs$23": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "Y": [ 6 ]
          }
        },
        "$auto$opt_expr.cc:276:group_cell_inputs$15": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4 ],
            "B": [ 15, 16, 17 ],
            "Y": [ 18, 19, 7 ]
          }
        },
        "$auto$opt_expr.cc:716:replace_const_cells$18": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8, 9 ],
            "Y": [ 13, 14 ]
          }
        },
        "$mul$designs/1141/top.sv:19$3": {
          "hide_name": 1,
          "type": "$mul",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "designs/1141/top.sv:19.22-19.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10, 11, 12 ],
            "B": [ 2, 3, 4 ],
            "Y": [ 15, 16, 17, 20, 21, 22 ]
          }
        }
      },
      "netnames": {
        "$and$designs/1141/top.sv:19$2_Y": {
          "hide_name": 1,
          "bits": [ 10, 11, 12 ],
          "attributes": {
            "src": "designs/1141/top.sv:19.31-19.65"
          }
        },
        "$and$designs/1141/top.sv:27$6_Y": {
          "hide_name": 1,
          "bits": [ 18, 19, 7 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$rtlil.cc:3334:Not$19": {
          "hide_name": 1,
          "bits": [ 13, 14 ],
          "attributes": {
          }
        },
        "input_data": {
          "hide_name": 0,
          "bits": [ 2, 3, 4 ],
          "attributes": {
            "src": "designs/1141/top.sv:2.17-2.27"
          }
        },
        "output_data": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, "0", "0", "1", "1", "1", "0", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "designs/1141/top.sv:3.19-3.30"
          }
        },
        "temp_0": {
          "hide_name": 0,
          "bits": [ 8, 9, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "src": "designs/1141/top.sv:6.18-6.24"
          }
        },
        "temp_2": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 20, 21, 22, "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "designs/1141/top.sv:8.18-8.24",
            "unused_bits": "3 4 5"
          }
        }
      }
    }
  }
}
