{"Johannes Koesters": [0, ["Verification of Non-Mainline Functions in Todays Processor Chips", ["Johannes Koesters", "Alex Goryachev"], "https://doi.org/10.1145/2593069.2596693", "dac", 2014]], "Alex Goryachev": [0, ["Verification of Non-Mainline Functions in Todays Processor Chips", ["Johannes Koesters", "Alex Goryachev"], "https://doi.org/10.1145/2593069.2596693", "dac", 2014], ["Using a High-Level Test Generation Expert System for Testing In-Car Networks", ["Allon Adir", "Alex Goryachev", "Lev Greenberg", "Tamer Salman"], "https://doi.org/10.1145/2593069.2602978", "dac", 2014]], "Yael Abarbanel": [0, ["Validation of SoC Firmware-Hardware Flows: Challenges and Solution Directions", ["Yael Abarbanel", "Eli Singerman", "Moshe Y. Vardi"], "https://doi.org/10.1145/2593069.2596692", "dac", 2014]], "Eli Singerman": [0, ["Validation of SoC Firmware-Hardware Flows: Challenges and Solution Directions", ["Yael Abarbanel", "Eli Singerman", "Moshe Y. Vardi"], "https://doi.org/10.1145/2593069.2596692", "dac", 2014]], "Moshe Y. Vardi": [0, ["Validation of SoC Firmware-Hardware Flows: Challenges and Solution Directions", ["Yael Abarbanel", "Eli Singerman", "Moshe Y. Vardi"], "https://doi.org/10.1145/2593069.2596692", "dac", 2014], ["Balancing Scalability and Uniformity in SAT Witness Generator", ["Supratik Chakraborty", "Kuldeep S. Meel", "Moshe Y. Vardi"], "https://doi.org/10.1145/2593069.2593097", "dac", 2014]], "Daniel J. Sorin": [0, ["Architecting Dynamic Power Management to be Formally Verifiable", ["Daniel J. Sorin", "Opeoluwa Matthews", "Meng Zhang"], "https://doi.org/10.1145/2593069.2596669", "dac", 2014]], "Opeoluwa Matthews": [0, ["Architecting Dynamic Power Management to be Formally Verifiable", ["Daniel J. Sorin", "Opeoluwa Matthews", "Meng Zhang"], "https://doi.org/10.1145/2593069.2596669", "dac", 2014]], "Meng Zhang": [0, ["Architecting Dynamic Power Management to be Formally Verifiable", ["Daniel J. Sorin", "Opeoluwa Matthews", "Meng Zhang"], "https://doi.org/10.1145/2593069.2596669", "dac", 2014]], "Moongon Jung": [0.9774841517210007, ["On Enhancing Power Benefits in 3D ICs: Block Folding and Bonding Styles Perspective", ["Moongon Jung", "Taigon Song", "Yang Wan", "Yarui Peng", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593167", "dac", 2014]], "Taigon Song": [3.6026846146341995e-06, ["On Enhancing Power Benefits in 3D ICs: Block Folding and Bonding Styles Perspective", ["Moongon Jung", "Taigon Song", "Yang Wan", "Yarui Peng", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593167", "dac", 2014]], "Yang Wan": [0, ["On Enhancing Power Benefits in 3D ICs: Block Folding and Bonding Styles Perspective", ["Moongon Jung", "Taigon Song", "Yang Wan", "Yarui Peng", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593167", "dac", 2014]], "Yarui Peng": [0, ["On Enhancing Power Benefits in 3D ICs: Block Folding and Bonding Styles Perspective", ["Moongon Jung", "Taigon Song", "Yang Wan", "Yarui Peng", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593167", "dac", 2014], ["Fast and Accurate Full-chip Extraction and Optimization of TSV-to-Wire Coupling", ["Yarui Peng", "Dusan Petranovic", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593139", "dac", 2014]], "Sung Kyu Lim": [0.9975332617759705, ["On Enhancing Power Benefits in 3D ICs: Block Folding and Bonding Styles Perspective", ["Moongon Jung", "Taigon Song", "Yang Wan", "Yarui Peng", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593167", "dac", 2014], ["Fast and Accurate Full-chip Extraction and Optimization of TSV-to-Wire Coupling", ["Yarui Peng", "Dusan Petranovic", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593139", "dac", 2014], ["Power-Performance Study of Block-Level Monolithic 3D-ICs Considering Inter-Tier Performance Variations", ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593188", "dac", 2014], ["Fast and Accurate Thermal Modeling and Optimization for Monolithic 3D ICs", ["Sandeep Kumar Samal", "Shreepad Panth", "Kambiz Samadi", "Mehdi Saedi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593140", "dac", 2014]], "Wen-Hao Liu": [0, ["Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs", ["Wen-Hao Liu", "Min-Sheng Chang", "Ting-Chi Wang"], "https://doi.org/10.1145/2593069.2593142", "dac", 2014], ["Density-aware Detailed Placement with Instant Legalization", ["Sergiy Popovych", "Hung-Hao Lai", "Chieh-Min Wang", "Yih-Lang Li", "Wen-Hao Liu", "Ting-Chi Wang"], "https://doi.org/10.1145/2593069.2593120", "dac", 2014]], "Min-Sheng Chang": [3.037011197193351e-06, ["Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs", ["Wen-Hao Liu", "Min-Sheng Chang", "Ting-Chi Wang"], "https://doi.org/10.1145/2593069.2593142", "dac", 2014]], "Ting-Chi Wang": [7.577638996281166e-07, ["Floorplanning and Signal Assignment for Silicon Interposer-based 3D ICs", ["Wen-Hao Liu", "Min-Sheng Chang", "Ting-Chi Wang"], "https://doi.org/10.1145/2593069.2593142", "dac", 2014], ["Density-aware Detailed Placement with Instant Legalization", ["Sergiy Popovych", "Hung-Hao Lai", "Chieh-Min Wang", "Yih-Lang Li", "Wen-Hao Liu", "Ting-Chi Wang"], "https://doi.org/10.1145/2593069.2593120", "dac", 2014]], "Pei-Ci Wu": [5.4222759615640825e-08, ["On Timing Closure: Buffer Insertion for Hold-Violation Removal", ["Pei-Ci Wu", "Martin D. F. Wong", "Ivailo Nedelchev", "Sarvesh Bhardwaj", "Vidyamani Parkhe"], "https://doi.org/10.1145/2593069.2593171", "dac", 2014]], "Martin D. F. Wong": [0, ["On Timing Closure: Buffer Insertion for Hold-Violation Removal", ["Pei-Ci Wu", "Martin D. F. Wong", "Ivailo Nedelchev", "Sarvesh Bhardwaj", "Vidyamani Parkhe"], "https://doi.org/10.1145/2593069.2593171", "dac", 2014], ["Directed Self-Assembly (DSA) Template Pattern Verification", ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang"], "https://doi.org/10.1145/2593069.2593125", "dac", 2014]], "Ivailo Nedelchev": [0, ["On Timing Closure: Buffer Insertion for Hold-Violation Removal", ["Pei-Ci Wu", "Martin D. F. Wong", "Ivailo Nedelchev", "Sarvesh Bhardwaj", "Vidyamani Parkhe"], "https://doi.org/10.1145/2593069.2593171", "dac", 2014]], "Sarvesh Bhardwaj": [0, ["On Timing Closure: Buffer Insertion for Hold-Violation Removal", ["Pei-Ci Wu", "Martin D. F. Wong", "Ivailo Nedelchev", "Sarvesh Bhardwaj", "Vidyamani Parkhe"], "https://doi.org/10.1145/2593069.2593171", "dac", 2014]], "Vidyamani Parkhe": [0, ["On Timing Closure: Buffer Insertion for Hold-Violation Removal", ["Pei-Ci Wu", "Martin D. F. Wong", "Ivailo Nedelchev", "Sarvesh Bhardwaj", "Vidyamani Parkhe"], "https://doi.org/10.1145/2593069.2593171", "dac", 2014]], "Stephan Held": [0, ["Post-Routing Latch Optimization for Timing Closure", ["Stephan Held", "Ulrike Schorr"], "https://doi.org/10.1145/2593069.2593182", "dac", 2014]], "Ulrike Schorr": [0, ["Post-Routing Latch Optimization for Timing Closure", ["Stephan Held", "Ulrike Schorr"], "https://doi.org/10.1145/2593069.2593182", "dac", 2014]], "Jui-Hung Chien": [0, ["Contactless Stacked-die Testing for Pre-bond Interposers", ["Jui-Hung Chien", "Ruei-Siang Hsu", "Hsueh-Ju Lin", "Ka-Yi Yeh", "Shih-Chieh Chang"], "https://doi.org/10.1145/2593069.2593111", "dac", 2014]], "Ruei-Siang Hsu": [0, ["Contactless Stacked-die Testing for Pre-bond Interposers", ["Jui-Hung Chien", "Ruei-Siang Hsu", "Hsueh-Ju Lin", "Ka-Yi Yeh", "Shih-Chieh Chang"], "https://doi.org/10.1145/2593069.2593111", "dac", 2014]], "Hsueh-Ju Lin": [0, ["Contactless Stacked-die Testing for Pre-bond Interposers", ["Jui-Hung Chien", "Ruei-Siang Hsu", "Hsueh-Ju Lin", "Ka-Yi Yeh", "Shih-Chieh Chang"], "https://doi.org/10.1145/2593069.2593111", "dac", 2014]], "Ka-Yi Yeh": [0, ["Contactless Stacked-die Testing for Pre-bond Interposers", ["Jui-Hung Chien", "Ruei-Siang Hsu", "Hsueh-Ju Lin", "Ka-Yi Yeh", "Shih-Chieh Chang"], "https://doi.org/10.1145/2593069.2593111", "dac", 2014]], "Shih-Chieh Chang": [2.9702561243905024e-10, ["Contactless Stacked-die Testing for Pre-bond Interposers", ["Jui-Hung Chien", "Ruei-Siang Hsu", "Hsueh-Ju Lin", "Ka-Yi Yeh", "Shih-Chieh Chang"], "https://doi.org/10.1145/2593069.2593111", "dac", 2014], ["Critical Path Monitor Enabled Dynamic Voltage Scaling for Graceful Degradation in Sub-Threshold Designs", ["Yu-Guang Chen", "Tao Wang", "Kuan-Yu Lai", "Wan-Yu Wen", "Yiyu Shi", "Shih-Chieh Chang"], "https://doi.org/10.1145/2593069.2593115", "dac", 2014]], "Parijat Mukherjee": [0, ["Leveraging pre-silicon data to diagnose out-of-specification failures in mixed-signal circuits", ["Parijat Mukherjee", "Peng Li"], "https://doi.org/10.1145/2593069.2593154", "dac", 2014], ["Approximate property checking of mixed-signal circuits", ["Parijat Mukherjee", "Chirayu S. Amin", "Peng Li"], "https://doi.org/10.1145/2593069.2593091", "dac", 2014]], "Peng Li": [0, ["Leveraging pre-silicon data to diagnose out-of-specification failures in mixed-signal circuits", ["Parijat Mukherjee", "Peng Li"], "https://doi.org/10.1145/2593069.2593154", "dac", 2014], ["An Optimal Microarchitecture for Stencil Computation Acceleration Based on Non-Uniform Partitioning of Data Reuse Buffers", ["Jason Cong", "Peng Li", "Bingjun Xiao", "Peng Zhang"], "https://doi.org/10.1145/2593069.2593090", "dac", 2014], ["Approximate property checking of mixed-signal circuits", ["Parijat Mukherjee", "Chirayu S. Amin", "Peng Li"], "https://doi.org/10.1145/2593069.2593091", "dac", 2014], ["Parallel Hierarchical Reachability Analysis for Analog Verification", ["Honghuang Lin", "Peng Li"], "https://doi.org/10.1145/2593069.2593178", "dac", 2014]], "Martin Andraud": [0, ["One-Shot Calibration of RF Circuits Based on Non-Intrusive Sensors", ["Martin Andraud", "Haralampos-G. D. Stratigopoulos", "Emmanuel Simeu"], "https://doi.org/10.1145/2593069.2593174", "dac", 2014]], "Haralampos-G. D. Stratigopoulos": [0, ["One-Shot Calibration of RF Circuits Based on Non-Intrusive Sensors", ["Martin Andraud", "Haralampos-G. D. Stratigopoulos", "Emmanuel Simeu"], "https://doi.org/10.1145/2593069.2593174", "dac", 2014]], "Emmanuel Simeu": [0, ["One-Shot Calibration of RF Circuits Based on Non-Intrusive Sensors", ["Martin Andraud", "Haralampos-G. D. Stratigopoulos", "Emmanuel Simeu"], "https://doi.org/10.1145/2593069.2593174", "dac", 2014]], "Marcin Gebala": [0, ["On Using Implied Values in EDT-based Test Compression", ["Marcin Gebala", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1145/2593069.2593173", "dac", 2014]], "Grzegorz Mrugalski": [0, ["On Using Implied Values in EDT-based Test Compression", ["Marcin Gebala", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1145/2593069.2593173", "dac", 2014]], "Nilanjan Mukherjee": [0, ["On Using Implied Values in EDT-based Test Compression", ["Marcin Gebala", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1145/2593069.2593173", "dac", 2014]], "Janusz Rajski": [0, ["On Using Implied Values in EDT-based Test Compression", ["Marcin Gebala", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1145/2593069.2593173", "dac", 2014]], "Jerzy Tyszer": [0, ["On Using Implied Values in EDT-based Test Compression", ["Marcin Gebala", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1145/2593069.2593173", "dac", 2014]], "Florian Kriebel": [0, ["ASER: Adaptive Soft Error Resilience for Reliability-Heterogeneous Processors in the Dark Silicon Era", ["Florian Kriebel", "Semeen Rehman", "Duo Sun", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593094", "dac", 2014], ["dTune: Leveraging Reliable Code Generation for Adaptive Dependability Tuning under Process Variation and Aging-Induced Effects", ["Semeen Rehman", "Florian Kriebel", "Duo Sun", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593127", "dac", 2014]], "Semeen Rehman": [0, ["ASER: Adaptive Soft Error Resilience for Reliability-Heterogeneous Processors in the Dark Silicon Era", ["Florian Kriebel", "Semeen Rehman", "Duo Sun", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593094", "dac", 2014], ["Multi-Layer Dependability: From Microarchitecture to Application Level", ["Jorg Henkel", "Lars Bauer", "Hongyan Zhang", "Semeen Rehman", "Muhammad Shafique"], "https://doi.org/10.1145/2593069.2596683", "dac", 2014], ["dTune: Leveraging Reliable Code Generation for Adaptive Dependability Tuning under Process Variation and Aging-Induced Effects", ["Semeen Rehman", "Florian Kriebel", "Duo Sun", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593127", "dac", 2014]], "Duo Sun": [0.013177940156310797, ["ASER: Adaptive Soft Error Resilience for Reliability-Heterogeneous Processors in the Dark Silicon Era", ["Florian Kriebel", "Semeen Rehman", "Duo Sun", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593094", "dac", 2014], ["dTune: Leveraging Reliable Code Generation for Adaptive Dependability Tuning under Process Variation and Aging-Induced Effects", ["Semeen Rehman", "Florian Kriebel", "Duo Sun", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593127", "dac", 2014]], "Muhammad Shafique": [0, ["ASER: Adaptive Soft Error Resilience for Reliability-Heterogeneous Processors in the Dark Silicon Era", ["Florian Kriebel", "Semeen Rehman", "Duo Sun", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593094", "dac", 2014], ["Multi-Layer Dependability: From Microarchitecture to Application Level", ["Jorg Henkel", "Lars Bauer", "Hongyan Zhang", "Semeen Rehman", "Muhammad Shafique"], "https://doi.org/10.1145/2593069.2596683", "dac", 2014], ["dTune: Leveraging Reliable Code Generation for Adaptive Dependability Tuning under Process Variation and Aging-Induced Effects", ["Semeen Rehman", "Florian Kriebel", "Duo Sun", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593127", "dac", 2014], ["darkNoC: Designing Energy-Efficient Network-on-Chip with Multi-Vt Cells for Dark Silicon", ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2593069.2593117", "dac", 2014], ["The EDA Challenges in the Dark Silicon Era: Temperature, Reliability, and Variability Perspectives", ["Muhammad Shafique", "Siddharth Garg", "Jorg Henkel", "Diana Marculescu"], "https://doi.org/10.1145/2593069.2593229", "dac", 2014]], "Jorg Henkel": [0, ["ASER: Adaptive Soft Error Resilience for Reliability-Heterogeneous Processors in the Dark Silicon Era", ["Florian Kriebel", "Semeen Rehman", "Duo Sun", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593094", "dac", 2014], ["GUARD: GUAranteed Reliability in Dynamically Reconfigurable Systems", ["Hongyan Zhang", "Michael A. Kochte", "Michael E. Imhof", "Lars Bauer", "Hans-Joachim Wunderlich", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593146", "dac", 2014], ["Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture", ["Fazal Hameed", "Lars Bauer", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593197", "dac", 2014], ["Multi-Layer Dependability: From Microarchitecture to Application Level", ["Jorg Henkel", "Lars Bauer", "Hongyan Zhang", "Semeen Rehman", "Muhammad Shafique"], "https://doi.org/10.1145/2593069.2596683", "dac", 2014], ["dTune: Leveraging Reliable Code Generation for Adaptive Dependability Tuning under Process Variation and Aging-Induced Effects", ["Semeen Rehman", "Florian Kriebel", "Duo Sun", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593127", "dac", 2014], ["CAP: Communication Aware Programming", ["Jan Heisswolf", "Aurang Zaib", "Andreas Zwinkau", "Sebastian Kobbe", "Andreas Weichslgartner", "Jurgen Teich", "Jorg Henkel", "Gregor Snelting", "Andreas Herkersdorf", "Jurgen Becker"], "https://doi.org/10.1145/2593069.2593103", "dac", 2014], ["darkNoC: Designing Energy-Efficient Network-on-Chip with Multi-Vt Cells for Dark Silicon", ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2593069.2593117", "dac", 2014], ["The EDA Challenges in the Dark Silicon Era: Temperature, Reliability, and Variability Perspectives", ["Muhammad Shafique", "Siddharth Garg", "Jorg Henkel", "Diana Marculescu"], "https://doi.org/10.1145/2593069.2593229", "dac", 2014]], "Aviral Shrivastava": [0, ["Quantitative Analysis of Control Flow Checking Mechanisms for Soft Errors", ["Aviral Shrivastava", "Abhishek Rhisheekesan", "Reiley Jeyapaul", "Carole-Jean Wu"], "https://doi.org/10.1145/2593069.2593195", "dac", 2014], ["Branch-Aware Loop Mapping on CGRAs", ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/2593069.2593100", "dac", 2014]], "Abhishek Rhisheekesan": [0, ["Quantitative Analysis of Control Flow Checking Mechanisms for Soft Errors", ["Aviral Shrivastava", "Abhishek Rhisheekesan", "Reiley Jeyapaul", "Carole-Jean Wu"], "https://doi.org/10.1145/2593069.2593195", "dac", 2014]], "Reiley Jeyapaul": [0, ["Quantitative Analysis of Control Flow Checking Mechanisms for Soft Errors", ["Aviral Shrivastava", "Abhishek Rhisheekesan", "Reiley Jeyapaul", "Carole-Jean Wu"], "https://doi.org/10.1145/2593069.2593195", "dac", 2014]], "Carole-Jean Wu": [3.223271129171312e-11, ["Quantitative Analysis of Control Flow Checking Mechanisms for Soft Errors", ["Aviral Shrivastava", "Abhishek Rhisheekesan", "Reiley Jeyapaul", "Carole-Jean Wu"], "https://doi.org/10.1145/2593069.2593195", "dac", 2014]], "Devendra Rai": [0, ["An Efficient Real Time Fault Detection and Tolerance Framework Validated on the Intel SCC Processor", ["Devendra Rai", "Pengcheng Huang", "Nikolay Stoimenov", "Lothar Thiele"], "https://doi.org/10.1145/2593069.2593085", "dac", 2014]], "Pengcheng Huang": [0, ["An Efficient Real Time Fault Detection and Tolerance Framework Validated on the Intel SCC Processor", ["Devendra Rai", "Pengcheng Huang", "Nikolay Stoimenov", "Lothar Thiele"], "https://doi.org/10.1145/2593069.2593085", "dac", 2014], ["On the Scheduling of Fault-Tolerant Mixed-Criticality Systems", ["Pengcheng Huang", "Hoeseok Yang", "Lothar Thiele"], "https://doi.org/10.1145/2593069.2593169", "dac", 2014]], "Nikolay Stoimenov": [0, ["An Efficient Real Time Fault Detection and Tolerance Framework Validated on the Intel SCC Processor", ["Devendra Rai", "Pengcheng Huang", "Nikolay Stoimenov", "Lothar Thiele"], "https://doi.org/10.1145/2593069.2593085", "dac", 2014]], "Lothar Thiele": [0, ["An Efficient Real Time Fault Detection and Tolerance Framework Validated on the Intel SCC Processor", ["Devendra Rai", "Pengcheng Huang", "Nikolay Stoimenov", "Lothar Thiele"], "https://doi.org/10.1145/2593069.2593085", "dac", 2014], ["Static Mapping of Mixed-Critical Applications for Fault-Tolerant MPSoCs", ["Shin-Haeng Kang", "Hoeseok Yang", "Sungchan Kim", "Iuliana Bacivarov", "Soonhoi Ha", "Lothar Thiele"], "https://doi.org/10.1145/2593069.2593221", "dac", 2014], ["On the Scheduling of Fault-Tolerant Mixed-Criticality Systems", ["Pengcheng Huang", "Hoeseok Yang", "Lothar Thiele"], "https://doi.org/10.1145/2593069.2593169", "dac", 2014]], "Faramarz Khosravi": [0, ["Multi-Objective Local-Search Optimization using Reliability Importance Measuring", ["Faramarz Khosravi", "Felix Reimann", "Michael Glass", "Jurgen Teich"], "https://doi.org/10.1145/2593069.2593164", "dac", 2014]], "Felix Reimann": [0, ["Multi-Objective Local-Search Optimization using Reliability Importance Measuring", ["Faramarz Khosravi", "Felix Reimann", "Michael Glass", "Jurgen Teich"], "https://doi.org/10.1145/2593069.2593164", "dac", 2014], ["Advanced Diagnosis: SBST and BIST Integration in Automotive E/E Architectures", ["Felix Reimann", "Michael Glass", "Jurgen Teich", "Alejandro Cook", "Laura Rodriguez Gomez", "Dominik Ull", "Hans-Joachim Wunderlich", "Piet Engelke", "Ulrich Abelein"], "https://doi.org/10.1145/2593069.2602971", "dac", 2014]], "Michael Glass": [0, ["Multi-Objective Local-Search Optimization using Reliability Importance Measuring", ["Faramarz Khosravi", "Felix Reimann", "Michael Glass", "Jurgen Teich"], "https://doi.org/10.1145/2593069.2593164", "dac", 2014], ["Advanced Diagnosis: SBST and BIST Integration in Automotive E/E Architectures", ["Felix Reimann", "Michael Glass", "Jurgen Teich", "Alejandro Cook", "Laura Rodriguez Gomez", "Dominik Ull", "Hans-Joachim Wunderlich", "Piet Engelke", "Ulrich Abelein"], "https://doi.org/10.1145/2593069.2602971", "dac", 2014]], "Jurgen Teich": [0, ["Multi-Objective Local-Search Optimization using Reliability Importance Measuring", ["Faramarz Khosravi", "Felix Reimann", "Michael Glass", "Jurgen Teich"], "https://doi.org/10.1145/2593069.2593164", "dac", 2014], ["Advanced Diagnosis: SBST and BIST Integration in Automotive E/E Architectures", ["Felix Reimann", "Michael Glass", "Jurgen Teich", "Alejandro Cook", "Laura Rodriguez Gomez", "Dominik Ull", "Hans-Joachim Wunderlich", "Piet Engelke", "Ulrich Abelein"], "https://doi.org/10.1145/2593069.2602971", "dac", 2014], ["CAP: Communication Aware Programming", ["Jan Heisswolf", "Aurang Zaib", "Andreas Zwinkau", "Sebastian Kobbe", "Andreas Weichslgartner", "Jurgen Teich", "Jorg Henkel", "Gregor Snelting", "Andreas Herkersdorf", "Jurgen Becker"], "https://doi.org/10.1145/2593069.2593103", "dac", 2014]], "Mingui Sun": [0.037082405760884285, ["eButton: A Wearable Computer for Health Monitoring and Personal Assistance", ["Mingui Sun", "Lora E. Burke", "Zhi-Hong Mao", "Yiran Chen", "Hsin-Chen Chen", "Yicheng Bai", "Yuecheng Li", "Chengliu Li", "Wenyan Jia"], "https://doi.org/10.1145/2593069.2596678", "dac", 2014]], "Lora E. Burke": [0, ["eButton: A Wearable Computer for Health Monitoring and Personal Assistance", ["Mingui Sun", "Lora E. Burke", "Zhi-Hong Mao", "Yiran Chen", "Hsin-Chen Chen", "Yicheng Bai", "Yuecheng Li", "Chengliu Li", "Wenyan Jia"], "https://doi.org/10.1145/2593069.2596678", "dac", 2014]], "Zhi-Hong Mao": [0, ["eButton: A Wearable Computer for Health Monitoring and Personal Assistance", ["Mingui Sun", "Lora E. Burke", "Zhi-Hong Mao", "Yiran Chen", "Hsin-Chen Chen", "Yicheng Bai", "Yuecheng Li", "Chengliu Li", "Wenyan Jia"], "https://doi.org/10.1145/2593069.2596678", "dac", 2014]], "Yiran Chen": [0, ["eButton: A Wearable Computer for Health Monitoring and Personal Assistance", ["Mingui Sun", "Lora E. Burke", "Zhi-Hong Mao", "Yiran Chen", "Hsin-Chen Chen", "Yicheng Bai", "Yuecheng Li", "Chengliu Li", "Wenyan Jia"], "https://doi.org/10.1145/2593069.2596678", "dac", 2014], ["State-Restrict MLC STT-RAM Designs for High-Reliable High-Performance Memory System", ["Wujie Wen", "Yaojun Zhang", "Mengjie Mao", "Yiran Chen"], "https://doi.org/10.1145/2593069.2593220", "dac", 2014], ["A New Field-assisted Access Scheme of STT-RAM with Self-reference Capability", ["Enes Eken", "Yaojun Zhang", "Wujie Wen", "Rajiv V. Joshi", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2593069.2593075", "dac", 2014], ["Demystifying Energy Usage in Smartphones", ["Xiang Chen", "Yiran Chen", "Mian Dong", "Jianzhong Charlie Zhang"], "https://doi.org/10.1145/2593069.2596676", "dac", 2014], ["Exploration of GPGPU Register File Architecture Using Domain-wall-shift-write based Racetrack Memory", ["Mengjie Mao", "Wujie Wen", "Yaojun Zhang", "Yiran Chen", "Hai Helen Li"], "https://doi.org/10.1145/2593069.2593137", "dac", 2014]], "Hsin-Chen Chen": [0, ["eButton: A Wearable Computer for Health Monitoring and Personal Assistance", ["Mingui Sun", "Lora E. Burke", "Zhi-Hong Mao", "Yiran Chen", "Hsin-Chen Chen", "Yicheng Bai", "Yuecheng Li", "Chengliu Li", "Wenyan Jia"], "https://doi.org/10.1145/2593069.2596678", "dac", 2014]], "Yicheng Bai": [0.0006089714588597417, ["eButton: A Wearable Computer for Health Monitoring and Personal Assistance", ["Mingui Sun", "Lora E. Burke", "Zhi-Hong Mao", "Yiran Chen", "Hsin-Chen Chen", "Yicheng Bai", "Yuecheng Li", "Chengliu Li", "Wenyan Jia"], "https://doi.org/10.1145/2593069.2596678", "dac", 2014]], "Yuecheng Li": [0, ["eButton: A Wearable Computer for Health Monitoring and Personal Assistance", ["Mingui Sun", "Lora E. Burke", "Zhi-Hong Mao", "Yiran Chen", "Hsin-Chen Chen", "Yicheng Bai", "Yuecheng Li", "Chengliu Li", "Wenyan Jia"], "https://doi.org/10.1145/2593069.2596678", "dac", 2014]], "Chengliu Li": [0, ["eButton: A Wearable Computer for Health Monitoring and Personal Assistance", ["Mingui Sun", "Lora E. Burke", "Zhi-Hong Mao", "Yiran Chen", "Hsin-Chen Chen", "Yicheng Bai", "Yuecheng Li", "Chengliu Li", "Wenyan Jia"], "https://doi.org/10.1145/2593069.2596678", "dac", 2014]], "Wenyan Jia": [0, ["eButton: A Wearable Computer for Health Monitoring and Personal Assistance", ["Mingui Sun", "Lora E. Burke", "Zhi-Hong Mao", "Yiran Chen", "Hsin-Chen Chen", "Yicheng Bai", "Yuecheng Li", "Chengliu Li", "Wenyan Jia"], "https://doi.org/10.1145/2593069.2596678", "dac", 2014]], "Ruben Braojos": [0, ["Ultra-Low Power Design of Wearable Cardiac Monitoring Systems", ["Ruben Braojos", "Hossein Mamaghanian", "Alair Dias Junior", "Giovanni Ansaloni", "David Atienza", "Francisco J. Rincon", "Srinivasan Murali"], "https://doi.org/10.1145/2593069.2596691", "dac", 2014]], "Hossein Mamaghanian": [0, ["Ultra-Low Power Design of Wearable Cardiac Monitoring Systems", ["Ruben Braojos", "Hossein Mamaghanian", "Alair Dias Junior", "Giovanni Ansaloni", "David Atienza", "Francisco J. Rincon", "Srinivasan Murali"], "https://doi.org/10.1145/2593069.2596691", "dac", 2014]], "Alair Dias Junior": [0, ["Ultra-Low Power Design of Wearable Cardiac Monitoring Systems", ["Ruben Braojos", "Hossein Mamaghanian", "Alair Dias Junior", "Giovanni Ansaloni", "David Atienza", "Francisco J. Rincon", "Srinivasan Murali"], "https://doi.org/10.1145/2593069.2596691", "dac", 2014]], "Giovanni Ansaloni": [0, ["Ultra-Low Power Design of Wearable Cardiac Monitoring Systems", ["Ruben Braojos", "Hossein Mamaghanian", "Alair Dias Junior", "Giovanni Ansaloni", "David Atienza", "Francisco J. Rincon", "Srinivasan Murali"], "https://doi.org/10.1145/2593069.2596691", "dac", 2014]], "David Atienza": [0, ["Ultra-Low Power Design of Wearable Cardiac Monitoring Systems", ["Ruben Braojos", "Hossein Mamaghanian", "Alair Dias Junior", "Giovanni Ansaloni", "David Atienza", "Francisco J. Rincon", "Srinivasan Murali"], "https://doi.org/10.1145/2593069.2596691", "dac", 2014]], "Francisco J. Rincon": [0, ["Ultra-Low Power Design of Wearable Cardiac Monitoring Systems", ["Ruben Braojos", "Hossein Mamaghanian", "Alair Dias Junior", "Giovanni Ansaloni", "David Atienza", "Francisco J. Rincon", "Srinivasan Murali"], "https://doi.org/10.1145/2593069.2596691", "dac", 2014]], "Srinivasan Murali": [0, ["Ultra-Low Power Design of Wearable Cardiac Monitoring Systems", ["Ruben Braojos", "Hossein Mamaghanian", "Alair Dias Junior", "Giovanni Ansaloni", "David Atienza", "Francisco J. Rincon", "Srinivasan Murali"], "https://doi.org/10.1145/2593069.2596691", "dac", 2014]], "Philip Axer": [0, ["Exploiting Shaper Context to Improve Performance Bounds of Ethernet AVB Networks", ["Philip Axer", "Daniel Thiele", "Rolf Ernst", "Jonas Diemer"], "https://doi.org/10.1145/2593069.2593136", "dac", 2014]], "Daniel Thiele": [0, ["Exploiting Shaper Context to Improve Performance Bounds of Ethernet AVB Networks", ["Philip Axer", "Daniel Thiele", "Rolf Ernst", "Jonas Diemer"], "https://doi.org/10.1145/2593069.2593136", "dac", 2014]], "Rolf Ernst": [0, ["Exploiting Shaper Context to Improve Performance Bounds of Ethernet AVB Networks", ["Philip Axer", "Daniel Thiele", "Rolf Ernst", "Jonas Diemer"], "https://doi.org/10.1145/2593069.2593136", "dac", 2014], ["Typical Worst Case Response-Time Analysis and its Use in Automotive Network Design", ["Sophie Quinton", "Torsten T. Bone", "Julien Hennig", "Moritz Neukirchner", "Mircea Negrean", "Rolf Ernst"], "https://doi.org/10.1145/2593069.2602977", "dac", 2014], ["Sufficient Temporal Independence and Improved Interrupt Latencies in a Real-Time Hypervisor", ["Matthias Beckert", "Moritz Neukirchner", "Rolf Ernst", "Stefan M. Petters"], "https://doi.org/10.1145/2593069.2593222", "dac", 2014]], "Jonas Diemer": [0, ["Exploiting Shaper Context to Improve Performance Bounds of Ethernet AVB Networks", ["Philip Axer", "Daniel Thiele", "Rolf Ernst", "Jonas Diemer"], "https://doi.org/10.1145/2593069.2593136", "dac", 2014]], "Chung-Wei Lin": [0, ["An Efficient Wire Routing and Wire Sizing Algorithm for Weight Minimization of Automotive Systems", ["Chung-Wei Lin", "Lei Rao", "Paolo Giusto", "Joseph DAmbrosio", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/2593069.2593088", "dac", 2014]], "Lei Rao": [0, ["An Efficient Wire Routing and Wire Sizing Algorithm for Weight Minimization of Automotive Systems", ["Chung-Wei Lin", "Lei Rao", "Paolo Giusto", "Joseph DAmbrosio", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/2593069.2593088", "dac", 2014]], "Paolo Giusto": [0, ["An Efficient Wire Routing and Wire Sizing Algorithm for Weight Minimization of Automotive Systems", ["Chung-Wei Lin", "Lei Rao", "Paolo Giusto", "Joseph DAmbrosio", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/2593069.2593088", "dac", 2014]], "Joseph DAmbrosio": [0, ["An Efficient Wire Routing and Wire Sizing Algorithm for Weight Minimization of Automotive Systems", ["Chung-Wei Lin", "Lei Rao", "Paolo Giusto", "Joseph DAmbrosio", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/2593069.2593088", "dac", 2014]], "Alberto L. Sangiovanni-Vincentelli": [0, ["An Efficient Wire Routing and Wire Sizing Algorithm for Weight Minimization of Automotive Systems", ["Chung-Wei Lin", "Lei Rao", "Paolo Giusto", "Joseph DAmbrosio", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/2593069.2593088", "dac", 2014]], "Florian Sagstetter": [0, ["Schedule Integration Framework for Time-Triggered Automotive Architectures", ["Florian Sagstetter", "Sidharta Andalam", "Peter Waszecki", "Martin Lukasiewycz", "Hauke Stahle", "Samarjit Chakraborty", "Alois Knoll"], "https://doi.org/10.1145/2593069.2593211", "dac", 2014]], "Sidharta Andalam": [0, ["Schedule Integration Framework for Time-Triggered Automotive Architectures", ["Florian Sagstetter", "Sidharta Andalam", "Peter Waszecki", "Martin Lukasiewycz", "Hauke Stahle", "Samarjit Chakraborty", "Alois Knoll"], "https://doi.org/10.1145/2593069.2593211", "dac", 2014]], "Peter Waszecki": [0, ["Schedule Integration Framework for Time-Triggered Automotive Architectures", ["Florian Sagstetter", "Sidharta Andalam", "Peter Waszecki", "Martin Lukasiewycz", "Hauke Stahle", "Samarjit Chakraborty", "Alois Knoll"], "https://doi.org/10.1145/2593069.2593211", "dac", 2014]], "Martin Lukasiewycz": [0, ["Schedule Integration Framework for Time-Triggered Automotive Architectures", ["Florian Sagstetter", "Sidharta Andalam", "Peter Waszecki", "Martin Lukasiewycz", "Hauke Stahle", "Samarjit Chakraborty", "Alois Knoll"], "https://doi.org/10.1145/2593069.2593211", "dac", 2014]], "Hauke Stahle": [0, ["Schedule Integration Framework for Time-Triggered Automotive Architectures", ["Florian Sagstetter", "Sidharta Andalam", "Peter Waszecki", "Martin Lukasiewycz", "Hauke Stahle", "Samarjit Chakraborty", "Alois Knoll"], "https://doi.org/10.1145/2593069.2593211", "dac", 2014]], "Samarjit Chakraborty": [0, ["Schedule Integration Framework for Time-Triggered Automotive Architectures", ["Florian Sagstetter", "Sidharta Andalam", "Peter Waszecki", "Martin Lukasiewycz", "Hauke Stahle", "Samarjit Chakraborty", "Alois Knoll"], "https://doi.org/10.1145/2593069.2593211", "dac", 2014], ["Design Methods for Augmented Reality In-Vehicle Infotainment Systems", ["Qing Rao", "Christian Grunler", "Markus Hammori", "Samarjit Chakraborty"], "https://doi.org/10.1145/2593069.2602973", "dac", 2014], ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Alois Knoll": [0, ["Schedule Integration Framework for Time-Triggered Automotive Architectures", ["Florian Sagstetter", "Sidharta Andalam", "Peter Waszecki", "Martin Lukasiewycz", "Hauke Stahle", "Samarjit Chakraborty", "Alois Knoll"], "https://doi.org/10.1145/2593069.2593211", "dac", 2014]], "Armin Wasicek": [0, ["Aspect-oriented Modeling of Attacks in Automotive Cyber-Physical Systems", ["Armin Wasicek", "Patricia Derler", "Edward A. Lee"], "https://doi.org/10.1145/2593069.2593095", "dac", 2014]], "Patricia Derler": [0, ["Aspect-oriented Modeling of Attacks in Automotive Cyber-Physical Systems", ["Armin Wasicek", "Patricia Derler", "Edward A. Lee"], "https://doi.org/10.1145/2593069.2593095", "dac", 2014]], "Edward A. Lee": [4.7297046487648764e-11, ["Aspect-oriented Modeling of Attacks in Automotive Cyber-Physical Systems", ["Armin Wasicek", "Patricia Derler", "Edward A. Lee"], "https://doi.org/10.1145/2593069.2593095", "dac", 2014]], "Leonidas Kosmidis": [0, ["Containing Timing-Related Certification Cost in Automotive Systems Deploying Complex Hardware", ["Leonidas Kosmidis", "Eduardo Quinones", "Jaume Abella", "Glenn Farrall", "Franck Wartel", "Francisco J. Cazorla"], "https://doi.org/10.1145/2593069.2593112", "dac", 2014], ["Time-Analysable Non-Partitioned Shared Caches for Real-Time Multicore Systems", ["Mladen Slijepcevic", "Leonidas Kosmidis", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla"], "https://doi.org/10.1145/2593069.2593235", "dac", 2014]], "Eduardo Quinones": [0, ["Containing Timing-Related Certification Cost in Automotive Systems Deploying Complex Hardware", ["Leonidas Kosmidis", "Eduardo Quinones", "Jaume Abella", "Glenn Farrall", "Franck Wartel", "Francisco J. Cazorla"], "https://doi.org/10.1145/2593069.2593112", "dac", 2014], ["Time-Analysable Non-Partitioned Shared Caches for Real-Time Multicore Systems", ["Mladen Slijepcevic", "Leonidas Kosmidis", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla"], "https://doi.org/10.1145/2593069.2593235", "dac", 2014]], "Jaume Abella": [0, ["Containing Timing-Related Certification Cost in Automotive Systems Deploying Complex Hardware", ["Leonidas Kosmidis", "Eduardo Quinones", "Jaume Abella", "Glenn Farrall", "Franck Wartel", "Francisco J. Cazorla"], "https://doi.org/10.1145/2593069.2593112", "dac", 2014], ["LiVe: Timely Error Detection in Light-Lockstep Safety Critical Systems", ["Carles Hernandez", "Jaume Abella"], "https://doi.org/10.1145/2593069.2593155", "dac", 2014], ["Time-Analysable Non-Partitioned Shared Caches for Real-Time Multicore Systems", ["Mladen Slijepcevic", "Leonidas Kosmidis", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla"], "https://doi.org/10.1145/2593069.2593235", "dac", 2014]], "Glenn Farrall": [0, ["Containing Timing-Related Certification Cost in Automotive Systems Deploying Complex Hardware", ["Leonidas Kosmidis", "Eduardo Quinones", "Jaume Abella", "Glenn Farrall", "Franck Wartel", "Francisco J. Cazorla"], "https://doi.org/10.1145/2593069.2593112", "dac", 2014]], "Franck Wartel": [0, ["Containing Timing-Related Certification Cost in Automotive Systems Deploying Complex Hardware", ["Leonidas Kosmidis", "Eduardo Quinones", "Jaume Abella", "Glenn Farrall", "Franck Wartel", "Francisco J. Cazorla"], "https://doi.org/10.1145/2593069.2593112", "dac", 2014]], "Francisco J. Cazorla": [0, ["Containing Timing-Related Certification Cost in Automotive Systems Deploying Complex Hardware", ["Leonidas Kosmidis", "Eduardo Quinones", "Jaume Abella", "Glenn Farrall", "Franck Wartel", "Francisco J. Cazorla"], "https://doi.org/10.1145/2593069.2593112", "dac", 2014], ["Time-Analysable Non-Partitioned Shared Caches for Real-Time Multicore Systems", ["Mladen Slijepcevic", "Leonidas Kosmidis", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla"], "https://doi.org/10.1145/2593069.2593235", "dac", 2014]], "Prahladavaradan Sampath": [0, ["Translation Validation for Stateflow to C", ["Prahladavaradan Sampath", "A. C. Rajeev", "S. Ramesh"], "https://doi.org/10.1145/2593069.2593237", "dac", 2014]], "A. C. Rajeev": [0, ["Translation Validation for Stateflow to C", ["Prahladavaradan Sampath", "A. C. Rajeev", "S. Ramesh"], "https://doi.org/10.1145/2593069.2593237", "dac", 2014]], "S. Ramesh": [0, ["Translation Validation for Stateflow to C", ["Prahladavaradan Sampath", "A. C. Rajeev", "S. Ramesh"], "https://doi.org/10.1145/2593069.2593237", "dac", 2014]], "Ryan H.-M. Huang": [0, ["Advanced Soft-Error-Rate (SER) Estimation with Striking-Time and Multi-Cycle Effects", ["Ryan H.-M. Huang", "Charles H.-P. Wen"], "https://doi.org/10.1145/2593069.2593081", "dac", 2014]], "Charles H.-P. Wen": [0, ["Advanced Soft-Error-Rate (SER) Estimation with Striking-Time and Multi-Cycle Effects", ["Ryan H.-M. Huang", "Charles H.-P. Wen"], "https://doi.org/10.1145/2593069.2593081", "dac", 2014]], "Carles Hernandez": [0, ["LiVe: Timely Error Detection in Light-Lockstep Safety Critical Systems", ["Carles Hernandez", "Jaume Abella"], "https://doi.org/10.1145/2593069.2593155", "dac", 2014]], "Azad Naeemi": [0, ["BEOL Scaling Limits and Next Generation Technology Prospects", ["Azad Naeemi", "Ahmet Ceyhan", "Vachan Kumar", "Chenyun Pan", "Rouhollah M. Iraei", "Shaloo Rakheja"], "https://doi.org/10.1145/2593069.2596672", "dac", 2014]], "Ahmet Ceyhan": [0, ["BEOL Scaling Limits and Next Generation Technology Prospects", ["Azad Naeemi", "Ahmet Ceyhan", "Vachan Kumar", "Chenyun Pan", "Rouhollah M. Iraei", "Shaloo Rakheja"], "https://doi.org/10.1145/2593069.2596672", "dac", 2014]], "Vachan Kumar": [0, ["BEOL Scaling Limits and Next Generation Technology Prospects", ["Azad Naeemi", "Ahmet Ceyhan", "Vachan Kumar", "Chenyun Pan", "Rouhollah M. Iraei", "Shaloo Rakheja"], "https://doi.org/10.1145/2593069.2596672", "dac", 2014]], "Chenyun Pan": [0, ["BEOL Scaling Limits and Next Generation Technology Prospects", ["Azad Naeemi", "Ahmet Ceyhan", "Vachan Kumar", "Chenyun Pan", "Rouhollah M. Iraei", "Shaloo Rakheja"], "https://doi.org/10.1145/2593069.2596672", "dac", 2014]], "Rouhollah M. Iraei": [0, ["BEOL Scaling Limits and Next Generation Technology Prospects", ["Azad Naeemi", "Ahmet Ceyhan", "Vachan Kumar", "Chenyun Pan", "Rouhollah M. Iraei", "Shaloo Rakheja"], "https://doi.org/10.1145/2593069.2596672", "dac", 2014]], "Shaloo Rakheja": [0, ["BEOL Scaling Limits and Next Generation Technology Prospects", ["Azad Naeemi", "Ahmet Ceyhan", "Vachan Kumar", "Chenyun Pan", "Rouhollah M. Iraei", "Shaloo Rakheja"], "https://doi.org/10.1145/2593069.2596672", "dac", 2014]], "Duckhwan Kim": [0.9962340444326401, ["On the Design of Reliable 3D-ICs Considering Charged Device Model ESD Events During Die Stacking", ["Duckhwan Kim", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/2593069.2593168", "dac", 2014]], "Saibal Mukhopadhyay": [0, ["On the Design of Reliable 3D-ICs Considering Charged Device Model ESD Events During Die Stacking", ["Duckhwan Kim", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/2593069.2593168", "dac", 2014]], "Dusan Petranovic": [0, ["Fast and Accurate Full-chip Extraction and Optimization of TSV-to-Wire Coupling", ["Yarui Peng", "Dusan Petranovic", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593139", "dac", 2014]], "Chenlei Fang": [0, ["BMF-BD: Bayesian Model Fusion on Bernoulli Distribution for Efficient Yield Estimation of Integrated Circuits", ["Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/2593069.2593099", "dac", 2014]], "Fan Yang": [4.2260115151293576e-05, ["BMF-BD: Bayesian Model Fusion on Bernoulli Distribution for Efficient Yield Estimation of Integrated Circuits", ["Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/2593069.2593099", "dac", 2014]], "Xuan Zeng": [0, ["BMF-BD: Bayesian Model Fusion on Bernoulli Distribution for Efficient Yield Estimation of Integrated Circuits", ["Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/2593069.2593099", "dac", 2014]], "Xin Li": [0, ["BMF-BD: Bayesian Model Fusion on Bernoulli Distribution for Efficient Yield Estimation of Integrated Circuits", ["Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/2593069.2593099", "dac", 2014], ["Computer-Aided Design of Machine Learning Algorithm: Training Fixed-Point Classifier for On-Chip Low-Power Implementation", ["Hassan Albalawi", "Yuanning Li", "Xin Li"], "https://doi.org/10.1145/2593069.2593110", "dac", 2014]], "Li Yu": [0.00029262965836096555, ["Remembrance of Transistors Past: Compact Model Parameter Extraction Using Bayesian Inference and Incomplete New Measurements", ["Li Yu", "Sharad Saxena", "Christopher Hess", "Ibrahim Abe M. Elfadel", "Dimitri A. Antoniadis", "Duane S. Boning"], "https://doi.org/10.1145/2593069.2593201", "dac", 2014]], "Sharad Saxena": [0, ["Remembrance of Transistors Past: Compact Model Parameter Extraction Using Bayesian Inference and Incomplete New Measurements", ["Li Yu", "Sharad Saxena", "Christopher Hess", "Ibrahim Abe M. Elfadel", "Dimitri A. Antoniadis", "Duane S. Boning"], "https://doi.org/10.1145/2593069.2593201", "dac", 2014]], "Christopher Hess": [0, ["Remembrance of Transistors Past: Compact Model Parameter Extraction Using Bayesian Inference and Incomplete New Measurements", ["Li Yu", "Sharad Saxena", "Christopher Hess", "Ibrahim Abe M. Elfadel", "Dimitri A. Antoniadis", "Duane S. Boning"], "https://doi.org/10.1145/2593069.2593201", "dac", 2014]], "Ibrahim Abe M. Elfadel": [0, ["Remembrance of Transistors Past: Compact Model Parameter Extraction Using Bayesian Inference and Incomplete New Measurements", ["Li Yu", "Sharad Saxena", "Christopher Hess", "Ibrahim Abe M. Elfadel", "Dimitri A. Antoniadis", "Duane S. Boning"], "https://doi.org/10.1145/2593069.2593201", "dac", 2014]], "Dimitri A. Antoniadis": [0, ["Remembrance of Transistors Past: Compact Model Parameter Extraction Using Bayesian Inference and Incomplete New Measurements", ["Li Yu", "Sharad Saxena", "Christopher Hess", "Ibrahim Abe M. Elfadel", "Dimitri A. Antoniadis", "Duane S. Boning"], "https://doi.org/10.1145/2593069.2593201", "dac", 2014]], "Duane S. Boning": [0, ["Remembrance of Transistors Past: Compact Model Parameter Extraction Using Bayesian Inference and Incomplete New Measurements", ["Li Yu", "Sharad Saxena", "Christopher Hess", "Ibrahim Abe M. Elfadel", "Dimitri A. Antoniadis", "Duane S. Boning"], "https://doi.org/10.1145/2593069.2593201", "dac", 2014]], "Shin-Haeng Kang": [0.3427427038550377, ["Static Mapping of Mixed-Critical Applications for Fault-Tolerant MPSoCs", ["Shin-Haeng Kang", "Hoeseok Yang", "Sungchan Kim", "Iuliana Bacivarov", "Soonhoi Ha", "Lothar Thiele"], "https://doi.org/10.1145/2593069.2593221", "dac", 2014]], "Hoeseok Yang": [0.9946398288011551, ["Static Mapping of Mixed-Critical Applications for Fault-Tolerant MPSoCs", ["Shin-Haeng Kang", "Hoeseok Yang", "Sungchan Kim", "Iuliana Bacivarov", "Soonhoi Ha", "Lothar Thiele"], "https://doi.org/10.1145/2593069.2593221", "dac", 2014], ["On the Scheduling of Fault-Tolerant Mixed-Criticality Systems", ["Pengcheng Huang", "Hoeseok Yang", "Lothar Thiele"], "https://doi.org/10.1145/2593069.2593169", "dac", 2014]], "Sungchan Kim": [0.9540324807167053, ["Static Mapping of Mixed-Critical Applications for Fault-Tolerant MPSoCs", ["Shin-Haeng Kang", "Hoeseok Yang", "Sungchan Kim", "Iuliana Bacivarov", "Soonhoi Ha", "Lothar Thiele"], "https://doi.org/10.1145/2593069.2593221", "dac", 2014]], "Iuliana Bacivarov": [0, ["Static Mapping of Mixed-Critical Applications for Fault-Tolerant MPSoCs", ["Shin-Haeng Kang", "Hoeseok Yang", "Sungchan Kim", "Iuliana Bacivarov", "Soonhoi Ha", "Lothar Thiele"], "https://doi.org/10.1145/2593069.2593221", "dac", 2014]], "Soonhoi Ha": [1, ["Static Mapping of Mixed-Critical Applications for Fault-Tolerant MPSoCs", ["Shin-Haeng Kang", "Hoeseok Yang", "Sungchan Kim", "Iuliana Bacivarov", "Soonhoi Ha", "Lothar Thiele"], "https://doi.org/10.1145/2593069.2593221", "dac", 2014], ["Hardware-in-the-loop Simulation for CPU/GPU Heterogeneous Platforms", ["Youngsub Ko", "Taeyoung Kim", "Youngmin Yi", "Myungsun Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2593069.2593149", "dac", 2014]], "Hongyan Zhang": [0, ["GUARD: GUAranteed Reliability in Dynamically Reconfigurable Systems", ["Hongyan Zhang", "Michael A. Kochte", "Michael E. Imhof", "Lars Bauer", "Hans-Joachim Wunderlich", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593146", "dac", 2014], ["Multi-Layer Dependability: From Microarchitecture to Application Level", ["Jorg Henkel", "Lars Bauer", "Hongyan Zhang", "Semeen Rehman", "Muhammad Shafique"], "https://doi.org/10.1145/2593069.2596683", "dac", 2014]], "Michael A. Kochte": [0, ["GUARD: GUAranteed Reliability in Dynamically Reconfigurable Systems", ["Hongyan Zhang", "Michael A. Kochte", "Michael E. Imhof", "Lars Bauer", "Hans-Joachim Wunderlich", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593146", "dac", 2014]], "Michael E. Imhof": [0, ["GUARD: GUAranteed Reliability in Dynamically Reconfigurable Systems", ["Hongyan Zhang", "Michael A. Kochte", "Michael E. Imhof", "Lars Bauer", "Hans-Joachim Wunderlich", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593146", "dac", 2014]], "Lars Bauer": [0, ["GUARD: GUAranteed Reliability in Dynamically Reconfigurable Systems", ["Hongyan Zhang", "Michael A. Kochte", "Michael E. Imhof", "Lars Bauer", "Hans-Joachim Wunderlich", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593146", "dac", 2014], ["Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture", ["Fazal Hameed", "Lars Bauer", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593197", "dac", 2014], ["Multi-Layer Dependability: From Microarchitecture to Application Level", ["Jorg Henkel", "Lars Bauer", "Hongyan Zhang", "Semeen Rehman", "Muhammad Shafique"], "https://doi.org/10.1145/2593069.2596683", "dac", 2014]], "Hans-Joachim Wunderlich": [0, ["GUARD: GUAranteed Reliability in Dynamically Reconfigurable Systems", ["Hongyan Zhang", "Michael A. Kochte", "Michael E. Imhof", "Lars Bauer", "Hans-Joachim Wunderlich", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593146", "dac", 2014], ["Advanced Diagnosis: SBST and BIST Integration in Automotive E/E Architectures", ["Felix Reimann", "Michael Glass", "Jurgen Teich", "Alejandro Cook", "Laura Rodriguez Gomez", "Dominik Ull", "Hans-Joachim Wunderlich", "Piet Engelke", "Ulrich Abelein"], "https://doi.org/10.1145/2593069.2602971", "dac", 2014]], "Haris Javaid": [0, ["FALCON: A Framework for HierarchicAL Computation of Metrics for CompONent-Based Parameterized SoCs", ["Haris Javaid", "Yusuke Yachide", "Su Myat Min Shwe", "Haseeb Bokhari", "Sri Parameswaran"], "https://doi.org/10.1145/2593069.2593138", "dac", 2014], ["darkNoC: Designing Energy-Efficient Network-on-Chip with Multi-Vt Cells for Dark Silicon", ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2593069.2593117", "dac", 2014]], "Yusuke Yachide": [0, ["FALCON: A Framework for HierarchicAL Computation of Metrics for CompONent-Based Parameterized SoCs", ["Haris Javaid", "Yusuke Yachide", "Su Myat Min Shwe", "Haseeb Bokhari", "Sri Parameswaran"], "https://doi.org/10.1145/2593069.2593138", "dac", 2014]], "Su Myat Min Shwe": [0, ["FALCON: A Framework for HierarchicAL Computation of Metrics for CompONent-Based Parameterized SoCs", ["Haris Javaid", "Yusuke Yachide", "Su Myat Min Shwe", "Haseeb Bokhari", "Sri Parameswaran"], "https://doi.org/10.1145/2593069.2593138", "dac", 2014]], "Haseeb Bokhari": [0, ["FALCON: A Framework for HierarchicAL Computation of Metrics for CompONent-Based Parameterized SoCs", ["Haris Javaid", "Yusuke Yachide", "Su Myat Min Shwe", "Haseeb Bokhari", "Sri Parameswaran"], "https://doi.org/10.1145/2593069.2593138", "dac", 2014], ["darkNoC: Designing Energy-Efficient Network-on-Chip with Multi-Vt Cells for Dark Silicon", ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2593069.2593117", "dac", 2014]], "Sri Parameswaran": [0, ["FALCON: A Framework for HierarchicAL Computation of Metrics for CompONent-Based Parameterized SoCs", ["Haris Javaid", "Yusuke Yachide", "Su Myat Min Shwe", "Haseeb Bokhari", "Sri Parameswaran"], "https://doi.org/10.1145/2593069.2593138", "dac", 2014], ["darkNoC: Designing Energy-Efficient Network-on-Chip with Multi-Vt Cells for Dark Silicon", ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2593069.2593117", "dac", 2014], ["MASH{fifo}: A Hardware-Based Multiple Cache Simulator for Rapid FIFO Cache Analysis", ["Josef Schneider", "Jorgen Peddersen", "Sri Parameswaran"], "https://doi.org/10.1145/2593069.2593159", "dac", 2014]], "Arunprasath Shankar": [0, ["Ontology-guided Conceptual Analysis of Design Specifications", ["Arunprasath Shankar", "Bhanu Pratap Singh", "Francis G. Wolff", "Christos A. Papachristou"], "https://doi.org/10.1145/2593069.2593175", "dac", 2014]], "Bhanu Pratap Singh": [0, ["Ontology-guided Conceptual Analysis of Design Specifications", ["Arunprasath Shankar", "Bhanu Pratap Singh", "Francis G. Wolff", "Christos A. Papachristou"], "https://doi.org/10.1145/2593069.2593175", "dac", 2014]], "Francis G. Wolff": [0, ["Ontology-guided Conceptual Analysis of Design Specifications", ["Arunprasath Shankar", "Bhanu Pratap Singh", "Francis G. Wolff", "Christos A. Papachristou"], "https://doi.org/10.1145/2593069.2593175", "dac", 2014]], "Christos A. Papachristou": [0, ["Ontology-guided Conceptual Analysis of Design Specifications", ["Arunprasath Shankar", "Bhanu Pratap Singh", "Francis G. Wolff", "Christos A. Papachristou"], "https://doi.org/10.1145/2593069.2593175", "dac", 2014]], "Wujie Wen": [0, ["State-Restrict MLC STT-RAM Designs for High-Reliable High-Performance Memory System", ["Wujie Wen", "Yaojun Zhang", "Mengjie Mao", "Yiran Chen"], "https://doi.org/10.1145/2593069.2593220", "dac", 2014], ["A New Field-assisted Access Scheme of STT-RAM with Self-reference Capability", ["Enes Eken", "Yaojun Zhang", "Wujie Wen", "Rajiv V. Joshi", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2593069.2593075", "dac", 2014], ["Exploration of GPGPU Register File Architecture Using Domain-wall-shift-write based Racetrack Memory", ["Mengjie Mao", "Wujie Wen", "Yaojun Zhang", "Yiran Chen", "Hai Helen Li"], "https://doi.org/10.1145/2593069.2593137", "dac", 2014]], "Yaojun Zhang": [0, ["State-Restrict MLC STT-RAM Designs for High-Reliable High-Performance Memory System", ["Wujie Wen", "Yaojun Zhang", "Mengjie Mao", "Yiran Chen"], "https://doi.org/10.1145/2593069.2593220", "dac", 2014], ["A New Field-assisted Access Scheme of STT-RAM with Self-reference Capability", ["Enes Eken", "Yaojun Zhang", "Wujie Wen", "Rajiv V. Joshi", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2593069.2593075", "dac", 2014], ["Exploration of GPGPU Register File Architecture Using Domain-wall-shift-write based Racetrack Memory", ["Mengjie Mao", "Wujie Wen", "Yaojun Zhang", "Yiran Chen", "Hai Helen Li"], "https://doi.org/10.1145/2593069.2593137", "dac", 2014]], "Mengjie Mao": [0, ["State-Restrict MLC STT-RAM Designs for High-Reliable High-Performance Memory System", ["Wujie Wen", "Yaojun Zhang", "Mengjie Mao", "Yiran Chen"], "https://doi.org/10.1145/2593069.2593220", "dac", 2014], ["Exploration of GPGPU Register File Architecture Using Domain-wall-shift-write based Racetrack Memory", ["Mengjie Mao", "Wujie Wen", "Yaojun Zhang", "Yiran Chen", "Hai Helen Li"], "https://doi.org/10.1145/2593069.2593137", "dac", 2014]], "Mengying Zhao": [0, ["SLC-enabled Wear Leveling for MLC PCM Considering Process Variation", ["Mengying Zhao", "Lei Jiang", "Youtao Zhang", "Chun Jason Xue"], "https://doi.org/10.1145/2593069.2593217", "dac", 2014], ["Retention Trimming for Wear Reduction of Flash Memory Storage Systems", ["Liang Shi", "Kaijie Wu", "Mengying Zhao", "Chun Jason Xue", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/2593069.2593203", "dac", 2014]], "Lei Jiang": [0, ["SLC-enabled Wear Leveling for MLC PCM Considering Process Variation", ["Mengying Zhao", "Lei Jiang", "Youtao Zhang", "Chun Jason Xue"], "https://doi.org/10.1145/2593069.2593217", "dac", 2014]], "Youtao Zhang": [0, ["SLC-enabled Wear Leveling for MLC PCM Considering Process Variation", ["Mengying Zhao", "Lei Jiang", "Youtao Zhang", "Chun Jason Xue"], "https://doi.org/10.1145/2593069.2593217", "dac", 2014]], "Chun Jason Xue": [0, ["SLC-enabled Wear Leveling for MLC PCM Considering Process Variation", ["Mengying Zhao", "Lei Jiang", "Youtao Zhang", "Chun Jason Xue"], "https://doi.org/10.1145/2593069.2593217", "dac", 2014], ["Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM", ["Keni Qiu", "Qingan Li", "Chun Jason Xue"], "https://doi.org/10.1145/2593069.2593244", "dac", 2014], ["Retention Trimming for Wear Reduction of Flash Memory Storage Systems", ["Liang Shi", "Kaijie Wu", "Mengying Zhao", "Chun Jason Xue", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/2593069.2593203", "dac", 2014]], "Fazal Hameed": [0, ["Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture", ["Fazal Hameed", "Lars Bauer", "Jorg Henkel"], "https://doi.org/10.1145/2593069.2593197", "dac", 2014]], "Hsiang-Jen Tsai": [0, ["Leveraging Data Lifetime for Energy-Aware Last Level Non-Volatile SRAM Caches using Redundant Store Elimination", ["Hsiang-Jen Tsai", "Chien-Chih Chen", "Keng-Hao Yang", "Ting-Chin Yang", "Li-Yue Huang", "Ching-Hao Chuang", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593153", "dac", 2014]], "Chien-Chih Chen": [0, ["Leveraging Data Lifetime for Energy-Aware Last Level Non-Volatile SRAM Caches using Redundant Store Elimination", ["Hsiang-Jen Tsai", "Chien-Chih Chen", "Keng-Hao Yang", "Ting-Chin Yang", "Li-Yue Huang", "Ching-Hao Chuang", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593153", "dac", 2014], ["DAPs: Dynamic Adjustment and Partial Sampling for Multithreaded/Multicore Simulation", ["Chien-Chih Chen", "Yin-Chi Peng", "Cheng-Fen Chen", "Wei-Shan Wu", "Qinghao Min", "Pen-Chung Yew", "Weihua Zhang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593116", "dac", 2014]], "Keng-Hao Yang": [7.226156526485283e-07, ["Leveraging Data Lifetime for Energy-Aware Last Level Non-Volatile SRAM Caches using Redundant Store Elimination", ["Hsiang-Jen Tsai", "Chien-Chih Chen", "Keng-Hao Yang", "Ting-Chin Yang", "Li-Yue Huang", "Ching-Hao Chuang", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593153", "dac", 2014]], "Ting-Chin Yang": [8.338810175700928e-06, ["Leveraging Data Lifetime for Energy-Aware Last Level Non-Volatile SRAM Caches using Redundant Store Elimination", ["Hsiang-Jen Tsai", "Chien-Chih Chen", "Keng-Hao Yang", "Ting-Chin Yang", "Li-Yue Huang", "Ching-Hao Chuang", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593153", "dac", 2014]], "Li-Yue Huang": [0, ["Leveraging Data Lifetime for Energy-Aware Last Level Non-Volatile SRAM Caches using Redundant Store Elimination", ["Hsiang-Jen Tsai", "Chien-Chih Chen", "Keng-Hao Yang", "Ting-Chin Yang", "Li-Yue Huang", "Ching-Hao Chuang", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593153", "dac", 2014]], "Ching-Hao Chuang": [0, ["Leveraging Data Lifetime for Energy-Aware Last Level Non-Volatile SRAM Caches using Redundant Store Elimination", ["Hsiang-Jen Tsai", "Chien-Chih Chen", "Keng-Hao Yang", "Ting-Chin Yang", "Li-Yue Huang", "Ching-Hao Chuang", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593153", "dac", 2014]], "Meng-Fan Chang": [5.9278717401412e-07, ["Leveraging Data Lifetime for Energy-Aware Last Level Non-Volatile SRAM Caches using Redundant Store Elimination", ["Hsiang-Jen Tsai", "Chien-Chih Chen", "Keng-Hao Yang", "Ting-Chin Yang", "Li-Yue Huang", "Ching-Hao Chuang", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593153", "dac", 2014]], "Tien-Fu Chen": [0, ["Leveraging Data Lifetime for Energy-Aware Last Level Non-Volatile SRAM Caches using Redundant Store Elimination", ["Hsiang-Jen Tsai", "Chien-Chih Chen", "Keng-Hao Yang", "Ting-Chin Yang", "Li-Yue Huang", "Ching-Hao Chuang", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593153", "dac", 2014], ["DAPs: Dynamic Adjustment and Partial Sampling for Multithreaded/Multicore Simulation", ["Chien-Chih Chen", "Yin-Chi Peng", "Cheng-Fen Chen", "Wei-Shan Wu", "Qinghao Min", "Pen-Chung Yew", "Weihua Zhang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593116", "dac", 2014]], "Wei Liu": [0, ["Computation Offloading by Using Timing Unreliable Components in Real-Time Systems", ["Wei Liu", "Jian-Jia Chen", "Anas Toma", "Tei-Wei Kuo", "Qingxu Deng"], "https://doi.org/10.1145/2593069.2593109", "dac", 2014]], "Jian-Jia Chen": [0, ["Computation Offloading by Using Timing Unreliable Components in Real-Time Systems", ["Wei Liu", "Jian-Jia Chen", "Anas Toma", "Tei-Wei Kuo", "Qingxu Deng"], "https://doi.org/10.1145/2593069.2593109", "dac", 2014], ["On Trading Wear-leveling with Heal-leveling", ["Yu-Ming Chang", "Yuan-Hao Chang", "Jian-Jia Chen", "Tei-Wei Kuo", "Hsiang-Pang Li", "Hang-Ting Lue"], "https://doi.org/10.1145/2593069.2593172", "dac", 2014]], "Anas Toma": [0, ["Computation Offloading by Using Timing Unreliable Components in Real-Time Systems", ["Wei Liu", "Jian-Jia Chen", "Anas Toma", "Tei-Wei Kuo", "Qingxu Deng"], "https://doi.org/10.1145/2593069.2593109", "dac", 2014]], "Tei-Wei Kuo": [0, ["Computation Offloading by Using Timing Unreliable Components in Real-Time Systems", ["Wei Liu", "Jian-Jia Chen", "Anas Toma", "Tei-Wei Kuo", "Qingxu Deng"], "https://doi.org/10.1145/2593069.2593109", "dac", 2014], ["On Trading Wear-leveling with Heal-leveling", ["Yu-Ming Chang", "Yuan-Hao Chang", "Jian-Jia Chen", "Tei-Wei Kuo", "Hsiang-Pang Li", "Hang-Ting Lue"], "https://doi.org/10.1145/2593069.2593172", "dac", 2014], ["User-Centric Energy-Efficient Scheduling on Multi-Core Mobile Devices", ["Po-Hsien Tseng", "Pi-Cheng Hsiu", "Chin-Chiang Pan", "Tei-Wei Kuo"], "https://doi.org/10.1145/2593069.2593239", "dac", 2014]], "Qingxu Deng": [0, ["Computation Offloading by Using Timing Unreliable Components in Real-Time Systems", ["Wei Liu", "Jian-Jia Chen", "Anas Toma", "Tei-Wei Kuo", "Qingxu Deng"], "https://doi.org/10.1145/2593069.2593109", "dac", 2014]], "Anuj Pathania": [0, ["Integrated CPU-GPU Power Management for 3D Mobile Games", ["Anuj Pathania", "Qing Jiao", "Alok Prakash", "Tulika Mitra"], "https://doi.org/10.1145/2593069.2593151", "dac", 2014]], "Qing Jiao": [0, ["Integrated CPU-GPU Power Management for 3D Mobile Games", ["Anuj Pathania", "Qing Jiao", "Alok Prakash", "Tulika Mitra"], "https://doi.org/10.1145/2593069.2593151", "dac", 2014]], "Alok Prakash": [0, ["Integrated CPU-GPU Power Management for 3D Mobile Games", ["Anuj Pathania", "Qing Jiao", "Alok Prakash", "Tulika Mitra"], "https://doi.org/10.1145/2593069.2593151", "dac", 2014]], "Tulika Mitra": [0, ["Integrated CPU-GPU Power Management for 3D Mobile Games", ["Anuj Pathania", "Qing Jiao", "Alok Prakash", "Tulika Mitra"], "https://doi.org/10.1145/2593069.2593151", "dac", 2014]], "Dongwon Kim": [0.9489729404449463, ["Content-centric Display Energy Management for Mobile Devices", ["Dongwon Kim", "Nohyun Jung", "Hojung Cha"], "https://doi.org/10.1145/2593069.2593113", "dac", 2014]], "Nohyun Jung": [0.9903691709041595, ["Content-centric Display Energy Management for Mobile Devices", ["Dongwon Kim", "Nohyun Jung", "Hojung Cha"], "https://doi.org/10.1145/2593069.2593113", "dac", 2014]], "Hojung Cha": [1, ["Content-centric Display Energy Management for Mobile Devices", ["Dongwon Kim", "Nohyun Jung", "Hojung Cha"], "https://doi.org/10.1145/2593069.2593113", "dac", 2014]], "Chun-Han Lin": [0, ["Catch Your Attention: Quality-retaining Power Saving on Mobile OLED Displays", ["Chun-Han Lin", "Chih-Kai Kang", "Pi-Cheng Hsiu"], "https://doi.org/10.1145/2593069.2593104", "dac", 2014]], "Chih-Kai Kang": [2.7872217034374813e-10, ["Catch Your Attention: Quality-retaining Power Saving on Mobile OLED Displays", ["Chun-Han Lin", "Chih-Kai Kang", "Pi-Cheng Hsiu"], "https://doi.org/10.1145/2593069.2593104", "dac", 2014]], "Pi-Cheng Hsiu": [0, ["Catch Your Attention: Quality-retaining Power Saving on Mobile OLED Displays", ["Chun-Han Lin", "Chih-Kai Kang", "Pi-Cheng Hsiu"], "https://doi.org/10.1145/2593069.2593104", "dac", 2014], ["User-Centric Energy-Efficient Scheduling on Multi-Core Mobile Devices", ["Po-Hsien Tseng", "Pi-Cheng Hsiu", "Chin-Chiang Pan", "Tei-Wei Kuo"], "https://doi.org/10.1145/2593069.2593239", "dac", 2014]], "Rafael Zalman": [0, ["A Secure but still Safe and Low Cost Automotive Communication Technique", ["Rafael Zalman", "Albrecht Mayer"], "https://doi.org/10.1145/2593069.2603850", "dac", 2014]], "Albrecht Mayer": [0, ["A Secure but still Safe and Low Cost Automotive Communication Technique", ["Rafael Zalman", "Albrecht Mayer"], "https://doi.org/10.1145/2593069.2603850", "dac", 2014]], "Sophie Quinton": [0, ["Typical Worst Case Response-Time Analysis and its Use in Automotive Network Design", ["Sophie Quinton", "Torsten T. Bone", "Julien Hennig", "Moritz Neukirchner", "Mircea Negrean", "Rolf Ernst"], "https://doi.org/10.1145/2593069.2602977", "dac", 2014]], "Torsten T. Bone": [0, ["Typical Worst Case Response-Time Analysis and its Use in Automotive Network Design", ["Sophie Quinton", "Torsten T. Bone", "Julien Hennig", "Moritz Neukirchner", "Mircea Negrean", "Rolf Ernst"], "https://doi.org/10.1145/2593069.2602977", "dac", 2014]], "Julien Hennig": [0, ["Typical Worst Case Response-Time Analysis and its Use in Automotive Network Design", ["Sophie Quinton", "Torsten T. Bone", "Julien Hennig", "Moritz Neukirchner", "Mircea Negrean", "Rolf Ernst"], "https://doi.org/10.1145/2593069.2602977", "dac", 2014]], "Moritz Neukirchner": [0, ["Typical Worst Case Response-Time Analysis and its Use in Automotive Network Design", ["Sophie Quinton", "Torsten T. Bone", "Julien Hennig", "Moritz Neukirchner", "Mircea Negrean", "Rolf Ernst"], "https://doi.org/10.1145/2593069.2602977", "dac", 2014], ["Sufficient Temporal Independence and Improved Interrupt Latencies in a Real-Time Hypervisor", ["Matthias Beckert", "Moritz Neukirchner", "Rolf Ernst", "Stefan M. Petters"], "https://doi.org/10.1145/2593069.2593222", "dac", 2014]], "Mircea Negrean": [0, ["Typical Worst Case Response-Time Analysis and its Use in Automotive Network Design", ["Sophie Quinton", "Torsten T. Bone", "Julien Hennig", "Moritz Neukirchner", "Mircea Negrean", "Rolf Ernst"], "https://doi.org/10.1145/2593069.2602977", "dac", 2014]], "Christoph Stoermer": [0, ["Powertrain Co-Simulation using AUTOSAR and the Functional Mockup Interface standard", ["Christoph Stoermer", "Ghizlane Tibba"], "https://doi.org/10.1145/2593069.2602975", "dac", 2014]], "Ghizlane Tibba": [0, ["Powertrain Co-Simulation using AUTOSAR and the Functional Mockup Interface standard", ["Christoph Stoermer", "Ghizlane Tibba"], "https://doi.org/10.1145/2593069.2602975", "dac", 2014]], "Vikas Chandra": [0, ["Monitoring Reliability in Embedded Processors - A Multi-layer View", ["Vikas Chandra"], "https://doi.org/10.1145/2593069.2596682", "dac", 2014]], "Nikil D. Dutt": [0, ["Multi-Layer Memory Resiliency", ["Nikil D. Dutt", "Puneet Gupta", "Alex Nicolau", "Abbas BanaiyanMofrad", "Mark Gottscho", "Majid Shoushtari"], "https://doi.org/10.1145/2593069.2596684", "dac", 2014], ["Sense-making from Distributed and Mobile Sensing Data: A Middleware Perspective", ["Santanu Sarma", "Nalini Venkatasubramanian", "Nikil D. Dutt"], "https://doi.org/10.1145/2593069.2596688", "dac", 2014], ["Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches", ["Mark Gottscho", "Abbas BanaiyanMofrad", "Nikil D. Dutt", "Alex Nicolau", "Puneet Gupta"], "https://doi.org/10.1145/2593069.2593184", "dac", 2014]], "Puneet Gupta": [0, ["Multi-Layer Memory Resiliency", ["Nikil D. Dutt", "Puneet Gupta", "Alex Nicolau", "Abbas BanaiyanMofrad", "Mark Gottscho", "Majid Shoushtari"], "https://doi.org/10.1145/2593069.2596684", "dac", 2014], ["Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches", ["Mark Gottscho", "Abbas BanaiyanMofrad", "Nikil D. Dutt", "Alex Nicolau", "Puneet Gupta"], "https://doi.org/10.1145/2593069.2593184", "dac", 2014]], "Alex Nicolau": [0, ["Multi-Layer Memory Resiliency", ["Nikil D. Dutt", "Puneet Gupta", "Alex Nicolau", "Abbas BanaiyanMofrad", "Mark Gottscho", "Majid Shoushtari"], "https://doi.org/10.1145/2593069.2596684", "dac", 2014], ["Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches", ["Mark Gottscho", "Abbas BanaiyanMofrad", "Nikil D. Dutt", "Alex Nicolau", "Puneet Gupta"], "https://doi.org/10.1145/2593069.2593184", "dac", 2014]], "Abbas BanaiyanMofrad": [0, ["Multi-Layer Memory Resiliency", ["Nikil D. Dutt", "Puneet Gupta", "Alex Nicolau", "Abbas BanaiyanMofrad", "Mark Gottscho", "Majid Shoushtari"], "https://doi.org/10.1145/2593069.2596684", "dac", 2014], ["Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches", ["Mark Gottscho", "Abbas BanaiyanMofrad", "Nikil D. Dutt", "Alex Nicolau", "Puneet Gupta"], "https://doi.org/10.1145/2593069.2593184", "dac", 2014]], "Mark Gottscho": [0, ["Multi-Layer Memory Resiliency", ["Nikil D. Dutt", "Puneet Gupta", "Alex Nicolau", "Abbas BanaiyanMofrad", "Mark Gottscho", "Majid Shoushtari"], "https://doi.org/10.1145/2593069.2596684", "dac", 2014], ["Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches", ["Mark Gottscho", "Abbas BanaiyanMofrad", "Nikil D. Dutt", "Alex Nicolau", "Puneet Gupta"], "https://doi.org/10.1145/2593069.2593184", "dac", 2014]], "Majid Shoushtari": [0, ["Multi-Layer Memory Resiliency", ["Nikil D. Dutt", "Puneet Gupta", "Alex Nicolau", "Abbas BanaiyanMofrad", "Mark Gottscho", "Majid Shoushtari"], "https://doi.org/10.1145/2593069.2596684", "dac", 2014]], "Veit Kleeberger": [0, ["Workload- and Instruction-Aware Timing Analysis: The missing Link between Technology and System-level Resilience", ["Veit Kleeberger", "Petra R. Maier", "Ulf Schlichtmann"], "https://doi.org/10.1145/2593069.2596694", "dac", 2014]], "Petra R. Maier": [0, ["Workload- and Instruction-Aware Timing Analysis: The missing Link between Technology and System-level Resilience", ["Veit Kleeberger", "Petra R. Maier", "Ulf Schlichtmann"], "https://doi.org/10.1145/2593069.2596694", "dac", 2014]], "Ulf Schlichtmann": [0, ["Workload- and Instruction-Aware Timing Analysis: The missing Link between Technology and System-level Resilience", ["Veit Kleeberger", "Petra R. Maier", "Ulf Schlichtmann"], "https://doi.org/10.1145/2593069.2596694", "dac", 2014], ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Iou-Jen Liu": [0, ["Overlay-Aware Detailed Routing for Self-Aligned Double Patterning Lithography Using the Cut Process", ["Iou-Jen Liu", "Shao-Yun Fang", "Yao-Wen Chang"], "https://doi.org/10.1145/2593069.2593176", "dac", 2014]], "Shao-Yun Fang": [0, ["Overlay-Aware Detailed Routing for Self-Aligned Double Patterning Lithography Using the Cut Process", ["Iou-Jen Liu", "Shao-Yun Fang", "Yao-Wen Chang"], "https://doi.org/10.1145/2593069.2593176", "dac", 2014]], "Yao-Wen Chang": [4.253035257306692e-08, ["Overlay-Aware Detailed Routing for Self-Aligned Double Patterning Lithography Using the Cut Process", ["Iou-Jen Liu", "Shao-Yun Fang", "Yao-Wen Chang"], "https://doi.org/10.1145/2593069.2593176", "dac", 2014], ["Simultaneous EUV Flare Variation Minimization and CMP Control with Coupling-Aware Dummification", ["Chi-Yuan Liu", "Hui-Ju Katherine Chiang", "Yao-Wen Chang", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2593069.2593215", "dac", 2014], ["Routability-Driven Blockage-Aware Macro Placement", ["Yi-Fang Chen", "Chau-Chin Huang", "Chien-Hsiung Chiou", "Yao-Wen Chang", "Chang-Jen Wang"], "https://doi.org/10.1145/2593069.2593206", "dac", 2014], ["Functional ECO Using Metal-Configurable Gate-Array Spare Cells", ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "https://doi.org/10.1145/2593069.2593145", "dac", 2014], ["A New Asynchronous Pipeline Template for Power and Performance Optimization", ["Kuan-Hsien Ho", "Yao-Wen Chang"], "https://doi.org/10.1145/2593069.2593074", "dac", 2014]], "Yixiao Ding": [0, ["Throughput Optimization for SADP and E-beam based Manufacturing of 1D Layout", ["Yixiao Ding", "Chris Chu", "Wai-Kei Mak"], "https://doi.org/10.1145/2593069.2593233", "dac", 2014]], "Chris Chu": [5.475139508437366e-10, ["Throughput Optimization for SADP and E-beam based Manufacturing of 1D Layout", ["Yixiao Ding", "Chris Chu", "Wai-Kei Mak"], "https://doi.org/10.1145/2593069.2593233", "dac", 2014], ["POLAR 2.0: An Effective Routability-Driven Placer", ["Tao Lin", "Chris Chu"], "https://doi.org/10.1145/2593069.2593181", "dac", 2014]], "Wai-Kei Mak": [0, ["Throughput Optimization for SADP and E-beam based Manufacturing of 1D Layout", ["Yixiao Ding", "Chris Chu", "Wai-Kei Mak"], "https://doi.org/10.1145/2593069.2593233", "dac", 2014]], "Jhih-Rong Gao": [0, ["MOSAIC: Mask Optimizing Solution With Process Window Aware Inverse Correction", ["Jhih-Rong Gao", "Xiaoqing Xu", "Bei Yu", "David Z. Pan"], "https://doi.org/10.1145/2593069.2593163", "dac", 2014]], "Xiaoqing Xu": [0, ["MOSAIC: Mask Optimizing Solution With Process Window Aware Inverse Correction", ["Jhih-Rong Gao", "Xiaoqing Xu", "Bei Yu", "David Z. Pan"], "https://doi.org/10.1145/2593069.2593163", "dac", 2014]], "Bei Yu": [0.0048326634569093585, ["MOSAIC: Mask Optimizing Solution With Process Window Aware Inverse Correction", ["Jhih-Rong Gao", "Xiaoqing Xu", "Bei Yu", "David Z. Pan"], "https://doi.org/10.1145/2593069.2593163", "dac", 2014], ["Layout Decomposition for Quadruple Patterning Lithography and Beyond", ["Bei Yu", "David Z. Pan"], "https://doi.org/10.1145/2593069.2593152", "dac", 2014]], "David Z. Pan": [0, ["MOSAIC: Mask Optimizing Solution With Process Window Aware Inverse Correction", ["Jhih-Rong Gao", "Xiaoqing Xu", "Bei Yu", "David Z. Pan"], "https://doi.org/10.1145/2593069.2593163", "dac", 2014], ["Layout Decomposition for Quadruple Patterning Lithography and Beyond", ["Bei Yu", "David Z. Pan"], "https://doi.org/10.1145/2593069.2593152", "dac", 2014]], "Chi-Yuan Liu": [0, ["Simultaneous EUV Flare Variation Minimization and CMP Control with Coupling-Aware Dummification", ["Chi-Yuan Liu", "Hui-Ju Katherine Chiang", "Yao-Wen Chang", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2593069.2593215", "dac", 2014]], "Hui-Ju Katherine Chiang": [0, ["Simultaneous EUV Flare Variation Minimization and CMP Control with Coupling-Aware Dummification", ["Chi-Yuan Liu", "Hui-Ju Katherine Chiang", "Yao-Wen Chang", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2593069.2593215", "dac", 2014]], "Jie-Hong R. Jiang": [0, ["Simultaneous EUV Flare Variation Minimization and CMP Control with Coupling-Aware Dummification", ["Chi-Yuan Liu", "Hui-Ju Katherine Chiang", "Yao-Wen Chang", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2593069.2593215", "dac", 2014], ["Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits", ["Chi-Chuan Chuang", "Yi-Hsiang Lai", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2593069.2593224", "dac", 2014]], "Zigang Xiao": [0, ["Directed Self-Assembly (DSA) Template Pattern Verification", ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang"], "https://doi.org/10.1145/2593069.2593125", "dac", 2014]], "Yuelin Du": [0, ["Directed Self-Assembly (DSA) Template Pattern Verification", ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang"], "https://doi.org/10.1145/2593069.2593125", "dac", 2014]], "Haitong Tian": [0, ["Directed Self-Assembly (DSA) Template Pattern Verification", ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang"], "https://doi.org/10.1145/2593069.2593125", "dac", 2014]], "He Yi": [0.00012953882105648518, ["Directed Self-Assembly (DSA) Template Pattern Verification", ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang"], "https://doi.org/10.1145/2593069.2593125", "dac", 2014]], "H.-S. Philip Wong": [0, ["Directed Self-Assembly (DSA) Template Pattern Verification", ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang"], "https://doi.org/10.1145/2593069.2593125", "dac", 2014]], "Hongbo Zhang": [0, ["Directed Self-Assembly (DSA) Template Pattern Verification", ["Zigang Xiao", "Yuelin Du", "Haitong Tian", "Martin D. F. Wong", "He Yi", "H.-S. Philip Wong", "Hongbo Zhang"], "https://doi.org/10.1145/2593069.2593125", "dac", 2014]], "Amir Nahir": [0, ["Post-Silicon Validation of the IBM POWER8 Processor", ["Amir Nahir", "Manoj Dusanapudi", "Shakti Kapoor", "Kevin Reick", "Wolfgang Roesner", "Klaus-Dieter Schubert", "Keith Sharp", "Greg Wetli"], "https://doi.org/10.1145/2593069.2593183", "dac", 2014], ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014]], "Manoj Dusanapudi": [0, ["Post-Silicon Validation of the IBM POWER8 Processor", ["Amir Nahir", "Manoj Dusanapudi", "Shakti Kapoor", "Kevin Reick", "Wolfgang Roesner", "Klaus-Dieter Schubert", "Keith Sharp", "Greg Wetli"], "https://doi.org/10.1145/2593069.2593183", "dac", 2014]], "Shakti Kapoor": [0, ["Post-Silicon Validation of the IBM POWER8 Processor", ["Amir Nahir", "Manoj Dusanapudi", "Shakti Kapoor", "Kevin Reick", "Wolfgang Roesner", "Klaus-Dieter Schubert", "Keith Sharp", "Greg Wetli"], "https://doi.org/10.1145/2593069.2593183", "dac", 2014]], "Kevin Reick": [0, ["Post-Silicon Validation of the IBM POWER8 Processor", ["Amir Nahir", "Manoj Dusanapudi", "Shakti Kapoor", "Kevin Reick", "Wolfgang Roesner", "Klaus-Dieter Schubert", "Keith Sharp", "Greg Wetli"], "https://doi.org/10.1145/2593069.2593183", "dac", 2014]], "Wolfgang Roesner": [0, ["Post-Silicon Validation of the IBM POWER8 Processor", ["Amir Nahir", "Manoj Dusanapudi", "Shakti Kapoor", "Kevin Reick", "Wolfgang Roesner", "Klaus-Dieter Schubert", "Keith Sharp", "Greg Wetli"], "https://doi.org/10.1145/2593069.2593183", "dac", 2014]], "Klaus-Dieter Schubert": [0, ["Post-Silicon Validation of the IBM POWER8 Processor", ["Amir Nahir", "Manoj Dusanapudi", "Shakti Kapoor", "Kevin Reick", "Wolfgang Roesner", "Klaus-Dieter Schubert", "Keith Sharp", "Greg Wetli"], "https://doi.org/10.1145/2593069.2593183", "dac", 2014]], "Keith Sharp": [0, ["Post-Silicon Validation of the IBM POWER8 Processor", ["Amir Nahir", "Manoj Dusanapudi", "Shakti Kapoor", "Kevin Reick", "Wolfgang Roesner", "Klaus-Dieter Schubert", "Keith Sharp", "Greg Wetli"], "https://doi.org/10.1145/2593069.2593183", "dac", 2014]], "Greg Wetli": [0, ["Post-Silicon Validation of the IBM POWER8 Processor", ["Amir Nahir", "Manoj Dusanapudi", "Shakti Kapoor", "Kevin Reick", "Wolfgang Roesner", "Klaus-Dieter Schubert", "Keith Sharp", "Greg Wetli"], "https://doi.org/10.1145/2593069.2593183", "dac", 2014]], "Monica Farkash": [0, ["Coverage Learned Targeted Validation for Incremental HW Changes", ["Monica Farkash", "Bryan G. Hickerson", "Michael L. Behm"], "https://doi.org/10.1145/2593069.2593114", "dac", 2014]], "Bryan G. Hickerson": [0, ["Coverage Learned Targeted Validation for Incremental HW Changes", ["Monica Farkash", "Bryan G. Hickerson", "Michael L. Behm"], "https://doi.org/10.1145/2593069.2593114", "dac", 2014], ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014]], "Michael L. Behm": [0, ["Coverage Learned Targeted Validation for Incremental HW Changes", ["Monica Farkash", "Bryan G. Hickerson", "Michael L. Behm"], "https://doi.org/10.1145/2593069.2593114", "dac", 2014]], "Allon Adir": [0, ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014], ["Using a High-Level Test Generation Expert System for Testing In-Car Networks", ["Allon Adir", "Alex Goryachev", "Lev Greenberg", "Tamer Salman"], "https://doi.org/10.1145/2593069.2602978", "dac", 2014]], "Dave Goodman": [0, ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014]], "Daniel Hershcovich": [0, ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014]], "Oz Hershkovitz": [0, ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014]], "Karen Holtz": [0, ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014]], "Wisam Kadry": [0, ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014]], "Anatoly Koyfman": [0, ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014]], "John M. Ludden": [0, ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014]], "Charles Meissner": [0, ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014]], "Randall R. Pratt": [0, ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014]], "Mike Schiffli": [0, ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014]], "Brett St. Onge": [0, ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014]], "Brian W. Thompto": [0, ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014]], "Elena Tsanko": [0, ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014]], "Avi Ziv": [0, ["Verification of Transactional Memory in POWER8", ["Allon Adir", "Dave Goodman", "Daniel Hershcovich", "Oz Hershkovitz", "Bryan G. Hickerson", "Karen Holtz", "Wisam Kadry", "Anatoly Koyfman", "John M. Ludden", "Charles Meissner", "Amir Nahir", "Randall R. Pratt", "Mike Schiffli", "Brett St. Onge", "Brian W. Thompto", "Elena Tsanko", "Avi Ziv"], "https://doi.org/10.1145/2593069.2593241", "dac", 2014]], "Zhimiao Chen": [0, ["A SystemC Virtual Prototyping based Methodology for Multi-Standard SoC Functional Verification", ["Zhimiao Chen", "Yifan Wang", "Lei Liao", "Ye Zhang", "Aytac Atac", "Jan Henning Muller", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593079", "dac", 2014], ["An HDL-Based System Design Methodology for Multistandard RF SoC's", ["Aytac Atac", "Zhimiao Chen", "Lei Liao", "Yifan Wang", "Martin Schleyer", "Ye Zhang", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593089", "dac", 2014]], "Yifan Wang": [0.0002331648356630467, ["A SystemC Virtual Prototyping based Methodology for Multi-Standard SoC Functional Verification", ["Zhimiao Chen", "Yifan Wang", "Lei Liao", "Ye Zhang", "Aytac Atac", "Jan Henning Muller", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593079", "dac", 2014], ["An HDL-Based System Design Methodology for Multistandard RF SoC's", ["Aytac Atac", "Zhimiao Chen", "Lei Liao", "Yifan Wang", "Martin Schleyer", "Ye Zhang", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593089", "dac", 2014]], "Lei Liao": [0, ["A SystemC Virtual Prototyping based Methodology for Multi-Standard SoC Functional Verification", ["Zhimiao Chen", "Yifan Wang", "Lei Liao", "Ye Zhang", "Aytac Atac", "Jan Henning Muller", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593079", "dac", 2014], ["An HDL-Based System Design Methodology for Multistandard RF SoC's", ["Aytac Atac", "Zhimiao Chen", "Lei Liao", "Yifan Wang", "Martin Schleyer", "Ye Zhang", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593089", "dac", 2014]], "Ye Zhang": [0, ["A SystemC Virtual Prototyping based Methodology for Multi-Standard SoC Functional Verification", ["Zhimiao Chen", "Yifan Wang", "Lei Liao", "Ye Zhang", "Aytac Atac", "Jan Henning Muller", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593079", "dac", 2014], ["An HDL-Based System Design Methodology for Multistandard RF SoC's", ["Aytac Atac", "Zhimiao Chen", "Lei Liao", "Yifan Wang", "Martin Schleyer", "Ye Zhang", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593089", "dac", 2014]], "Aytac Atac": [0, ["A SystemC Virtual Prototyping based Methodology for Multi-Standard SoC Functional Verification", ["Zhimiao Chen", "Yifan Wang", "Lei Liao", "Ye Zhang", "Aytac Atac", "Jan Henning Muller", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593079", "dac", 2014], ["An HDL-Based System Design Methodology for Multistandard RF SoC's", ["Aytac Atac", "Zhimiao Chen", "Lei Liao", "Yifan Wang", "Martin Schleyer", "Ye Zhang", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593089", "dac", 2014]], "Jan Henning Muller": [0, ["A SystemC Virtual Prototyping based Methodology for Multi-Standard SoC Functional Verification", ["Zhimiao Chen", "Yifan Wang", "Lei Liao", "Ye Zhang", "Aytac Atac", "Jan Henning Muller", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593079", "dac", 2014]], "Ralf Wunderlich": [0, ["A SystemC Virtual Prototyping based Methodology for Multi-Standard SoC Functional Verification", ["Zhimiao Chen", "Yifan Wang", "Lei Liao", "Ye Zhang", "Aytac Atac", "Jan Henning Muller", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593079", "dac", 2014], ["An HDL-Based System Design Methodology for Multistandard RF SoC's", ["Aytac Atac", "Zhimiao Chen", "Lei Liao", "Yifan Wang", "Martin Schleyer", "Ye Zhang", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593089", "dac", 2014]], "Stefan Heinen": [0, ["A SystemC Virtual Prototyping based Methodology for Multi-Standard SoC Functional Verification", ["Zhimiao Chen", "Yifan Wang", "Lei Liao", "Ye Zhang", "Aytac Atac", "Jan Henning Muller", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593079", "dac", 2014], ["An HDL-Based System Design Methodology for Multistandard RF SoC's", ["Aytac Atac", "Zhimiao Chen", "Lei Liao", "Yifan Wang", "Martin Schleyer", "Ye Zhang", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593089", "dac", 2014]], "Supratik Chakraborty": [0, ["Balancing Scalability and Uniformity in SAT Witness Generator", ["Supratik Chakraborty", "Kuldeep S. Meel", "Moshe Y. Vardi"], "https://doi.org/10.1145/2593069.2593097", "dac", 2014]], "Kuldeep S. Meel": [0, ["Balancing Scalability and Uniformity in SAT Witness Generator", ["Supratik Chakraborty", "Kuldeep S. Meel", "Moshe Y. Vardi"], "https://doi.org/10.1145/2593069.2593097", "dac", 2014]], "Viraj Athavale": [0, ["Code Coverage of Assertions Using RTL Source Code Analysis", ["Viraj Athavale", "Sai Ma", "Samuel Hertz", "Shobha Vasudevan"], "https://doi.org/10.1145/2593069.2593108", "dac", 2014]], "Sai Ma": [0, ["Code Coverage of Assertions Using RTL Source Code Analysis", ["Viraj Athavale", "Sai Ma", "Samuel Hertz", "Shobha Vasudevan"], "https://doi.org/10.1145/2593069.2593108", "dac", 2014]], "Samuel Hertz": [0, ["Code Coverage of Assertions Using RTL Source Code Analysis", ["Viraj Athavale", "Sai Ma", "Samuel Hertz", "Shobha Vasudevan"], "https://doi.org/10.1145/2593069.2593108", "dac", 2014]], "Shobha Vasudevan": [0, ["Code Coverage of Assertions Using RTL Source Code Analysis", ["Viraj Athavale", "Sai Ma", "Samuel Hertz", "Shobha Vasudevan"], "https://doi.org/10.1145/2593069.2593108", "dac", 2014]], "Shreepad Panth": [0, ["Power-Performance Study of Block-Level Monolithic 3D-ICs Considering Inter-Tier Performance Variations", ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593188", "dac", 2014], ["Fast and Accurate Thermal Modeling and Optimization for Monolithic 3D ICs", ["Sandeep Kumar Samal", "Shreepad Panth", "Kambiz Samadi", "Mehdi Saedi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593140", "dac", 2014]], "Kambiz Samadi": [0, ["Power-Performance Study of Block-Level Monolithic 3D-ICs Considering Inter-Tier Performance Variations", ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593188", "dac", 2014], ["Fast and Accurate Thermal Modeling and Optimization for Monolithic 3D ICs", ["Sandeep Kumar Samal", "Shreepad Panth", "Kambiz Samadi", "Mehdi Saedi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593140", "dac", 2014]], "Yang Du": [0, ["Power-Performance Study of Block-Level Monolithic 3D-ICs Considering Inter-Tier Performance Variations", ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593188", "dac", 2014], ["Fast and Accurate Thermal Modeling and Optimization for Monolithic 3D ICs", ["Sandeep Kumar Samal", "Shreepad Panth", "Kambiz Samadi", "Mehdi Saedi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593140", "dac", 2014]], "Enes Eken": [0, ["A New Field-assisted Access Scheme of STT-RAM with Self-reference Capability", ["Enes Eken", "Yaojun Zhang", "Wujie Wen", "Rajiv V. Joshi", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2593069.2593075", "dac", 2014]], "Rajiv V. Joshi": [0, ["A New Field-assisted Access Scheme of STT-RAM with Self-reference Capability", ["Enes Eken", "Yaojun Zhang", "Wujie Wen", "Rajiv V. Joshi", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2593069.2593075", "dac", 2014]], "Hai Li": [0, ["A New Field-assisted Access Scheme of STT-RAM with Self-reference Capability", ["Enes Eken", "Yaojun Zhang", "Wujie Wen", "Rajiv V. Joshi", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2593069.2593075", "dac", 2014]], "Marjan Asadinia": [0, ["OD3P: On-Demand Page Paired PCM", ["Marjan Asadinia", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/2593069.2593166", "dac", 2014]], "Mohammad Arjomand": [0, ["OD3P: On-Demand Page Paired PCM", ["Marjan Asadinia", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/2593069.2593166", "dac", 2014], ["An Efficient STT-RAM Last Level Cache Architecture for GPUs", ["Mohammad Hossein Samavatian", "Hamed Abbasitabar", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/2593069.2593086", "dac", 2014]], "Hamid Sarbazi-Azad": [0, ["OD3P: On-Demand Page Paired PCM", ["Marjan Asadinia", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/2593069.2593166", "dac", 2014], ["An Efficient STT-RAM Last Level Cache Architecture for GPUs", ["Mohammad Hossein Samavatian", "Hamed Abbasitabar", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/2593069.2593086", "dac", 2014]], "Anirudh Iyengar": [0, ["Modeling and Analysis of Domain Wall Dynamics for Robust and Low-Power Embedded Memory", ["Anirudh Iyengar", "Swaroop Ghosh"], "https://doi.org/10.1145/2593069.2593161", "dac", 2014]], "Swaroop Ghosh": [0, ["Modeling and Analysis of Domain Wall Dynamics for Robust and Low-Power Embedded Memory", ["Anirudh Iyengar", "Swaroop Ghosh"], "https://doi.org/10.1145/2593069.2593161", "dac", 2014], ["Simultaneous Sizing, Reference Voltage and Clamp Voltage Biasing for Robustness, Self-Calibration and Testability of STTRAM Arrays", ["Seyedhamidreza Motaman", "Swaroop Ghosh"], "https://doi.org/10.1145/2593069.2593216", "dac", 2014]], "Seyedhamidreza Motaman": [0, ["Simultaneous Sizing, Reference Voltage and Clamp Voltage Biasing for Robustness, Self-Calibration and Testability of STTRAM Arrays", ["Seyedhamidreza Motaman", "Swaroop Ghosh"], "https://doi.org/10.1145/2593069.2593216", "dac", 2014]], "Hassan Albalawi": [0, ["Computer-Aided Design of Machine Learning Algorithm: Training Fixed-Point Classifier for On-Chip Low-Power Implementation", ["Hassan Albalawi", "Yuanning Li", "Xin Li"], "https://doi.org/10.1145/2593069.2593110", "dac", 2014]], "Yuanning Li": [0, ["Computer-Aided Design of Machine Learning Algorithm: Training Fixed-Point Classifier for On-Chip Low-Power Implementation", ["Hassan Albalawi", "Yuanning Li", "Xin Li"], "https://doi.org/10.1145/2593069.2593110", "dac", 2014]], "Santanu Sarma": [0, ["Sense-making from Distributed and Mobile Sensing Data: A Middleware Perspective", ["Santanu Sarma", "Nalini Venkatasubramanian", "Nikil D. Dutt"], "https://doi.org/10.1145/2593069.2596688", "dac", 2014]], "Nalini Venkatasubramanian": [0, ["Sense-making from Distributed and Mobile Sensing Data: A Middleware Perspective", ["Santanu Sarma", "Nalini Venkatasubramanian", "Nikil D. Dutt"], "https://doi.org/10.1145/2593069.2596688", "dac", 2014]], "Christian Wietfeld": [0, ["Resource Efficient Mobile Communications for Crowd-Sensing", ["Christian Wietfeld", "Christoph Ide", "Bjoern Dusza"], "https://doi.org/10.1145/2593069.2596686", "dac", 2014]], "Christoph Ide": [0, ["Resource Efficient Mobile Communications for Crowd-Sensing", ["Christian Wietfeld", "Christoph Ide", "Bjoern Dusza"], "https://doi.org/10.1145/2593069.2596686", "dac", 2014]], "Bjoern Dusza": [0, ["Resource Efficient Mobile Communications for Crowd-Sensing", ["Christian Wietfeld", "Christoph Ide", "Bjoern Dusza"], "https://doi.org/10.1145/2593069.2596686", "dac", 2014]], "Xiang Chen": [0, ["Demystifying Energy Usage in Smartphones", ["Xiang Chen", "Yiran Chen", "Mian Dong", "Jianzhong Charlie Zhang"], "https://doi.org/10.1145/2593069.2596676", "dac", 2014]], "Mian Dong": [0.47375383973121643, ["Demystifying Energy Usage in Smartphones", ["Xiang Chen", "Yiran Chen", "Mian Dong", "Jianzhong Charlie Zhang"], "https://doi.org/10.1145/2593069.2596676", "dac", 2014]], "Jianzhong Charlie Zhang": [0, ["Demystifying Energy Usage in Smartphones", ["Xiang Chen", "Yiran Chen", "Mian Dong", "Jianzhong Charlie Zhang"], "https://doi.org/10.1145/2593069.2596676", "dac", 2014]], "Wolfgang Ecker": [0, ["Metasynthesis for Designing Automotive SoCs", ["Wolfgang Ecker", "Michael Velten", "Leily Zafari", "Ajay Goyal"], "https://doi.org/10.1145/2593069.2602974", "dac", 2014], ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Michael Velten": [0, ["Metasynthesis for Designing Automotive SoCs", ["Wolfgang Ecker", "Michael Velten", "Leily Zafari", "Ajay Goyal"], "https://doi.org/10.1145/2593069.2602974", "dac", 2014]], "Leily Zafari": [0, ["Metasynthesis for Designing Automotive SoCs", ["Wolfgang Ecker", "Michael Velten", "Leily Zafari", "Ajay Goyal"], "https://doi.org/10.1145/2593069.2602974", "dac", 2014]], "Ajay Goyal": [0, ["Metasynthesis for Designing Automotive SoCs", ["Wolfgang Ecker", "Michael Velten", "Leily Zafari", "Ajay Goyal"], "https://doi.org/10.1145/2593069.2602974", "dac", 2014]], "Qing Rao": [0, ["Design Methods for Augmented Reality In-Vehicle Infotainment Systems", ["Qing Rao", "Christian Grunler", "Markus Hammori", "Samarjit Chakraborty"], "https://doi.org/10.1145/2593069.2602973", "dac", 2014]], "Christian Grunler": [0, ["Design Methods for Augmented Reality In-Vehicle Infotainment Systems", ["Qing Rao", "Christian Grunler", "Markus Hammori", "Samarjit Chakraborty"], "https://doi.org/10.1145/2593069.2602973", "dac", 2014]], "Markus Hammori": [0, ["Design Methods for Augmented Reality In-Vehicle Infotainment Systems", ["Qing Rao", "Christian Grunler", "Markus Hammori", "Samarjit Chakraborty"], "https://doi.org/10.1145/2593069.2602973", "dac", 2014]], "Mehdi Kabir": [0, ["Computing with Hybrid CMOS/STO Circuits", ["Mehdi Kabir", "Mircea R. Stan"], "https://doi.org/10.1145/2593069.2596673", "dac", 2014]], "Mircea R. Stan": [0, ["Computing with Hybrid CMOS/STO Circuits", ["Mehdi Kabir", "Mircea R. Stan"], "https://doi.org/10.1145/2593069.2596673", "dac", 2014], ["Walking Pads: Managing C4 Placement for Transient Voltage Noise Minimization", ["Ke Wang", "Brett H. Meyer", "Runjie Zhang", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1145/2593069.2593243", "dac", 2014], ["Modeling and Experimental Demonstration of Accelerated Self-Healing Techniques", ["Xinfei Guo", "Wayne Burleson", "Mircea R. Stan"], "https://doi.org/10.1145/2593069.2593162", "dac", 2014]], "Suman Datta": [0, ["Neuro Inspired Computing with Coupled Relaxation Oscillators", ["Suman Datta", "Nikhil Shukla", "Matthew Cotter", "Abhinav Parihar", "Arijit Raychowdhury"], "https://doi.org/10.1145/2593069.2596685", "dac", 2014]], "Nikhil Shukla": [0, ["Neuro Inspired Computing with Coupled Relaxation Oscillators", ["Suman Datta", "Nikhil Shukla", "Matthew Cotter", "Abhinav Parihar", "Arijit Raychowdhury"], "https://doi.org/10.1145/2593069.2596685", "dac", 2014]], "Matthew Cotter": [0, ["Neuro Inspired Computing with Coupled Relaxation Oscillators", ["Suman Datta", "Nikhil Shukla", "Matthew Cotter", "Abhinav Parihar", "Arijit Raychowdhury"], "https://doi.org/10.1145/2593069.2596685", "dac", 2014]], "Abhinav Parihar": [0, ["Neuro Inspired Computing with Coupled Relaxation Oscillators", ["Suman Datta", "Nikhil Shukla", "Matthew Cotter", "Abhinav Parihar", "Arijit Raychowdhury"], "https://doi.org/10.1145/2593069.2596685", "dac", 2014]], "Arijit Raychowdhury": [0, ["Neuro Inspired Computing with Coupled Relaxation Oscillators", ["Suman Datta", "Nikhil Shukla", "Matthew Cotter", "Abhinav Parihar", "Arijit Raychowdhury"], "https://doi.org/10.1145/2593069.2596685", "dac", 2014]], "Liang Chen": [0, ["Reliability-aware Register Binding for Control-Flow Intensive Designs", ["Liang Chen", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2593069.2593200", "dac", 2014]], "Mehdi Baradaran Tahoori": [0, ["Reliability-aware Register Binding for Control-Flow Intensive Designs", ["Liang Chen", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2593069.2593200", "dac", 2014], ["Radiation-Induced Soft Error Analysis of SRAMs in SOI FinFET Technology: A Device to Circuit Approach", ["Saman Kiamehr", "Thomas H. Osiecki", "Mehdi Baradaran Tahoori", "Sani R. Nassif"], "https://doi.org/10.1145/2593069.2593196", "dac", 2014], ["Protecting SRAM-based FPGAs Against Multiple Bit Upsets Using Erasure Codes", ["Parthasarathy M. B. Rao", "Mojtaba Ebrahimi", "Razi Seyyedi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2593069.2593191", "dac", 2014]], "Steve Dai": [0, ["Flushing-Enabled Loop Pipelining for High-Level Synthesis", ["Steve Dai", "Mingxing Tan", "Kecheng Hao", "Zhiru Zhang"], "https://doi.org/10.1145/2593069.2593143", "dac", 2014]], "Mingxing Tan": [0, ["Flushing-Enabled Loop Pipelining for High-Level Synthesis", ["Steve Dai", "Mingxing Tan", "Kecheng Hao", "Zhiru Zhang"], "https://doi.org/10.1145/2593069.2593143", "dac", 2014]], "Kecheng Hao": [0, ["Flushing-Enabled Loop Pipelining for High-Level Synthesis", ["Steve Dai", "Mingxing Tan", "Kecheng Hao", "Zhiru Zhang"], "https://doi.org/10.1145/2593069.2593143", "dac", 2014], ["Scalable Certification Framework for Behavioral Synthesis Front-End", ["Zhenkun Yang", "Kecheng Hao", "Kai Cong", "Li Lei", "Sandip Ray", "Fei Xie"], "https://doi.org/10.1145/2593069.2593209", "dac", 2014]], "Zhiru Zhang": [0, ["Flushing-Enabled Loop Pipelining for High-Level Synthesis", ["Steve Dai", "Mingxing Tan", "Kecheng Hao", "Zhiru Zhang"], "https://doi.org/10.1145/2593069.2593143", "dac", 2014]], "Jason Cong": [0, ["An Optimal Microarchitecture for Stencil Computation Acceleration Based on Non-Uniform Partitioning of Data Reuse Buffers", ["Jason Cong", "Peng Li", "Bingjun Xiao", "Peng Zhang"], "https://doi.org/10.1145/2593069.2593090", "dac", 2014], ["Accelerator-Rich Architectures: Opportunities and Progresses", ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Karthik Gururaj", "Glenn Reinman"], "https://doi.org/10.1145/2593069.2596667", "dac", 2014]], "Bingjun Xiao": [0, ["An Optimal Microarchitecture for Stencil Computation Acceleration Based on Non-Uniform Partitioning of Data Reuse Buffers", ["Jason Cong", "Peng Li", "Bingjun Xiao", "Peng Zhang"], "https://doi.org/10.1145/2593069.2593090", "dac", 2014]], "Peng Zhang": [0, ["An Optimal Microarchitecture for Stencil Computation Acceleration Based on Non-Uniform Partitioning of Data Reuse Buffers", ["Jason Cong", "Peng Li", "Bingjun Xiao", "Peng Zhang"], "https://doi.org/10.1145/2593069.2593090", "dac", 2014]], "Feng Liu": [0, ["CGPA: Coarse-Grained Pipelined Accelerators", ["Feng Liu", "Soumyadeep Ghosh", "Nick P. Johnson", "David I. August"], "https://doi.org/10.1145/2593069.2593105", "dac", 2014]], "Soumyadeep Ghosh": [0, ["CGPA: Coarse-Grained Pipelined Accelerators", ["Feng Liu", "Soumyadeep Ghosh", "Nick P. Johnson", "David I. August"], "https://doi.org/10.1145/2593069.2593105", "dac", 2014]], "Nick P. Johnson": [0, ["CGPA: Coarse-Grained Pipelined Accelerators", ["Feng Liu", "Soumyadeep Ghosh", "Nick P. Johnson", "David I. August"], "https://doi.org/10.1145/2593069.2593105", "dac", 2014]], "David I. August": [0, ["CGPA: Coarse-Grained Pipelined Accelerators", ["Feng Liu", "Soumyadeep Ghosh", "Nick P. Johnson", "David I. August"], "https://doi.org/10.1145/2593069.2593105", "dac", 2014]], "Cheng Zhuo": [0, ["Early-Stage Power Grid Design: Extraction, Modeling and Optimization", ["Cheng Zhuo", "Houle Gan", "Wei-Kai Shih"], "https://doi.org/10.1145/2593069.2593129", "dac", 2014]], "Houle Gan": [0.07808343507349491, ["Early-Stage Power Grid Design: Extraction, Modeling and Optimization", ["Cheng Zhuo", "Houle Gan", "Wei-Kai Shih"], "https://doi.org/10.1145/2593069.2593129", "dac", 2014]], "Wei-Kai Shih": [0, ["Early-Stage Power Grid Design: Extraction, Modeling and Optimization", ["Cheng Zhuo", "Houle Gan", "Wei-Kai Shih"], "https://doi.org/10.1145/2593069.2593129", "dac", 2014]], "Xin Huang": [0, ["Physics-based Electromigration Assessment for Power Grid Networks", ["Xin Huang", "Tan Yu", "Valeriy Sukharev", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2593069.2593180", "dac", 2014]], "Tan Yu": [0.0017472112085670233, ["Physics-based Electromigration Assessment for Power Grid Networks", ["Xin Huang", "Tan Yu", "Valeriy Sukharev", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2593069.2593180", "dac", 2014]], "Valeriy Sukharev": [0, ["Physics-based Electromigration Assessment for Power Grid Networks", ["Xin Huang", "Tan Yu", "Valeriy Sukharev", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2593069.2593180", "dac", 2014]], "Sheldon X.-D. Tan": [0, ["Physics-based Electromigration Assessment for Power Grid Networks", ["Xin Huang", "Tan Yu", "Valeriy Sukharev", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2593069.2593180", "dac", 2014], ["Battery Management and Application for Energy-Efficient Buildings", ["Tianshu Wei", "Taeyoung Kim", "Sangyoung Park", "Qi Zhu", "Sheldon X.-D. Tan", "Naehyuck Chang", "Sadrul Ula", "Mehdi Maasoumy"], "https://doi.org/10.1145/2593069.2596670", "dac", 2014]], "Hao Zhuang": [0, ["MATEX: A Distributed Framework for Transient Simulation of Power Distribution Networks", ["Hao Zhuang", "Shih-Hung Weng", "Jeng-Hau Lin", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2593069.2593160", "dac", 2014]], "Shih-Hung Weng": [0, ["MATEX: A Distributed Framework for Transient Simulation of Power Distribution Networks", ["Hao Zhuang", "Shih-Hung Weng", "Jeng-Hau Lin", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2593069.2593160", "dac", 2014]], "Jeng-Hau Lin": [0, ["MATEX: A Distributed Framework for Transient Simulation of Power Distribution Networks", ["Hao Zhuang", "Shih-Hung Weng", "Jeng-Hau Lin", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2593069.2593160", "dac", 2014]], "Chung-Kuan Cheng": [0, ["MATEX: A Distributed Framework for Transient Simulation of Power Distribution Networks", ["Hao Zhuang", "Shih-Hung Weng", "Jeng-Hau Lin", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2593069.2593160", "dac", 2014], ["ePlace: Electrostatics Based Placement Using Nesterov's Method", ["Jingwei Lu", "Pengwen Chen", "Chin-Chih Chang", "Lu Sha", "Dennis J.-H. Huang", "Chin-Chi Teng", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2593069.2593133", "dac", 2014]], "Wei Wu": [0.00018742437532637268, ["REscope: High-dimensional Statistical Circuit Simulation towards Full Failure Region Coverage", ["Wei Wu", "Wenyao Xu", "Rahul Krishnan", "Yen-Lung Chen", "Lei He"], "https://doi.org/10.1145/2593069.2593202", "dac", 2014]], "Wenyao Xu": [0, ["REscope: High-dimensional Statistical Circuit Simulation towards Full Failure Region Coverage", ["Wei Wu", "Wenyao Xu", "Rahul Krishnan", "Yen-Lung Chen", "Lei He"], "https://doi.org/10.1145/2593069.2593202", "dac", 2014]], "Rahul Krishnan": [0, ["REscope: High-dimensional Statistical Circuit Simulation towards Full Failure Region Coverage", ["Wei Wu", "Wenyao Xu", "Rahul Krishnan", "Yen-Lung Chen", "Lei He"], "https://doi.org/10.1145/2593069.2593202", "dac", 2014]], "Yen-Lung Chen": [0, ["REscope: High-dimensional Statistical Circuit Simulation towards Full Failure Region Coverage", ["Wei Wu", "Wenyao Xu", "Rahul Krishnan", "Yen-Lung Chen", "Lei He"], "https://doi.org/10.1145/2593069.2593202", "dac", 2014]], "Lei He": [0, ["REscope: High-dimensional Statistical Circuit Simulation towards Full Failure Region Coverage", ["Wei Wu", "Wenyao Xu", "Rahul Krishnan", "Yen-Lung Chen", "Lei He"], "https://doi.org/10.1145/2593069.2593202", "dac", 2014]], "Yu-Ming Chang": [0.001360539870802313, ["On Trading Wear-leveling with Heal-leveling", ["Yu-Ming Chang", "Yuan-Hao Chang", "Jian-Jia Chen", "Tei-Wei Kuo", "Hsiang-Pang Li", "Hang-Ting Lue"], "https://doi.org/10.1145/2593069.2593172", "dac", 2014]], "Yuan-Hao Chang": [1.506132818462902e-07, ["On Trading Wear-leveling with Heal-leveling", ["Yu-Ming Chang", "Yuan-Hao Chang", "Jian-Jia Chen", "Tei-Wei Kuo", "Hsiang-Pang Li", "Hang-Ting Lue"], "https://doi.org/10.1145/2593069.2593172", "dac", 2014], ["Space-Efficient Multiversion Index Scheme for PCM-based Embedded Database Systems", ["Yuan-Hung Kuan", "Yuan-Hao Chang", "Po-Chun Huang", "Kam-yiu Lam"], "https://doi.org/10.1145/2593069.2593219", "dac", 2014]], "Hsiang-Pang Li": [0, ["On Trading Wear-leveling with Heal-leveling", ["Yu-Ming Chang", "Yuan-Hao Chang", "Jian-Jia Chen", "Tei-Wei Kuo", "Hsiang-Pang Li", "Hang-Ting Lue"], "https://doi.org/10.1145/2593069.2593172", "dac", 2014], ["EC-Cache: Exploiting Error Locality to Optimize LDPC in NAND Flash-Based SSDs", ["Ren-Shuo Liu", "Meng-Yen Chuang", "Chia-Lin Yang", "Cheng-Hsuan Li", "Kin-Chu Ho", "Hsiang-Pang Li"], "https://doi.org/10.1145/2593069.2593130", "dac", 2014]], "Hang-Ting Lue": [0, ["On Trading Wear-leveling with Heal-leveling", ["Yu-Ming Chang", "Yuan-Hao Chang", "Jian-Jia Chen", "Tei-Wei Kuo", "Hsiang-Pang Li", "Hang-Ting Lue"], "https://doi.org/10.1145/2593069.2593172", "dac", 2014]], "Po-Hsien Tseng": [0, ["User-Centric Energy-Efficient Scheduling on Multi-Core Mobile Devices", ["Po-Hsien Tseng", "Pi-Cheng Hsiu", "Chin-Chiang Pan", "Tei-Wei Kuo"], "https://doi.org/10.1145/2593069.2593239", "dac", 2014]], "Chin-Chiang Pan": [0, ["User-Centric Energy-Efficient Scheduling on Multi-Core Mobile Devices", ["Po-Hsien Tseng", "Pi-Cheng Hsiu", "Chin-Chiang Pan", "Tei-Wei Kuo"], "https://doi.org/10.1145/2593069.2593239", "dac", 2014]], "Matthias Beckert": [0, ["Sufficient Temporal Independence and Improved Interrupt Latencies in a Real-Time Hypervisor", ["Matthias Beckert", "Moritz Neukirchner", "Rolf Ernst", "Stefan M. Petters"], "https://doi.org/10.1145/2593069.2593222", "dac", 2014]], "Stefan M. Petters": [0, ["Sufficient Temporal Independence and Improved Interrupt Latencies in a Real-Time Hypervisor", ["Matthias Beckert", "Moritz Neukirchner", "Rolf Ernst", "Stefan M. Petters"], "https://doi.org/10.1145/2593069.2593222", "dac", 2014]], "Ujjwal Guin": [0, ["Low-cost On-Chip Structures for Combating Die and IC Recycling", ["Ujjwal Guin", "Xuehui Zhang", "Domenic Forte", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2593069.2593157", "dac", 2014]], "Xuehui Zhang": [0, ["Low-cost On-Chip Structures for Combating Die and IC Recycling", ["Ujjwal Guin", "Xuehui Zhang", "Domenic Forte", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2593069.2593157", "dac", 2014]], "Domenic Forte": [0, ["Low-cost On-Chip Structures for Combating Die and IC Recycling", ["Ujjwal Guin", "Xuehui Zhang", "Domenic Forte", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2593069.2593157", "dac", 2014], ["TI-TRNG: Technology Independent True Random Number Generator", ["Md. Tauhidur Rahman", "Kan Xiao", "Domenic Forte", "Xuhei Zhang", "Jerry Shi", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2593069.2593236", "dac", 2014]], "Mohammad Tehranipoor": [0, ["Low-cost On-Chip Structures for Combating Die and IC Recycling", ["Ujjwal Guin", "Xuehui Zhang", "Domenic Forte", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2593069.2593157", "dac", 2014], ["TI-TRNG: Technology Independent True Random Number Generator", ["Md. Tauhidur Rahman", "Kan Xiao", "Domenic Forte", "Xuhei Zhang", "Jerry Shi", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2593069.2593236", "dac", 2014]], "Yu Zheng": [0, ["CACI: Dynamic Current Analysis Towards Robust Recycled Chip Identification", ["Yu Zheng", "Abhishek Basak", "Swarup Bhunia"], "https://doi.org/10.1145/2593069.2593102", "dac", 2014]], "Abhishek Basak": [0, ["CACI: Dynamic Current Analysis Towards Robust Recycled Chip Identification", ["Yu Zheng", "Abhishek Basak", "Swarup Bhunia"], "https://doi.org/10.1145/2593069.2593102", "dac", 2014]], "Swarup Bhunia": [0, ["CACI: Dynamic Current Analysis Towards Robust Recycled Chip Identification", ["Yu Zheng", "Abhishek Basak", "Swarup Bhunia"], "https://doi.org/10.1145/2593069.2593102", "dac", 2014]], "Mingze Gao": [0, ["A Highly Flexible Ring Oscillator PUF", ["Mingze Gao", "Khai Lai", "Gang Qu"], "https://doi.org/10.1145/2593069.2593072", "dac", 2014]], "Khai Lai": [0, ["A Highly Flexible Ring Oscillator PUF", ["Mingze Gao", "Khai Lai", "Gang Qu"], "https://doi.org/10.1145/2593069.2593072", "dac", 2014]], "Gang Qu": [0, ["A Highly Flexible Ring Oscillator PUF", ["Mingze Gao", "Khai Lai", "Gang Qu"], "https://doi.org/10.1145/2593069.2593072", "dac", 2014]], "Sheng Wei": [0, ["Reverse Engineering and Prevention Techniques for Physical Unclonable Functions Using Side Channels", ["Sheng Wei", "James Bradley Wendt", "Ani Nahapetian", "Miodrag Potkonjak"], "https://doi.org/10.1145/2593069.2593204", "dac", 2014]], "James Bradley Wendt": [0, ["Reverse Engineering and Prevention Techniques for Physical Unclonable Functions Using Side Channels", ["Sheng Wei", "James Bradley Wendt", "Ani Nahapetian", "Miodrag Potkonjak"], "https://doi.org/10.1145/2593069.2593204", "dac", 2014], ["Techniques for Foundry Identification", ["James Bradley Wendt", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/2593069.2593228", "dac", 2014]], "Ani Nahapetian": [0, ["Reverse Engineering and Prevention Techniques for Physical Unclonable Functions Using Side Channels", ["Sheng Wei", "James Bradley Wendt", "Ani Nahapetian", "Miodrag Potkonjak"], "https://doi.org/10.1145/2593069.2593204", "dac", 2014]], "Miodrag Potkonjak": [0, ["Reverse Engineering and Prevention Techniques for Physical Unclonable Functions Using Side Channels", ["Sheng Wei", "James Bradley Wendt", "Ani Nahapetian", "Miodrag Potkonjak"], "https://doi.org/10.1145/2593069.2593204", "dac", 2014], ["Techniques for Foundry Identification", ["James Bradley Wendt", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/2593069.2593228", "dac", 2014]], "Likun Xia": [0, ["An Automobile Detection Algorithm Development for Automated Emergency Braking System", ["Likun Xia", "Tran Duc Chung", "Khairil Anwar Abu Kassim"], "https://doi.org/10.1145/2593069.2593083", "dac", 2014]], "Tran Duc Chung": [5.825225302125148e-10, ["An Automobile Detection Algorithm Development for Automated Emergency Braking System", ["Likun Xia", "Tran Duc Chung", "Khairil Anwar Abu Kassim"], "https://doi.org/10.1145/2593069.2593083", "dac", 2014]], "Khairil Anwar Abu Kassim": [0, ["An Automobile Detection Algorithm Development for Automated Emergency Braking System", ["Likun Xia", "Tran Duc Chung", "Khairil Anwar Abu Kassim"], "https://doi.org/10.1145/2593069.2593083", "dac", 2014]], "Chuansheng Dong": [1.6554143655866937e-07, ["A Cost Efficient Online Algorithm for Automotive Idling Reduction", ["Chuansheng Dong", "Haibo Zeng", "Minghua Chen"], "https://doi.org/10.1145/2593069.2593070", "dac", 2014]], "Haibo Zeng": [0, ["A Cost Efficient Online Algorithm for Automotive Idling Reduction", ["Chuansheng Dong", "Haibo Zeng", "Minghua Chen"], "https://doi.org/10.1145/2593069.2593070", "dac", 2014]], "Minghua Chen": [0, ["A Cost Efficient Online Algorithm for Automotive Idling Reduction", ["Chuansheng Dong", "Haibo Zeng", "Minghua Chen"], "https://doi.org/10.1145/2593069.2593070", "dac", 2014]], "Asim Munawar": [0, ["Scalable Co-Simulation of Functional Models With Accurate Event Exchange", ["Asim Munawar", "Shuichi Shimizu"], "https://doi.org/10.1145/2593069.2593210", "dac", 2014]], "Shuichi Shimizu": [0, ["Scalable Co-Simulation of Functional Models With Accurate Event Exchange", ["Asim Munawar", "Shuichi Shimizu"], "https://doi.org/10.1145/2593069.2593210", "dac", 2014]], "Ze Ni": [0, ["Design and Implementation of a Dynamic Component Model for Federated AUTOSAR Systems", ["Ze Ni", "Avenir Kobetski", "Jakob Axelsson"], "https://doi.org/10.1145/2593069.2593121", "dac", 2014]], "Avenir Kobetski": [0, ["Design and Implementation of a Dynamic Component Model for Federated AUTOSAR Systems", ["Ze Ni", "Avenir Kobetski", "Jakob Axelsson"], "https://doi.org/10.1145/2593069.2593121", "dac", 2014]], "Jakob Axelsson": [0, ["Design and Implementation of a Dynamic Component Model for Federated AUTOSAR Systems", ["Ze Ni", "Avenir Kobetski", "Jakob Axelsson"], "https://doi.org/10.1145/2593069.2593121", "dac", 2014]], "Guillermo Rodriguez-Navas": [0, ["Automated Specification and Verification of Functional Safety in Heavy-Vehicles: the VeriSpec Approach", ["Guillermo Rodriguez-Navas", "Cristina Cerschi Seceleanu", "Hans Hansson", "Mattias Nyberg", "Oscar Ljungkrantz", "Henrik Lonn"], "https://doi.org/10.1145/2593069.2602972", "dac", 2014]], "Cristina Cerschi Seceleanu": [0, ["Automated Specification and Verification of Functional Safety in Heavy-Vehicles: the VeriSpec Approach", ["Guillermo Rodriguez-Navas", "Cristina Cerschi Seceleanu", "Hans Hansson", "Mattias Nyberg", "Oscar Ljungkrantz", "Henrik Lonn"], "https://doi.org/10.1145/2593069.2602972", "dac", 2014]], "Hans Hansson": [0, ["Automated Specification and Verification of Functional Safety in Heavy-Vehicles: the VeriSpec Approach", ["Guillermo Rodriguez-Navas", "Cristina Cerschi Seceleanu", "Hans Hansson", "Mattias Nyberg", "Oscar Ljungkrantz", "Henrik Lonn"], "https://doi.org/10.1145/2593069.2602972", "dac", 2014]], "Mattias Nyberg": [0, ["Automated Specification and Verification of Functional Safety in Heavy-Vehicles: the VeriSpec Approach", ["Guillermo Rodriguez-Navas", "Cristina Cerschi Seceleanu", "Hans Hansson", "Mattias Nyberg", "Oscar Ljungkrantz", "Henrik Lonn"], "https://doi.org/10.1145/2593069.2602972", "dac", 2014]], "Oscar Ljungkrantz": [0, ["Automated Specification and Verification of Functional Safety in Heavy-Vehicles: the VeriSpec Approach", ["Guillermo Rodriguez-Navas", "Cristina Cerschi Seceleanu", "Hans Hansson", "Mattias Nyberg", "Oscar Ljungkrantz", "Henrik Lonn"], "https://doi.org/10.1145/2593069.2602972", "dac", 2014]], "Henrik Lonn": [0, ["Automated Specification and Verification of Functional Safety in Heavy-Vehicles: the VeriSpec Approach", ["Guillermo Rodriguez-Navas", "Cristina Cerschi Seceleanu", "Hans Hansson", "Mattias Nyberg", "Oscar Ljungkrantz", "Henrik Lonn"], "https://doi.org/10.1145/2593069.2602972", "dac", 2014]], "Alejandro Cook": [0, ["Advanced Diagnosis: SBST and BIST Integration in Automotive E/E Architectures", ["Felix Reimann", "Michael Glass", "Jurgen Teich", "Alejandro Cook", "Laura Rodriguez Gomez", "Dominik Ull", "Hans-Joachim Wunderlich", "Piet Engelke", "Ulrich Abelein"], "https://doi.org/10.1145/2593069.2602971", "dac", 2014]], "Laura Rodriguez Gomez": [0, ["Advanced Diagnosis: SBST and BIST Integration in Automotive E/E Architectures", ["Felix Reimann", "Michael Glass", "Jurgen Teich", "Alejandro Cook", "Laura Rodriguez Gomez", "Dominik Ull", "Hans-Joachim Wunderlich", "Piet Engelke", "Ulrich Abelein"], "https://doi.org/10.1145/2593069.2602971", "dac", 2014]], "Dominik Ull": [0, ["Advanced Diagnosis: SBST and BIST Integration in Automotive E/E Architectures", ["Felix Reimann", "Michael Glass", "Jurgen Teich", "Alejandro Cook", "Laura Rodriguez Gomez", "Dominik Ull", "Hans-Joachim Wunderlich", "Piet Engelke", "Ulrich Abelein"], "https://doi.org/10.1145/2593069.2602971", "dac", 2014]], "Piet Engelke": [0, ["Advanced Diagnosis: SBST and BIST Integration in Automotive E/E Architectures", ["Felix Reimann", "Michael Glass", "Jurgen Teich", "Alejandro Cook", "Laura Rodriguez Gomez", "Dominik Ull", "Hans-Joachim Wunderlich", "Piet Engelke", "Ulrich Abelein"], "https://doi.org/10.1145/2593069.2602971", "dac", 2014]], "Ulrich Abelein": [0, ["Advanced Diagnosis: SBST and BIST Integration in Automotive E/E Architectures", ["Felix Reimann", "Michael Glass", "Jurgen Teich", "Alejandro Cook", "Laura Rodriguez Gomez", "Dominik Ull", "Hans-Joachim Wunderlich", "Piet Engelke", "Ulrich Abelein"], "https://doi.org/10.1145/2593069.2602971", "dac", 2014]], "Qian Zhang": [0, ["ApproxIt: An Approximate Computing Framework for Iterative Methods", ["Qian Zhang", "Feng Yuan", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1145/2593069.2593092", "dac", 2014]], "Feng Yuan": [0, ["ApproxIt: An Approximate Computing Framework for Iterative Methods", ["Qian Zhang", "Feng Yuan", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1145/2593069.2593092", "dac", 2014]], "Rong Ye": [0.01968786818906665, ["ApproxIt: An Approximate Computing Framework for Iterative Methods", ["Qian Zhang", "Feng Yuan", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1145/2593069.2593092", "dac", 2014]], "Qiang Xu": [0, ["ApproxIt: An Approximate Computing Framework for Iterative Methods", ["Qian Zhang", "Feng Yuan", "Rong Ye", "Qiang Xu"], "https://doi.org/10.1145/2593069.2593092", "dac", 2014], ["On the Simulation of NBTI-Induced Performance Degradation Considering Arbitrary Temperature and Voltage Variations", ["Ting Wang", "Qiang Xu"], "https://doi.org/10.1145/2593069.2593170", "dac", 2014]], "Yu-Guang Chen": [0, ["Critical Path Monitor Enabled Dynamic Voltage Scaling for Graceful Degradation in Sub-Threshold Designs", ["Yu-Guang Chen", "Tao Wang", "Kuan-Yu Lai", "Wan-Yu Wen", "Yiyu Shi", "Shih-Chieh Chang"], "https://doi.org/10.1145/2593069.2593115", "dac", 2014]], "Tao Wang": [0.0013258812250569463, ["Critical Path Monitor Enabled Dynamic Voltage Scaling for Graceful Degradation in Sub-Threshold Designs", ["Yu-Guang Chen", "Tao Wang", "Kuan-Yu Lai", "Wan-Yu Wen", "Yiyu Shi", "Shih-Chieh Chang"], "https://doi.org/10.1145/2593069.2593115", "dac", 2014]], "Kuan-Yu Lai": [0, ["Critical Path Monitor Enabled Dynamic Voltage Scaling for Graceful Degradation in Sub-Threshold Designs", ["Yu-Guang Chen", "Tao Wang", "Kuan-Yu Lai", "Wan-Yu Wen", "Yiyu Shi", "Shih-Chieh Chang"], "https://doi.org/10.1145/2593069.2593115", "dac", 2014]], "Wan-Yu Wen": [0, ["Critical Path Monitor Enabled Dynamic Voltage Scaling for Graceful Degradation in Sub-Threshold Designs", ["Yu-Guang Chen", "Tao Wang", "Kuan-Yu Lai", "Wan-Yu Wen", "Yiyu Shi", "Shih-Chieh Chang"], "https://doi.org/10.1145/2593069.2593115", "dac", 2014]], "Yiyu Shi": [0, ["Critical Path Monitor Enabled Dynamic Voltage Scaling for Graceful Degradation in Sub-Threshold Designs", ["Yu-Guang Chen", "Tao Wang", "Kuan-Yu Lai", "Wan-Yu Wen", "Yiyu Shi", "Shih-Chieh Chang"], "https://doi.org/10.1145/2593069.2593115", "dac", 2014]], "Hang Zhang": [0, ["Low Power GPGPU Computation with Imprecise Hardware", ["Hang Zhang", "Mateja Putic", "John Lach"], "https://doi.org/10.1145/2593069.2593156", "dac", 2014]], "Mateja Putic": [0, ["Low Power GPGPU Computation with Imprecise Hardware", ["Hang Zhang", "Mateja Putic", "John Lach"], "https://doi.org/10.1145/2593069.2593156", "dac", 2014]], "John Lach": [0, ["Low Power GPGPU Computation with Imprecise Hardware", ["Hang Zhang", "Mateja Putic", "John Lach"], "https://doi.org/10.1145/2593069.2593156", "dac", 2014]], "Mohammad Fattah": [0, ["SHiFA: System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems", ["Mohammad Fattah", "Maurizio Palesi", "Pasi Liljeberg", "Juha Plosila", "Hannu Tenhunen"], "https://doi.org/10.1145/2593069.2593214", "dac", 2014]], "Maurizio Palesi": [0, ["SHiFA: System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems", ["Mohammad Fattah", "Maurizio Palesi", "Pasi Liljeberg", "Juha Plosila", "Hannu Tenhunen"], "https://doi.org/10.1145/2593069.2593214", "dac", 2014]], "Pasi Liljeberg": [0, ["SHiFA: System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems", ["Mohammad Fattah", "Maurizio Palesi", "Pasi Liljeberg", "Juha Plosila", "Hannu Tenhunen"], "https://doi.org/10.1145/2593069.2593214", "dac", 2014]], "Juha Plosila": [0, ["SHiFA: System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems", ["Mohammad Fattah", "Maurizio Palesi", "Pasi Liljeberg", "Juha Plosila", "Hannu Tenhunen"], "https://doi.org/10.1145/2593069.2593214", "dac", 2014]], "Hannu Tenhunen": [0, ["SHiFA: System-Level Hierarchy in Run-Time Fault-Aware Management of Many-Core Systems", ["Mohammad Fattah", "Maurizio Palesi", "Pasi Liljeberg", "Juha Plosila", "Hannu Tenhunen"], "https://doi.org/10.1145/2593069.2593214", "dac", 2014]], "Pengju Ren": [0, ["Fault-tolerant Routing for On-chip Network Without Using Virtual Channels", ["Pengju Ren", "Qingxin Meng", "Xiaowei Ren", "Nanning Zheng"], "https://doi.org/10.1145/2593069.2593141", "dac", 2014]], "Qingxin Meng": [0, ["Fault-tolerant Routing for On-chip Network Without Using Virtual Channels", ["Pengju Ren", "Qingxin Meng", "Xiaowei Ren", "Nanning Zheng"], "https://doi.org/10.1145/2593069.2593141", "dac", 2014]], "Xiaowei Ren": [0, ["Fault-tolerant Routing for On-chip Network Without Using Virtual Channels", ["Pengju Ren", "Qingxin Meng", "Xiaowei Ren", "Nanning Zheng"], "https://doi.org/10.1145/2593069.2593141", "dac", 2014]], "Nanning Zheng": [0, ["Fault-tolerant Routing for On-chip Network Without Using Virtual Channels", ["Pengju Ren", "Qingxin Meng", "Xiaowei Ren", "Nanning Zheng"], "https://doi.org/10.1145/2593069.2593141", "dac", 2014]], "Supriya Rao": [0, ["VIX: Virtual Input Crossbar for Efficient Switch Allocation", ["Supriya Rao", "Supreet Jeloka", "Reetuparna Das", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1145/2593069.2593242", "dac", 2014]], "Supreet Jeloka": [0, ["VIX: Virtual Input Crossbar for Efficient Switch Allocation", ["Supriya Rao", "Supreet Jeloka", "Reetuparna Das", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1145/2593069.2593242", "dac", 2014], ["Quality-of-Service for a High-Radix Switch", ["Nilmini Abeyratne", "Supreet Jeloka", "Yiping Kang", "David T. Blaauw", "Ronald G. Dreslinski", "Reetuparna Das", "Trevor N. Mudge"], "https://doi.org/10.1145/2593069.2593194", "dac", 2014]], "Reetuparna Das": [0, ["VIX: Virtual Input Crossbar for Efficient Switch Allocation", ["Supriya Rao", "Supreet Jeloka", "Reetuparna Das", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1145/2593069.2593242", "dac", 2014], ["Power-Aware NoCs through Routing and Topology Reconfiguration", ["Ritesh Parikh", "Reetuparna Das", "Valeria Bertacco"], "https://doi.org/10.1145/2593069.2593187", "dac", 2014], ["Quality-of-Service for a High-Radix Switch", ["Nilmini Abeyratne", "Supreet Jeloka", "Yiping Kang", "David T. Blaauw", "Ronald G. Dreslinski", "Reetuparna Das", "Trevor N. Mudge"], "https://doi.org/10.1145/2593069.2593194", "dac", 2014]], "David T. Blaauw": [0, ["VIX: Virtual Input Crossbar for Efficient Switch Allocation", ["Supriya Rao", "Supreet Jeloka", "Reetuparna Das", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1145/2593069.2593242", "dac", 2014], ["Quality-of-Service for a High-Radix Switch", ["Nilmini Abeyratne", "Supreet Jeloka", "Yiping Kang", "David T. Blaauw", "Ronald G. Dreslinski", "Reetuparna Das", "Trevor N. Mudge"], "https://doi.org/10.1145/2593069.2593194", "dac", 2014]], "Ronald G. Dreslinski": [0, ["VIX: Virtual Input Crossbar for Efficient Switch Allocation", ["Supriya Rao", "Supreet Jeloka", "Reetuparna Das", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1145/2593069.2593242", "dac", 2014], ["Quality-of-Service for a High-Radix Switch", ["Nilmini Abeyratne", "Supreet Jeloka", "Yiping Kang", "David T. Blaauw", "Ronald G. Dreslinski", "Reetuparna Das", "Trevor N. Mudge"], "https://doi.org/10.1145/2593069.2593194", "dac", 2014]], "Trevor N. Mudge": [0, ["VIX: Virtual Input Crossbar for Efficient Switch Allocation", ["Supriya Rao", "Supreet Jeloka", "Reetuparna Das", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1145/2593069.2593242", "dac", 2014], ["Quality-of-Service for a High-Radix Switch", ["Nilmini Abeyratne", "Supreet Jeloka", "Yiping Kang", "David T. Blaauw", "Ronald G. Dreslinski", "Reetuparna Das", "Trevor N. Mudge"], "https://doi.org/10.1145/2593069.2593194", "dac", 2014]], "Yuankun Xue": [0, ["Disease Diagnosis-on-a-Chip: Large Scale Networks-on-Chip based Multicore Platform for Protein Folding Analysis", ["Yuankun Xue", "Zhiliang Qian", "Paul Bogdan", "Fan Ye", "Chi-Ying Tsui"], "https://doi.org/10.1145/2593069.2593126", "dac", 2014]], "Zhiliang Qian": [0, ["Disease Diagnosis-on-a-Chip: Large Scale Networks-on-Chip based Multicore Platform for Protein Folding Analysis", ["Yuankun Xue", "Zhiliang Qian", "Paul Bogdan", "Fan Ye", "Chi-Ying Tsui"], "https://doi.org/10.1145/2593069.2593126", "dac", 2014]], "Paul Bogdan": [0, ["Disease Diagnosis-on-a-Chip: Large Scale Networks-on-Chip based Multicore Platform for Protein Folding Analysis", ["Yuankun Xue", "Zhiliang Qian", "Paul Bogdan", "Fan Ye", "Chi-Ying Tsui"], "https://doi.org/10.1145/2593069.2593126", "dac", 2014]], "Fan Ye": [4.2260115151293576e-05, ["Disease Diagnosis-on-a-Chip: Large Scale Networks-on-Chip based Multicore Platform for Protein Folding Analysis", ["Yuankun Xue", "Zhiliang Qian", "Paul Bogdan", "Fan Ye", "Chi-Ying Tsui"], "https://doi.org/10.1145/2593069.2593126", "dac", 2014]], "Chi-Ying Tsui": [0, ["Disease Diagnosis-on-a-Chip: Large Scale Networks-on-Chip based Multicore Platform for Protein Folding Analysis", ["Yuankun Xue", "Zhiliang Qian", "Paul Bogdan", "Fan Ye", "Chi-Ying Tsui"], "https://doi.org/10.1145/2593069.2593126", "dac", 2014]], "Jan Heisswolf": [0, ["CAP: Communication Aware Programming", ["Jan Heisswolf", "Aurang Zaib", "Andreas Zwinkau", "Sebastian Kobbe", "Andreas Weichslgartner", "Jurgen Teich", "Jorg Henkel", "Gregor Snelting", "Andreas Herkersdorf", "Jurgen Becker"], "https://doi.org/10.1145/2593069.2593103", "dac", 2014]], "Aurang Zaib": [0, ["CAP: Communication Aware Programming", ["Jan Heisswolf", "Aurang Zaib", "Andreas Zwinkau", "Sebastian Kobbe", "Andreas Weichslgartner", "Jurgen Teich", "Jorg Henkel", "Gregor Snelting", "Andreas Herkersdorf", "Jurgen Becker"], "https://doi.org/10.1145/2593069.2593103", "dac", 2014]], "Andreas Zwinkau": [0, ["CAP: Communication Aware Programming", ["Jan Heisswolf", "Aurang Zaib", "Andreas Zwinkau", "Sebastian Kobbe", "Andreas Weichslgartner", "Jurgen Teich", "Jorg Henkel", "Gregor Snelting", "Andreas Herkersdorf", "Jurgen Becker"], "https://doi.org/10.1145/2593069.2593103", "dac", 2014]], "Sebastian Kobbe": [0, ["CAP: Communication Aware Programming", ["Jan Heisswolf", "Aurang Zaib", "Andreas Zwinkau", "Sebastian Kobbe", "Andreas Weichslgartner", "Jurgen Teich", "Jorg Henkel", "Gregor Snelting", "Andreas Herkersdorf", "Jurgen Becker"], "https://doi.org/10.1145/2593069.2593103", "dac", 2014]], "Andreas Weichslgartner": [0, ["CAP: Communication Aware Programming", ["Jan Heisswolf", "Aurang Zaib", "Andreas Zwinkau", "Sebastian Kobbe", "Andreas Weichslgartner", "Jurgen Teich", "Jorg Henkel", "Gregor Snelting", "Andreas Herkersdorf", "Jurgen Becker"], "https://doi.org/10.1145/2593069.2593103", "dac", 2014]], "Gregor Snelting": [0, ["CAP: Communication Aware Programming", ["Jan Heisswolf", "Aurang Zaib", "Andreas Zwinkau", "Sebastian Kobbe", "Andreas Weichslgartner", "Jurgen Teich", "Jorg Henkel", "Gregor Snelting", "Andreas Herkersdorf", "Jurgen Becker"], "https://doi.org/10.1145/2593069.2593103", "dac", 2014]], "Andreas Herkersdorf": [0, ["CAP: Communication Aware Programming", ["Jan Heisswolf", "Aurang Zaib", "Andreas Zwinkau", "Sebastian Kobbe", "Andreas Weichslgartner", "Jurgen Teich", "Jorg Henkel", "Gregor Snelting", "Andreas Herkersdorf", "Jurgen Becker"], "https://doi.org/10.1145/2593069.2593103", "dac", 2014]], "Jurgen Becker": [0, ["CAP: Communication Aware Programming", ["Jan Heisswolf", "Aurang Zaib", "Andreas Zwinkau", "Sebastian Kobbe", "Andreas Weichslgartner", "Jurgen Teich", "Jorg Henkel", "Gregor Snelting", "Andreas Herkersdorf", "Jurgen Becker"], "https://doi.org/10.1145/2593069.2593103", "dac", 2014]], "Keni Qiu": [0, ["Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM", ["Keni Qiu", "Qingan Li", "Chun Jason Xue"], "https://doi.org/10.1145/2593069.2593244", "dac", 2014]], "Qingan Li": [0, ["Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM", ["Keni Qiu", "Qingan Li", "Chun Jason Xue"], "https://doi.org/10.1145/2593069.2593244", "dac", 2014]], "Mahdi Hamzeh": [0, ["Branch-Aware Loop Mapping on CGRAs", ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/2593069.2593100", "dac", 2014]], "Sarma B. K. Vrudhula": [0, ["Branch-Aware Loop Mapping on CGRAs", ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/2593069.2593100", "dac", 2014]], "Luc Waeijen": [0, ["Reduction Operator for Wide-SIMDs Reconsidered", ["Luc Waeijen", "Dongrui She", "Henk Corporaal", "Yifan He"], "https://doi.org/10.1145/2593069.2593198", "dac", 2014]], "Dongrui She": [0, ["Reduction Operator for Wide-SIMDs Reconsidered", ["Luc Waeijen", "Dongrui She", "Henk Corporaal", "Yifan He"], "https://doi.org/10.1145/2593069.2593198", "dac", 2014]], "Henk Corporaal": [0, ["Reduction Operator for Wide-SIMDs Reconsidered", ["Luc Waeijen", "Dongrui She", "Henk Corporaal", "Yifan He"], "https://doi.org/10.1145/2593069.2593198", "dac", 2014], ["Symbolic Analysis of Dataflow Applications Mapped onto Shared Heterogeneous Resources", ["Firew Siyoum", "Marc Geilen", "Henk Corporaal"], "https://doi.org/10.1145/2593069.2593223", "dac", 2014]], "Yifan He": [0, ["Reduction Operator for Wide-SIMDs Reconsidered", ["Luc Waeijen", "Dongrui She", "Henk Corporaal", "Yifan He"], "https://doi.org/10.1145/2593069.2593198", "dac", 2014]], "Joonho Kong": [0, ["PUFatt: Embedded Platform Attestation Based on Novel Processor-Based PUFs", ["Joonho Kong", "Farinaz Koushanfar", "Praveen Kumar Pendyala", "Ahmad-Reza Sadeghi", "Christian Wachsmann"], "https://doi.org/10.1145/2593069.2593192", "dac", 2014]], "Farinaz Koushanfar": [0, ["PUFatt: Embedded Platform Attestation Based on Novel Processor-Based PUFs", ["Joonho Kong", "Farinaz Koushanfar", "Praveen Kumar Pendyala", "Ahmad-Reza Sadeghi", "Christian Wachsmann"], "https://doi.org/10.1145/2593069.2593192", "dac", 2014], ["Techniques for Foundry Identification", ["James Bradley Wendt", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1145/2593069.2593228", "dac", 2014]], "Praveen Kumar Pendyala": [0, ["PUFatt: Embedded Platform Attestation Based on Novel Processor-Based PUFs", ["Joonho Kong", "Farinaz Koushanfar", "Praveen Kumar Pendyala", "Ahmad-Reza Sadeghi", "Christian Wachsmann"], "https://doi.org/10.1145/2593069.2593192", "dac", 2014]], "Ahmad-Reza Sadeghi": [0, ["PUFatt: Embedded Platform Attestation Based on Novel Processor-Based PUFs", ["Joonho Kong", "Farinaz Koushanfar", "Praveen Kumar Pendyala", "Ahmad-Reza Sadeghi", "Christian Wachsmann"], "https://doi.org/10.1145/2593069.2593192", "dac", 2014], ["Hardware-Assisted Fine-Grained Control-Flow Integrity: Towards Efficient Protection of Embedded Systems Against Software Exploitation", ["Lucas Davi", "Patrick Koeberl", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/2593069.2596656", "dac", 2014]], "Christian Wachsmann": [0, ["PUFatt: Embedded Platform Attestation Based on Novel Processor-Based PUFs", ["Joonho Kong", "Farinaz Koushanfar", "Praveen Kumar Pendyala", "Ahmad-Reza Sadeghi", "Christian Wachsmann"], "https://doi.org/10.1145/2593069.2593192", "dac", 2014]], "Tobias Oder": [0, ["Beyond ECDSA and RSA: Lattice-based Digital Signatures on Constrained Devices", ["Tobias Oder", "Thomas Poppelmann", "Tim Guneysu"], "https://doi.org/10.1145/2593069.2593098", "dac", 2014]], "Thomas Poppelmann": [0, ["Beyond ECDSA and RSA: Lattice-based Digital Signatures on Constrained Devices", ["Tobias Oder", "Thomas Poppelmann", "Tim Guneysu"], "https://doi.org/10.1145/2593069.2593098", "dac", 2014]], "Tim Guneysu": [0, ["Beyond ECDSA and RSA: Lattice-based Digital Signatures on Constrained Devices", ["Tobias Oder", "Thomas Poppelmann", "Tim Guneysu"], "https://doi.org/10.1145/2593069.2593098", "dac", 2014]], "Anthony Van Herrewege": [0, ["Software Only, Extremely Compact, Keccak-based Secure PRNG on ARM Cortex-M", ["Anthony Van Herrewege", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2593069.2593218", "dac", 2014], ["Ultra Low-Power implementation of ECC on the ARM Cortex-M0+", ["Ruan de Clercq", "Leif Uhsadel", "Anthony Van Herrewege", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2593069.2593238", "dac", 2014]], "Ingrid Verbauwhede": [0, ["Software Only, Extremely Compact, Keccak-based Secure PRNG on ARM Cortex-M", ["Anthony Van Herrewege", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2593069.2593218", "dac", 2014], ["Ultra Low-Power implementation of ECC on the ARM Cortex-M0+", ["Ruan de Clercq", "Leif Uhsadel", "Anthony Van Herrewege", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2593069.2593238", "dac", 2014]], "Ruan de Clercq": [0, ["Ultra Low-Power implementation of ECC on the ARM Cortex-M0+", ["Ruan de Clercq", "Leif Uhsadel", "Anthony Van Herrewege", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2593069.2593238", "dac", 2014]], "Leif Uhsadel": [0, ["Ultra Low-Power implementation of ECC on the ARM Cortex-M0+", ["Ruan de Clercq", "Leif Uhsadel", "Anthony Van Herrewege", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2593069.2593238", "dac", 2014]], "Jan-Hendrik Oetjens": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Nico Bannow": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Markus Becker": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Oliver Bringmann": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Andreas Burger": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Moomen Chaari": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Rolf Drechsler": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014], ["Exact One-pass Synthesis of Digital Microfluidic Biochips", ["Oliver Keszocze", "Robert Wille", "Tsung-Yi Ho", "Rolf Drechsler"], "https://doi.org/10.1145/2593069.2593135", "dac", 2014]], "Kim Gruttner": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Thomas Kruse": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Christoph Kuznik": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Hoang Minh Le": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Mauderer Mauderer": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Wolfgang Muller": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Daniel Muller-Gritschneder": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Frank Poppen": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Hendrik Post": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Sebastian Reiter": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Wolfgang Rosenstiel": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "S. Roth": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Andreas von Schwerin": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Bogdan-Andrei Tabacaru": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Alexander Viehl": [0, ["Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges", ["Jan-Hendrik Oetjens", "Nico Bannow", "Markus Becker", "Oliver Bringmann", "Andreas Burger", "Moomen Chaari", "Samarjit Chakraborty", "Rolf Drechsler", "Wolfgang Ecker", "Kim Gruttner", "Thomas Kruse", "Christoph Kuznik", "Hoang Minh Le", "Mauderer Mauderer", "Wolfgang Muller", "Daniel Muller-Gritschneder", "Frank Poppen", "Hendrik Post", "Sebastian Reiter", "Wolfgang Rosenstiel", "S. Roth", "Ulf Schlichtmann", "Andreas von Schwerin", "Bogdan-Andrei Tabacaru", "Alexander Viehl"], "https://doi.org/10.1145/2593069.2602976", "dac", 2014]], "Karthik Swaminathan": [0, ["Steep Slope Devices: Enabling New Architectural Paradigms", ["Karthik Swaminathan", "Huichu Liu", "Xueqing Li", "Moon Seok Kim", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2593069.2596690", "dac", 2014]], "Huichu Liu": [0, ["Steep Slope Devices: Enabling New Architectural Paradigms", ["Karthik Swaminathan", "Huichu Liu", "Xueqing Li", "Moon Seok Kim", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2593069.2596690", "dac", 2014]], "Xueqing Li": [0, ["Steep Slope Devices: Enabling New Architectural Paradigms", ["Karthik Swaminathan", "Huichu Liu", "Xueqing Li", "Moon Seok Kim", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2593069.2596690", "dac", 2014]], "Moon Seok Kim": [0.9986777603626251, ["Steep Slope Devices: Enabling New Architectural Paradigms", ["Karthik Swaminathan", "Huichu Liu", "Xueqing Li", "Moon Seok Kim", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2593069.2596690", "dac", 2014]], "Jack Sampson": [0, ["Steep Slope Devices: Enabling New Architectural Paradigms", ["Karthik Swaminathan", "Huichu Liu", "Xueqing Li", "Moon Seok Kim", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2593069.2596690", "dac", 2014]], "Vijaykrishnan Narayanan": [0, ["Steep Slope Devices: Enabling New Architectural Paradigms", ["Karthik Swaminathan", "Huichu Liu", "Xueqing Li", "Moon Seok Kim", "Jack Sampson", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2593069.2596690", "dac", 2014]], "Chirayu S. Amin": [0, ["Approximate property checking of mixed-signal circuits", ["Parijat Mukherjee", "Chirayu S. Amin", "Peng Li"], "https://doi.org/10.1145/2593069.2593091", "dac", 2014]], "Palak Bhushan": [0, ["A Rigorous Graphical Technique for Predicting Sub-harmonic Injection Locking in LC Oscillators", ["Palak Bhushan"], "https://doi.org/10.1145/2593069.2593076", "dac", 2014]], "Jian Deng": [0, ["An Efficient Two-level DC Operating Points Finder for Transistor Circuits", ["Jian Deng", "Kim Batselier", "Yang Zhang", "Ngai Wong"], "https://doi.org/10.1145/2593069.2593087", "dac", 2014]], "Kim Batselier": [0, ["An Efficient Two-level DC Operating Points Finder for Transistor Circuits", ["Jian Deng", "Kim Batselier", "Yang Zhang", "Ngai Wong"], "https://doi.org/10.1145/2593069.2593087", "dac", 2014]], "Yang Zhang": [0, ["An Efficient Two-level DC Operating Points Finder for Transistor Circuits", ["Jian Deng", "Kim Batselier", "Yang Zhang", "Ngai Wong"], "https://doi.org/10.1145/2593069.2593087", "dac", 2014]], "Ngai Wong": [0, ["An Efficient Two-level DC Operating Points Finder for Transistor Circuits", ["Jian Deng", "Kim Batselier", "Yang Zhang", "Ngai Wong"], "https://doi.org/10.1145/2593069.2593087", "dac", 2014]], "Frank Liu": [0, ["A Time-Unrolling Method to Compute Sensitivity of Dynamic Systems", ["Frank Liu", "Peter Feldmann"], "https://doi.org/10.1145/2593069.2593080", "dac", 2014]], "Peter Feldmann": [0, ["A Time-Unrolling Method to Compute Sensitivity of Dynamic Systems", ["Frank Liu", "Peter Feldmann"], "https://doi.org/10.1145/2593069.2593080", "dac", 2014]], "Ifigeneia Apostolopoulou": [0, ["Selective Inversion of Inductance Matrix for Large-Scale Sparse RLC Simulation", ["Ifigeneia Apostolopoulou", "Konstantis Daloukas", "Nestor E. Evmorfopoulos", "George I. Stamoulis"], "https://doi.org/10.1145/2593069.2593213", "dac", 2014]], "Konstantis Daloukas": [0, ["Selective Inversion of Inductance Matrix for Large-Scale Sparse RLC Simulation", ["Ifigeneia Apostolopoulou", "Konstantis Daloukas", "Nestor E. Evmorfopoulos", "George I. Stamoulis"], "https://doi.org/10.1145/2593069.2593213", "dac", 2014]], "Nestor E. Evmorfopoulos": [0, ["Selective Inversion of Inductance Matrix for Large-Scale Sparse RLC Simulation", ["Ifigeneia Apostolopoulou", "Konstantis Daloukas", "Nestor E. Evmorfopoulos", "George I. Stamoulis"], "https://doi.org/10.1145/2593069.2593213", "dac", 2014]], "George I. Stamoulis": [0, ["Selective Inversion of Inductance Matrix for Large-Scale Sparse RLC Simulation", ["Ifigeneia Apostolopoulou", "Konstantis Daloukas", "Nestor E. Evmorfopoulos", "George I. Stamoulis"], "https://doi.org/10.1145/2593069.2593213", "dac", 2014]], "Sangho Youn": [0, ["Probabilistic Bug Localization via Statistical Inference based on Partially Observed Data", ["Sangho Youn", "Chenjie Gu", "Jaeha Kim"], "https://doi.org/10.1145/2593069.2593190", "dac", 2014]], "Chenjie Gu": [0, ["Probabilistic Bug Localization via Statistical Inference based on Partially Observed Data", ["Sangho Youn", "Chenjie Gu", "Jaeha Kim"], "https://doi.org/10.1145/2593069.2593190", "dac", 2014]], "Jaeha Kim": [0.9453411847352982, ["Probabilistic Bug Localization via Statistical Inference based on Partially Observed Data", ["Sangho Youn", "Chenjie Gu", "Jaeha Kim"], "https://doi.org/10.1145/2593069.2593190", "dac", 2014]], "Jingwei Lu": [0, ["ePlace: Electrostatics Based Placement Using Nesterov's Method", ["Jingwei Lu", "Pengwen Chen", "Chin-Chih Chang", "Lu Sha", "Dennis J.-H. Huang", "Chin-Chi Teng", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2593069.2593133", "dac", 2014]], "Pengwen Chen": [0, ["ePlace: Electrostatics Based Placement Using Nesterov's Method", ["Jingwei Lu", "Pengwen Chen", "Chin-Chih Chang", "Lu Sha", "Dennis J.-H. Huang", "Chin-Chi Teng", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2593069.2593133", "dac", 2014]], "Chin-Chih Chang": [7.016769450274296e-05, ["ePlace: Electrostatics Based Placement Using Nesterov's Method", ["Jingwei Lu", "Pengwen Chen", "Chin-Chih Chang", "Lu Sha", "Dennis J.-H. Huang", "Chin-Chi Teng", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2593069.2593133", "dac", 2014]], "Lu Sha": [0, ["ePlace: Electrostatics Based Placement Using Nesterov's Method", ["Jingwei Lu", "Pengwen Chen", "Chin-Chih Chang", "Lu Sha", "Dennis J.-H. Huang", "Chin-Chi Teng", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2593069.2593133", "dac", 2014]], "Dennis J.-H. Huang": [0, ["ePlace: Electrostatics Based Placement Using Nesterov's Method", ["Jingwei Lu", "Pengwen Chen", "Chin-Chih Chang", "Lu Sha", "Dennis J.-H. Huang", "Chin-Chi Teng", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2593069.2593133", "dac", 2014]], "Chin-Chi Teng": [0, ["ePlace: Electrostatics Based Placement Using Nesterov's Method", ["Jingwei Lu", "Pengwen Chen", "Chin-Chih Chang", "Lu Sha", "Dennis J.-H. Huang", "Chin-Chi Teng", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2593069.2593133", "dac", 2014]], "Sergiy Popovych": [0, ["Density-aware Detailed Placement with Instant Legalization", ["Sergiy Popovych", "Hung-Hao Lai", "Chieh-Min Wang", "Yih-Lang Li", "Wen-Hao Liu", "Ting-Chi Wang"], "https://doi.org/10.1145/2593069.2593120", "dac", 2014]], "Hung-Hao Lai": [0, ["Density-aware Detailed Placement with Instant Legalization", ["Sergiy Popovych", "Hung-Hao Lai", "Chieh-Min Wang", "Yih-Lang Li", "Wen-Hao Liu", "Ting-Chi Wang"], "https://doi.org/10.1145/2593069.2593120", "dac", 2014]], "Chieh-Min Wang": [3.908326249302263e-07, ["Density-aware Detailed Placement with Instant Legalization", ["Sergiy Popovych", "Hung-Hao Lai", "Chieh-Min Wang", "Yih-Lang Li", "Wen-Hao Liu", "Ting-Chi Wang"], "https://doi.org/10.1145/2593069.2593120", "dac", 2014]], "Yih-Lang Li": [0, ["Density-aware Detailed Placement with Instant Legalization", ["Sergiy Popovych", "Hung-Hao Lai", "Chieh-Min Wang", "Yih-Lang Li", "Wen-Hao Liu", "Ting-Chi Wang"], "https://doi.org/10.1145/2593069.2593120", "dac", 2014]], "Tao Lin": [0, ["POLAR 2.0: An Effective Routability-Driven Placer", ["Tao Lin", "Chris Chu"], "https://doi.org/10.1145/2593069.2593181", "dac", 2014]], "Yi-Fang Chen": [0, ["Routability-Driven Blockage-Aware Macro Placement", ["Yi-Fang Chen", "Chau-Chin Huang", "Chien-Hsiung Chiou", "Yao-Wen Chang", "Chang-Jen Wang"], "https://doi.org/10.1145/2593069.2593206", "dac", 2014]], "Chau-Chin Huang": [0, ["Routability-Driven Blockage-Aware Macro Placement", ["Yi-Fang Chen", "Chau-Chin Huang", "Chien-Hsiung Chiou", "Yao-Wen Chang", "Chang-Jen Wang"], "https://doi.org/10.1145/2593069.2593206", "dac", 2014]], "Chien-Hsiung Chiou": [0, ["Routability-Driven Blockage-Aware Macro Placement", ["Yi-Fang Chen", "Chau-Chin Huang", "Chien-Hsiung Chiou", "Yao-Wen Chang", "Chang-Jen Wang"], "https://doi.org/10.1145/2593069.2593206", "dac", 2014]], "Chang-Jen Wang": [0.006781539414077997, ["Routability-Driven Blockage-Aware Macro Placement", ["Yi-Fang Chen", "Chau-Chin Huang", "Chien-Hsiung Chiou", "Yao-Wen Chang", "Chang-Jen Wang"], "https://doi.org/10.1145/2593069.2593206", "dac", 2014]], "Hua Xiang": [0, ["Row Based Dual-VDD Island Generation and Placement", ["Hua Xiang", "Haifeng Qian", "Ching Zhou", "Yu-Shiang Lin", "Fanchieh Yee", "Andrew Sullivan", "Pong-Fei Lu"], "https://doi.org/10.1145/2593069.2593207", "dac", 2014]], "Haifeng Qian": [0, ["Row Based Dual-VDD Island Generation and Placement", ["Hua Xiang", "Haifeng Qian", "Ching Zhou", "Yu-Shiang Lin", "Fanchieh Yee", "Andrew Sullivan", "Pong-Fei Lu"], "https://doi.org/10.1145/2593069.2593207", "dac", 2014]], "Ching Zhou": [0, ["Row Based Dual-VDD Island Generation and Placement", ["Hua Xiang", "Haifeng Qian", "Ching Zhou", "Yu-Shiang Lin", "Fanchieh Yee", "Andrew Sullivan", "Pong-Fei Lu"], "https://doi.org/10.1145/2593069.2593207", "dac", 2014]], "Yu-Shiang Lin": [0, ["Row Based Dual-VDD Island Generation and Placement", ["Hua Xiang", "Haifeng Qian", "Ching Zhou", "Yu-Shiang Lin", "Fanchieh Yee", "Andrew Sullivan", "Pong-Fei Lu"], "https://doi.org/10.1145/2593069.2593207", "dac", 2014]], "Fanchieh Yee": [0, ["Row Based Dual-VDD Island Generation and Placement", ["Hua Xiang", "Haifeng Qian", "Ching Zhou", "Yu-Shiang Lin", "Fanchieh Yee", "Andrew Sullivan", "Pong-Fei Lu"], "https://doi.org/10.1145/2593069.2593207", "dac", 2014]], "Andrew Sullivan": [0, ["Row Based Dual-VDD Island Generation and Placement", ["Hua Xiang", "Haifeng Qian", "Ching Zhou", "Yu-Shiang Lin", "Fanchieh Yee", "Andrew Sullivan", "Pong-Fei Lu"], "https://doi.org/10.1145/2593069.2593207", "dac", 2014], ["TACUE: A Timing-Aware Cuts Enumeration Algorithm for Parallel Synthesis", ["Mahmoud Elbayoumi", "Mihir Choudhury", "Victor N. Kravets", "Andrew Sullivan", "Michael S. Hsiao", "Mustafa Y. ElNainay"], "https://doi.org/10.1145/2593069.2593227", "dac", 2014]], "Pong-Fei Lu": [0, ["Row Based Dual-VDD Island Generation and Placement", ["Hua Xiang", "Haifeng Qian", "Ching Zhou", "Yu-Shiang Lin", "Fanchieh Yee", "Andrew Sullivan", "Pong-Fei Lu"], "https://doi.org/10.1145/2593069.2593207", "dac", 2014]], "Ke Wang": [0.00021147707593627274, ["Walking Pads: Managing C4 Placement for Transient Voltage Noise Minimization", ["Ke Wang", "Brett H. Meyer", "Runjie Zhang", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1145/2593069.2593243", "dac", 2014]], "Brett H. Meyer": [0, ["Walking Pads: Managing C4 Placement for Transient Voltage Noise Minimization", ["Ke Wang", "Brett H. Meyer", "Runjie Zhang", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1145/2593069.2593243", "dac", 2014]], "Runjie Zhang": [0, ["Walking Pads: Managing C4 Placement for Transient Voltage Noise Minimization", ["Ke Wang", "Brett H. Meyer", "Runjie Zhang", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1145/2593069.2593243", "dac", 2014]], "Kevin Skadron": [0, ["Walking Pads: Managing C4 Placement for Transient Voltage Noise Minimization", ["Ke Wang", "Brett H. Meyer", "Runjie Zhang", "Mircea R. Stan", "Kevin Skadron"], "https://doi.org/10.1145/2593069.2593243", "dac", 2014]], "Firew Siyoum": [0, ["Symbolic Analysis of Dataflow Applications Mapped onto Shared Heterogeneous Resources", ["Firew Siyoum", "Marc Geilen", "Henk Corporaal"], "https://doi.org/10.1145/2593069.2593223", "dac", 2014]], "Marc Geilen": [0, ["Symbolic Analysis of Dataflow Applications Mapped onto Shared Heterogeneous Resources", ["Firew Siyoum", "Marc Geilen", "Henk Corporaal"], "https://doi.org/10.1145/2593069.2593223", "dac", 2014]], "Giuseppe Di Guglielmo": [0, ["A Design Methodology for Compositional High-Level Synthesis of Communication-Centric SoCs", ["Giuseppe Di Guglielmo", "Christian Pilato", "Luca P. Carloni"], "https://doi.org/10.1145/2593069.2593071", "dac", 2014]], "Christian Pilato": [0, ["A Design Methodology for Compositional High-Level Synthesis of Communication-Centric SoCs", ["Giuseppe Di Guglielmo", "Christian Pilato", "Luca P. Carloni"], "https://doi.org/10.1145/2593069.2593071", "dac", 2014]], "Luca P. Carloni": [0, ["A Design Methodology for Compositional High-Level Synthesis of Communication-Centric SoCs", ["Giuseppe Di Guglielmo", "Christian Pilato", "Luca P. Carloni"], "https://doi.org/10.1145/2593069.2593071", "dac", 2014]], "Yin-Chi Peng": [0, ["DAPs: Dynamic Adjustment and Partial Sampling for Multithreaded/Multicore Simulation", ["Chien-Chih Chen", "Yin-Chi Peng", "Cheng-Fen Chen", "Wei-Shan Wu", "Qinghao Min", "Pen-Chung Yew", "Weihua Zhang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593116", "dac", 2014]], "Cheng-Fen Chen": [0, ["DAPs: Dynamic Adjustment and Partial Sampling for Multithreaded/Multicore Simulation", ["Chien-Chih Chen", "Yin-Chi Peng", "Cheng-Fen Chen", "Wei-Shan Wu", "Qinghao Min", "Pen-Chung Yew", "Weihua Zhang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593116", "dac", 2014]], "Wei-Shan Wu": [6.99177409302365e-08, ["DAPs: Dynamic Adjustment and Partial Sampling for Multithreaded/Multicore Simulation", ["Chien-Chih Chen", "Yin-Chi Peng", "Cheng-Fen Chen", "Wei-Shan Wu", "Qinghao Min", "Pen-Chung Yew", "Weihua Zhang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593116", "dac", 2014]], "Qinghao Min": [6.970769794722997e-11, ["DAPs: Dynamic Adjustment and Partial Sampling for Multithreaded/Multicore Simulation", ["Chien-Chih Chen", "Yin-Chi Peng", "Cheng-Fen Chen", "Wei-Shan Wu", "Qinghao Min", "Pen-Chung Yew", "Weihua Zhang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593116", "dac", 2014]], "Pen-Chung Yew": [0, ["DAPs: Dynamic Adjustment and Partial Sampling for Multithreaded/Multicore Simulation", ["Chien-Chih Chen", "Yin-Chi Peng", "Cheng-Fen Chen", "Wei-Shan Wu", "Qinghao Min", "Pen-Chung Yew", "Weihua Zhang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593116", "dac", 2014]], "Weihua Zhang": [0, ["DAPs: Dynamic Adjustment and Partial Sampling for Multithreaded/Multicore Simulation", ["Chien-Chih Chen", "Yin-Chi Peng", "Cheng-Fen Chen", "Wei-Shan Wu", "Qinghao Min", "Pen-Chung Yew", "Weihua Zhang", "Tien-Fu Chen"], "https://doi.org/10.1145/2593069.2593116", "dac", 2014]], "Jong Chul Lee": [0.9996083527803421, ["Area-Efficient Event Stream Ordering for Runtime Observability of Embedded Systems", ["Jong Chul Lee", "Roman Lysecky"], "https://doi.org/10.1145/2593069.2593093", "dac", 2014]], "Roman Lysecky": [0, ["Area-Efficient Event Stream Ordering for Runtime Observability of Embedded Systems", ["Jong Chul Lee", "Roman Lysecky"], "https://doi.org/10.1145/2593069.2593093", "dac", 2014]], "Michael Schaffner": [0, ["An Approximate Computing Technique for Reducing the Complexity of a Direct-Solver for Sparse Linear Systems in Real-Time Video Processing", ["Michael Schaffner", "Frank K. Gurkaynak", "Aljoscha Smolic", "Hubert Kaeslin", "Luca Benini"], "https://doi.org/10.1145/2593069.2593082", "dac", 2014]], "Frank K. Gurkaynak": [0, ["An Approximate Computing Technique for Reducing the Complexity of a Direct-Solver for Sparse Linear Systems in Real-Time Video Processing", ["Michael Schaffner", "Frank K. Gurkaynak", "Aljoscha Smolic", "Hubert Kaeslin", "Luca Benini"], "https://doi.org/10.1145/2593069.2593082", "dac", 2014]], "Aljoscha Smolic": [0, ["An Approximate Computing Technique for Reducing the Complexity of a Direct-Solver for Sparse Linear Systems in Real-Time Video Processing", ["Michael Schaffner", "Frank K. Gurkaynak", "Aljoscha Smolic", "Hubert Kaeslin", "Luca Benini"], "https://doi.org/10.1145/2593069.2593082", "dac", 2014]], "Hubert Kaeslin": [0, ["An Approximate Computing Technique for Reducing the Complexity of a Direct-Solver for Sparse Linear Systems in Real-Time Video Processing", ["Michael Schaffner", "Frank K. Gurkaynak", "Aljoscha Smolic", "Hubert Kaeslin", "Luca Benini"], "https://doi.org/10.1145/2593069.2593082", "dac", 2014]], "Luca Benini": [0, ["An Approximate Computing Technique for Reducing the Complexity of a Direct-Solver for Sparse Linear Systems in Real-Time Video Processing", ["Michael Schaffner", "Frank K. Gurkaynak", "Aljoscha Smolic", "Hubert Kaeslin", "Luca Benini"], "https://doi.org/10.1145/2593069.2593082", "dac", 2014], ["Energy-Efficient GPGPU Architectures via Collaborative Compilation and Memristive Memory-Based Computing", ["Abbas Rahimi", "Amirali Ghofrani", "Miguel Angel Lastras-Montano", "Kwang-Ting Cheng", "Luca Benini", "Rajesh K. Gupta"], "https://doi.org/10.1145/2593069.2593132", "dac", 2014]], "Lucas Davi": [0, ["Hardware-Assisted Fine-Grained Control-Flow Integrity: Towards Efficient Protection of Embedded Systems Against Software Exploitation", ["Lucas Davi", "Patrick Koeberl", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/2593069.2596656", "dac", 2014]], "Patrick Koeberl": [0, ["Hardware-Assisted Fine-Grained Control-Flow Integrity: Towards Efficient Protection of Embedded Systems Against Software Exploitation", ["Lucas Davi", "Patrick Koeberl", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/2593069.2596656", "dac", 2014]], "Lev Greenberg": [0, ["Using a High-Level Test Generation Expert System for Testing In-Car Networks", ["Allon Adir", "Alex Goryachev", "Lev Greenberg", "Tamer Salman"], "https://doi.org/10.1145/2593069.2602978", "dac", 2014]], "Tamer Salman": [0, ["Using a High-Level Test Generation Expert System for Testing In-Car Networks", ["Allon Adir", "Alex Goryachev", "Lev Greenberg", "Tamer Salman"], "https://doi.org/10.1145/2593069.2602978", "dac", 2014]], "Donghwa Shin": [0.9275272041559219, ["Statistical Battery Models and Variation-Aware Battery Management", ["Donghwa Shin", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2593069.2596689", "dac", 2014]], "Enrico Macii": [0, ["Statistical Battery Models and Variation-Aware Battery Management", ["Donghwa Shin", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2593069.2596689", "dac", 2014]], "Massimo Poncino": [0, ["Statistical Battery Models and Variation-Aware Battery Management", ["Donghwa Shin", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2593069.2596689", "dac", 2014]], "Tianshu Wei": [0, ["Battery Management and Application for Energy-Efficient Buildings", ["Tianshu Wei", "Taeyoung Kim", "Sangyoung Park", "Qi Zhu", "Sheldon X.-D. Tan", "Naehyuck Chang", "Sadrul Ula", "Mehdi Maasoumy"], "https://doi.org/10.1145/2593069.2596670", "dac", 2014]], "Taeyoung Kim": [0.9952526688575745, ["Battery Management and Application for Energy-Efficient Buildings", ["Tianshu Wei", "Taeyoung Kim", "Sangyoung Park", "Qi Zhu", "Sheldon X.-D. Tan", "Naehyuck Chang", "Sadrul Ula", "Mehdi Maasoumy"], "https://doi.org/10.1145/2593069.2596670", "dac", 2014], ["Hardware-in-the-loop Simulation for CPU/GPU Heterogeneous Platforms", ["Youngsub Ko", "Taeyoung Kim", "Youngmin Yi", "Myungsun Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2593069.2593149", "dac", 2014]], "Sangyoung Park": [0.9998955726623535, ["Battery Management and Application for Energy-Efficient Buildings", ["Tianshu Wei", "Taeyoung Kim", "Sangyoung Park", "Qi Zhu", "Sheldon X.-D. Tan", "Naehyuck Chang", "Sadrul Ula", "Mehdi Maasoumy"], "https://doi.org/10.1145/2593069.2596670", "dac", 2014]], "Qi Zhu": [0, ["Battery Management and Application for Energy-Efficient Buildings", ["Tianshu Wei", "Taeyoung Kim", "Sangyoung Park", "Qi Zhu", "Sheldon X.-D. Tan", "Naehyuck Chang", "Sadrul Ula", "Mehdi Maasoumy"], "https://doi.org/10.1145/2593069.2596670", "dac", 2014]], "Naehyuck Chang": [0.999998927116394, ["Battery Management and Application for Energy-Efficient Buildings", ["Tianshu Wei", "Taeyoung Kim", "Sangyoung Park", "Qi Zhu", "Sheldon X.-D. Tan", "Naehyuck Chang", "Sadrul Ula", "Mehdi Maasoumy"], "https://doi.org/10.1145/2593069.2596670", "dac", 2014]], "Sadrul Ula": [0, ["Battery Management and Application for Energy-Efficient Buildings", ["Tianshu Wei", "Taeyoung Kim", "Sangyoung Park", "Qi Zhu", "Sheldon X.-D. Tan", "Naehyuck Chang", "Sadrul Ula", "Mehdi Maasoumy"], "https://doi.org/10.1145/2593069.2596670", "dac", 2014]], "Mehdi Maasoumy": [0, ["Battery Management and Application for Energy-Efficient Buildings", ["Tianshu Wei", "Taeyoung Kim", "Sangyoung Park", "Qi Zhu", "Sheldon X.-D. Tan", "Naehyuck Chang", "Sadrul Ula", "Mehdi Maasoumy"], "https://doi.org/10.1145/2593069.2596670", "dac", 2014]], "Vivek S. Nandakumar": [0, ["System-Level Floorplan-Aware Analysis of Integrated CPU-GPUs", ["Vivek S. Nandakumar", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/2593069.2593225", "dac", 2014]], "Malgorzata Marek-Sadowska": [0, ["System-Level Floorplan-Aware Analysis of Integrated CPU-GPUs", ["Vivek S. Nandakumar", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/2593069.2593225", "dac", 2014]], "Youngsub Ko": [0.9993416517972946, ["Hardware-in-the-loop Simulation for CPU/GPU Heterogeneous Platforms", ["Youngsub Ko", "Taeyoung Kim", "Youngmin Yi", "Myungsun Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2593069.2593149", "dac", 2014]], "Youngmin Yi": [0.9552860110998154, ["Hardware-in-the-loop Simulation for CPU/GPU Heterogeneous Platforms", ["Youngsub Ko", "Taeyoung Kim", "Youngmin Yi", "Myungsun Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2593069.2593149", "dac", 2014]], "Myungsun Kim": [0.9943704009056091, ["Hardware-in-the-loop Simulation for CPU/GPU Heterogeneous Platforms", ["Youngsub Ko", "Taeyoung Kim", "Youngmin Yi", "Myungsun Kim", "Soonhoi Ha"], "https://doi.org/10.1145/2593069.2593149", "dac", 2014]], "Junwhan Ahn": [0.8861767053604126, ["Dynamic Power Management of Off-Chip Links for Hybrid Memory Cubes", ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "https://doi.org/10.1145/2593069.2593128", "dac", 2014]], "Sungjoo Yoo": [1, ["Dynamic Power Management of Off-Chip Links for Hybrid Memory Cubes", ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "https://doi.org/10.1145/2593069.2593128", "dac", 2014]], "Kiyoung Choi": [1, ["Dynamic Power Management of Off-Chip Links for Hybrid Memory Cubes", ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "https://doi.org/10.1145/2593069.2593128", "dac", 2014]], "Zehan Cui": [0, ["A Swap-based Cache Set Index Scheme to Leverage both Superpage and Page Coloring Optimizations", ["Zehan Cui", "Licheng Chen", "Yungang Bao", "Mingyu Chen"], "https://doi.org/10.1145/2593069.2593078", "dac", 2014]], "Licheng Chen": [0, ["A Swap-based Cache Set Index Scheme to Leverage both Superpage and Page Coloring Optimizations", ["Zehan Cui", "Licheng Chen", "Yungang Bao", "Mingyu Chen"], "https://doi.org/10.1145/2593069.2593078", "dac", 2014]], "Yungang Bao": [0, ["A Swap-based Cache Set Index Scheme to Leverage both Superpage and Page Coloring Optimizations", ["Zehan Cui", "Licheng Chen", "Yungang Bao", "Mingyu Chen"], "https://doi.org/10.1145/2593069.2593078", "dac", 2014]], "Mingyu Chen": [0, ["A Swap-based Cache Set Index Scheme to Leverage both Superpage and Page Coloring Optimizations", ["Zehan Cui", "Licheng Chen", "Yungang Bao", "Mingyu Chen"], "https://doi.org/10.1145/2593069.2593078", "dac", 2014]], "Chun-Xun Lin": [0, ["An Efficient Bi-criteria Flow Channel Routing Algorithm For Flow-based Microfluidic Biochips", ["Chun-Xun Lin", "Chih-Hung Liu", "I-Che Chen", "D. T. Lee", "Tsung-Yi Ho"], "https://doi.org/10.1145/2593069.2593084", "dac", 2014]], "Chih-Hung Liu": [0, ["An Efficient Bi-criteria Flow Channel Routing Algorithm For Flow-based Microfluidic Biochips", ["Chun-Xun Lin", "Chih-Hung Liu", "I-Che Chen", "D. T. Lee", "Tsung-Yi Ho"], "https://doi.org/10.1145/2593069.2593084", "dac", 2014]], "I-Che Chen": [0, ["An Efficient Bi-criteria Flow Channel Routing Algorithm For Flow-based Microfluidic Biochips", ["Chun-Xun Lin", "Chih-Hung Liu", "I-Che Chen", "D. T. Lee", "Tsung-Yi Ho"], "https://doi.org/10.1145/2593069.2593084", "dac", 2014]], "D. T. Lee": [50, ["An Efficient Bi-criteria Flow Channel Routing Algorithm For Flow-based Microfluidic Biochips", ["Chun-Xun Lin", "Chih-Hung Liu", "I-Che Chen", "D. T. Lee", "Tsung-Yi Ho"], "https://doi.org/10.1145/2593069.2593084", "dac", 2014]], "Tsung-Yi Ho": [0, ["An Efficient Bi-criteria Flow Channel Routing Algorithm For Flow-based Microfluidic Biochips", ["Chun-Xun Lin", "Chih-Hung Liu", "I-Che Chen", "D. T. Lee", "Tsung-Yi Ho"], "https://doi.org/10.1145/2593069.2593084", "dac", 2014], ["Exact One-pass Synthesis of Digital Microfluidic Biochips", ["Oliver Keszocze", "Robert Wille", "Tsung-Yi Ho", "Rolf Drechsler"], "https://doi.org/10.1145/2593069.2593135", "dac", 2014], ["Practical Functional and Washing Droplet Routing for Cross-Contamination Avoidance in Digital Microfluidic Biochips", ["Qin Wang", "Yiren Shen", "Hailong Yao", "Tsung-Yi Ho", "Yici Cai"], "https://doi.org/10.1145/2593069.2593189", "dac", 2014]], "Oliver Keszocze": [0, ["Exact One-pass Synthesis of Digital Microfluidic Biochips", ["Oliver Keszocze", "Robert Wille", "Tsung-Yi Ho", "Rolf Drechsler"], "https://doi.org/10.1145/2593069.2593135", "dac", 2014]], "Robert Wille": [0, ["Exact One-pass Synthesis of Digital Microfluidic Biochips", ["Oliver Keszocze", "Robert Wille", "Tsung-Yi Ho", "Rolf Drechsler"], "https://doi.org/10.1145/2593069.2593135", "dac", 2014]], "Qin Wang": [8.872806574800052e-05, ["Practical Functional and Washing Droplet Routing for Cross-Contamination Avoidance in Digital Microfluidic Biochips", ["Qin Wang", "Yiren Shen", "Hailong Yao", "Tsung-Yi Ho", "Yici Cai"], "https://doi.org/10.1145/2593069.2593189", "dac", 2014]], "Yiren Shen": [0, ["Practical Functional and Washing Droplet Routing for Cross-Contamination Avoidance in Digital Microfluidic Biochips", ["Qin Wang", "Yiren Shen", "Hailong Yao", "Tsung-Yi Ho", "Yici Cai"], "https://doi.org/10.1145/2593069.2593189", "dac", 2014]], "Hailong Yao": [0, ["Practical Functional and Washing Droplet Routing for Cross-Contamination Avoidance in Digital Microfluidic Biochips", ["Qin Wang", "Yiren Shen", "Hailong Yao", "Tsung-Yi Ho", "Yici Cai"], "https://doi.org/10.1145/2593069.2593189", "dac", 2014]], "Yici Cai": [0, ["Practical Functional and Washing Droplet Routing for Cross-Contamination Avoidance in Digital Microfluidic Biochips", ["Qin Wang", "Yiren Shen", "Hailong Yao", "Tsung-Yi Ho", "Yici Cai"], "https://doi.org/10.1145/2593069.2593189", "dac", 2014]], "Sudip Roy": [0, ["Demand-Driven Mixture Preparation and Droplet Streaming using Digital Microfluidic Biochips", ["Sudip Roy", "Srijan Kumar", "Partha Pratim Chakrabarti", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/2593069.2593119", "dac", 2014]], "Srijan Kumar": [0, ["Demand-Driven Mixture Preparation and Droplet Streaming using Digital Microfluidic Biochips", ["Sudip Roy", "Srijan Kumar", "Partha Pratim Chakrabarti", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/2593069.2593119", "dac", 2014]], "Partha Pratim Chakrabarti": [0, ["Demand-Driven Mixture Preparation and Droplet Streaming using Digital Microfluidic Biochips", ["Sudip Roy", "Srijan Kumar", "Partha Pratim Chakrabarti", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/2593069.2593119", "dac", 2014]], "Bhargab B. Bhattacharya": [0, ["Demand-Driven Mixture Preparation and Droplet Streaming using Digital Microfluidic Biochips", ["Sudip Roy", "Srijan Kumar", "Partha Pratim Chakrabarti", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/2593069.2593119", "dac", 2014]], "Krishnendu Chakrabarty": [0, ["Demand-Driven Mixture Preparation and Droplet Streaming using Digital Microfluidic Biochips", ["Sudip Roy", "Srijan Kumar", "Partha Pratim Chakrabarti", "Bhargab B. Bhattacharya", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/2593069.2593119", "dac", 2014]], "Ren-Shuo Liu": [0, ["EC-Cache: Exploiting Error Locality to Optimize LDPC in NAND Flash-Based SSDs", ["Ren-Shuo Liu", "Meng-Yen Chuang", "Chia-Lin Yang", "Cheng-Hsuan Li", "Kin-Chu Ho", "Hsiang-Pang Li"], "https://doi.org/10.1145/2593069.2593130", "dac", 2014]], "Meng-Yen Chuang": [0, ["EC-Cache: Exploiting Error Locality to Optimize LDPC in NAND Flash-Based SSDs", ["Ren-Shuo Liu", "Meng-Yen Chuang", "Chia-Lin Yang", "Cheng-Hsuan Li", "Kin-Chu Ho", "Hsiang-Pang Li"], "https://doi.org/10.1145/2593069.2593130", "dac", 2014]], "Chia-Lin Yang": [0.0003973046550527215, ["EC-Cache: Exploiting Error Locality to Optimize LDPC in NAND Flash-Based SSDs", ["Ren-Shuo Liu", "Meng-Yen Chuang", "Chia-Lin Yang", "Cheng-Hsuan Li", "Kin-Chu Ho", "Hsiang-Pang Li"], "https://doi.org/10.1145/2593069.2593130", "dac", 2014]], "Cheng-Hsuan Li": [0, ["EC-Cache: Exploiting Error Locality to Optimize LDPC in NAND Flash-Based SSDs", ["Ren-Shuo Liu", "Meng-Yen Chuang", "Chia-Lin Yang", "Cheng-Hsuan Li", "Kin-Chu Ho", "Hsiang-Pang Li"], "https://doi.org/10.1145/2593069.2593130", "dac", 2014]], "Kin-Chu Ho": [0, ["EC-Cache: Exploiting Error Locality to Optimize LDPC in NAND Flash-Based SSDs", ["Ren-Shuo Liu", "Meng-Yen Chuang", "Chia-Lin Yang", "Cheng-Hsuan Li", "Kin-Chu Ho", "Hsiang-Pang Li"], "https://doi.org/10.1145/2593069.2593130", "dac", 2014]], "Liang Shi": [0, ["Retention Trimming for Wear Reduction of Flash Memory Storage Systems", ["Liang Shi", "Kaijie Wu", "Mengying Zhao", "Chun Jason Xue", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/2593069.2593203", "dac", 2014], ["High-Level Synthesis for Run-Time Hardware Trojan Detection and Recovery", ["Xiaotong Cui", "Kun Ma", "Liang Shi", "Kaijie Wu"], "https://doi.org/10.1145/2593069.2593150", "dac", 2014]], "Kaijie Wu": [2.7694462723104607e-08, ["Retention Trimming for Wear Reduction of Flash Memory Storage Systems", ["Liang Shi", "Kaijie Wu", "Mengying Zhao", "Chun Jason Xue", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/2593069.2593203", "dac", 2014], ["High-Level Synthesis for Run-Time Hardware Trojan Detection and Recovery", ["Xiaotong Cui", "Kun Ma", "Liang Shi", "Kaijie Wu"], "https://doi.org/10.1145/2593069.2593150", "dac", 2014]], "Edwin Hsing-Mean Sha": [0, ["Retention Trimming for Wear Reduction of Flash Memory Storage Systems", ["Liang Shi", "Kaijie Wu", "Mengying Zhao", "Chun Jason Xue", "Edwin Hsing-Mean Sha"], "https://doi.org/10.1145/2593069.2593203", "dac", 2014]], "Yuan-Hung Kuan": [0, ["Space-Efficient Multiversion Index Scheme for PCM-based Embedded Database Systems", ["Yuan-Hung Kuan", "Yuan-Hao Chang", "Po-Chun Huang", "Kam-yiu Lam"], "https://doi.org/10.1145/2593069.2593219", "dac", 2014]], "Po-Chun Huang": [0, ["Space-Efficient Multiversion Index Scheme for PCM-based Embedded Database Systems", ["Yuan-Hung Kuan", "Yuan-Hao Chang", "Po-Chun Huang", "Kam-yiu Lam"], "https://doi.org/10.1145/2593069.2593219", "dac", 2014]], "Kam-yiu Lam": [0, ["Space-Efficient Multiversion Index Scheme for PCM-based Embedded Database Systems", ["Yuan-Hung Kuan", "Yuan-Hao Chang", "Po-Chun Huang", "Kam-yiu Lam"], "https://doi.org/10.1145/2593069.2593219", "dac", 2014]], "Chi Zhang": [0, ["Deterministic Crash Recovery for NAND Flash Based Storage Systems", ["Chi Zhang", "Yi Wang", "Tianzheng Wang", "Renhai Chen", "Duo Liu", "Zili Shao"], "https://doi.org/10.1145/2593069.2593124", "dac", 2014]], "Yi Wang": [0.0003460402149357833, ["Deterministic Crash Recovery for NAND Flash Based Storage Systems", ["Chi Zhang", "Yi Wang", "Tianzheng Wang", "Renhai Chen", "Duo Liu", "Zili Shao"], "https://doi.org/10.1145/2593069.2593124", "dac", 2014]], "Tianzheng Wang": [5.222339748145455e-11, ["Deterministic Crash Recovery for NAND Flash Based Storage Systems", ["Chi Zhang", "Yi Wang", "Tianzheng Wang", "Renhai Chen", "Duo Liu", "Zili Shao"], "https://doi.org/10.1145/2593069.2593124", "dac", 2014]], "Renhai Chen": [0, ["Deterministic Crash Recovery for NAND Flash Based Storage Systems", ["Chi Zhang", "Yi Wang", "Tianzheng Wang", "Renhai Chen", "Duo Liu", "Zili Shao"], "https://doi.org/10.1145/2593069.2593124", "dac", 2014]], "Duo Liu": [0, ["Deterministic Crash Recovery for NAND Flash Based Storage Systems", ["Chi Zhang", "Yi Wang", "Tianzheng Wang", "Renhai Chen", "Duo Liu", "Zili Shao"], "https://doi.org/10.1145/2593069.2593124", "dac", 2014]], "Zili Shao": [0, ["Deterministic Crash Recovery for NAND Flash Based Storage Systems", ["Chi Zhang", "Yi Wang", "Tianzheng Wang", "Renhai Chen", "Duo Liu", "Zili Shao"], "https://doi.org/10.1145/2593069.2593124", "dac", 2014]], "Zhenkun Yang": [1.5518481433218767e-07, ["Scalable Certification Framework for Behavioral Synthesis Front-End", ["Zhenkun Yang", "Kecheng Hao", "Kai Cong", "Li Lei", "Sandip Ray", "Fei Xie"], "https://doi.org/10.1145/2593069.2593209", "dac", 2014]], "Kai Cong": [0, ["Scalable Certification Framework for Behavioral Synthesis Front-End", ["Zhenkun Yang", "Kecheng Hao", "Kai Cong", "Li Lei", "Sandip Ray", "Fei Xie"], "https://doi.org/10.1145/2593069.2593209", "dac", 2014]], "Li Lei": [0, ["Scalable Certification Framework for Behavioral Synthesis Front-End", ["Zhenkun Yang", "Kecheng Hao", "Kai Cong", "Li Lei", "Sandip Ray", "Fei Xie"], "https://doi.org/10.1145/2593069.2593209", "dac", 2014]], "Sandip Ray": [0, ["Scalable Certification Framework for Behavioral Synthesis Front-End", ["Zhenkun Yang", "Kecheng Hao", "Kai Cong", "Li Lei", "Sandip Ray", "Fei Xie"], "https://doi.org/10.1145/2593069.2593209", "dac", 2014]], "Fei Xie": [0, ["Scalable Certification Framework for Behavioral Synthesis Front-End", ["Zhenkun Yang", "Kecheng Hao", "Kai Cong", "Li Lei", "Sandip Ray", "Fei Xie"], "https://doi.org/10.1145/2593069.2593209", "dac", 2014]], "Honghuang Lin": [0, ["Parallel Hierarchical Reachability Analysis for Analog Verification", ["Honghuang Lin", "Peng Li"], "https://doi.org/10.1145/2593069.2593178", "dac", 2014]], "Udo Krautz": [0, ["Automatic Verification of Floating Point Units", ["Udo Krautz", "Viresh Paruthi", "Anand Arunagiri", "Sujeet Kumar", "Shweta Pujar", "Tina Babinsky"], "https://doi.org/10.1145/2593069.2593096", "dac", 2014]], "Viresh Paruthi": [0, ["Automatic Verification of Floating Point Units", ["Udo Krautz", "Viresh Paruthi", "Anand Arunagiri", "Sujeet Kumar", "Shweta Pujar", "Tina Babinsky"], "https://doi.org/10.1145/2593069.2593096", "dac", 2014]], "Anand Arunagiri": [0, ["Automatic Verification of Floating Point Units", ["Udo Krautz", "Viresh Paruthi", "Anand Arunagiri", "Sujeet Kumar", "Shweta Pujar", "Tina Babinsky"], "https://doi.org/10.1145/2593069.2593096", "dac", 2014]], "Sujeet Kumar": [0, ["Automatic Verification of Floating Point Units", ["Udo Krautz", "Viresh Paruthi", "Anand Arunagiri", "Sujeet Kumar", "Shweta Pujar", "Tina Babinsky"], "https://doi.org/10.1145/2593069.2593096", "dac", 2014]], "Shweta Pujar": [0, ["Automatic Verification of Floating Point Units", ["Udo Krautz", "Viresh Paruthi", "Anand Arunagiri", "Sujeet Kumar", "Shweta Pujar", "Tina Babinsky"], "https://doi.org/10.1145/2593069.2593096", "dac", 2014]], "Tina Babinsky": [0, ["Automatic Verification of Floating Point Units", ["Udo Krautz", "Viresh Paruthi", "Anand Arunagiri", "Sujeet Kumar", "Shweta Pujar", "Tina Babinsky"], "https://doi.org/10.1145/2593069.2593096", "dac", 2014]], "Tim Pruss": [0, ["Equivalence Verification of Large Galois Field Arithmetic Circuits using Word-Level Abstraction via Gr\u00f6bner Bases", ["Tim Pruss", "Priyank Kalla", "Florian Enescu"], "https://doi.org/10.1145/2593069.2593134", "dac", 2014]], "Priyank Kalla": [0, ["Equivalence Verification of Large Galois Field Arithmetic Circuits using Word-Level Abstraction via Gr\u00f6bner Bases", ["Tim Pruss", "Priyank Kalla", "Florian Enescu"], "https://doi.org/10.1145/2593069.2593134", "dac", 2014]], "Florian Enescu": [0, ["Equivalence Verification of Large Galois Field Arithmetic Circuits using Word-Level Abstraction via Gr\u00f6bner Bases", ["Tim Pruss", "Priyank Kalla", "Florian Enescu"], "https://doi.org/10.1145/2593069.2593134", "dac", 2014]], "Ronald P. Cocchi": [0, ["Circuit Camouflage Integration for Hardware IP Protection", ["Ronald P. Cocchi", "James P. Baukus", "Lap Wai Chow", "Bryan J. Wang"], "https://doi.org/10.1145/2593069.2602554", "dac", 2014]], "James P. Baukus": [0, ["Circuit Camouflage Integration for Hardware IP Protection", ["Ronald P. Cocchi", "James P. Baukus", "Lap Wai Chow", "Bryan J. Wang"], "https://doi.org/10.1145/2593069.2602554", "dac", 2014]], "Lap Wai Chow": [0, ["Circuit Camouflage Integration for Hardware IP Protection", ["Ronald P. Cocchi", "James P. Baukus", "Lap Wai Chow", "Bryan J. Wang"], "https://doi.org/10.1145/2593069.2602554", "dac", 2014]], "Bryan J. Wang": [1.2041851249477986e-07, ["Circuit Camouflage Integration for Hardware IP Protection", ["Ronald P. Cocchi", "James P. Baukus", "Lap Wai Chow", "Bryan J. Wang"], "https://doi.org/10.1145/2593069.2602554", "dac", 2014]], "Steve Trimberger": [0, ["FPGA Security: From Features to Capabilities to Trusted Systems", ["Steve Trimberger", "Jason Moore"], "https://doi.org/10.1145/2593069.2602555", "dac", 2014]], "Jason Moore": [0, ["FPGA Security: From Features to Capabilities to Trusted Systems", ["Steve Trimberger", "Jason Moore"], "https://doi.org/10.1145/2593069.2602555", "dac", 2014]], "Yu Liu": [0, ["Hardware Trojan Detection through Golden Chip-Free Statistical Side-Channel Fingerprinting", ["Yu Liu", "Ke Huang", "Yiorgos Makris"], "https://doi.org/10.1145/2593069.2593147", "dac", 2014]], "Ke Huang": [0, ["Hardware Trojan Detection through Golden Chip-Free Statistical Side-Channel Fingerprinting", ["Yu Liu", "Ke Huang", "Yiorgos Makris"], "https://doi.org/10.1145/2593069.2593147", "dac", 2014]], "Yiorgos Makris": [0, ["Hardware Trojan Detection through Golden Chip-Free Statistical Side-Channel Fingerprinting", ["Yu Liu", "Ke Huang", "Yiorgos Makris"], "https://doi.org/10.1145/2593069.2593147", "dac", 2014]], "Kaushik Vaidyanathan": [0, ["Detecting Reliability Attacks during Split Fabrication using Test-only BEOL Stack", ["Kaushik Vaidyanathan", "Bishnu P. Das", "Larry T. Pileggi"], "https://doi.org/10.1145/2593069.2593123", "dac", 2014]], "Bishnu P. Das": [0, ["Detecting Reliability Attacks during Split Fabrication using Test-only BEOL Stack", ["Kaushik Vaidyanathan", "Bishnu P. Das", "Larry T. Pileggi"], "https://doi.org/10.1145/2593069.2593123", "dac", 2014]], "Larry T. Pileggi": [0, ["Detecting Reliability Attacks during Split Fabrication using Test-only BEOL Stack", ["Kaushik Vaidyanathan", "Bishnu P. Das", "Larry T. Pileggi"], "https://doi.org/10.1145/2593069.2593123", "dac", 2014]], "Xiaotong Cui": [0, ["High-Level Synthesis for Run-Time Hardware Trojan Detection and Recovery", ["Xiaotong Cui", "Kun Ma", "Liang Shi", "Kaijie Wu"], "https://doi.org/10.1145/2593069.2593150", "dac", 2014]], "Kun Ma": [0, ["High-Level Synthesis for Run-Time Hardware Trojan Detection and Recovery", ["Xiaotong Cui", "Kun Ma", "Liang Shi", "Kaijie Wu"], "https://doi.org/10.1145/2593069.2593150", "dac", 2014]], "Dean Michael Ancajas": [0, ["Fort-NoCs: Mitigating the Threat of a Compromised NoC", ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2593069.2593144", "dac", 2014]], "Koushik Chakraborty": [0, ["Fort-NoCs: Mitigating the Threat of a Compromised NoC", ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2593069.2593144", "dac", 2014]], "Sanghamitra Roy": [0, ["Fort-NoCs: Mitigating the Threat of a Compromised NoC", ["Dean Michael Ancajas", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2593069.2593144", "dac", 2014]], "Li-C. Wang": [9.818648686632514e-05, ["Data Mining In EDA - Basic Principles, Promises, and Constraints", ["Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/2593069.2596675", "dac", 2014]], "Magdy S. Abadir": [0, ["Data Mining In EDA - Basic Principles, Promises, and Constraints", ["Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/2593069.2596675", "dac", 2014]], "Jia Zhan": [0, ["NoC-Sprinting: Interconnect for Fine-Grained Sprinting in the Dark Silicon Era", ["Jia Zhan", "Yuan Xie", "Guangyu Sun"], "https://doi.org/10.1145/2593069.2593165", "dac", 2014]], "Yuan Xie": [0, ["NoC-Sprinting: Interconnect for Fine-Grained Sprinting in the Dark Silicon Era", ["Jia Zhan", "Yuan Xie", "Guangyu Sun"], "https://doi.org/10.1145/2593069.2593165", "dac", 2014], ["Design Methodologies for 3D Mixed Signal Integrated Circuits: a Practical 12-bit SAR ADC Design Case", ["Wulong Liu", "Guoqing Chen", "Xue Han", "Yu Wang", "Yuan Xie", "Huazhong Yang"], "https://doi.org/10.1145/2593069.2593122", "dac", 2014], ["Run-Time Technique for Simultaneous Aging and Power Optimization in GPGPUs", ["Xiaoming Chen", "Yu Wang", "Yun Liang", "Yuan Xie", "Huazhong Yang"], "https://doi.org/10.1145/2593069.2593208", "dac", 2014], ["Thermal-Sustainable Power Budgeting for Dynamic Threading", ["Xing Hu", "Yi Xu", "Jun Ma", "Guoqing Chen", "Yu Hu", "Yuan Xie"], "https://doi.org/10.1145/2593069.2593232", "dac", 2014]], "Guangyu Sun": [0.00010970079893013462, ["NoC-Sprinting: Interconnect for Fine-Grained Sprinting in the Dark Silicon Era", ["Jia Zhan", "Yuan Xie", "Guangyu Sun"], "https://doi.org/10.1145/2593069.2593165", "dac", 2014]], "Ritesh Parikh": [0, ["Power-Aware NoCs through Routing and Topology Reconfiguration", ["Ritesh Parikh", "Reetuparna Das", "Valeria Bertacco"], "https://doi.org/10.1145/2593069.2593187", "dac", 2014]], "Valeria Bertacco": [0, ["Power-Aware NoCs through Routing and Topology Reconfiguration", ["Ritesh Parikh", "Reetuparna Das", "Valeria Bertacco"], "https://doi.org/10.1145/2593069.2593187", "dac", 2014]], "Nilmini Abeyratne": [0, ["Quality-of-Service for a High-Radix Switch", ["Nilmini Abeyratne", "Supreet Jeloka", "Yiping Kang", "David T. Blaauw", "Ronald G. Dreslinski", "Reetuparna Das", "Trevor N. Mudge"], "https://doi.org/10.1145/2593069.2593194", "dac", 2014]], "Yiping Kang": [7.76780080258277e-08, ["Quality-of-Service for a High-Radix Switch", ["Nilmini Abeyratne", "Supreet Jeloka", "Yiping Kang", "David T. Blaauw", "Ronald G. Dreslinski", "Reetuparna Das", "Trevor N. Mudge"], "https://doi.org/10.1145/2593069.2593194", "dac", 2014]], "Ye Wang": [0.001440670166630298, ["Enabling Efficient Analog Synthesis by Coupling Sparse Regression and Polynomial Optimization", ["Ye Wang", "Michael Orshansky", "Constantine Caramanis"], "https://doi.org/10.1145/2593069.2593131", "dac", 2014]], "Michael Orshansky": [0, ["Enabling Efficient Analog Synthesis by Coupling Sparse Regression and Polynomial Optimization", ["Ye Wang", "Michael Orshansky", "Constantine Caramanis"], "https://doi.org/10.1145/2593069.2593131", "dac", 2014]], "Constantine Caramanis": [0, ["Enabling Efficient Analog Synthesis by Coupling Sparse Regression and Polynomial Optimization", ["Ye Wang", "Michael Orshansky", "Constantine Caramanis"], "https://doi.org/10.1145/2593069.2593131", "dac", 2014]], "Mark Po-Hung Lin": [0, ["Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling DAC", ["Mark Po-Hung Lin", "Vincent Wei-Hao Hsiao", "Chun-Yu Lin"], "https://doi.org/10.1145/2593069.2593179", "dac", 2014]], "Vincent Wei-Hao Hsiao": [0, ["Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling DAC", ["Mark Po-Hung Lin", "Vincent Wei-Hao Hsiao", "Chun-Yu Lin"], "https://doi.org/10.1145/2593069.2593179", "dac", 2014]], "Chun-Yu Lin": [0, ["Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling DAC", ["Mark Po-Hung Lin", "Vincent Wei-Hao Hsiao", "Chun-Yu Lin"], "https://doi.org/10.1145/2593069.2593179", "dac", 2014]], "Wulong Liu": [0, ["Design Methodologies for 3D Mixed Signal Integrated Circuits: a Practical 12-bit SAR ADC Design Case", ["Wulong Liu", "Guoqing Chen", "Xue Han", "Yu Wang", "Yuan Xie", "Huazhong Yang"], "https://doi.org/10.1145/2593069.2593122", "dac", 2014]], "Guoqing Chen": [0, ["Design Methodologies for 3D Mixed Signal Integrated Circuits: a Practical 12-bit SAR ADC Design Case", ["Wulong Liu", "Guoqing Chen", "Xue Han", "Yu Wang", "Yuan Xie", "Huazhong Yang"], "https://doi.org/10.1145/2593069.2593122", "dac", 2014], ["Thermal-Sustainable Power Budgeting for Dynamic Threading", ["Xing Hu", "Yi Xu", "Jun Ma", "Guoqing Chen", "Yu Hu", "Yuan Xie"], "https://doi.org/10.1145/2593069.2593232", "dac", 2014]], "Xue Han": [1.5237832030834397e-05, ["Design Methodologies for 3D Mixed Signal Integrated Circuits: a Practical 12-bit SAR ADC Design Case", ["Wulong Liu", "Guoqing Chen", "Xue Han", "Yu Wang", "Yuan Xie", "Huazhong Yang"], "https://doi.org/10.1145/2593069.2593122", "dac", 2014]], "Yu Wang": [0, ["Design Methodologies for 3D Mixed Signal Integrated Circuits: a Practical 12-bit SAR ADC Design Case", ["Wulong Liu", "Guoqing Chen", "Xue Han", "Yu Wang", "Yuan Xie", "Huazhong Yang"], "https://doi.org/10.1145/2593069.2593122", "dac", 2014], ["Run-Time Technique for Simultaneous Aging and Power Optimization in GPGPUs", ["Xiaoming Chen", "Yu Wang", "Yun Liang", "Yuan Xie", "Huazhong Yang"], "https://doi.org/10.1145/2593069.2593208", "dac", 2014]], "Huazhong Yang": [4.6052846869315545e-07, ["Design Methodologies for 3D Mixed Signal Integrated Circuits: a Practical 12-bit SAR ADC Design Case", ["Wulong Liu", "Guoqing Chen", "Xue Han", "Yu Wang", "Yuan Xie", "Huazhong Yang"], "https://doi.org/10.1145/2593069.2593122", "dac", 2014], ["Run-Time Technique for Simultaneous Aging and Power Optimization in GPGPUs", ["Xiaoming Chen", "Yu Wang", "Yun Liang", "Yuan Xie", "Huazhong Yang"], "https://doi.org/10.1145/2593069.2593208", "dac", 2014]], "Martin Schleyer": [0, ["An HDL-Based System Design Methodology for Multistandard RF SoC's", ["Aytac Atac", "Zhimiao Chen", "Lei Liao", "Yifan Wang", "Martin Schleyer", "Ye Zhang", "Ralf Wunderlich", "Stefan Heinen"], "https://doi.org/10.1145/2593069.2593089", "dac", 2014]], "Xiaoming Chen": [0, ["Run-Time Technique for Simultaneous Aging and Power Optimization in GPGPUs", ["Xiaoming Chen", "Yu Wang", "Yun Liang", "Yuan Xie", "Huazhong Yang"], "https://doi.org/10.1145/2593069.2593208", "dac", 2014]], "Yun Liang": [0, ["Run-Time Technique for Simultaneous Aging and Power Optimization in GPGPUs", ["Xiaoming Chen", "Yu Wang", "Yun Liang", "Yuan Xie", "Huazhong Yang"], "https://doi.org/10.1145/2593069.2593208", "dac", 2014]], "Ting Wang": [0.000294187426334247, ["On the Simulation of NBTI-Induced Performance Degradation Considering Arbitrary Temperature and Voltage Variations", ["Ting Wang", "Qiang Xu"], "https://doi.org/10.1145/2593069.2593170", "dac", 2014]], "Anup Das": [0, ["Reinforcement Learning-Based Inter- and Intra-Application Thermal Optimization for Lifetime Improvement of Multicore Systems", ["Anup Das", "Rishad A. Shafik", "Geoff V. Merrett", "Bashir M. Al-Hashimi", "Akash Kumar", "Bharadwaj Veeravalli"], "https://doi.org/10.1145/2593069.2593199", "dac", 2014]], "Rishad A. Shafik": [0, ["Reinforcement Learning-Based Inter- and Intra-Application Thermal Optimization for Lifetime Improvement of Multicore Systems", ["Anup Das", "Rishad A. Shafik", "Geoff V. Merrett", "Bashir M. Al-Hashimi", "Akash Kumar", "Bharadwaj Veeravalli"], "https://doi.org/10.1145/2593069.2593199", "dac", 2014]], "Geoff V. Merrett": [0, ["Reinforcement Learning-Based Inter- and Intra-Application Thermal Optimization for Lifetime Improvement of Multicore Systems", ["Anup Das", "Rishad A. Shafik", "Geoff V. Merrett", "Bashir M. Al-Hashimi", "Akash Kumar", "Bharadwaj Veeravalli"], "https://doi.org/10.1145/2593069.2593199", "dac", 2014]], "Bashir M. Al-Hashimi": [0, ["Reinforcement Learning-Based Inter- and Intra-Application Thermal Optimization for Lifetime Improvement of Multicore Systems", ["Anup Das", "Rishad A. Shafik", "Geoff V. Merrett", "Bashir M. Al-Hashimi", "Akash Kumar", "Bharadwaj Veeravalli"], "https://doi.org/10.1145/2593069.2593199", "dac", 2014]], "Akash Kumar": [0, ["Reinforcement Learning-Based Inter- and Intra-Application Thermal Optimization for Lifetime Improvement of Multicore Systems", ["Anup Das", "Rishad A. Shafik", "Geoff V. Merrett", "Bashir M. Al-Hashimi", "Akash Kumar", "Bharadwaj Veeravalli"], "https://doi.org/10.1145/2593069.2593199", "dac", 2014]], "Bharadwaj Veeravalli": [0, ["Reinforcement Learning-Based Inter- and Intra-Application Thermal Optimization for Lifetime Improvement of Multicore Systems", ["Anup Das", "Rishad A. Shafik", "Geoff V. Merrett", "Bashir M. Al-Hashimi", "Akash Kumar", "Bharadwaj Veeravalli"], "https://doi.org/10.1145/2593069.2593199", "dac", 2014]], "Xinfei Guo": [0, ["Modeling and Experimental Demonstration of Accelerated Self-Healing Techniques", ["Xinfei Guo", "Wayne Burleson", "Mircea R. Stan"], "https://doi.org/10.1145/2593069.2593162", "dac", 2014]], "Wayne Burleson": [0, ["Modeling and Experimental Demonstration of Accelerated Self-Healing Techniques", ["Xinfei Guo", "Wayne Burleson", "Mircea R. Stan"], "https://doi.org/10.1145/2593069.2593162", "dac", 2014]], "Mukesh Reddy Rudra": [0, ["Designing Stealthy Trojans with Sequential Logic: A Stream Cipher Case Study", ["Mukesh Reddy Rudra", "Nimmy Anna Daniel", "Varun Nagoorkar", "David H. K. Hoe"], "https://doi.org/10.1145/2593069.2596677", "dac", 2014]], "Nimmy Anna Daniel": [0, ["Designing Stealthy Trojans with Sequential Logic: A Stream Cipher Case Study", ["Mukesh Reddy Rudra", "Nimmy Anna Daniel", "Varun Nagoorkar", "David H. K. Hoe"], "https://doi.org/10.1145/2593069.2596677", "dac", 2014]], "Varun Nagoorkar": [0, ["Designing Stealthy Trojans with Sequential Logic: A Stream Cipher Case Study", ["Mukesh Reddy Rudra", "Nimmy Anna Daniel", "Varun Nagoorkar", "David H. K. Hoe"], "https://doi.org/10.1145/2593069.2596677", "dac", 2014]], "David H. K. Hoe": [0, ["Designing Stealthy Trojans with Sequential Logic: A Stream Cipher Case Study", ["Mukesh Reddy Rudra", "Nimmy Anna Daniel", "Varun Nagoorkar", "David H. K. Hoe"], "https://doi.org/10.1145/2593069.2596677", "dac", 2014]], "Dean Sullivan": [0, ["FIGHT-Metric: Functional Identification of Gate-Level Hardware Trustworthiness", ["Dean Sullivan", "Jeff Biggers", "Guidong Zhu", "Shaojie Zhang", "Yier Jin"], "https://doi.org/10.1145/2593069.2596681", "dac", 2014]], "Jeff Biggers": [0, ["FIGHT-Metric: Functional Identification of Gate-Level Hardware Trustworthiness", ["Dean Sullivan", "Jeff Biggers", "Guidong Zhu", "Shaojie Zhang", "Yier Jin"], "https://doi.org/10.1145/2593069.2596681", "dac", 2014]], "Guidong Zhu": [0, ["FIGHT-Metric: Functional Identification of Gate-Level Hardware Trustworthiness", ["Dean Sullivan", "Jeff Biggers", "Guidong Zhu", "Shaojie Zhang", "Yier Jin"], "https://doi.org/10.1145/2593069.2596681", "dac", 2014]], "Shaojie Zhang": [0, ["FIGHT-Metric: Functional Identification of Gate-Level Hardware Trustworthiness", ["Dean Sullivan", "Jeff Biggers", "Guidong Zhu", "Shaojie Zhang", "Yier Jin"], "https://doi.org/10.1145/2593069.2596681", "dac", 2014]], "Yier Jin": [8.256091678049415e-05, ["FIGHT-Metric: Functional Identification of Gate-Level Hardware Trustworthiness", ["Dean Sullivan", "Jeff Biggers", "Guidong Zhu", "Shaojie Zhang", "Yier Jin"], "https://doi.org/10.1145/2593069.2596681", "dac", 2014]], "Nektarios Georgios Tsoutsos": [0, ["Advanced Techniques for Designing Stealthy Hardware Trojans", ["Nektarios Georgios Tsoutsos", "Charalambos Konstantinou", "Michail Maniatakos"], "https://doi.org/10.1145/2593069.2596668", "dac", 2014]], "Charalambos Konstantinou": [0, ["Advanced Techniques for Designing Stealthy Hardware Trojans", ["Nektarios Georgios Tsoutsos", "Charalambos Konstantinou", "Michail Maniatakos"], "https://doi.org/10.1145/2593069.2596668", "dac", 2014]], "Michail Maniatakos": [0, ["Advanced Techniques for Designing Stealthy Hardware Trojans", ["Nektarios Georgios Tsoutsos", "Charalambos Konstantinou", "Michail Maniatakos"], "https://doi.org/10.1145/2593069.2596668", "dac", 2014]], "Adam Waksman": [0, ["A Red Team/Blue Team Assessment of Functional Analysis Methods for Malicious Circuit Identification", ["Adam Waksman", "Jeyavijayan Rajendran", "Matthew Suozzo", "Simha Sethumadhavan"], "https://doi.org/10.1145/2593069.2596666", "dac", 2014]], "Jeyavijayan Rajendran": [0, ["A Red Team/Blue Team Assessment of Functional Analysis Methods for Malicious Circuit Identification", ["Adam Waksman", "Jeyavijayan Rajendran", "Matthew Suozzo", "Simha Sethumadhavan"], "https://doi.org/10.1145/2593069.2596666", "dac", 2014]], "Matthew Suozzo": [0, ["A Red Team/Blue Team Assessment of Functional Analysis Methods for Malicious Circuit Identification", ["Adam Waksman", "Jeyavijayan Rajendran", "Matthew Suozzo", "Simha Sethumadhavan"], "https://doi.org/10.1145/2593069.2596666", "dac", 2014]], "Simha Sethumadhavan": [0, ["A Red Team/Blue Team Assessment of Functional Analysis Methods for Malicious Circuit Identification", ["Adam Waksman", "Jeyavijayan Rajendran", "Matthew Suozzo", "Simha Sethumadhavan"], "https://doi.org/10.1145/2593069.2596666", "dac", 2014]], "Weiwei Shan": [0, ["A Side-channel Analysis Resistant Reconfigurable Cryptographic Coprocessor Supporting Multiple Block Cipher Algorithms", ["Weiwei Shan", "Longxing Shi", "Xingyuan Fu", "Xiao Zhang", "Chaoxuan Tian", "Zhipeng Xu", "Jun Yang", "Jie Li"], "https://doi.org/10.1145/2593069.2593077", "dac", 2014]], "Longxing Shi": [0, ["A Side-channel Analysis Resistant Reconfigurable Cryptographic Coprocessor Supporting Multiple Block Cipher Algorithms", ["Weiwei Shan", "Longxing Shi", "Xingyuan Fu", "Xiao Zhang", "Chaoxuan Tian", "Zhipeng Xu", "Jun Yang", "Jie Li"], "https://doi.org/10.1145/2593069.2593077", "dac", 2014]], "Xingyuan Fu": [0, ["A Side-channel Analysis Resistant Reconfigurable Cryptographic Coprocessor Supporting Multiple Block Cipher Algorithms", ["Weiwei Shan", "Longxing Shi", "Xingyuan Fu", "Xiao Zhang", "Chaoxuan Tian", "Zhipeng Xu", "Jun Yang", "Jie Li"], "https://doi.org/10.1145/2593069.2593077", "dac", 2014]], "Xiao Zhang": [0, ["A Side-channel Analysis Resistant Reconfigurable Cryptographic Coprocessor Supporting Multiple Block Cipher Algorithms", ["Weiwei Shan", "Longxing Shi", "Xingyuan Fu", "Xiao Zhang", "Chaoxuan Tian", "Zhipeng Xu", "Jun Yang", "Jie Li"], "https://doi.org/10.1145/2593069.2593077", "dac", 2014]], "Chaoxuan Tian": [0, ["A Side-channel Analysis Resistant Reconfigurable Cryptographic Coprocessor Supporting Multiple Block Cipher Algorithms", ["Weiwei Shan", "Longxing Shi", "Xingyuan Fu", "Xiao Zhang", "Chaoxuan Tian", "Zhipeng Xu", "Jun Yang", "Jie Li"], "https://doi.org/10.1145/2593069.2593077", "dac", 2014]], "Zhipeng Xu": [0, ["A Side-channel Analysis Resistant Reconfigurable Cryptographic Coprocessor Supporting Multiple Block Cipher Algorithms", ["Weiwei Shan", "Longxing Shi", "Xingyuan Fu", "Xiao Zhang", "Chaoxuan Tian", "Zhipeng Xu", "Jun Yang", "Jie Li"], "https://doi.org/10.1145/2593069.2593077", "dac", 2014]], "Jun Yang": [0.07243982143700123, ["A Side-channel Analysis Resistant Reconfigurable Cryptographic Coprocessor Supporting Multiple Block Cipher Algorithms", ["Weiwei Shan", "Longxing Shi", "Xingyuan Fu", "Xiao Zhang", "Chaoxuan Tian", "Zhipeng Xu", "Jun Yang", "Jie Li"], "https://doi.org/10.1145/2593069.2593077", "dac", 2014]], "Jie Li": [0, ["A Side-channel Analysis Resistant Reconfigurable Cryptographic Coprocessor Supporting Multiple Block Cipher Algorithms", ["Weiwei Shan", "Longxing Shi", "Xingyuan Fu", "Xiao Zhang", "Chaoxuan Tian", "Zhipeng Xu", "Jun Yang", "Jie Li"], "https://doi.org/10.1145/2593069.2593077", "dac", 2014]], "Debapriya Basu Roy": [0, ["Tile Before Multiplication: An Efficient Strategy to Optimize DSP Multiplier for Accelerating Prime Field ECC for NIST Curves", ["Debapriya Basu Roy", "Debdeep Mukhopadhyay", "Masami Izumi", "Junko Takahashi"], "https://doi.org/10.1145/2593069.2593234", "dac", 2014]], "Debdeep Mukhopadhyay": [0, ["Tile Before Multiplication: An Efficient Strategy to Optimize DSP Multiplier for Accelerating Prime Field ECC for NIST Curves", ["Debapriya Basu Roy", "Debdeep Mukhopadhyay", "Masami Izumi", "Junko Takahashi"], "https://doi.org/10.1145/2593069.2593234", "dac", 2014]], "Masami Izumi": [0, ["Tile Before Multiplication: An Efficient Strategy to Optimize DSP Multiplier for Accelerating Prime Field ECC for NIST Curves", ["Debapriya Basu Roy", "Debdeep Mukhopadhyay", "Masami Izumi", "Junko Takahashi"], "https://doi.org/10.1145/2593069.2593234", "dac", 2014]], "Junko Takahashi": [0, ["Tile Before Multiplication: An Efficient Strategy to Optimize DSP Multiplier for Accelerating Prime Field ECC for NIST Curves", ["Debapriya Basu Roy", "Debdeep Mukhopadhyay", "Masami Izumi", "Junko Takahashi"], "https://doi.org/10.1145/2593069.2593234", "dac", 2014]], "Sachhidh Kannan": [0, ["Secure Memristor-based Main Memory", ["Sachhidh Kannan", "Naghmeh Karimi", "Ozgur Sinanoglu"], "https://doi.org/10.1145/2593069.2593212", "dac", 2014]], "Naghmeh Karimi": [0, ["Secure Memristor-based Main Memory", ["Sachhidh Kannan", "Naghmeh Karimi", "Ozgur Sinanoglu"], "https://doi.org/10.1145/2593069.2593212", "dac", 2014]], "Ozgur Sinanoglu": [0, ["Secure Memristor-based Main Memory", ["Sachhidh Kannan", "Naghmeh Karimi", "Ozgur Sinanoglu"], "https://doi.org/10.1145/2593069.2593212", "dac", 2014]], "Md. Tauhidur Rahman": [0, ["TI-TRNG: Technology Independent True Random Number Generator", ["Md. Tauhidur Rahman", "Kan Xiao", "Domenic Forte", "Xuhei Zhang", "Jerry Shi", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2593069.2593236", "dac", 2014]], "Kan Xiao": [0, ["TI-TRNG: Technology Independent True Random Number Generator", ["Md. Tauhidur Rahman", "Kan Xiao", "Domenic Forte", "Xuhei Zhang", "Jerry Shi", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2593069.2593236", "dac", 2014]], "Xuhei Zhang": [0, ["TI-TRNG: Technology Independent True Random Number Generator", ["Md. Tauhidur Rahman", "Kan Xiao", "Domenic Forte", "Xuhei Zhang", "Jerry Shi", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2593069.2593236", "dac", 2014]], "Jerry Shi": [0, ["TI-TRNG: Technology Independent True Random Number Generator", ["Md. Tauhidur Rahman", "Kan Xiao", "Domenic Forte", "Xuhei Zhang", "Jerry Shi", "Mohammad Tehranipoor"], "https://doi.org/10.1145/2593069.2593236", "dac", 2014]], "Mohammad Ali Ghodrat": [0, ["Accelerator-Rich Architectures: Opportunities and Progresses", ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Karthik Gururaj", "Glenn Reinman"], "https://doi.org/10.1145/2593069.2596667", "dac", 2014]], "Michael Gill": [0, ["Accelerator-Rich Architectures: Opportunities and Progresses", ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Karthik Gururaj", "Glenn Reinman"], "https://doi.org/10.1145/2593069.2596667", "dac", 2014]], "Beayna Grigorian": [0, ["Accelerator-Rich Architectures: Opportunities and Progresses", ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Karthik Gururaj", "Glenn Reinman"], "https://doi.org/10.1145/2593069.2596667", "dac", 2014]], "Karthik Gururaj": [0, ["Accelerator-Rich Architectures: Opportunities and Progresses", ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Karthik Gururaj", "Glenn Reinman"], "https://doi.org/10.1145/2593069.2596667", "dac", 2014]], "Glenn Reinman": [0, ["Accelerator-Rich Architectures: Opportunities and Progresses", ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Karthik Gururaj", "Glenn Reinman"], "https://doi.org/10.1145/2593069.2596667", "dac", 2014]], "Rafael Ubal": [0, ["Exploring the Heterogeneous Design Space for both Performance and Reliability", ["Rafael Ubal", "Dana Schaa", "Perhaad Mistry", "Xiang Gong", "Yash Ukidave", "Zhongliang Chen", "Gunar Schirner", "David R. Kaeli"], "https://doi.org/10.1145/2593069.2596680", "dac", 2014]], "Dana Schaa": [0, ["Exploring the Heterogeneous Design Space for both Performance and Reliability", ["Rafael Ubal", "Dana Schaa", "Perhaad Mistry", "Xiang Gong", "Yash Ukidave", "Zhongliang Chen", "Gunar Schirner", "David R. Kaeli"], "https://doi.org/10.1145/2593069.2596680", "dac", 2014]], "Perhaad Mistry": [0, ["Exploring the Heterogeneous Design Space for both Performance and Reliability", ["Rafael Ubal", "Dana Schaa", "Perhaad Mistry", "Xiang Gong", "Yash Ukidave", "Zhongliang Chen", "Gunar Schirner", "David R. Kaeli"], "https://doi.org/10.1145/2593069.2596680", "dac", 2014]], "Xiang Gong": [0, ["Exploring the Heterogeneous Design Space for both Performance and Reliability", ["Rafael Ubal", "Dana Schaa", "Perhaad Mistry", "Xiang Gong", "Yash Ukidave", "Zhongliang Chen", "Gunar Schirner", "David R. Kaeli"], "https://doi.org/10.1145/2593069.2596680", "dac", 2014]], "Yash Ukidave": [0, ["Exploring the Heterogeneous Design Space for both Performance and Reliability", ["Rafael Ubal", "Dana Schaa", "Perhaad Mistry", "Xiang Gong", "Yash Ukidave", "Zhongliang Chen", "Gunar Schirner", "David R. Kaeli"], "https://doi.org/10.1145/2593069.2596680", "dac", 2014]], "Zhongliang Chen": [0, ["Exploring the Heterogeneous Design Space for both Performance and Reliability", ["Rafael Ubal", "Dana Schaa", "Perhaad Mistry", "Xiang Gong", "Yash Ukidave", "Zhongliang Chen", "Gunar Schirner", "David R. Kaeli"], "https://doi.org/10.1145/2593069.2596680", "dac", 2014]], "Gunar Schirner": [0, ["Exploring the Heterogeneous Design Space for both Performance and Reliability", ["Rafael Ubal", "Dana Schaa", "Perhaad Mistry", "Xiang Gong", "Yash Ukidave", "Zhongliang Chen", "Gunar Schirner", "David R. Kaeli"], "https://doi.org/10.1145/2593069.2596680", "dac", 2014]], "David R. Kaeli": [0, ["Exploring the Heterogeneous Design Space for both Performance and Reliability", ["Rafael Ubal", "Dana Schaa", "Perhaad Mistry", "Xiang Gong", "Yash Ukidave", "Zhongliang Chen", "Gunar Schirner", "David R. Kaeli"], "https://doi.org/10.1145/2593069.2596680", "dac", 2014]], "Vasileios Kontorinis": [0, ["Enabling Dynamic Heterogeneity Through Core-on-Core Stacking", ["Vasileios Kontorinis", "Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Dean M. Tullsen", "Houman Homayoun"], "https://doi.org/10.1145/2593069.2596674", "dac", 2014]], "Mohammad Khavari Tavana": [0, ["Enabling Dynamic Heterogeneity Through Core-on-Core Stacking", ["Vasileios Kontorinis", "Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Dean M. Tullsen", "Houman Homayoun"], "https://doi.org/10.1145/2593069.2596674", "dac", 2014]], "Mohammad Hossein Hajkazemi": [0, ["Enabling Dynamic Heterogeneity Through Core-on-Core Stacking", ["Vasileios Kontorinis", "Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Dean M. Tullsen", "Houman Homayoun"], "https://doi.org/10.1145/2593069.2596674", "dac", 2014]], "Dean M. Tullsen": [0, ["Enabling Dynamic Heterogeneity Through Core-on-Core Stacking", ["Vasileios Kontorinis", "Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Dean M. Tullsen", "Houman Homayoun"], "https://doi.org/10.1145/2593069.2596674", "dac", 2014]], "Houman Homayoun": [0, ["Enabling Dynamic Heterogeneity Through Core-on-Core Stacking", ["Vasileios Kontorinis", "Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Dean M. Tullsen", "Houman Homayoun"], "https://doi.org/10.1145/2593069.2596674", "dac", 2014]], "Yeter Akgul": [0, ["Power management through DVFS and dynamic body biasing in FD-SOI circuits", ["Yeter Akgul", "Diego Puschini", "Suzanne Lesecq", "Edith Beigne", "Ivan Miro Panades", "Pascal Benoit", "Lionel Torres"], "https://doi.org/10.1145/2593069.2593185", "dac", 2014]], "Diego Puschini": [0, ["Power management through DVFS and dynamic body biasing in FD-SOI circuits", ["Yeter Akgul", "Diego Puschini", "Suzanne Lesecq", "Edith Beigne", "Ivan Miro Panades", "Pascal Benoit", "Lionel Torres"], "https://doi.org/10.1145/2593069.2593185", "dac", 2014]], "Suzanne Lesecq": [0, ["Power management through DVFS and dynamic body biasing in FD-SOI circuits", ["Yeter Akgul", "Diego Puschini", "Suzanne Lesecq", "Edith Beigne", "Ivan Miro Panades", "Pascal Benoit", "Lionel Torres"], "https://doi.org/10.1145/2593069.2593185", "dac", 2014]], "Edith Beigne": [0, ["Power management through DVFS and dynamic body biasing in FD-SOI circuits", ["Yeter Akgul", "Diego Puschini", "Suzanne Lesecq", "Edith Beigne", "Ivan Miro Panades", "Pascal Benoit", "Lionel Torres"], "https://doi.org/10.1145/2593069.2593185", "dac", 2014]], "Ivan Miro Panades": [0, ["Power management through DVFS and dynamic body biasing in FD-SOI circuits", ["Yeter Akgul", "Diego Puschini", "Suzanne Lesecq", "Edith Beigne", "Ivan Miro Panades", "Pascal Benoit", "Lionel Torres"], "https://doi.org/10.1145/2593069.2593185", "dac", 2014]], "Pascal Benoit": [0, ["Power management through DVFS and dynamic body biasing in FD-SOI circuits", ["Yeter Akgul", "Diego Puschini", "Suzanne Lesecq", "Edith Beigne", "Ivan Miro Panades", "Pascal Benoit", "Lionel Torres"], "https://doi.org/10.1145/2593069.2593185", "dac", 2014]], "Lionel Torres": [0, ["Power management through DVFS and dynamic body biasing in FD-SOI circuits", ["Yeter Akgul", "Diego Puschini", "Suzanne Lesecq", "Edith Beigne", "Ivan Miro Panades", "Pascal Benoit", "Lionel Torres"], "https://doi.org/10.1145/2593069.2593185", "dac", 2014]], "Selcuk Kose": [0, ["Thermal Implications of On-Chip Voltage Regulation: Upcoming Challenges and Possible Solutions", ["Selcuk Kose"], "https://doi.org/10.1145/2593069.2593231", "dac", 2014]], "Siddharth Garg": [0, ["The EDA Challenges in the Dark Silicon Era: Temperature, Reliability, and Variability Perspectives", ["Muhammad Shafique", "Siddharth Garg", "Jorg Henkel", "Diana Marculescu"], "https://doi.org/10.1145/2593069.2593229", "dac", 2014]], "Diana Marculescu": [0, ["The EDA Challenges in the Dark Silicon Era: Temperature, Reliability, and Variability Perspectives", ["Muhammad Shafique", "Siddharth Garg", "Jorg Henkel", "Diana Marculescu"], "https://doi.org/10.1145/2593069.2593229", "dac", 2014]], "Mohammad Javad Dousti": [0, ["Power-Aware Deployment and Control of Forced-Convection and Thermoelectric Coolers", ["Mohammad Javad Dousti", "Massoud Pedram"], "https://doi.org/10.1145/2593069.2593186", "dac", 2014]], "Massoud Pedram": [0, ["Power-Aware Deployment and Control of Forced-Convection and Thermoelectric Coolers", ["Mohammad Javad Dousti", "Massoud Pedram"], "https://doi.org/10.1145/2593069.2593186", "dac", 2014]], "Xing Hu": [0, ["Thermal-Sustainable Power Budgeting for Dynamic Threading", ["Xing Hu", "Yi Xu", "Jun Ma", "Guoqing Chen", "Yu Hu", "Yuan Xie"], "https://doi.org/10.1145/2593069.2593232", "dac", 2014]], "Yi Xu": [0, ["Thermal-Sustainable Power Budgeting for Dynamic Threading", ["Xing Hu", "Yi Xu", "Jun Ma", "Guoqing Chen", "Yu Hu", "Yuan Xie"], "https://doi.org/10.1145/2593069.2593232", "dac", 2014]], "Jun Ma": [0, ["Thermal-Sustainable Power Budgeting for Dynamic Threading", ["Xing Hu", "Yi Xu", "Jun Ma", "Guoqing Chen", "Yu Hu", "Yuan Xie"], "https://doi.org/10.1145/2593069.2593232", "dac", 2014]], "Yu Hu": [0, ["Thermal-Sustainable Power Budgeting for Dynamic Threading", ["Xing Hu", "Yi Xu", "Jun Ma", "Guoqing Chen", "Yu Hu", "Yuan Xie"], "https://doi.org/10.1145/2593069.2593232", "dac", 2014]], "Yi Liang": [0, ["ClusRed: Clustering and Network Reduction Based Probabilistic Optimal Power Flow Analysis for Large-Scale Smart Grids", ["Yi Liang", "Deming Chen"], "https://doi.org/10.1145/2593069.2593106", "dac", 2014]], "Deming Chen": [0, ["ClusRed: Clustering and Network Reduction Based Probabilistic Optimal Power Flow Analysis for Large-Scale Smart Grids", ["Yi Liang", "Deming Chen"], "https://doi.org/10.1145/2593069.2593106", "dac", 2014], ["C-Mine: Data Mining of Logic Common Cases for Low Power Synthesis of Better-Than-Worst-Case Designs", ["Chen-Hsuan Lin", "Lu Wan", "Deming Chen"], "https://doi.org/10.1145/2593069.2593107", "dac", 2014]], "Mahmoud Elbayoumi": [0, ["TACUE: A Timing-Aware Cuts Enumeration Algorithm for Parallel Synthesis", ["Mahmoud Elbayoumi", "Mihir Choudhury", "Victor N. Kravets", "Andrew Sullivan", "Michael S. Hsiao", "Mustafa Y. ElNainay"], "https://doi.org/10.1145/2593069.2593227", "dac", 2014]], "Mihir Choudhury": [0, ["TACUE: A Timing-Aware Cuts Enumeration Algorithm for Parallel Synthesis", ["Mahmoud Elbayoumi", "Mihir Choudhury", "Victor N. Kravets", "Andrew Sullivan", "Michael S. Hsiao", "Mustafa Y. ElNainay"], "https://doi.org/10.1145/2593069.2593227", "dac", 2014]], "Victor N. Kravets": [0, ["TACUE: A Timing-Aware Cuts Enumeration Algorithm for Parallel Synthesis", ["Mahmoud Elbayoumi", "Mihir Choudhury", "Victor N. Kravets", "Andrew Sullivan", "Michael S. Hsiao", "Mustafa Y. ElNainay"], "https://doi.org/10.1145/2593069.2593227", "dac", 2014]], "Michael S. Hsiao": [0, ["TACUE: A Timing-Aware Cuts Enumeration Algorithm for Parallel Synthesis", ["Mahmoud Elbayoumi", "Mihir Choudhury", "Victor N. Kravets", "Andrew Sullivan", "Michael S. Hsiao", "Mustafa Y. ElNainay"], "https://doi.org/10.1145/2593069.2593227", "dac", 2014]], "Mustafa Y. ElNainay": [0, ["TACUE: A Timing-Aware Cuts Enumeration Algorithm for Parallel Synthesis", ["Mahmoud Elbayoumi", "Mihir Choudhury", "Victor N. Kravets", "Andrew Sullivan", "Michael S. Hsiao", "Mustafa Y. ElNainay"], "https://doi.org/10.1145/2593069.2593227", "dac", 2014]], "Kan Shi": [0, ["Datapath Synthesis for Overclocking: Online Arithmetic for Latency-Accuracy Trade-offs", ["Kan Shi", "David Boland", "Edward A. Stott", "Samuel Bayliss", "George A. Constantinides"], "https://doi.org/10.1145/2593069.2593118", "dac", 2014]], "David Boland": [0, ["Datapath Synthesis for Overclocking: Online Arithmetic for Latency-Accuracy Trade-offs", ["Kan Shi", "David Boland", "Edward A. Stott", "Samuel Bayliss", "George A. Constantinides"], "https://doi.org/10.1145/2593069.2593118", "dac", 2014]], "Edward A. Stott": [0, ["Datapath Synthesis for Overclocking: Online Arithmetic for Latency-Accuracy Trade-offs", ["Kan Shi", "David Boland", "Edward A. Stott", "Samuel Bayliss", "George A. Constantinides"], "https://doi.org/10.1145/2593069.2593118", "dac", 2014]], "Samuel Bayliss": [0, ["Datapath Synthesis for Overclocking: Online Arithmetic for Latency-Accuracy Trade-offs", ["Kan Shi", "David Boland", "Edward A. Stott", "Samuel Bayliss", "George A. Constantinides"], "https://doi.org/10.1145/2593069.2593118", "dac", 2014]], "George A. Constantinides": [0, ["Datapath Synthesis for Overclocking: Online Arithmetic for Latency-Accuracy Trade-offs", ["Kan Shi", "David Boland", "Edward A. Stott", "Samuel Bayliss", "George A. Constantinides"], "https://doi.org/10.1145/2593069.2593118", "dac", 2014]], "Hua-Yu Chang": [0.0006560848269145936, ["Functional ECO Using Metal-Configurable Gate-Array Spare Cells", ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "https://doi.org/10.1145/2593069.2593145", "dac", 2014]], "Iris Hui-Ru Jiang": [0, ["Functional ECO Using Metal-Configurable Gate-Array Spare Cells", ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "https://doi.org/10.1145/2593069.2593145", "dac", 2014]], "Chi-Chuan Chuang": [0, ["Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits", ["Chi-Chuan Chuang", "Yi-Hsiang Lai", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2593069.2593224", "dac", 2014]], "Yi-Hsiang Lai": [0, ["Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits", ["Chi-Chuan Chuang", "Yi-Hsiang Lai", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2593069.2593224", "dac", 2014]], "Yehdhih Ould Mohammed Moctar": [0, ["Parallel FPGA Routing based on the Operator Formulation", ["Yehdhih Ould Mohammed Moctar", "Philip Brisk"], "https://doi.org/10.1145/2593069.2593177", "dac", 2014]], "Philip Brisk": [0, ["Parallel FPGA Routing based on the Operator Formulation", ["Yehdhih Ould Mohammed Moctar", "Philip Brisk"], "https://doi.org/10.1145/2593069.2593177", "dac", 2014]], "Luca Gaetano Amaru": [0, ["Majority-Inverter Graph: A Novel Data-Structure and Algorithms for Efficient Logic Optimization", ["Luca Gaetano Amaru", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "https://doi.org/10.1145/2593069.2593158", "dac", 2014]], "Pierre-Emmanuel Gaillardon": [0, ["Majority-Inverter Graph: A Novel Data-Structure and Algorithms for Efficient Logic Optimization", ["Luca Gaetano Amaru", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "https://doi.org/10.1145/2593069.2593158", "dac", 2014]], "Giovanni De Micheli": [0, ["Majority-Inverter Graph: A Novel Data-Structure and Algorithms for Efficient Logic Optimization", ["Luca Gaetano Amaru", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli"], "https://doi.org/10.1145/2593069.2593158", "dac", 2014]], "Abbas Rahimi": [0, ["Energy-Efficient GPGPU Architectures via Collaborative Compilation and Memristive Memory-Based Computing", ["Abbas Rahimi", "Amirali Ghofrani", "Miguel Angel Lastras-Montano", "Kwang-Ting Cheng", "Luca Benini", "Rajesh K. Gupta"], "https://doi.org/10.1145/2593069.2593132", "dac", 2014]], "Amirali Ghofrani": [0, ["Energy-Efficient GPGPU Architectures via Collaborative Compilation and Memristive Memory-Based Computing", ["Abbas Rahimi", "Amirali Ghofrani", "Miguel Angel Lastras-Montano", "Kwang-Ting Cheng", "Luca Benini", "Rajesh K. Gupta"], "https://doi.org/10.1145/2593069.2593132", "dac", 2014]], "Miguel Angel Lastras-Montano": [0, ["Energy-Efficient GPGPU Architectures via Collaborative Compilation and Memristive Memory-Based Computing", ["Abbas Rahimi", "Amirali Ghofrani", "Miguel Angel Lastras-Montano", "Kwang-Ting Cheng", "Luca Benini", "Rajesh K. Gupta"], "https://doi.org/10.1145/2593069.2593132", "dac", 2014]], "Kwang-Ting Cheng": [0, ["Energy-Efficient GPGPU Architectures via Collaborative Compilation and Memristive Memory-Based Computing", ["Abbas Rahimi", "Amirali Ghofrani", "Miguel Angel Lastras-Montano", "Kwang-Ting Cheng", "Luca Benini", "Rajesh K. Gupta"], "https://doi.org/10.1145/2593069.2593132", "dac", 2014]], "Rajesh K. Gupta": [0, ["Energy-Efficient GPGPU Architectures via Collaborative Compilation and Memristive Memory-Based Computing", ["Abbas Rahimi", "Amirali Ghofrani", "Miguel Angel Lastras-Montano", "Kwang-Ting Cheng", "Luca Benini", "Rajesh K. Gupta"], "https://doi.org/10.1145/2593069.2593132", "dac", 2014]], "Hai Helen Li": [0, ["Exploration of GPGPU Register File Architecture Using Domain-wall-shift-write based Racetrack Memory", ["Mengjie Mao", "Wujie Wen", "Yaojun Zhang", "Yiran Chen", "Hai Helen Li"], "https://doi.org/10.1145/2593069.2593137", "dac", 2014]], "Mohammad Hossein Samavatian": [0, ["An Efficient STT-RAM Last Level Cache Architecture for GPUs", ["Mohammad Hossein Samavatian", "Hamed Abbasitabar", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/2593069.2593086", "dac", 2014]], "Hamed Abbasitabar": [0, ["An Efficient STT-RAM Last Level Cache Architecture for GPUs", ["Mohammad Hossein Samavatian", "Hamed Abbasitabar", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/2593069.2593086", "dac", 2014]], "Mladen Slijepcevic": [0, ["Time-Analysable Non-Partitioned Shared Caches for Real-Time Multicore Systems", ["Mladen Slijepcevic", "Leonidas Kosmidis", "Jaume Abella", "Eduardo Quinones", "Francisco J. Cazorla"], "https://doi.org/10.1145/2593069.2593235", "dac", 2014]], "Vivek Joy Kozhikkottu": [0, ["Variation Aware Cache Partitioning for Multithreaded Programs", ["Vivek Joy Kozhikkottu", "Abhisek Pan", "Vijay S. Pai", "Sujit Dey", "Anand Raghunathan"], "https://doi.org/10.1145/2593069.2593240", "dac", 2014]], "Abhisek Pan": [0, ["Variation Aware Cache Partitioning for Multithreaded Programs", ["Vivek Joy Kozhikkottu", "Abhisek Pan", "Vijay S. Pai", "Sujit Dey", "Anand Raghunathan"], "https://doi.org/10.1145/2593069.2593240", "dac", 2014]], "Vijay S. Pai": [1.395970139483893e-08, ["Variation Aware Cache Partitioning for Multithreaded Programs", ["Vivek Joy Kozhikkottu", "Abhisek Pan", "Vijay S. Pai", "Sujit Dey", "Anand Raghunathan"], "https://doi.org/10.1145/2593069.2593240", "dac", 2014]], "Sujit Dey": [0, ["Variation Aware Cache Partitioning for Multithreaded Programs", ["Vivek Joy Kozhikkottu", "Abhisek Pan", "Vijay S. Pai", "Sujit Dey", "Anand Raghunathan"], "https://doi.org/10.1145/2593069.2593240", "dac", 2014]], "Anand Raghunathan": [0, ["Variation Aware Cache Partitioning for Multithreaded Programs", ["Vivek Joy Kozhikkottu", "Abhisek Pan", "Vijay S. Pai", "Sujit Dey", "Anand Raghunathan"], "https://doi.org/10.1145/2593069.2593240", "dac", 2014]], "Josef Schneider": [0, ["MASH{fifo}: A Hardware-Based Multiple Cache Simulator for Rapid FIFO Cache Analysis", ["Josef Schneider", "Jorgen Peddersen", "Sri Parameswaran"], "https://doi.org/10.1145/2593069.2593159", "dac", 2014]], "Jorgen Peddersen": [0, ["MASH{fifo}: A Hardware-Based Multiple Cache Simulator for Rapid FIFO Cache Analysis", ["Josef Schneider", "Jorgen Peddersen", "Sri Parameswaran"], "https://doi.org/10.1145/2593069.2593159", "dac", 2014]], "Saman Kiamehr": [0, ["Radiation-Induced Soft Error Analysis of SRAMs in SOI FinFET Technology: A Device to Circuit Approach", ["Saman Kiamehr", "Thomas H. Osiecki", "Mehdi Baradaran Tahoori", "Sani R. Nassif"], "https://doi.org/10.1145/2593069.2593196", "dac", 2014]], "Thomas H. Osiecki": [0, ["Radiation-Induced Soft Error Analysis of SRAMs in SOI FinFET Technology: A Device to Circuit Approach", ["Saman Kiamehr", "Thomas H. Osiecki", "Mehdi Baradaran Tahoori", "Sani R. Nassif"], "https://doi.org/10.1145/2593069.2593196", "dac", 2014]], "Sani R. Nassif": [0, ["Radiation-Induced Soft Error Analysis of SRAMs in SOI FinFET Technology: A Device to Circuit Approach", ["Saman Kiamehr", "Thomas H. Osiecki", "Mehdi Baradaran Tahoori", "Sani R. Nassif"], "https://doi.org/10.1145/2593069.2593196", "dac", 2014]], "Jiangyi Li": [0, ["Robust and In-Situ Self-Testing Technique for Monitoring Device Aging Effects in Pipeline Circuits", ["Jiangyi Li", "Mingoo Seok"], "https://doi.org/10.1145/2593069.2593205", "dac", 2014]], "Mingoo Seok": [0.985820859670639, ["Robust and In-Situ Self-Testing Technique for Monitoring Device Aging Effects in Pipeline Circuits", ["Jiangyi Li", "Mingoo Seok"], "https://doi.org/10.1145/2593069.2593205", "dac", 2014]], "Ketul Sutaria": [0, ["BTI-Induced Aging under Random Stress Waveforms: Modeling, Simulation and Silicon Validation", ["Ketul Sutaria", "Athul Ramkumar", "Rongjun Zhu", "Renju Rajveev", "Yao Ma", "Yu Cao"], "https://doi.org/10.1145/2593069.2593101", "dac", 2014]], "Athul Ramkumar": [0, ["BTI-Induced Aging under Random Stress Waveforms: Modeling, Simulation and Silicon Validation", ["Ketul Sutaria", "Athul Ramkumar", "Rongjun Zhu", "Renju Rajveev", "Yao Ma", "Yu Cao"], "https://doi.org/10.1145/2593069.2593101", "dac", 2014]], "Rongjun Zhu": [0, ["BTI-Induced Aging under Random Stress Waveforms: Modeling, Simulation and Silicon Validation", ["Ketul Sutaria", "Athul Ramkumar", "Rongjun Zhu", "Renju Rajveev", "Yao Ma", "Yu Cao"], "https://doi.org/10.1145/2593069.2593101", "dac", 2014]], "Renju Rajveev": [0, ["BTI-Induced Aging under Random Stress Waveforms: Modeling, Simulation and Silicon Validation", ["Ketul Sutaria", "Athul Ramkumar", "Rongjun Zhu", "Renju Rajveev", "Yao Ma", "Yu Cao"], "https://doi.org/10.1145/2593069.2593101", "dac", 2014]], "Yao Ma": [0, ["BTI-Induced Aging under Random Stress Waveforms: Modeling, Simulation and Silicon Validation", ["Ketul Sutaria", "Athul Ramkumar", "Rongjun Zhu", "Renju Rajveev", "Yao Ma", "Yu Cao"], "https://doi.org/10.1145/2593069.2593101", "dac", 2014]], "Yu Cao": [0, ["BTI-Induced Aging under Random Stress Waveforms: Modeling, Simulation and Silicon Validation", ["Ketul Sutaria", "Athul Ramkumar", "Rongjun Zhu", "Renju Rajveev", "Yao Ma", "Yu Cao"], "https://doi.org/10.1145/2593069.2593101", "dac", 2014]], "Kuan-Hsien Ho": [0, ["A New Asynchronous Pipeline Template for Power and Performance Optimization", ["Kuan-Hsien Ho", "Yao-Wen Chang"], "https://doi.org/10.1145/2593069.2593074", "dac", 2014]], "Chen-Hsuan Lin": [0, ["C-Mine: Data Mining of Logic Common Cases for Low Power Synthesis of Better-Than-Worst-Case Designs", ["Chen-Hsuan Lin", "Lu Wan", "Deming Chen"], "https://doi.org/10.1145/2593069.2593107", "dac", 2014]], "Lu Wan": [0, ["C-Mine: Data Mining of Logic Common Cases for Low Power Synthesis of Better-Than-Worst-Case Designs", ["Chen-Hsuan Lin", "Lu Wan", "Deming Chen"], "https://doi.org/10.1145/2593069.2593107", "dac", 2014]], "Sandeep Kumar Samal": [0, ["Fast and Accurate Thermal Modeling and Optimization for Monolithic 3D ICs", ["Sandeep Kumar Samal", "Shreepad Panth", "Kambiz Samadi", "Mehdi Saedi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593140", "dac", 2014]], "Mehdi Saedi": [0, ["Fast and Accurate Thermal Modeling and Optimization for Monolithic 3D ICs", ["Sandeep Kumar Samal", "Shreepad Panth", "Kambiz Samadi", "Mehdi Saedi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2593069.2593140", "dac", 2014]], "Andrea Holler": [0, ["Hardware/Software Co-Design of Elliptic-Curve Cryptography for Resource-Constrained Applications", ["Andrea Holler", "Norbert Druml", "Christian Kreiner", "Christian Steger", "Tomaz Felicijan"], "https://doi.org/10.1145/2593069.2593148", "dac", 2014]], "Norbert Druml": [0, ["Hardware/Software Co-Design of Elliptic-Curve Cryptography for Resource-Constrained Applications", ["Andrea Holler", "Norbert Druml", "Christian Kreiner", "Christian Steger", "Tomaz Felicijan"], "https://doi.org/10.1145/2593069.2593148", "dac", 2014]], "Christian Kreiner": [0, ["Hardware/Software Co-Design of Elliptic-Curve Cryptography for Resource-Constrained Applications", ["Andrea Holler", "Norbert Druml", "Christian Kreiner", "Christian Steger", "Tomaz Felicijan"], "https://doi.org/10.1145/2593069.2593148", "dac", 2014]], "Christian Steger": [0, ["Hardware/Software Co-Design of Elliptic-Curve Cryptography for Resource-Constrained Applications", ["Andrea Holler", "Norbert Druml", "Christian Kreiner", "Christian Steger", "Tomaz Felicijan"], "https://doi.org/10.1145/2593069.2593148", "dac", 2014]], "Tomaz Felicijan": [0, ["Hardware/Software Co-Design of Elliptic-Curve Cryptography for Resource-Constrained Applications", ["Andrea Holler", "Norbert Druml", "Christian Kreiner", "Christian Steger", "Tomaz Felicijan"], "https://doi.org/10.1145/2593069.2593148", "dac", 2014]], "Hassan Eldib": [0, ["QMS: Evaluating the Side-Channel Resistance of Masked Software from Source Code", ["Hassan Eldib", "Chao Wang", "Mostafa M. I. Taha", "Patrick Schaumont"], "https://doi.org/10.1145/2593069.2593193", "dac", 2014]], "Chao Wang": [0.3783327341079712, ["QMS: Evaluating the Side-Channel Resistance of Masked Software from Source Code", ["Hassan Eldib", "Chao Wang", "Mostafa M. I. Taha", "Patrick Schaumont"], "https://doi.org/10.1145/2593069.2593193", "dac", 2014]], "Mostafa M. I. Taha": [0, ["QMS: Evaluating the Side-Channel Resistance of Masked Software from Source Code", ["Hassan Eldib", "Chao Wang", "Mostafa M. I. Taha", "Patrick Schaumont"], "https://doi.org/10.1145/2593069.2593193", "dac", 2014]], "Patrick Schaumont": [0, ["QMS: Evaluating the Side-Channel Resistance of Masked Software from Source Code", ["Hassan Eldib", "Chao Wang", "Mostafa M. I. Taha", "Patrick Schaumont"], "https://doi.org/10.1145/2593069.2593193", "dac", 2014]], "Giovanni Agosta": [0, ["A Multiple Equivalent Execution Trace Approach to Secure Cryptographic Embedded Software", ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "https://doi.org/10.1145/2593069.2593073", "dac", 2014]], "Alessandro Barenghi": [0, ["A Multiple Equivalent Execution Trace Approach to Secure Cryptographic Embedded Software", ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "https://doi.org/10.1145/2593069.2593073", "dac", 2014]], "Gerardo Pelosi": [0, ["A Multiple Equivalent Execution Trace Approach to Secure Cryptographic Embedded Software", ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "https://doi.org/10.1145/2593069.2593073", "dac", 2014]], "Michele Scandale": [0, ["A Multiple Equivalent Execution Trace Approach to Secure Cryptographic Embedded Software", ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "https://doi.org/10.1145/2593069.2593073", "dac", 2014]], "Kekai Hu": [0, ["System-Level Security for Network Processors with Hardware Monitors", ["Kekai Hu", "Tilman Wolf", "Thiago Teixeira", "Russell Tessier"], "https://doi.org/10.1145/2593069.2593226", "dac", 2014]], "Tilman Wolf": [0, ["System-Level Security for Network Processors with Hardware Monitors", ["Kekai Hu", "Tilman Wolf", "Thiago Teixeira", "Russell Tessier"], "https://doi.org/10.1145/2593069.2593226", "dac", 2014]], "Thiago Teixeira": [0, ["System-Level Security for Network Processors with Hardware Monitors", ["Kekai Hu", "Tilman Wolf", "Thiago Teixeira", "Russell Tessier"], "https://doi.org/10.1145/2593069.2593226", "dac", 2014]], "Russell Tessier": [0, ["System-Level Security for Network Processors with Hardware Monitors", ["Kekai Hu", "Tilman Wolf", "Thiago Teixeira", "Russell Tessier"], "https://doi.org/10.1145/2593069.2593226", "dac", 2014]], "Parthasarathy M. B. Rao": [0, ["Protecting SRAM-based FPGAs Against Multiple Bit Upsets Using Erasure Codes", ["Parthasarathy M. B. Rao", "Mojtaba Ebrahimi", "Razi Seyyedi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2593069.2593191", "dac", 2014]], "Mojtaba Ebrahimi": [0, ["Protecting SRAM-based FPGAs Against Multiple Bit Upsets Using Erasure Codes", ["Parthasarathy M. B. Rao", "Mojtaba Ebrahimi", "Razi Seyyedi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2593069.2593191", "dac", 2014]], "Razi Seyyedi": [0, ["Protecting SRAM-based FPGAs Against Multiple Bit Upsets Using Erasure Codes", ["Parthasarathy M. B. Rao", "Mojtaba Ebrahimi", "Razi Seyyedi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2593069.2593191", "dac", 2014]], "Rob A. Rutenbar": [0, ["The First EDA MOOC: Teaching Design Automation to Planet Earth", ["Rob A. Rutenbar"], "https://doi.org/10.1145/2593069.2593230", "dac", 2014]]}