Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: led_Mod.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "led_Mod.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "led_Mod"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : led_Mod
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Nickj\Desktop\NickFall2017\ECE_3710\FPGA_PROJECTS\assign1\led_Mod.v" into library work
Parsing module <led_Mod>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <led_Mod>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <led_Mod>.
    Related source file is "C:\Users\Nickj\Desktop\NickFall2017\ECE_3710\FPGA_PROJECTS\assign1\led_Mod.v".
    Found 2-bit register for signal <anodeState>.
    Found 11-bit register for signal <clockDivider>.
    Found 4-bit register for signal <anodes>.
    Found 4-bit register for signal <SSD_REG_OUT>.
    Found 1-bit register for signal <buttonPress>.
    Found 20-bit register for signal <dwnSmplCntr>.
    Found 20-bit register for signal <rstCntr>.
    Found 29-bit register for signal <counter>.
    Found 29-bit adder for signal <counter[28]_GND_1_o_add_26_OUT> created at line 119.
    Found 2-bit adder for signal <anodeState[1]_GND_1_o_add_31_OUT> created at line 140.
    Found 11-bit adder for signal <clockDivider[10]_GND_1_o_add_32_OUT> created at line 146.
    Found 20-bit adder for signal <dwnSmplCntr[19]_GND_1_o_add_51_OUT> created at line 235.
    Found 20-bit adder for signal <rstCntr[19]_GND_1_o_add_52_OUT> created at line 236.
    Found 4x4-bit Read Only RAM for signal <anodeState[1]_GND_1_o_wide_mux_41_OUT>
    Found 16x8-bit Read Only RAM for signal <SSD>
    Found 4-bit 3-to-1 multiplexer for signal <anodeState[1]_GND_1_o_wide_mux_40_OUT> created at line 162.
    Found 4-bit 4-to-1 multiplexer for signal <anodeState[1]_counter[28]_wide_mux_42_OUT> created at line 183.
    Found 20-bit comparator lessequal for signal <n0048> created at line 216
    Found 20-bit comparator lessequal for signal <n0050> created at line 219
    Summary:
	inferred   2 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  91 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <led_Mod> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 11-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 2
 29-bit adder                                          : 1
# Registers                                            : 8
 1-bit register                                        : 1
 11-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 2
 29-bit register                                       : 1
 4-bit register                                        : 2
# Comparators                                          : 2
 20-bit comparator lessequal                           : 2
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 3-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <led_Mod>.
The following registers are absorbed into counter <rstCntr>: 1 register on signal <rstCntr>.
The following registers are absorbed into counter <clockDivider>: 1 register on signal <clockDivider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <anodeState>: 1 register on signal <anodeState>.
The following registers are absorbed into counter <dwnSmplCntr>: 1 register on signal <dwnSmplCntr>.
INFO:Xst:3231 - The small RAM <Mram_SSD> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SSD_REG_OUT>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SSD>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_anodeState[1]_GND_1_o_wide_mux_41_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <anodeState>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <led_Mod> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 5
 11-bit up counter                                     : 1
 2-bit up counter                                      : 1
 20-bit up counter                                     : 2
 29-bit up counter                                     : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 2
 20-bit comparator lessequal                           : 2
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 4-bit 3-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <led_Mod> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block led_Mod, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 91
 Flip-Flops                                            : 91

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : led_Mod.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 330
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 57
#      LUT2                        : 57
#      LUT3                        : 3
#      LUT4                        : 31
#      LUT5                        : 1
#      LUT6                        : 19
#      MUXCY                       : 76
#      VCC                         : 1
#      XORCY                       : 80
# FlipFlops/Latches                : 91
#      FD                          : 60
#      FDE                         : 31
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 11
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              91  out of  18224     0%  
 Number of Slice LUTs:                  172  out of   9112     1%  
    Number used as Logic:               172  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    172
   Number with an unused Flip Flop:      81  out of    172    47%  
   Number with an unused LUT:             0  out of    172     0%  
   Number of fully used LUT-FF pairs:    91  out of    172    52%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
x1                                 | BUFGP                  | 91    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.908ns (Maximum Frequency: 255.876MHz)
   Minimum input arrival time before clock: 4.717ns
   Maximum output required time after clock: 4.821ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'x1'
  Clock period: 3.908ns (frequency: 255.876MHz)
  Total number of paths / destination ports: 1749 / 122
-------------------------------------------------------------------------
Delay:               3.908ns (Levels of Logic = 3)
  Source:            rstCntr_9 (FF)
  Destination:       dwnSmplCntr_2 (FF)
  Source Clock:      x1 rising
  Destination Clock: x1 rising

  Data Path: rstCntr_9 to dwnSmplCntr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  rstCntr_9 (rstCntr_9)
     LUT6:I0->O            5   0.203   0.715  PWR_1_o_rstCntr[19]_LessThan_50_o24_SW0 (N8)
     LUT6:I5->O           18   0.205   1.050  _n01271_1 (_n01271)
     LUT4:I3->O            1   0.205   0.000  dwnSmplCntr_2_rstpot (dwnSmplCntr_2_rstpot)
     FD:D                      0.102          dwnSmplCntr_2
    ----------------------------------------
    Total                      3.908ns (1.162ns logic, 2.746ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'x1'
  Total number of paths / destination ports: 332 / 74
-------------------------------------------------------------------------
Offset:              4.717ns (Levels of Logic = 23)
  Source:            bRight (PAD)
  Destination:       rstCntr_19 (FF)
  Destination Clock: x1 rising

  Data Path: bRight to rstCntr_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            47   1.222   1.609  bRight_IBUF (bRight_IBUF)
     LUT2:I0->O            1   0.203   0.000  Mcount_rstCntr_lut<0> (Mcount_rstCntr_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_rstCntr_cy<0> (Mcount_rstCntr_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<1> (Mcount_rstCntr_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<2> (Mcount_rstCntr_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<3> (Mcount_rstCntr_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<4> (Mcount_rstCntr_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<5> (Mcount_rstCntr_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<6> (Mcount_rstCntr_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<7> (Mcount_rstCntr_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<8> (Mcount_rstCntr_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<9> (Mcount_rstCntr_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<10> (Mcount_rstCntr_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<11> (Mcount_rstCntr_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<12> (Mcount_rstCntr_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<13> (Mcount_rstCntr_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<14> (Mcount_rstCntr_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<15> (Mcount_rstCntr_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<16> (Mcount_rstCntr_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_rstCntr_cy<17> (Mcount_rstCntr_cy<17>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_rstCntr_cy<18> (Mcount_rstCntr_cy<18>)
     XORCY:CI->O           1   0.180   0.684  Mcount_rstCntr_xor<19> (Mcount_rstCntr19)
     LUT2:I0->O            1   0.203   0.000  rstCntr_19_rstpot (rstCntr_19_rstpot)
     FD:D                      0.102          rstCntr_19
    ----------------------------------------
    Total                      4.717ns (2.424ns logic, 2.293ns route)
                                       (51.4% logic, 48.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'x1'
  Total number of paths / destination ports: 40 / 19
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            SSD_REG_OUT_1 (FF)
  Destination:       SSD<6> (PAD)
  Source Clock:      x1 rising

  Data Path: SSD_REG_OUT_1 to SSD<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.021  SSD_REG_OUT_1 (SSD_REG_OUT_1)
     LUT4:I0->O            1   0.203   0.579  Mram_SSD61 (SSD_6_OBUF)
     OBUF:I->O                 2.571          SSD_6_OBUF (SSD<6>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock x1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
x1             |    3.908|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.81 secs
 
--> 

Total memory usage is 296180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

