
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2014.3.1 (64-bit)
  **** SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.3.1/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.3.1/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [l:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [l:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [l:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [l:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [l:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 918.398 ; gain = 460.379
Finished Parsing XDC File [l:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/constrs_1/imports/LAB2/zyboVGA.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/constrs_1/imports/LAB2/zyboVGA.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/constrs_1/imports/LAB2/zyboVGA.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/constrs_1/imports/LAB2/zyboVGA.xdc:10]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for create_clock constraint with option '-objects [get_ports {clk}]'. [L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/constrs_1/imports/LAB2/zyboVGA.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/constrs_1/imports/LAB2/zyboVGA.xdc]
Parsing XDC File [L:/esdc-remote/lab2/lab2_extra/lab2_extra.runs/impl_1/.Xil/Vivado-4424-c4d2/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [L:/esdc-remote/lab2/lab2_extra/lab2_extra.runs/impl_1/.Xil/Vivado-4424-c4d2/dcp/design_1_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 918.398 ; gain = 728.480
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 924.113 ; gain = 0.992

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 139d4f5e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 924.113 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 16 cells.
Phase 2 Constant Propagation | Checksum: 1f81cd914

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 924.113 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 43 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 4 unconnected cells.
Phase 3 Sweep | Checksum: 1d8d906df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 924.113 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d8d906df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 924.113 ; gain = 0.000
Implement Debug Cores | Checksum: 18d64e4c2
Logic Optimization | Checksum: 18d64e4c2

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 18 newly gated: 0 Total Ports: 24
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1dfb31e9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 924.113 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1dfb31e9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 924.113 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.647 . Memory (MB): peak = 924.113 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file L:/esdc-remote/lab2/lab2_extra/lab2_extra.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 175026eb9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 924.113 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 924.113 ; gain = 0.000
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 924.113 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: bd0b24e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 924.113 ; gain = 0.000
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (1) is greater than number of available sites (0).
The following Groups of I/O terminals have not sufficient capacity: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 0 sites available on device, but needs 1 sites.
	Term: clk_in1


ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.
0. clk_in1

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |    10 | LVCMOS33(10)                                                           |                                          |        |  +3.30 |    YES |     |
| 35 |    50 |    19 | LVCMOS33(19)                                                           |                                          |        |  +3.30 |    YES |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   100 |    29 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | btn[0]               | LVCMOS33        | IOB_X0Y9             | R18                  |                      |
|        | btn[1]               | LVCMOS33        | IOB_X0Y1             | P16                  |                      |
|        | btn[3]               | LVCMOS33        | IOB_X0Y36            | Y16                  |                      |
|        | sw[1]                | LVCMOS33        | IOB_X0Y2             | P15                  |                      |
|        | sw[2]                | LVCMOS33        | IOB_X0Y41            | W13                  |                      |
|        | sw[3]                | LVCMOS33        | IOB_X0Y32            | T16                  |                      |
|        | vga_b[0]             | LVCMOS33        | IOB_X0Y21            | P20                  |                      |
|        | vga_g[1]             | LVCMOS33        | IOB_X0Y22            | N20                  |                      |
|        | vga_hs               | LVCMOS33        | IOB_X0Y23            | P19                  |                      |
|        | vga_vs               | LVCMOS33        | IOB_X0Y49            | R19                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 35     | led[0]               | LVCMOS33        | IOB_X0Y54            | M14                  |                      |
|        | led[1]               | LVCMOS33        | IOB_X0Y53            | M15                  |                      |
|        | led[2]               | LVCMOS33        | IOB_X0Y99            | G14                  |                      |
|        | led[3]               | LVCMOS33        | IOB_X0Y93            | D18                  |                      |
|        | sw[0]                | LVCMOS33        | IOB_X0Y61            | G15                  | *                    |
|        | vga_b[1]             | LVCMOS33        | IOB_X0Y85            | M20                  |                      |
|        | vga_b[2]             | LVCMOS33        | IOB_X0Y80            | K19                  |                      |
|        | vga_b[3]             | LVCMOS33        | IOB_X0Y72            | J18                  |                      |
|        | vga_b[4]             | LVCMOS33        | IOB_X0Y64            | G19                  |                      |
|        | vga_g[0]             | LVCMOS33        | IOB_X0Y71            | H18                  |                      |
|        | vga_g[2]             | LVCMOS33        | IOB_X0Y82            | L19                  |                      |
|        | vga_g[3]             | LVCMOS33        | IOB_X0Y79            | J19                  |                      |
|        | vga_g[4]             | LVCMOS33        | IOB_X0Y65            | H20                  |                      |
|        | vga_g[5]             | LVCMOS33        | IOB_X0Y69            | F20                  |                      |
|        | vga_r[0]             | LVCMOS33        | IOB_X0Y86            | M19                  |                      |
|        | vga_r[1]             | LVCMOS33        | IOB_X0Y81            | L20                  |                      |
|        | vga_r[2]             | LVCMOS33        | IOB_X0Y66            | J20                  |                      |
|        | vga_r[3]             | LVCMOS33        | IOB_X0Y63            | G20                  |                      |
|        | vga_r[4]             | LVCMOS33        | IOB_X0Y70            | F19                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

ERROR: [Place 30-69] Instance design_1_i/clk_wiz_0/inst/clkin1_ibufg (IBUF driven by I/O terminal clk_in1) is unplaced after IO placer
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
ERROR: [Place 30-68] Instance design_1_i/clk_wiz_0/inst/clkf_buf (BUFG) is not placed
ERROR: [Place 30-68] Instance design_1_i/clk_wiz_0/inst/clkin1_ibufg (IBUF) is not placed
ERROR: [Place 30-68] Instance design_1_i/clk_wiz_0/inst/clkout1_buf (BUFG) is not placed
ERROR: [Place 30-68] Instance design_1_i/clk_wiz_0/inst/mmcm_adv_inst (MMCME2_ADV) is not placed
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: bd0b24e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.448 . Memory (MB): peak = 943.195 ; gain = 19.082
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 184da4dd5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.450 . Memory (MB): peak = 943.195 ; gain = 19.082
Phase 2.1 Placer Initialization Core | Checksum: 184da4dd5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 943.195 ; gain = 19.082
Phase 2 Placer Initialization | Checksum: 184da4dd5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.454 . Memory (MB): peak = 943.195 ; gain = 19.082
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 184da4dd5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.457 . Memory (MB): peak = 943.195 ; gain = 19.082
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 2 Warnings, 2 Critical Warnings and 9 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances

    while executing
"place_design "
INFO: [Common 17-206] Exiting Vivado at Tue Oct 30 12:42:14 2018...
