Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon May 13 18:13:24 2024
| Host         : Ruhma-Rizwan running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bf16_accelerator_top_timing_summary_routed.rpt -pb bf16_accelerator_top_timing_summary_routed.pb -rpx bf16_accelerator_top_timing_summary_routed.rpx -warn_on_violation
| Design       : bf16_accelerator_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          4           
LUTAR-1    Warning           LUT drives async reset alert   3           
TIMING-16  Warning           Large setup violation          61          
TIMING-18  Warning           Missing input or output delay  121         
TIMING-20  Warning           Non-clocked latch              16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (786)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (69)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (786)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[exponent][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[exponent][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[exponent][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[exponent][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[exponent][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[exponent][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[exponent][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[exponent][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[mantissa][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[mantissa][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[mantissa][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[mantissa][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[mantissa][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[mantissa][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_a_reg[mantissa][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[exponent][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[exponent][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[exponent][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[exponent][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[exponent][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[exponent][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[exponent][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[exponent][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[mantissa][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[mantissa][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[mantissa][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[mantissa][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[mantissa][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[mantissa][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_b_reg[mantissa][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[exponent][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[exponent][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[exponent][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[exponent][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[exponent][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[exponent][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[exponent][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[exponent][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[mantissa][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[mantissa][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[mantissa][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[mantissa][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[mantissa][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[mantissa][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_c_reg[mantissa][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_one_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_one_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_one_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: addmul_module/oper_one_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: addmul_module/operand_c_one_reg[sign]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: addmul_module/product_sign_one_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (69)
-------------------------------
 There are 69 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.374      -92.734                     62                  149        0.062        0.000                      0                  149        4.500        0.000                       0                   261  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.374      -92.734                     62                  149        0.062        0.000                      0                  149        4.500        0.000                       0                   261  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           62  Failing Endpoints,  Worst Slack       -2.374ns,  Total Violation      -92.734ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.374ns  (required time - arrival time)
  Source:                 addmul_module/product_exp_one_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.333ns  (logic 5.028ns (40.770%)  route 7.305ns (59.230%))
  Logic Levels:           23  (CARRY4=13 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 15.352 - 10.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.632     6.102    addmul_module/CLK
    SLICE_X45Y91         FDRE                                         r  addmul_module/product_exp_one_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.456     6.558 r  addmul_module/product_exp_one_reg[5]_replica/Q
                         net (fo=6, routed)           0.790     7.348    addmul_module/product_exp_one[5]_repN
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.868 r  addmul_module/sum_mantissa2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.868    addmul_module/sum_mantissa2_carry_i_9_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.087 r  addmul_module/sum_mantissa2_carry_i_68/O[0]
                         net (fo=2, routed)           0.823     8.910    addmul_module/aligned_addend_mantissa10_out[8]
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.295     9.205 r  addmul_module/sum_mantissa2_carry_i_35/O
                         net (fo=28, routed)          0.858    10.064    addmul_module/sum_mantissa2_carry_i_35_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I3_O)        0.124    10.188 r  addmul_module/sum_mantissa2_carry_i_71/O
                         net (fo=1, routed)           0.430    10.618    addmul_module/sum_mantissa2_carry_i_71_n_0
    SLICE_X49Y92         LUT3 (Prop_lut3_I2_O)        0.124    10.742 r  addmul_module/sum_mantissa2_carry_i_38/O
                         net (fo=2, routed)           0.361    11.103    addmul_module/sum_mantissa2_carry_i_38_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.227 f  addmul_module/sum_mantissa2_carry__0_i_10/O
                         net (fo=4, routed)           0.858    12.086    addmul_module/aligned_addend_mantissa[14]
    SLICE_X46Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.210 r  addmul_module/sum_mantissa2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.210    addmul_module/sum_mantissa2_carry__0_i_5_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.586 r  addmul_module/sum_mantissa2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.586    addmul_module/sum_mantissa2_carry__0_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  addmul_module/sum_mantissa2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.703    addmul_module/sum_mantissa2_carry__1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  addmul_module/sum_mantissa2_carry__2/CO[3]
                         net (fo=36, routed)          0.697    13.517    addmul_module/sum_mantissa2
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.124    13.641 r  addmul_module/aligned_sum_mantissa_one[4]_i_4/O
                         net (fo=1, routed)           0.978    14.619    addmul_module/sum_mantissa1
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    15.252 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.252    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.594    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.708    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.822    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.936    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.249 r  addmul_module/aligned_sum_mantissa_one_reg[31]_i_1/O[3]
                         net (fo=44, routed)          0.533    16.781    addmul_module/p_0_in__0[32]
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.306    17.087 r  addmul_module/sum_exp_one[6]_i_2_comp/O
                         net (fo=1, routed)           0.301    17.388    addmul_module/sum_exp_one[6]_i_2_n_0_repN
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.512 r  addmul_module/sum_exp_one[5]_i_2_comp/O
                         net (fo=1, routed)           0.412    17.924    addmul_module/sum_exp_one[5]_i_2_n_0_repN
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    18.048 r  addmul_module/sum_exp_one[9]_i_2_comp_1/O
                         net (fo=2, routed)           0.263    18.311    addmul_module/sum_exp_one[9]_i_2_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I3_O)        0.124    18.435 r  addmul_module/sum_exp_one[9]_i_1/O
                         net (fo=1, routed)           0.000    18.435    addmul_module/sum_exp[9]
    SLICE_X41Y95         FDRE                                         r  addmul_module/sum_exp_one_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.302    13.133    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.100    13.233 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.512    13.745    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.836 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.515    15.352    addmul_module/CLK
    SLICE_X41Y95         FDRE                                         r  addmul_module/sum_exp_one_reg[9]/C
                         clock pessimism              0.714    16.065    
                         clock uncertainty           -0.035    16.030    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)        0.031    16.061    addmul_module/sum_exp_one_reg[9]
  -------------------------------------------------------------------
                         required time                         16.061    
                         arrival time                         -18.435    
  -------------------------------------------------------------------
                         slack                                 -2.374    

Slack (VIOLATED) :        -2.362ns  (required time - arrival time)
  Source:                 addmul_module/product_exp_one_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.372ns  (logic 5.028ns (40.641%)  route 7.344ns (59.359%))
  Logic Levels:           23  (CARRY4=13 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 15.353 - 10.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.632     6.102    addmul_module/CLK
    SLICE_X45Y91         FDRE                                         r  addmul_module/product_exp_one_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.456     6.558 r  addmul_module/product_exp_one_reg[5]_replica/Q
                         net (fo=6, routed)           0.790     7.348    addmul_module/product_exp_one[5]_repN
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.868 r  addmul_module/sum_mantissa2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.868    addmul_module/sum_mantissa2_carry_i_9_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.087 r  addmul_module/sum_mantissa2_carry_i_68/O[0]
                         net (fo=2, routed)           0.823     8.910    addmul_module/aligned_addend_mantissa10_out[8]
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.295     9.205 r  addmul_module/sum_mantissa2_carry_i_35/O
                         net (fo=28, routed)          0.858    10.064    addmul_module/sum_mantissa2_carry_i_35_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I3_O)        0.124    10.188 r  addmul_module/sum_mantissa2_carry_i_71/O
                         net (fo=1, routed)           0.430    10.618    addmul_module/sum_mantissa2_carry_i_71_n_0
    SLICE_X49Y92         LUT3 (Prop_lut3_I2_O)        0.124    10.742 r  addmul_module/sum_mantissa2_carry_i_38/O
                         net (fo=2, routed)           0.361    11.103    addmul_module/sum_mantissa2_carry_i_38_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.227 f  addmul_module/sum_mantissa2_carry__0_i_10/O
                         net (fo=4, routed)           0.858    12.086    addmul_module/aligned_addend_mantissa[14]
    SLICE_X46Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.210 r  addmul_module/sum_mantissa2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.210    addmul_module/sum_mantissa2_carry__0_i_5_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.586 r  addmul_module/sum_mantissa2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.586    addmul_module/sum_mantissa2_carry__0_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  addmul_module/sum_mantissa2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.703    addmul_module/sum_mantissa2_carry__1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  addmul_module/sum_mantissa2_carry__2/CO[3]
                         net (fo=36, routed)          0.697    13.517    addmul_module/sum_mantissa2
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.124    13.641 r  addmul_module/aligned_sum_mantissa_one[4]_i_4/O
                         net (fo=1, routed)           0.978    14.619    addmul_module/sum_mantissa1
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    15.252 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.252    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.594    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.708    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.822    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.936    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.249 f  addmul_module/aligned_sum_mantissa_one_reg[31]_i_1/O[3]
                         net (fo=44, routed)          0.602    16.851    addmul_module/p_0_in__0[32]
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.306    17.157 r  addmul_module/sum_exp_one[2]_i_4/O
                         net (fo=1, routed)           0.151    17.308    addmul_module/sum_exp_one[2]_i_4_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.432 r  addmul_module/sum_exp_one[3]_i_2/O
                         net (fo=5, routed)           0.339    17.771    addmul_module/sum_exp_one[3]_i_2_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    17.895 r  addmul_module/sum_exp_one[4]_i_2/O
                         net (fo=1, routed)           0.455    18.350    addmul_module/sum_exp_one[4]_i_2_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.124    18.474 r  addmul_module/sum_exp_one[4]_i_1/O
                         net (fo=1, routed)           0.000    18.474    addmul_module/sum_exp[4]
    SLICE_X38Y97         FDRE                                         r  addmul_module/sum_exp_one_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.302    13.133    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.100    13.233 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.512    13.745    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.836 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.516    15.353    addmul_module/CLK
    SLICE_X38Y97         FDRE                                         r  addmul_module/sum_exp_one_reg[4]/C
                         clock pessimism              0.714    16.066    
                         clock uncertainty           -0.035    16.031    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.081    16.112    addmul_module/sum_exp_one_reg[4]
  -------------------------------------------------------------------
                         required time                         16.112    
                         arrival time                         -18.474    
  -------------------------------------------------------------------
                         slack                                 -2.362    

Slack (VIOLATED) :        -2.356ns  (required time - arrival time)
  Source:                 addmul_module/product_exp_one_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.328ns  (logic 5.152ns (41.792%)  route 7.176ns (58.208%))
  Logic Levels:           24  (CARRY4=13 LUT3=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.349ns = ( 15.349 - 10.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.632     6.102    addmul_module/CLK
    SLICE_X45Y91         FDRE                                         r  addmul_module/product_exp_one_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.456     6.558 r  addmul_module/product_exp_one_reg[5]_replica/Q
                         net (fo=6, routed)           0.790     7.348    addmul_module/product_exp_one[5]_repN
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.868 r  addmul_module/sum_mantissa2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.868    addmul_module/sum_mantissa2_carry_i_9_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.087 r  addmul_module/sum_mantissa2_carry_i_68/O[0]
                         net (fo=2, routed)           0.823     8.910    addmul_module/aligned_addend_mantissa10_out[8]
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.295     9.205 r  addmul_module/sum_mantissa2_carry_i_35/O
                         net (fo=28, routed)          0.858    10.064    addmul_module/sum_mantissa2_carry_i_35_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I3_O)        0.124    10.188 r  addmul_module/sum_mantissa2_carry_i_71/O
                         net (fo=1, routed)           0.430    10.618    addmul_module/sum_mantissa2_carry_i_71_n_0
    SLICE_X49Y92         LUT3 (Prop_lut3_I2_O)        0.124    10.742 r  addmul_module/sum_mantissa2_carry_i_38/O
                         net (fo=2, routed)           0.361    11.103    addmul_module/sum_mantissa2_carry_i_38_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.227 f  addmul_module/sum_mantissa2_carry__0_i_10/O
                         net (fo=4, routed)           0.858    12.086    addmul_module/aligned_addend_mantissa[14]
    SLICE_X46Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.210 r  addmul_module/sum_mantissa2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.210    addmul_module/sum_mantissa2_carry__0_i_5_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.586 r  addmul_module/sum_mantissa2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.586    addmul_module/sum_mantissa2_carry__0_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  addmul_module/sum_mantissa2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.703    addmul_module/sum_mantissa2_carry__1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  addmul_module/sum_mantissa2_carry__2/CO[3]
                         net (fo=36, routed)          0.697    13.517    addmul_module/sum_mantissa2
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.124    13.641 r  addmul_module/aligned_sum_mantissa_one[4]_i_4/O
                         net (fo=1, routed)           0.978    14.619    addmul_module/sum_mantissa1
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    15.252 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.252    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.594    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.708    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.822    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.936    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.249 f  addmul_module/aligned_sum_mantissa_one_reg[31]_i_1/O[3]
                         net (fo=44, routed)          0.602    16.851    addmul_module/p_0_in__0[32]
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.306    17.157 r  addmul_module/sum_exp_one[2]_i_4/O
                         net (fo=1, routed)           0.151    17.308    addmul_module/sum_exp_one[2]_i_4_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.432 r  addmul_module/sum_exp_one[3]_i_2/O
                         net (fo=5, routed)           0.180    17.612    addmul_module/sum_exp_one[3]_i_2_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I2_O)        0.124    17.736 r  addmul_module/sum_exp_one[5]_i_2/O
                         net (fo=2, routed)           0.297    18.033    addmul_module/sum_exp_one[5]_i_2_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.124    18.157 r  addmul_module/sum_exp_one[6]_i_2/O
                         net (fo=1, routed)           0.149    18.306    addmul_module/sum_exp_one[6]_i_2_n_0
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124    18.430 r  addmul_module/sum_exp_one[6]_i_1/O
                         net (fo=1, routed)           0.000    18.430    addmul_module/sum_exp_one[6]_i_1_n_0
    SLICE_X43Y96         FDRE                                         r  addmul_module/sum_exp_one_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.302    13.133    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.100    13.233 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.512    13.745    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.836 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.512    15.349    addmul_module/CLK
    SLICE_X43Y96         FDRE                                         r  addmul_module/sum_exp_one_reg[6]/C
                         clock pessimism              0.730    16.078    
                         clock uncertainty           -0.035    16.043    
    SLICE_X43Y96         FDRE (Setup_fdre_C_D)        0.031    16.074    addmul_module/sum_exp_one_reg[6]
  -------------------------------------------------------------------
                         required time                         16.074    
                         arrival time                         -18.430    
  -------------------------------------------------------------------
                         slack                                 -2.356    

Slack (VIOLATED) :        -2.343ns  (required time - arrival time)
  Source:                 addmul_module/product_exp_one_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.351ns  (logic 5.028ns (40.709%)  route 7.323ns (59.291%))
  Logic Levels:           23  (CARRY4=13 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 15.353 - 10.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.632     6.102    addmul_module/CLK
    SLICE_X45Y91         FDRE                                         r  addmul_module/product_exp_one_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.456     6.558 r  addmul_module/product_exp_one_reg[5]_replica/Q
                         net (fo=6, routed)           0.790     7.348    addmul_module/product_exp_one[5]_repN
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.868 r  addmul_module/sum_mantissa2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.868    addmul_module/sum_mantissa2_carry_i_9_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.087 r  addmul_module/sum_mantissa2_carry_i_68/O[0]
                         net (fo=2, routed)           0.823     8.910    addmul_module/aligned_addend_mantissa10_out[8]
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.295     9.205 r  addmul_module/sum_mantissa2_carry_i_35/O
                         net (fo=28, routed)          0.858    10.064    addmul_module/sum_mantissa2_carry_i_35_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I3_O)        0.124    10.188 r  addmul_module/sum_mantissa2_carry_i_71/O
                         net (fo=1, routed)           0.430    10.618    addmul_module/sum_mantissa2_carry_i_71_n_0
    SLICE_X49Y92         LUT3 (Prop_lut3_I2_O)        0.124    10.742 r  addmul_module/sum_mantissa2_carry_i_38/O
                         net (fo=2, routed)           0.361    11.103    addmul_module/sum_mantissa2_carry_i_38_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.227 f  addmul_module/sum_mantissa2_carry__0_i_10/O
                         net (fo=4, routed)           0.858    12.086    addmul_module/aligned_addend_mantissa[14]
    SLICE_X46Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.210 r  addmul_module/sum_mantissa2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.210    addmul_module/sum_mantissa2_carry__0_i_5_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.586 r  addmul_module/sum_mantissa2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.586    addmul_module/sum_mantissa2_carry__0_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  addmul_module/sum_mantissa2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.703    addmul_module/sum_mantissa2_carry__1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  addmul_module/sum_mantissa2_carry__2/CO[3]
                         net (fo=36, routed)          0.697    13.517    addmul_module/sum_mantissa2
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.124    13.641 r  addmul_module/aligned_sum_mantissa_one[4]_i_4/O
                         net (fo=1, routed)           0.978    14.619    addmul_module/sum_mantissa1
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    15.252 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.252    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.594    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.708    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.822    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.936    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.249 f  addmul_module/aligned_sum_mantissa_one_reg[31]_i_1/O[3]
                         net (fo=44, routed)          0.602    16.851    addmul_module/p_0_in__0[32]
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.306    17.157 r  addmul_module/sum_exp_one[2]_i_4/O
                         net (fo=1, routed)           0.151    17.308    addmul_module/sum_exp_one[2]_i_4_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.432 r  addmul_module/sum_exp_one[3]_i_2/O
                         net (fo=5, routed)           0.180    17.612    addmul_module/sum_exp_one[3]_i_2_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I2_O)        0.124    17.736 r  addmul_module/sum_exp_one[5]_i_2/O
                         net (fo=2, routed)           0.593    18.329    addmul_module/sum_exp_one[5]_i_2_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I4_O)        0.124    18.453 r  addmul_module/sum_exp_one[5]_i_1/O
                         net (fo=1, routed)           0.000    18.453    addmul_module/sum_exp[5]
    SLICE_X38Y97         FDRE                                         r  addmul_module/sum_exp_one_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.302    13.133    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.100    13.233 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.512    13.745    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.836 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.516    15.353    addmul_module/CLK
    SLICE_X38Y97         FDRE                                         r  addmul_module/sum_exp_one_reg[5]/C
                         clock pessimism              0.714    16.066    
                         clock uncertainty           -0.035    16.031    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.079    16.110    addmul_module/sum_exp_one_reg[5]
  -------------------------------------------------------------------
                         required time                         16.110    
                         arrival time                         -18.453    
  -------------------------------------------------------------------
                         slack                                 -2.343    

Slack (VIOLATED) :        -2.326ns  (required time - arrival time)
  Source:                 addmul_module/product_exp_one_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.329ns  (logic 5.024ns (40.750%)  route 7.305ns (59.250%))
  Logic Levels:           23  (CARRY4=13 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 15.352 - 10.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.632     6.102    addmul_module/CLK
    SLICE_X45Y91         FDRE                                         r  addmul_module/product_exp_one_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.456     6.558 r  addmul_module/product_exp_one_reg[5]_replica/Q
                         net (fo=6, routed)           0.790     7.348    addmul_module/product_exp_one[5]_repN
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.868 r  addmul_module/sum_mantissa2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.868    addmul_module/sum_mantissa2_carry_i_9_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.087 r  addmul_module/sum_mantissa2_carry_i_68/O[0]
                         net (fo=2, routed)           0.823     8.910    addmul_module/aligned_addend_mantissa10_out[8]
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.295     9.205 r  addmul_module/sum_mantissa2_carry_i_35/O
                         net (fo=28, routed)          0.858    10.064    addmul_module/sum_mantissa2_carry_i_35_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I3_O)        0.124    10.188 r  addmul_module/sum_mantissa2_carry_i_71/O
                         net (fo=1, routed)           0.430    10.618    addmul_module/sum_mantissa2_carry_i_71_n_0
    SLICE_X49Y92         LUT3 (Prop_lut3_I2_O)        0.124    10.742 r  addmul_module/sum_mantissa2_carry_i_38/O
                         net (fo=2, routed)           0.361    11.103    addmul_module/sum_mantissa2_carry_i_38_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.227 f  addmul_module/sum_mantissa2_carry__0_i_10/O
                         net (fo=4, routed)           0.858    12.086    addmul_module/aligned_addend_mantissa[14]
    SLICE_X46Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.210 r  addmul_module/sum_mantissa2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.210    addmul_module/sum_mantissa2_carry__0_i_5_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.586 r  addmul_module/sum_mantissa2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.586    addmul_module/sum_mantissa2_carry__0_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  addmul_module/sum_mantissa2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.703    addmul_module/sum_mantissa2_carry__1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  addmul_module/sum_mantissa2_carry__2/CO[3]
                         net (fo=36, routed)          0.697    13.517    addmul_module/sum_mantissa2
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.124    13.641 r  addmul_module/aligned_sum_mantissa_one[4]_i_4/O
                         net (fo=1, routed)           0.978    14.619    addmul_module/sum_mantissa1
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    15.252 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.252    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.594    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.708    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.822    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.936    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.249 r  addmul_module/aligned_sum_mantissa_one_reg[31]_i_1/O[3]
                         net (fo=44, routed)          0.533    16.781    addmul_module/p_0_in__0[32]
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.306    17.087 r  addmul_module/sum_exp_one[6]_i_2_comp/O
                         net (fo=1, routed)           0.301    17.388    addmul_module/sum_exp_one[6]_i_2_n_0_repN
    SLICE_X41Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.512 r  addmul_module/sum_exp_one[5]_i_2_comp/O
                         net (fo=1, routed)           0.412    17.924    addmul_module/sum_exp_one[5]_i_2_n_0_repN
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124    18.048 r  addmul_module/sum_exp_one[9]_i_2_comp_1/O
                         net (fo=2, routed)           0.263    18.311    addmul_module/sum_exp_one[9]_i_2_n_0
    SLICE_X41Y95         LUT4 (Prop_lut4_I3_O)        0.120    18.431 r  addmul_module/sum_exp_one[8]_i_1/O
                         net (fo=1, routed)           0.000    18.431    addmul_module/sum_exp[8]
    SLICE_X41Y95         FDRE                                         r  addmul_module/sum_exp_one_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.302    13.133    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.100    13.233 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.512    13.745    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.836 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.515    15.352    addmul_module/CLK
    SLICE_X41Y95         FDRE                                         r  addmul_module/sum_exp_one_reg[8]/C
                         clock pessimism              0.714    16.065    
                         clock uncertainty           -0.035    16.030    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)        0.075    16.105    addmul_module/sum_exp_one_reg[8]
  -------------------------------------------------------------------
                         required time                         16.105    
                         arrival time                         -18.431    
  -------------------------------------------------------------------
                         slack                                 -2.326    

Slack (VIOLATED) :        -2.073ns  (required time - arrival time)
  Source:                 addmul_module/product_exp_one_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.992ns  (logic 4.904ns (40.893%)  route 7.088ns (59.107%))
  Logic Levels:           22  (CARRY4=13 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.342ns = ( 15.342 - 10.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.632     6.102    addmul_module/CLK
    SLICE_X45Y91         FDRE                                         r  addmul_module/product_exp_one_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.456     6.558 r  addmul_module/product_exp_one_reg[5]_replica/Q
                         net (fo=6, routed)           0.790     7.348    addmul_module/product_exp_one[5]_repN
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.868 r  addmul_module/sum_mantissa2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.868    addmul_module/sum_mantissa2_carry_i_9_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.087 r  addmul_module/sum_mantissa2_carry_i_68/O[0]
                         net (fo=2, routed)           0.823     8.910    addmul_module/aligned_addend_mantissa10_out[8]
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.295     9.205 r  addmul_module/sum_mantissa2_carry_i_35/O
                         net (fo=28, routed)          0.858    10.064    addmul_module/sum_mantissa2_carry_i_35_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I3_O)        0.124    10.188 r  addmul_module/sum_mantissa2_carry_i_71/O
                         net (fo=1, routed)           0.430    10.618    addmul_module/sum_mantissa2_carry_i_71_n_0
    SLICE_X49Y92         LUT3 (Prop_lut3_I2_O)        0.124    10.742 r  addmul_module/sum_mantissa2_carry_i_38/O
                         net (fo=2, routed)           0.361    11.103    addmul_module/sum_mantissa2_carry_i_38_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.227 f  addmul_module/sum_mantissa2_carry__0_i_10/O
                         net (fo=4, routed)           0.858    12.086    addmul_module/aligned_addend_mantissa[14]
    SLICE_X46Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.210 r  addmul_module/sum_mantissa2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.210    addmul_module/sum_mantissa2_carry__0_i_5_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.586 r  addmul_module/sum_mantissa2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.586    addmul_module/sum_mantissa2_carry__0_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  addmul_module/sum_mantissa2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.703    addmul_module/sum_mantissa2_carry__1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  addmul_module/sum_mantissa2_carry__2/CO[3]
                         net (fo=36, routed)          0.697    13.517    addmul_module/sum_mantissa2
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.124    13.641 r  addmul_module/aligned_sum_mantissa_one[4]_i_4/O
                         net (fo=1, routed)           0.978    14.619    addmul_module/sum_mantissa1
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    15.252 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.252    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.594    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.708    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.822    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.936    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.249 f  addmul_module/aligned_sum_mantissa_one_reg[31]_i_1/O[3]
                         net (fo=44, routed)          0.840    17.089    addmul_module/p_0_in__0[32]
    SLICE_X38Y100        LUT6 (Prop_lut6_I5_O)        0.306    17.395 r  addmul_module/sum_exp_one[7]_i_2_comp/O
                         net (fo=1, routed)           0.165    17.560    addmul_module/sum_exp_one[7]_i_2_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I5_O)        0.124    17.684 r  addmul_module/sum_exp_one[5]_i_2_comp_1/O
                         net (fo=1, routed)           0.286    17.970    addmul_module/sum_exp_one[5]_i_2_n_0_repN_1
    SLICE_X38Y100        LUT6 (Prop_lut6_I5_O)        0.124    18.094 r  addmul_module/sum_exp_one[7]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    18.094    addmul_module/sum_exp[7]
    SLICE_X38Y100        FDRE                                         r  addmul_module/sum_exp_one_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.302    13.133    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.100    13.233 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.512    13.745    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.836 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.506    15.342    addmul_module/CLK
    SLICE_X38Y100        FDRE                                         r  addmul_module/sum_exp_one_reg[7]/C
                         clock pessimism              0.634    15.975    
                         clock uncertainty           -0.035    15.940    
    SLICE_X38Y100        FDRE (Setup_fdre_C_D)        0.081    16.021    addmul_module/sum_exp_one_reg[7]
  -------------------------------------------------------------------
                         required time                         16.021    
                         arrival time                         -18.094    
  -------------------------------------------------------------------
                         slack                                 -2.073    

Slack (VIOLATED) :        -1.937ns  (required time - arrival time)
  Source:                 addmul_module/product_exp_one_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/sum_exp_one_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.946ns  (logic 4.904ns (41.052%)  route 7.042ns (58.948%))
  Logic Levels:           22  (CARRY4=13 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 15.352 - 10.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.632     6.102    addmul_module/CLK
    SLICE_X45Y91         FDRE                                         r  addmul_module/product_exp_one_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.456     6.558 r  addmul_module/product_exp_one_reg[5]_replica/Q
                         net (fo=6, routed)           0.790     7.348    addmul_module/product_exp_one[5]_repN
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.868 r  addmul_module/sum_mantissa2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.868    addmul_module/sum_mantissa2_carry_i_9_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.087 r  addmul_module/sum_mantissa2_carry_i_68/O[0]
                         net (fo=2, routed)           0.823     8.910    addmul_module/aligned_addend_mantissa10_out[8]
    SLICE_X45Y93         LUT5 (Prop_lut5_I2_O)        0.295     9.205 r  addmul_module/sum_mantissa2_carry_i_35/O
                         net (fo=28, routed)          0.858    10.064    addmul_module/sum_mantissa2_carry_i_35_n_0
    SLICE_X51Y91         LUT5 (Prop_lut5_I3_O)        0.124    10.188 r  addmul_module/sum_mantissa2_carry_i_71/O
                         net (fo=1, routed)           0.430    10.618    addmul_module/sum_mantissa2_carry_i_71_n_0
    SLICE_X49Y92         LUT3 (Prop_lut3_I2_O)        0.124    10.742 r  addmul_module/sum_mantissa2_carry_i_38/O
                         net (fo=2, routed)           0.361    11.103    addmul_module/sum_mantissa2_carry_i_38_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.227 f  addmul_module/sum_mantissa2_carry__0_i_10/O
                         net (fo=4, routed)           0.858    12.086    addmul_module/aligned_addend_mantissa[14]
    SLICE_X46Y91         LUT4 (Prop_lut4_I1_O)        0.124    12.210 r  addmul_module/sum_mantissa2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.210    addmul_module/sum_mantissa2_carry__0_i_5_n_0
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.586 r  addmul_module/sum_mantissa2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.586    addmul_module/sum_mantissa2_carry__0_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  addmul_module/sum_mantissa2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.703    addmul_module/sum_mantissa2_carry__1_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  addmul_module/sum_mantissa2_carry__2/CO[3]
                         net (fo=36, routed)          0.697    13.517    addmul_module/sum_mantissa2
    SLICE_X47Y95         LUT3 (Prop_lut3_I0_O)        0.124    13.641 r  addmul_module/aligned_sum_mantissa_one[4]_i_4/O
                         net (fo=1, routed)           0.978    14.619    addmul_module/sum_mantissa1
    SLICE_X44Y90         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    15.252 r  addmul_module/aligned_sum_mantissa_one_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.252    addmul_module/aligned_sum_mantissa_one_reg[4]_i_2_n_0
    SLICE_X44Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.366 r  addmul_module/aligned_sum_mantissa_one_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    addmul_module/aligned_sum_mantissa_one_reg[8]_i_2_n_0
    SLICE_X44Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  addmul_module/aligned_sum_mantissa_one_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.480    addmul_module/aligned_sum_mantissa_one_reg[12]_i_2_n_0
    SLICE_X44Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  addmul_module/aligned_sum_mantissa_one_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.594    addmul_module/aligned_sum_mantissa_one_reg[16]_i_2_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.708 r  addmul_module/aligned_sum_mantissa_one_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.708    addmul_module/aligned_sum_mantissa_one_reg[20]_i_2_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.822 r  addmul_module/aligned_sum_mantissa_one_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.822    addmul_module/aligned_sum_mantissa_one_reg[24]_i_2_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.936 r  addmul_module/aligned_sum_mantissa_one_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.936    addmul_module/aligned_sum_mantissa_one_reg[28]_i_2_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.249 f  addmul_module/aligned_sum_mantissa_one_reg[31]_i_1/O[3]
                         net (fo=44, routed)          0.602    16.851    addmul_module/p_0_in__0[32]
    SLICE_X45Y96         LUT6 (Prop_lut6_I0_O)        0.306    17.157 r  addmul_module/sum_exp_one[2]_i_4/O
                         net (fo=1, routed)           0.151    17.308    addmul_module/sum_exp_one[2]_i_4_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I5_O)        0.124    17.432 r  addmul_module/sum_exp_one[3]_i_2/O
                         net (fo=5, routed)           0.492    17.924    addmul_module/sum_exp_one[3]_i_2_n_0
    SLICE_X38Y96         LUT6 (Prop_lut6_I4_O)        0.124    18.048 r  addmul_module/sum_exp_one[3]_i_1/O
                         net (fo=1, routed)           0.000    18.048    addmul_module/sum_exp[3]
    SLICE_X38Y96         FDRE                                         r  addmul_module/sum_exp_one_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.302    13.133    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.100    13.233 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.512    13.745    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.836 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.515    15.352    addmul_module/CLK
    SLICE_X38Y96         FDRE                                         r  addmul_module/sum_exp_one_reg[3]/C
                         clock pessimism              0.714    16.065    
                         clock uncertainty           -0.035    16.030    
    SLICE_X38Y96         FDRE (Setup_fdre_C_D)        0.081    16.111    addmul_module/sum_exp_one_reg[3]
  -------------------------------------------------------------------
                         required time                         16.111    
                         arrival time                         -18.048    
  -------------------------------------------------------------------
                         slack                                 -1.937    

Slack (VIOLATED) :        -1.824ns  (required time - arrival time)
  Source:                 addmul_module/aligned_sum_mantissa_one_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.773ns  (logic 3.086ns (26.213%)  route 8.687ns (73.787%))
  Logic Levels:           15  (CARRY4=2 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 15.336 - 10.000 ) 
    Source Clock Delay      (SCD):    6.096ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.626     6.096    addmul_module/CLK
    SLICE_X41Y102        FDRE                                         r  addmul_module/aligned_sum_mantissa_one_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.456     6.552 r  addmul_module/aligned_sum_mantissa_one_reg[19]/Q
                         net (fo=6, routed)           0.720     7.271    addmul_module/aligned_sum_mantissa_one[19]
    SLICE_X40Y102        LUT4 (Prop_lut4_I0_O)        0.124     7.395 r  addmul_module/final_exp0__1_carry_i_35/O
                         net (fo=1, routed)           0.762     8.158    addmul_module/final_exp0__1_carry_i_35_n_0
    SLICE_X40Y102        LUT5 (Prop_lut5_I0_O)        0.124     8.282 f  addmul_module/final_exp0__1_carry_i_17/O
                         net (fo=1, routed)           1.091     9.373    addmul_module/final_exp0__1_carry_i_17_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.497 r  addmul_module/final_exp0__1_carry_i_10/O
                         net (fo=17, routed)          0.642    10.139    addmul_module/final_exp0__1_carry_i_10_n_0
    SLICE_X43Y99         LUT4 (Prop_lut4_I1_O)        0.124    10.263 r  addmul_module/final_exp0__1_carry_i_11/O
                         net (fo=36, routed)          0.680    10.943    addmul_module/final_exp0__1_carry_i_11_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.067 r  addmul_module/fpcsr[0]_i_12/O
                         net (fo=3, routed)           1.085    12.152    addmul_module/fpcsr[0]_i_12_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I1_O)        0.124    12.276 r  addmul_module/result[6]_i_25/O
                         net (fo=1, routed)           0.779    13.055    addmul_module/result[6]_i_25_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.124    13.179 f  addmul_module/result[6]_i_10/O
                         net (fo=2, routed)           0.514    13.693    addmul_module/result[6]_i_10_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  addmul_module/result[6]_i_3__0/O
                         net (fo=10, routed)          0.648    14.465    addmul_module/result[6]_i_3__0_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.589 r  addmul_module/final_exp0__1_carry_i_7/O
                         net (fo=1, routed)           0.000    14.589    addmul_module/final_exp0__1_carry_i_7_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.102 r  addmul_module/final_exp0__1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.102    addmul_module/final_exp0__1_carry_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.425 r  addmul_module/final_exp0__1_carry__0/O[1]
                         net (fo=3, routed)           0.671    16.096    addmul_module/final_exp0__1_carry__0_n_6
    SLICE_X47Y102        LUT4 (Prop_lut4_I1_O)        0.306    16.402 r  addmul_module/fpcsr[1]_i_2/O
                         net (fo=2, routed)           0.313    16.715    addmul_module/fpcsr[1]_i_2_n_0
    SLICE_X46Y103        LUT4 (Prop_lut4_I3_O)        0.124    16.839 f  addmul_module/fpcsr[2]_i_1_comp/O
                         net (fo=1, routed)           0.289    17.128    addmul_module/overflow_repN
    SLICE_X47Y104        LUT6 (Prop_lut6_I5_O)        0.124    17.252 f  addmul_module/result[6]_i_7_comp_1/O
                         net (fo=7, routed)           0.493    17.745    addmul_module/result[6]_i_7_n_0
    SLICE_X48Y103        LUT6 (Prop_lut6_I0_O)        0.124    17.869 r  addmul_module/result[4]_i_1__1/O
                         net (fo=1, routed)           0.000    17.869    addmul_module/result_o[4]
    SLICE_X48Y103        FDCE                                         r  addmul_module/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.302    13.133    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.100    13.233 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.512    13.745    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.836 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.500    15.336    addmul_module/CLK
    SLICE_X48Y103        FDCE                                         r  addmul_module/result_reg[4]/C
                         clock pessimism              0.712    16.048    
                         clock uncertainty           -0.035    16.012    
    SLICE_X48Y103        FDCE (Setup_fdce_C_D)        0.032    16.044    addmul_module/result_reg[4]
  -------------------------------------------------------------------
                         required time                         16.044    
                         arrival time                         -17.869    
  -------------------------------------------------------------------
                         slack                                 -1.824    

Slack (VIOLATED) :        -1.823ns  (required time - arrival time)
  Source:                 addmul_module/aligned_sum_mantissa_one_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.770ns  (logic 3.086ns (26.219%)  route 8.684ns (73.781%))
  Logic Levels:           15  (CARRY4=2 LUT4=4 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.337ns = ( 15.337 - 10.000 ) 
    Source Clock Delay      (SCD):    6.096ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.626     6.096    addmul_module/CLK
    SLICE_X41Y102        FDRE                                         r  addmul_module/aligned_sum_mantissa_one_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.456     6.552 r  addmul_module/aligned_sum_mantissa_one_reg[19]/Q
                         net (fo=6, routed)           0.720     7.271    addmul_module/aligned_sum_mantissa_one[19]
    SLICE_X40Y102        LUT4 (Prop_lut4_I0_O)        0.124     7.395 r  addmul_module/final_exp0__1_carry_i_35/O
                         net (fo=1, routed)           0.762     8.158    addmul_module/final_exp0__1_carry_i_35_n_0
    SLICE_X40Y102        LUT5 (Prop_lut5_I0_O)        0.124     8.282 f  addmul_module/final_exp0__1_carry_i_17/O
                         net (fo=1, routed)           1.091     9.373    addmul_module/final_exp0__1_carry_i_17_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.497 r  addmul_module/final_exp0__1_carry_i_10/O
                         net (fo=17, routed)          0.642    10.139    addmul_module/final_exp0__1_carry_i_10_n_0
    SLICE_X43Y99         LUT4 (Prop_lut4_I1_O)        0.124    10.263 r  addmul_module/final_exp0__1_carry_i_11/O
                         net (fo=36, routed)          0.680    10.943    addmul_module/final_exp0__1_carry_i_11_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.067 r  addmul_module/fpcsr[0]_i_12/O
                         net (fo=3, routed)           1.085    12.152    addmul_module/fpcsr[0]_i_12_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I1_O)        0.124    12.276 r  addmul_module/result[6]_i_25/O
                         net (fo=1, routed)           0.779    13.055    addmul_module/result[6]_i_25_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.124    13.179 f  addmul_module/result[6]_i_10/O
                         net (fo=2, routed)           0.514    13.693    addmul_module/result[6]_i_10_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  addmul_module/result[6]_i_3__0/O
                         net (fo=10, routed)          0.648    14.465    addmul_module/result[6]_i_3__0_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.589 r  addmul_module/final_exp0__1_carry_i_7/O
                         net (fo=1, routed)           0.000    14.589    addmul_module/final_exp0__1_carry_i_7_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.102 r  addmul_module/final_exp0__1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.102    addmul_module/final_exp0__1_carry_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.425 r  addmul_module/final_exp0__1_carry__0/O[1]
                         net (fo=3, routed)           0.671    16.096    addmul_module/final_exp0__1_carry__0_n_6
    SLICE_X47Y102        LUT4 (Prop_lut4_I1_O)        0.306    16.402 r  addmul_module/fpcsr[1]_i_2/O
                         net (fo=2, routed)           0.313    16.715    addmul_module/fpcsr[1]_i_2_n_0
    SLICE_X46Y103        LUT4 (Prop_lut4_I3_O)        0.124    16.839 f  addmul_module/fpcsr[2]_i_1_comp/O
                         net (fo=1, routed)           0.289    17.128    addmul_module/overflow_repN
    SLICE_X47Y104        LUT6 (Prop_lut6_I5_O)        0.124    17.252 f  addmul_module/result[6]_i_7_comp_1/O
                         net (fo=7, routed)           0.490    17.742    addmul_module/result[6]_i_7_n_0
    SLICE_X49Y102        LUT6 (Prop_lut6_I4_O)        0.124    17.866 r  addmul_module/result[2]_i_1__1/O
                         net (fo=1, routed)           0.000    17.866    addmul_module/result_o[2]
    SLICE_X49Y102        FDCE                                         r  addmul_module/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.302    13.133    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.100    13.233 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.512    13.745    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.836 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.501    15.337    addmul_module/CLK
    SLICE_X49Y102        FDCE                                         r  addmul_module/result_reg[2]/C
                         clock pessimism              0.712    16.049    
                         clock uncertainty           -0.035    16.013    
    SLICE_X49Y102        FDCE (Setup_fdce_C_D)        0.029    16.042    addmul_module/result_reg[2]
  -------------------------------------------------------------------
                         required time                         16.042    
                         arrival time                         -17.866    
  -------------------------------------------------------------------
                         slack                                 -1.823    

Slack (VIOLATED) :        -1.822ns  (required time - arrival time)
  Source:                 addmul_module/aligned_sum_mantissa_one_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        11.770ns  (logic 3.086ns (26.220%)  route 8.684ns (73.780%))
  Logic Levels:           15  (CARRY4=2 LUT4=4 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.336ns = ( 15.336 - 10.000 ) 
    Source Clock Delay      (SCD):    6.096ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.626     6.096    addmul_module/CLK
    SLICE_X41Y102        FDRE                                         r  addmul_module/aligned_sum_mantissa_one_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.456     6.552 r  addmul_module/aligned_sum_mantissa_one_reg[19]/Q
                         net (fo=6, routed)           0.720     7.271    addmul_module/aligned_sum_mantissa_one[19]
    SLICE_X40Y102        LUT4 (Prop_lut4_I0_O)        0.124     7.395 r  addmul_module/final_exp0__1_carry_i_35/O
                         net (fo=1, routed)           0.762     8.158    addmul_module/final_exp0__1_carry_i_35_n_0
    SLICE_X40Y102        LUT5 (Prop_lut5_I0_O)        0.124     8.282 f  addmul_module/final_exp0__1_carry_i_17/O
                         net (fo=1, routed)           1.091     9.373    addmul_module/final_exp0__1_carry_i_17_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I0_O)        0.124     9.497 r  addmul_module/final_exp0__1_carry_i_10/O
                         net (fo=17, routed)          0.642    10.139    addmul_module/final_exp0__1_carry_i_10_n_0
    SLICE_X43Y99         LUT4 (Prop_lut4_I1_O)        0.124    10.263 r  addmul_module/final_exp0__1_carry_i_11/O
                         net (fo=36, routed)          0.680    10.943    addmul_module/final_exp0__1_carry_i_11_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I4_O)        0.124    11.067 r  addmul_module/fpcsr[0]_i_12/O
                         net (fo=3, routed)           1.085    12.152    addmul_module/fpcsr[0]_i_12_n_0
    SLICE_X47Y100        LUT5 (Prop_lut5_I1_O)        0.124    12.276 r  addmul_module/result[6]_i_25/O
                         net (fo=1, routed)           0.779    13.055    addmul_module/result[6]_i_25_n_0
    SLICE_X49Y101        LUT5 (Prop_lut5_I4_O)        0.124    13.179 f  addmul_module/result[6]_i_10/O
                         net (fo=2, routed)           0.514    13.693    addmul_module/result[6]_i_10_n_0
    SLICE_X48Y101        LUT6 (Prop_lut6_I3_O)        0.124    13.817 r  addmul_module/result[6]_i_3__0/O
                         net (fo=10, routed)          0.648    14.465    addmul_module/result[6]_i_3__0_n_0
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.589 r  addmul_module/final_exp0__1_carry_i_7/O
                         net (fo=1, routed)           0.000    14.589    addmul_module/final_exp0__1_carry_i_7_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.102 r  addmul_module/final_exp0__1_carry/CO[3]
                         net (fo=1, routed)           0.000    15.102    addmul_module/final_exp0__1_carry_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.425 r  addmul_module/final_exp0__1_carry__0/O[1]
                         net (fo=3, routed)           0.671    16.096    addmul_module/final_exp0__1_carry__0_n_6
    SLICE_X47Y102        LUT4 (Prop_lut4_I1_O)        0.306    16.402 r  addmul_module/fpcsr[1]_i_2/O
                         net (fo=2, routed)           0.313    16.715    addmul_module/fpcsr[1]_i_2_n_0
    SLICE_X46Y103        LUT4 (Prop_lut4_I3_O)        0.124    16.839 f  addmul_module/fpcsr[2]_i_1_comp/O
                         net (fo=1, routed)           0.289    17.128    addmul_module/overflow_repN
    SLICE_X47Y104        LUT6 (Prop_lut6_I5_O)        0.124    17.252 f  addmul_module/result[6]_i_7_comp_1/O
                         net (fo=7, routed)           0.490    17.741    addmul_module/result[6]_i_7_n_0
    SLICE_X48Y103        LUT5 (Prop_lut5_I2_O)        0.124    17.865 r  addmul_module/result[0]_i_1__1/O
                         net (fo=1, routed)           0.000    17.865    addmul_module/result_o[0]
    SLICE_X48Y103        FDCE                                         r  addmul_module/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831    10.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.302    13.133    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.100    13.233 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.512    13.745    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.836 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.500    15.336    addmul_module/CLK
    SLICE_X48Y103        FDCE                                         r  addmul_module/result_reg[0]/C
                         clock pessimism              0.712    16.048    
                         clock uncertainty           -0.035    16.012    
    SLICE_X48Y103        FDCE (Setup_fdce_C_D)        0.031    16.043    addmul_module/result_reg[0]
  -------------------------------------------------------------------
                         required time                         16.043    
                         arrival time                         -17.865    
  -------------------------------------------------------------------
                         slack                                 -1.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 addmul_module/special_result_one_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/special_result_two_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.035%)  route 0.240ns (62.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.567     2.149    addmul_module/CLK
    SLICE_X44Y98         FDRE                                         r  addmul_module/special_result_one_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     2.290 r  addmul_module/special_result_one_reg[9]/Q
                         net (fo=1, routed)           0.240     2.530    addmul_module/special_result_one[9]
    SLICE_X46Y101        FDRE                                         r  addmul_module/special_result_two_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.833     2.830    addmul_module/CLK
    SLICE_X46Y101        FDRE                                         r  addmul_module/special_result_two_reg[9]/C
                         clock pessimism             -0.414     2.416    
    SLICE_X46Y101        FDRE (Hold_fdre_C_D)         0.052     2.468    addmul_module/special_result_two_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 addmul_module/special_result_one_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/special_result_two_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.711%)  route 0.318ns (69.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.566     2.148    addmul_module/CLK
    SLICE_X39Y96         FDRE                                         r  addmul_module/special_result_one_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     2.289 r  addmul_module/special_result_one_reg[13]/Q
                         net (fo=1, routed)           0.318     2.607    addmul_module/special_result_one[13]
    SLICE_X46Y100        FDRE                                         r  addmul_module/special_result_two_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.833     2.830    addmul_module/CLK
    SLICE_X46Y100        FDRE                                         r  addmul_module/special_result_two_reg[13]/C
                         clock pessimism             -0.414     2.416    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.063     2.479    addmul_module/special_result_two_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 addmul_module/special_result_one_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/special_result_two_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.754%)  route 0.117ns (45.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.832ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.648ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.567     2.149    addmul_module/CLK
    SLICE_X44Y98         FDRE                                         r  addmul_module/special_result_one_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     2.290 r  addmul_module/special_result_one_reg[15]/Q
                         net (fo=1, routed)           0.117     2.407    addmul_module/special_result_one[15]
    SLICE_X46Y97         FDRE                                         r  addmul_module/special_result_two_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.836     2.832    addmul_module/CLK
    SLICE_X46Y97         FDRE                                         r  addmul_module/special_result_two_reg[15]/C
                         clock pessimism             -0.648     2.184    
    SLICE_X46Y97         FDRE (Hold_fdre_C_D)         0.060     2.244    addmul_module/special_result_two_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 addmul_module/special_result_one_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/special_result_two_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.569     2.151    addmul_module/CLK
    SLICE_X37Y99         FDRE                                         r  addmul_module/special_result_one_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     2.292 r  addmul_module/special_result_one_reg[12]/Q
                         net (fo=1, routed)           0.116     2.408    addmul_module/special_result_one[12]
    SLICE_X36Y99         FDRE                                         r  addmul_module/special_result_two_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.840     2.836    addmul_module/CLK
    SLICE_X36Y99         FDRE                                         r  addmul_module/special_result_two_reg[12]/C
                         clock pessimism             -0.672     2.164    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.070     2.234    addmul_module/special_result_two_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 addmul_module/special_result_one_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/special_result_two_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.671ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.567     2.149    addmul_module/CLK
    SLICE_X44Y98         FDRE                                         r  addmul_module/special_result_one_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     2.290 r  addmul_module/special_result_one_reg[7]/Q
                         net (fo=1, routed)           0.118     2.408    addmul_module/special_result_one[7]
    SLICE_X45Y98         FDRE                                         r  addmul_module/special_result_two_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.837     2.833    addmul_module/CLK
    SLICE_X45Y98         FDRE                                         r  addmul_module/special_result_two_reg[7]/C
                         clock pessimism             -0.671     2.162    
    SLICE_X45Y98         FDRE (Hold_fdre_C_D)         0.070     2.232    addmul_module/special_result_two_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 addmul_module/special_result_one_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/special_result_two_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.672ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.569     2.151    addmul_module/CLK
    SLICE_X37Y99         FDRE                                         r  addmul_module/special_result_one_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     2.292 r  addmul_module/special_result_one_reg[0]/Q
                         net (fo=1, routed)           0.116     2.408    addmul_module/special_result_one[0]
    SLICE_X36Y99         FDRE                                         r  addmul_module/special_result_two_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.840     2.836    addmul_module/CLK
    SLICE_X36Y99         FDRE                                         r  addmul_module/special_result_two_reg[0]/C
                         clock pessimism             -0.672     2.164    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.066     2.230    addmul_module/special_result_two_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 addmul_module/special_result_one_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/special_result_two_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.685ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.569     2.151    addmul_module/CLK
    SLICE_X36Y99         FDRE                                         r  addmul_module/special_result_one_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141     2.292 r  addmul_module/special_result_one_reg[1]/Q
                         net (fo=1, routed)           0.117     2.409    addmul_module/special_result_one[1]
    SLICE_X36Y99         FDRE                                         r  addmul_module/special_result_two_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.840     2.836    addmul_module/CLK
    SLICE_X36Y99         FDRE                                         r  addmul_module/special_result_two_reg[1]/C
                         clock pessimism             -0.685     2.151    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.072     2.223    addmul_module/special_result_two_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 addmul_module/invalid_two_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/fpcsr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.588%)  route 0.389ns (73.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.569     2.151    addmul_module/CLK
    SLICE_X37Y99         FDRE                                         r  addmul_module/invalid_two_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     2.292 r  addmul_module/invalid_two_reg/Q
                         net (fo=1, routed)           0.389     2.682    addmul_module/invalid_two
    SLICE_X32Y101        FDCE                                         r  addmul_module/fpcsr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.838     2.835    addmul_module/CLK
    SLICE_X32Y101        FDCE                                         r  addmul_module/fpcsr_reg[3]/C
                         clock pessimism             -0.414     2.421    
    SLICE_X32Y101        FDCE (Hold_fdce_C_D)         0.070     2.491    addmul_module/fpcsr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 addmul_module/oper_b_reg[exponent][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/product_exp_one_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.822%)  route 0.110ns (37.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.565     2.147    addmul_module/CLK
    SLICE_X40Y91         FDCE                                         r  addmul_module/oper_b_reg[exponent][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDCE (Prop_fdce_C_Q)         0.141     2.288 r  addmul_module/oper_b_reg[exponent][5]/Q
                         net (fo=6, routed)           0.110     2.398    addmul_module/oper_b_reg[exponent][5]
    SLICE_X41Y91         LUT6 (Prop_lut6_I5_O)        0.045     2.443 r  addmul_module/product_exp_one[5]_i_1/O
                         net (fo=2, routed)           0.000     2.443    addmul_module/product_exp_one[5]_i_1_n_0
    SLICE_X41Y91         FDRE                                         r  addmul_module/product_exp_one_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.837     2.833    addmul_module/CLK
    SLICE_X41Y91         FDRE                                         r  addmul_module/product_exp_one_reg[5]/C
                         clock pessimism             -0.673     2.160    
    SLICE_X41Y91         FDRE (Hold_fdre_C_D)         0.091     2.251    addmul_module/product_exp_one_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 addmul_module/special_result_two_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.628%)  route 0.402ns (68.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.567     2.149    addmul_module/CLK
    SLICE_X44Y98         FDRE                                         r  addmul_module/special_result_two_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.141     2.290 r  addmul_module/special_result_two_reg[14]/Q
                         net (fo=1, routed)           0.402     2.692    addmul_module/special_result_two[14]
    SLICE_X38Y101        LUT6 (Prop_lut6_I1_O)        0.045     2.737 r  addmul_module/result[14]_i_1__1_comp/O
                         net (fo=1, routed)           0.000     2.737    addmul_module/result_o[14]
    SLICE_X38Y101        FDCE                                         r  addmul_module/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.837     2.833    addmul_module/CLK
    SLICE_X38Y101        FDCE                                         r  addmul_module/result_reg[14]/C
                         clock pessimism             -0.414     2.419    
    SLICE_X38Y101        FDCE (Hold_fdce_C_D)         0.121     2.540    addmul_module/result_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.737    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   oper_b_reg[mantissa][6]_i_1/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y89    addmul_module/aligned_product_mantissa_one_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y89    addmul_module/aligned_product_mantissa_one_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y89    addmul_module/aligned_product_mantissa_one_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y89    addmul_module/aligned_product_mantissa_one_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y89    addmul_module/aligned_product_mantissa_one_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y89    addmul_module/aligned_product_mantissa_one_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y88    addmul_module/aligned_product_mantissa_one_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y88    addmul_module/aligned_product_mantissa_one_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y89    addmul_module/aligned_product_mantissa_one_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y89    addmul_module/aligned_product_mantissa_one_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y89    addmul_module/aligned_product_mantissa_one_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y89    addmul_module/aligned_product_mantissa_one_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y89    addmul_module/aligned_product_mantissa_one_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y89    addmul_module/aligned_product_mantissa_one_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y89    addmul_module/aligned_product_mantissa_one_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y89    addmul_module/aligned_product_mantissa_one_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y89    addmul_module/aligned_product_mantissa_one_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y89    addmul_module/aligned_product_mantissa_one_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y89    addmul_module/aligned_product_mantissa_one_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y89    addmul_module/aligned_product_mantissa_one_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y89    addmul_module/aligned_product_mantissa_one_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y89    addmul_module/aligned_product_mantissa_one_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y89    addmul_module/aligned_product_mantissa_one_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y89    addmul_module/aligned_product_mantissa_one_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y89    addmul_module/aligned_product_mantissa_one_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y89    addmul_module/aligned_product_mantissa_one_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y89    addmul_module/aligned_product_mantissa_one_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y89    addmul_module/aligned_product_mantissa_one_reg[20]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 operation[2]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.164ns  (logic 4.119ns (29.084%)  route 10.044ns (70.916%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  operation[2] (IN)
                         net (fo=0)                   0.000     0.000    operation[2]
    A10                  IBUF (Prop_ibuf_I_O)         1.016     1.016 f  operation_IBUF[2]_inst/O
                         net (fo=28, routed)          5.474     6.490    maxmin_module/operation_IBUF[2]
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.148     6.638 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.807     8.446    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[15]
    SLICE_X33Y102        LUT6 (Prop_lut6_I3_O)        0.328     8.774 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.763    11.536    result_OBUF[3]
    G14                  OBUF (Prop_obuf_I_O)         2.627    14.164 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.164    result[3]
    G14                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[2]
                            (input port)
  Destination:            result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.144ns  (logic 4.155ns (29.376%)  route 9.989ns (70.624%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  operation[2] (IN)
                         net (fo=0)                   0.000     0.000    operation[2]
    A10                  IBUF (Prop_ibuf_I_O)         1.016     1.016 f  operation_IBUF[2]_inst/O
                         net (fo=28, routed)          5.474     6.490    maxmin_module/operation_IBUF[2]
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.148     6.638 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.182     7.820    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[15]
    SLICE_X37Y103        LUT6 (Prop_lut6_I3_O)        0.328     8.148 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.333    11.481    result_OBUF[15]
    A13                  OBUF (Prop_obuf_I_O)         2.663    14.144 r  result_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.144    result[15]
    A13                                                               r  result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[2]
                            (input port)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.143ns  (logic 4.100ns (28.988%)  route 10.043ns (71.012%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  operation[2] (IN)
                         net (fo=0)                   0.000     0.000    operation[2]
    A10                  IBUF (Prop_ibuf_I_O)         1.016     1.016 f  operation_IBUF[2]_inst/O
                         net (fo=28, routed)          5.474     6.490    maxmin_module/operation_IBUF[2]
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.148     6.638 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.497     8.135    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[15]
    SLICE_X38Y103        LUT6 (Prop_lut6_I3_O)        0.328     8.463 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.072    11.535    result_OBUF[7]
    G16                  OBUF (Prop_obuf_I_O)         2.608    14.143 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.143    result[7]
    G16                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[2]
                            (input port)
  Destination:            result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.039ns  (logic 4.158ns (29.617%)  route 9.881ns (70.383%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  operation[2] (IN)
                         net (fo=0)                   0.000     0.000    operation[2]
    A10                  IBUF (Prop_ibuf_I_O)         1.016     1.016 f  operation_IBUF[2]_inst/O
                         net (fo=28, routed)          5.474     6.490    maxmin_module/operation_IBUF[2]
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.148     6.638 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          0.956     7.594    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[15]
    SLICE_X41Y103        LUT6 (Prop_lut6_I3_O)        0.328     7.922 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.451    11.373    result_OBUF[14]
    A14                  OBUF (Prop_obuf_I_O)         2.666    14.039 r  result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.039    result[14]
    A14                                                               r  result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[2]
                            (input port)
  Destination:            result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.024ns  (logic 4.144ns (29.546%)  route 9.881ns (70.454%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  operation[2] (IN)
                         net (fo=0)                   0.000     0.000    operation[2]
    A10                  IBUF (Prop_ibuf_I_O)         1.016     1.016 f  operation_IBUF[2]_inst/O
                         net (fo=28, routed)          5.474     6.490    maxmin_module/operation_IBUF[2]
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.148     6.638 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.166     7.805    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[15]
    SLICE_X41Y103        LUT6 (Prop_lut6_I3_O)        0.328     8.133 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.240    11.373    result_OBUF[12]
    A18                  OBUF (Prop_obuf_I_O)         2.652    14.024 r  result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.024    result[12]
    A18                                                               r  result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[2]
                            (input port)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.006ns  (logic 4.107ns (29.323%)  route 9.899ns (70.677%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  operation[2] (IN)
                         net (fo=0)                   0.000     0.000    operation[2]
    A10                  IBUF (Prop_ibuf_I_O)         1.016     1.016 f  operation_IBUF[2]_inst/O
                         net (fo=28, routed)          5.474     6.490    maxmin_module/operation_IBUF[2]
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.148     6.638 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.513     8.151    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[15]
    SLICE_X36Y103        LUT6 (Prop_lut6_I3_O)        0.328     8.479 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.912    11.391    result_OBUF[5]
    F16                  OBUF (Prop_obuf_I_O)         2.615    14.006 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.006    result[5]
    F16                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[3]
                            (input port)
  Destination:            fpcsr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.914ns  (logic 3.803ns (27.336%)  route 10.110ns (72.664%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  operation[3] (IN)
                         net (fo=0)                   0.000     0.000    operation[3]
    C10                  IBUF (Prop_ibuf_I_O)         0.997     0.997 r  operation_IBUF[3]_inst/O
                         net (fo=28, routed)          5.498     6.495    addmul_module/operation_IBUF[3]
    SLICE_X42Y106        LUT3 (Prop_lut3_I1_O)        0.124     6.619 r  addmul_module/fpcsr_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.612    11.231    fpcsr_OBUF[2]
    B8                   OBUF (Prop_obuf_I_O)         2.683    13.914 r  fpcsr_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.914    fpcsr[2]
    B8                                                                r  fpcsr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[2]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.909ns  (logic 4.121ns (29.631%)  route 9.787ns (70.369%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  operation[2] (IN)
                         net (fo=0)                   0.000     0.000    operation[2]
    A10                  IBUF (Prop_ibuf_I_O)         1.016     1.016 f  operation_IBUF[2]_inst/O
                         net (fo=28, routed)          5.474     6.490    maxmin_module/operation_IBUF[2]
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.148     6.638 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.443     8.081    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[15]
    SLICE_X34Y103        LUT6 (Prop_lut6_I3_O)        0.328     8.409 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.870    11.279    result_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         2.629    13.909 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.909    result[1]
    D17                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[2]
                            (input port)
  Destination:            result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.908ns  (logic 4.123ns (29.646%)  route 9.785ns (70.354%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  operation[2] (IN)
                         net (fo=0)                   0.000     0.000    operation[2]
    A10                  IBUF (Prop_ibuf_I_O)         1.016     1.016 f  operation_IBUF[2]_inst/O
                         net (fo=28, routed)          5.474     6.490    maxmin_module/operation_IBUF[2]
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.148     6.638 r  maxmin_module/result_OBUF[15]_inst_i_2/O
                         net (fo=18, routed)          1.003     7.641    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[15]
    SLICE_X42Y103        LUT6 (Prop_lut6_I3_O)        0.328     7.969 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.307    11.277    result_OBUF[10]
    D15                  OBUF (Prop_obuf_I_O)         2.631    13.908 r  result_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.908    result[10]
    D15                                                               r  result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[2]
                            (input port)
  Destination:            fpcsr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.861ns  (logic 3.797ns (27.394%)  route 10.064ns (72.606%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  operation[2] (IN)
                         net (fo=0)                   0.000     0.000    operation[2]
    A10                  IBUF (Prop_ibuf_I_O)         1.016     1.016 r  operation_IBUF[2]_inst/O
                         net (fo=28, routed)          5.538     6.554    addmul_module/operation_IBUF[2]
    SLICE_X40Y104        LUT6 (Prop_lut6_I2_O)        0.124     6.678 r  addmul_module/fpcsr_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.526    11.204    fpcsr_OBUF[0]
    C11                  OBUF (Prop_obuf_I_O)         2.657    13.861 r  fpcsr_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.861    fpcsr[0]
    C11                                                               r  fpcsr[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.332ns (60.947%)  route 0.854ns (39.053%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    K17                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  enable_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.047    valid_OBUF
    G13                  OBUF (Prop_obuf_I_O)         1.140     2.186 r  valid_OBUF_inst/O
                         net (fo=0)                   0.000     2.186    valid
    G13                                                               r  valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.917ns  (logic 1.394ns (35.587%)  route 2.523ns (64.413%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=39, routed)          1.383     1.564    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X28Y109        LUT5 (Prop_lut5_I4_O)        0.045     1.609 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           1.140     2.750    result_OBUF[29]
    B13                  OBUF (Prop_obuf_I_O)         1.167     3.917 r  result_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.917    result[29]
    B13                                                               r  result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.929ns  (logic 1.371ns (34.888%)  route 2.558ns (65.112%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  operation_IBUF[0]_inst/O
                         net (fo=39, routed)          1.725     1.906    bf16_fp32_conversion_inst/fp32_to_bf16_inst/operation_IBUF[0]
    SLICE_X33Y102        LUT6 (Prop_lut6_I0_O)        0.045     1.951 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.834     2.785    result_OBUF[3]
    G14                  OBUF (Prop_obuf_I_O)         1.144     3.929 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.929    result[3]
    G14                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.968ns  (logic 1.379ns (34.747%)  route 2.589ns (65.253%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=39, routed)          1.553     1.734    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.045     1.779 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           1.036     2.816    result_OBUF[22]
    F14                  OBUF (Prop_obuf_I_O)         1.152     3.968 r  result_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.968    result[22]
    F14                                                               r  result[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.983ns  (logic 1.387ns (34.822%)  route 2.596ns (65.178%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=39, routed)          1.623     1.804    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X30Y110        LUT5 (Prop_lut5_I4_O)        0.045     1.849 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.974     2.823    result_OBUF[21]
    D12                  OBUF (Prop_obuf_I_O)         1.160     3.983 r  result_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.983    result[21]
    D12                                                               r  result[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.984ns  (logic 1.387ns (34.822%)  route 2.596ns (65.178%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=39, routed)          1.484     1.666    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X28Y103        LUT5 (Prop_lut5_I4_O)        0.045     1.711 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           1.112     2.823    result_OBUF[23]
    F13                  OBUF (Prop_obuf_I_O)         1.160     3.984 r  result_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.984    result[23]
    F13                                                               r  result[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.002ns  (logic 1.404ns (35.072%)  route 2.598ns (64.928%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=39, routed)          1.553     1.734    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.045     1.779 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           1.046     2.825    result_OBUF[17]
    A15                  OBUF (Prop_obuf_I_O)         1.177     4.002 r  result_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.002    result[17]
    A15                                                               r  result[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.011ns  (logic 1.401ns (34.918%)  route 2.611ns (65.082%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=39, routed)          1.483     1.665    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X28Y103        LUT5 (Prop_lut5_I4_O)        0.045     1.710 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           1.128     2.837    result_OBUF[25]
    B11                  OBUF (Prop_obuf_I_O)         1.174     4.011 r  result_OBUF[25]_inst/O
                         net (fo=0)                   0.000     4.011    result[25]
    B11                                                               r  result[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.042ns  (logic 1.380ns (34.134%)  route 2.662ns (65.866%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=39, routed)          1.625     1.806    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X30Y110        LUT5 (Prop_lut5_I4_O)        0.045     1.851 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           1.037     2.889    result_OBUF[20]
    D13                  OBUF (Prop_obuf_I_O)         1.153     4.042 r  result_OBUF[20]_inst/O
                         net (fo=0)                   0.000     4.042    result[20]
    D13                                                               r  result[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 operation[0]
                            (input port)
  Destination:            result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.078ns  (logic 1.374ns (33.693%)  route 2.704ns (66.307%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 f  operation[0] (IN)
                         net (fo=0)                   0.000     0.000    operation[0]
    D10                  IBUF (Prop_ibuf_I_O)         0.182     0.182 f  operation_IBUF[0]_inst/O
                         net (fo=39, routed)          1.546     1.728    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operation_IBUF[0]
    SLICE_X30Y109        LUT5 (Prop_lut5_I4_O)        0.045     1.773 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/result_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           1.158     2.931    result_OBUF[31]
    D14                  OBUF (Prop_obuf_I_O)         1.147     4.078 r  result_OBUF[31]_inst/O
                         net (fo=0)                   0.000     4.078    result[31]
    D14                                                               r  result[31] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addmul_module/fpcsr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpcsr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.975ns  (logic 3.398ns (37.857%)  route 5.577ns (62.143%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.621     6.091    addmul_module/CLK
    SLICE_X47Y102        FDCE                                         r  addmul_module/fpcsr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDCE (Prop_fdce_C_Q)         0.419     6.510 r  addmul_module/fpcsr_reg[2]/Q
                         net (fo=1, routed)           0.965     7.475    addmul_module/addmul_fpcsr[2]
    SLICE_X42Y106        LUT3 (Prop_lut3_I0_O)        0.296     7.771 r  addmul_module/fpcsr_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.612    12.383    fpcsr_OBUF[2]
    B8                   OBUF (Prop_obuf_I_O)         2.683    15.065 r  fpcsr_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.065    fpcsr[2]
    B8                                                                r  fpcsr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/fpcsr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpcsr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.787ns  (logic 3.269ns (37.207%)  route 5.518ns (62.793%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.621     6.091    addmul_module/CLK
    SLICE_X47Y102        FDCE                                         r  addmul_module/fpcsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDCE (Prop_fdce_C_Q)         0.456     6.547 r  addmul_module/fpcsr_reg[1]/Q
                         net (fo=1, routed)           0.970     7.516    addmul_module/addmul_fpcsr[1]
    SLICE_X39Y102        LUT3 (Prop_lut3_I0_O)        0.124     7.640 r  addmul_module/fpcsr_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.548    12.188    fpcsr_OBUF[1]
    A8                   OBUF (Prop_obuf_I_O)         2.689    14.878 r  fpcsr_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.878    fpcsr[1]
    A8                                                                r  fpcsr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/fpcsr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpcsr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.781ns  (logic 3.237ns (36.867%)  route 5.543ns (63.133%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.621     6.091    addmul_module/CLK
    SLICE_X49Y101        FDCE                                         r  addmul_module/fpcsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.456     6.547 r  addmul_module/fpcsr_reg[0]/Q
                         net (fo=1, routed)           1.017     7.564    addmul_module/addmul_fpcsr[0]
    SLICE_X40Y104        LUT6 (Prop_lut6_I0_O)        0.124     7.688 r  addmul_module/fpcsr_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.526    12.214    fpcsr_OBUF[0]
    C11                  OBUF (Prop_obuf_I_O)         2.657    14.871 r  fpcsr_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.871    fpcsr[0]
    C11                                                               r  fpcsr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/fpcsr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpcsr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.968ns  (logic 3.244ns (40.715%)  route 4.724ns (59.285%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.628     6.098    addmul_module/CLK
    SLICE_X32Y101        FDCE                                         r  addmul_module/fpcsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.456     6.554 r  addmul_module/fpcsr_reg[3]/Q
                         net (fo=1, routed)           0.447     7.001    addmul_module/addmul_fpcsr[3]
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.125 r  addmul_module/fpcsr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.277    11.402    fpcsr_OBUF[3]
    B9                   OBUF (Prop_obuf_I_O)         2.664    14.066 r  fpcsr_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.066    fpcsr[3]
    B9                                                                r  fpcsr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/result_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.895ns  (logic 3.308ns (41.902%)  route 4.587ns (58.098%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.626     6.096    addmul_module/CLK
    SLICE_X38Y101        FDCE                                         r  addmul_module/result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDCE (Prop_fdce_C_Q)         0.518     6.614 r  addmul_module/result_reg[14]/Q
                         net (fo=1, routed)           1.136     7.750    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[15]_0[14]
    SLICE_X41Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.874 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.451    11.325    result_OBUF[14]
    A14                  OBUF (Prop_obuf_I_O)         2.666    13.991 r  result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.991    result[14]
    A14                                                               r  result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/result_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.829ns  (logic 3.288ns (42.006%)  route 4.540ns (57.994%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.626     6.096    addmul_module/CLK
    SLICE_X38Y101        FDCE                                         r  addmul_module/result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDCE (Prop_fdce_C_Q)         0.518     6.614 r  addmul_module/result_reg[13]/Q
                         net (fo=1, routed)           1.179     7.793    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[15]_0[13]
    SLICE_X45Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.917 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.361    11.278    result_OBUF[13]
    B18                  OBUF (Prop_obuf_I_O)         2.646    13.924 r  result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.924    result[13]
    B18                                                               r  result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/result_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.481ns  (logic 3.212ns (42.932%)  route 4.270ns (57.068%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.621     6.091    addmul_module/CLK
    SLICE_X49Y101        FDCE                                         r  addmul_module/result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDCE (Prop_fdce_C_Q)         0.456     6.547 r  addmul_module/result_reg[9]/Q
                         net (fo=1, routed)           0.967     7.513    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[15]_0[9]
    SLICE_X45Y103        LUT6 (Prop_lut6_I5_O)        0.124     7.637 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.303    10.940    result_OBUF[9]
    C15                  OBUF (Prop_obuf_I_O)         2.632    13.572 r  result_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.572    result[9]
    C15                                                               r  result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/result_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.443ns  (logic 3.200ns (42.995%)  route 4.243ns (57.005%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.620     6.090    addmul_module/CLK
    SLICE_X48Y103        FDCE                                         r  addmul_module/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDCE (Prop_fdce_C_Q)         0.456     6.546 r  addmul_module/result_reg[4]/Q
                         net (fo=1, routed)           1.333     7.878    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[15]_0[4]
    SLICE_X35Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.002 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.910    10.912    result_OBUF[4]
    H14                  OBUF (Prop_obuf_I_O)         2.620    13.532 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.532    result[4]
    H14                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_one_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.418ns  (logic 1.229ns (16.568%)  route 6.189ns (83.432%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.635     6.105    addmul_module/CLK
    SLICE_X32Y87         FDCE                                         r  addmul_module/oper_one_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDCE (Prop_fdce_C_Q)         0.456     6.561 r  addmul_module/oper_one_reg[3]/Q
                         net (fo=82, routed)          1.108     7.669    addmul_module/oper_one[3]
    SLICE_X34Y95         LUT3 (Prop_lut3_I2_O)        0.124     7.793 f  addmul_module/product_exp_one[7]_i_2/O
                         net (fo=33, routed)          1.188     8.981    addmul_module/product_exp_one[7]_i_2_n_0
    SLICE_X42Y88         LUT5 (Prop_lut5_I3_O)        0.124     9.105 r  addmul_module/product_exp_one[7]_i_9/O
                         net (fo=2, routed)           0.660     9.765    addmul_module/product_exp_one[7]_i_9_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.889 r  addmul_module/result_special_reg[15]_i_12/O
                         net (fo=2, routed)           1.010    10.899    addmul_module/result_special_reg[15]_i_12_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.023 f  addmul_module/result_special_reg[15]_i_16/O
                         net (fo=1, routed)           0.264    11.287    addmul_module/result_special_reg[15]_i_16_n_0
    SLICE_X39Y92         LUT5 (Prop_lut5_I4_O)        0.124    11.411 f  addmul_module/result_special_reg[15]_i_8/O
                         net (fo=4, routed)           0.991    12.403    addmul_module/result_special_reg[15]_i_8_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.153    12.556 f  addmul_module/result_special_reg[15]_i_3/O
                         net (fo=4, routed)           0.967    13.523    addmul_module/invalid
    SLICE_X39Y97         LDCE                                         f  addmul_module/result_special_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_one_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[6]/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.394ns  (logic 1.556ns (21.044%)  route 5.838ns (78.956%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  clk_IBUF_inst/O
                         net (fo=5, routed)           2.714     3.678    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.124     3.802 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.571     4.374    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.470 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         1.635     6.105    addmul_module/CLK
    SLICE_X32Y87         FDCE                                         r  addmul_module/oper_one_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDCE (Prop_fdce_C_Q)         0.456     6.561 f  addmul_module/oper_one_reg[3]/Q
                         net (fo=82, routed)          1.108     7.669    addmul_module/oper_one[3]
    SLICE_X34Y95         LUT3 (Prop_lut3_I2_O)        0.124     7.793 r  addmul_module/product_exp_one[7]_i_2/O
                         net (fo=33, routed)          1.188     8.981    addmul_module/product_exp_one[7]_i_2_n_0
    SLICE_X42Y88         LUT5 (Prop_lut5_I3_O)        0.124     9.105 f  addmul_module/product_exp_one[7]_i_9/O
                         net (fo=2, routed)           0.660     9.765    addmul_module/product_exp_one[7]_i_9_n_0
    SLICE_X40Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.889 f  addmul_module/result_special_reg[15]_i_12/O
                         net (fo=2, routed)           1.010    10.899    addmul_module/result_special_reg[15]_i_12_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.023 r  addmul_module/result_special_reg[15]_i_16/O
                         net (fo=1, routed)           0.264    11.287    addmul_module/result_special_reg[15]_i_16_n_0
    SLICE_X39Y92         LUT5 (Prop_lut5_I4_O)        0.124    11.411 r  addmul_module/result_special_reg[15]_i_8/O
                         net (fo=4, routed)           0.991    12.403    addmul_module/result_special_reg[15]_i_8_n_0
    SLICE_X39Y96         LUT5 (Prop_lut5_I0_O)        0.153    12.556 r  addmul_module/result_special_reg[15]_i_3/O
                         net (fo=4, routed)           0.617    13.172    addmul_module/result_special_reg[6]/PRE
    SLICE_X35Y96         LUT3 (Prop_lut3_I0_O)        0.327    13.499 r  addmul_module/result_special_reg[6]/L3_1/O
                         net (fo=1, routed)           0.000    13.499    addmul_module/result_special_reg[6]/D0
    SLICE_X35Y96         LDCE                                         r  addmul_module/result_special_reg[6]/L7/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addmul_module/oper_c_reg[exponent][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.806%)  route 0.187ns (47.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.568     2.150    addmul_module/CLK
    SLICE_X34Y95         FDCE                                         r  addmul_module/oper_c_reg[exponent][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDCE (Prop_fdce_C_Q)         0.164     2.314 r  addmul_module/oper_c_reg[exponent][7]/Q
                         net (fo=3, routed)           0.187     2.501    addmul_module/oper_c_reg[exponent][7]
    SLICE_X40Y95         LUT6 (Prop_lut6_I4_O)        0.045     2.546 r  addmul_module/result_special_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.546    addmul_module/result_special_reg[14]_i_1_n_0
    SLICE_X40Y95         LDPE                                         r  addmul_module/result_special_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_c_reg[exponent][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.873%)  route 0.219ns (54.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.568     2.150    addmul_module/CLK
    SLICE_X36Y93         FDCE                                         r  addmul_module/oper_c_reg[exponent][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDCE (Prop_fdce_C_Q)         0.141     2.291 r  addmul_module/oper_c_reg[exponent][4]/Q
                         net (fo=3, routed)           0.219     2.511    addmul_module/oper_c_reg[exponent][4]
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.045     2.556 r  addmul_module/result_special_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.556    addmul_module/result_special_reg[11]_i_1_n_0
    SLICE_X38Y95         LDPE                                         r  addmul_module/result_special_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_c_reg[exponent][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.186ns (45.061%)  route 0.227ns (54.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.569     2.151    addmul_module/CLK
    SLICE_X32Y94         FDCE                                         r  addmul_module/oper_c_reg[exponent][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDCE (Prop_fdce_C_Q)         0.141     2.292 r  addmul_module/oper_c_reg[exponent][5]/Q
                         net (fo=3, routed)           0.227     2.519    addmul_module/oper_c_reg[exponent][5]
    SLICE_X36Y95         LUT6 (Prop_lut6_I4_O)        0.045     2.564 r  addmul_module/result_special_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.564    addmul_module/result_special_reg[12]_i_1_n_0
    SLICE_X36Y95         LDPE                                         r  addmul_module/result_special_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_one_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.439%)  route 0.242ns (56.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.570     2.152    addmul_module/CLK
    SLICE_X33Y97         FDCE                                         r  addmul_module/oper_one_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.141     2.293 f  addmul_module/oper_one_reg[2]/Q
                         net (fo=82, routed)          0.242     2.535    addmul_module/oper_one[2]
    SLICE_X32Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.580 r  addmul_module/result_special_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.580    addmul_module/result_special_reg[5]_i_1_n_0
    SLICE_X32Y96         LDCE                                         r  addmul_module/result_special_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_one_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.186ns (42.750%)  route 0.249ns (57.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.569     2.151    addmul_module/CLK
    SLICE_X33Y96         FDCE                                         r  addmul_module/oper_one_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.141     2.292 f  addmul_module/oper_one_reg[0]/Q
                         net (fo=82, routed)          0.249     2.541    addmul_module/oper_one[0]
    SLICE_X36Y95         LUT6 (Prop_lut6_I1_O)        0.045     2.586 r  addmul_module/result_special_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.586    addmul_module/result_special_reg[2]_i_1_n_0
    SLICE_X36Y95         LDCE                                         r  addmul_module/result_special_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_one_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.186ns (42.706%)  route 0.250ns (57.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.569     2.151    addmul_module/CLK
    SLICE_X33Y96         FDCE                                         r  addmul_module/oper_one_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.141     2.292 f  addmul_module/oper_one_reg[0]/Q
                         net (fo=82, routed)          0.250     2.542    addmul_module/oper_one[0]
    SLICE_X34Y96         LUT6 (Prop_lut6_I1_O)        0.045     2.587 r  addmul_module/result_special_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.587    addmul_module/result_special_reg[1]_i_1_n_0
    SLICE_X34Y96         LDCE                                         r  addmul_module/result_special_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_c_reg[exponent][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.209ns (47.861%)  route 0.228ns (52.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.568     2.150    addmul_module/CLK
    SLICE_X34Y95         FDCE                                         r  addmul_module/oper_c_reg[exponent][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDCE (Prop_fdce_C_Q)         0.164     2.314 r  addmul_module/oper_c_reg[exponent][6]/Q
                         net (fo=3, routed)           0.228     2.542    addmul_module/oper_c_reg[exponent][6]
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.045     2.587 r  addmul_module/result_special_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.587    addmul_module/result_special_reg[13]_i_1_n_0
    SLICE_X38Y95         LDPE                                         r  addmul_module/result_special_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_c_reg[mantissa][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.186ns (42.343%)  route 0.253ns (57.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.568     2.150    addmul_module/CLK
    SLICE_X32Y92         FDCE                                         r  addmul_module/oper_c_reg[mantissa][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.141     2.291 r  addmul_module/oper_c_reg[mantissa][4]/Q
                         net (fo=3, routed)           0.253     2.544    addmul_module/oper_c_reg[mantissa_n_0_][4]
    SLICE_X32Y96         LUT6 (Prop_lut6_I4_O)        0.045     2.589 r  addmul_module/result_special_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.589    addmul_module/result_special_reg[4]_i_1_n_0
    SLICE_X32Y96         LDCE                                         r  addmul_module/result_special_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_one_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.186ns (40.893%)  route 0.269ns (59.107%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.570     2.152    addmul_module/CLK
    SLICE_X33Y97         FDCE                                         r  addmul_module/oper_one_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDCE (Prop_fdce_C_Q)         0.141     2.293 f  addmul_module/oper_one_reg[2]/Q
                         net (fo=82, routed)          0.269     2.562    addmul_module/oper_one[2]
    SLICE_X32Y96         LUT6 (Prop_lut6_I2_O)        0.045     2.607 r  addmul_module/result_special_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.607    addmul_module/result_special_reg[3]_i_1_n_0
    SLICE_X32Y96         LDCE                                         r  addmul_module/result_special_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addmul_module/oper_c_reg[exponent][3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addmul_module/result_special_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.186ns (39.794%)  route 0.281ns (60.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.309    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.354 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.202     1.557    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.583 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.567     2.149    addmul_module/CLK
    SLICE_X36Y92         FDCE                                         r  addmul_module/oper_c_reg[exponent][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y92         FDCE (Prop_fdce_C_Q)         0.141     2.290 r  addmul_module/oper_c_reg[exponent][3]/Q
                         net (fo=3, routed)           0.281     2.572    addmul_module/oper_c_reg[exponent][3]
    SLICE_X38Y95         LUT6 (Prop_lut6_I4_O)        0.045     2.617 r  addmul_module/result_special_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.617    addmul_module/result_special_reg[10]_i_1_n_0
    SLICE_X38Y95         LDPE                                         r  addmul_module/result_special_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           230 Endpoints
Min Delay           230 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 operand_a[1]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.116ns  (logic 3.015ns (22.990%)  route 10.100ns (77.010%))
  Logic Levels:           10  (IBUF=1 LUT2=2 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        3.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  operand_a[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 f  operand_a_IBUF[1]_inst/O
                         net (fo=6, routed)           3.642     4.650    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[1]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0/O
                         net (fo=1, routed)           0.433     5.206    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0_n_0
    SLICE_X31Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.330 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4__0/O
                         net (fo=2, routed)           0.575     5.906    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_1
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.030 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3/O
                         net (fo=3, routed)           0.717     6.746    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3_n_0
    SLICE_X36Y103        LUT2 (Prop_lut2_I0_O)        0.118     6.864 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2/O
                         net (fo=7, routed)           0.826     7.690    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2_n_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.354     8.044 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6/O
                         net (fo=1, routed)           0.669     8.713    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6_n_0
    SLICE_X35Y103        LUT5 (Prop_lut5_I0_O)        0.360     9.073 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3/O
                         net (fo=10, routed)          1.432    10.505    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3_n_0
    SLICE_X43Y102        LUT2 (Prop_lut2_I1_O)        0.354    10.859 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_4/O
                         net (fo=8, routed)           0.848    11.706    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_4_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.326    12.032 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2/O
                         net (fo=1, routed)           0.959    12.992    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_2_n_0
    SLICE_X37Y103        LUT6 (Prop_lut6_I1_O)        0.124    13.116 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_1/O
                         net (fo=1, routed)           0.000    13.116    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_1_n_0
    SLICE_X37Y103        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.952     2.783    bf16_fp32_conversion_inst/fp32_to_bf16_inst/clk_IBUF
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.100     2.883 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=18, routed)          0.715     3.599    bf16_fp32_conversion_inst/fp32_to_bf16_inst/gated_clk
    SLICE_X37Y103        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[6]/C

Slack:                    inf
  Source:                 operand_a[1]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.051ns  (logic 3.015ns (23.103%)  route 10.036ns (76.897%))
  Logic Levels:           10  (IBUF=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        3.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  operand_a[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 f  operand_a_IBUF[1]_inst/O
                         net (fo=6, routed)           3.642     4.650    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[1]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0/O
                         net (fo=1, routed)           0.433     5.206    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0_n_0
    SLICE_X31Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.330 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4__0/O
                         net (fo=2, routed)           0.575     5.906    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_1
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.030 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3/O
                         net (fo=3, routed)           0.717     6.746    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3_n_0
    SLICE_X36Y103        LUT2 (Prop_lut2_I0_O)        0.118     6.864 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2/O
                         net (fo=7, routed)           0.826     7.690    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2_n_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.354     8.044 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6/O
                         net (fo=1, routed)           0.669     8.713    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6_n_0
    SLICE_X35Y103        LUT5 (Prop_lut5_I0_O)        0.360     9.073 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3/O
                         net (fo=10, routed)          1.432    10.505    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3_n_0
    SLICE_X43Y102        LUT2 (Prop_lut2_I1_O)        0.354    10.859 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_4/O
                         net (fo=8, routed)           0.613    11.471    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_4_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.326    11.797 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2/O
                         net (fo=6, routed)           1.130    12.927    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2_n_0
    SLICE_X36Y103        LUT3 (Prop_lut3_I2_O)        0.124    13.051 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_1/O
                         net (fo=1, routed)           0.000    13.051    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_1_n_0
    SLICE_X36Y103        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.952     2.783    bf16_fp32_conversion_inst/fp32_to_bf16_inst/clk_IBUF
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.100     2.883 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=18, routed)          0.715     3.599    bf16_fp32_conversion_inst/fp32_to_bf16_inst/gated_clk
    SLICE_X36Y103        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[5]/C

Slack:                    inf
  Source:                 operand_a[1]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.816ns  (logic 3.015ns (23.528%)  route 9.801ns (76.472%))
  Logic Levels:           10  (IBUF=1 LUT2=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  operand_a[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 f  operand_a_IBUF[1]_inst/O
                         net (fo=6, routed)           3.642     4.650    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[1]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0/O
                         net (fo=1, routed)           0.433     5.206    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0_n_0
    SLICE_X31Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.330 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4__0/O
                         net (fo=2, routed)           0.575     5.906    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_1
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.030 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3/O
                         net (fo=3, routed)           0.717     6.746    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3_n_0
    SLICE_X36Y103        LUT2 (Prop_lut2_I0_O)        0.118     6.864 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2/O
                         net (fo=7, routed)           0.826     7.690    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2_n_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.354     8.044 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6/O
                         net (fo=1, routed)           0.669     8.713    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6_n_0
    SLICE_X35Y103        LUT5 (Prop_lut5_I0_O)        0.360     9.073 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3/O
                         net (fo=10, routed)          1.432    10.505    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3_n_0
    SLICE_X43Y102        LUT2 (Prop_lut2_I1_O)        0.354    10.859 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_4/O
                         net (fo=8, routed)           0.613    11.471    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_4_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.326    11.797 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2/O
                         net (fo=6, routed)           0.894    12.692    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2_n_0
    SLICE_X34Y103        LUT4 (Prop_lut4_I0_O)        0.124    12.816 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[1]_i_1/O
                         net (fo=1, routed)           0.000    12.816    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[1]_i_1_n_0
    SLICE_X34Y103        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.952     2.783    bf16_fp32_conversion_inst/fp32_to_bf16_inst/clk_IBUF
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.100     2.883 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=18, routed)          0.767     3.651    bf16_fp32_conversion_inst/fp32_to_bf16_inst/gated_clk
    SLICE_X34Y103        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[1]/C

Slack:                    inf
  Source:                 operand_a[1]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.808ns  (logic 3.007ns (23.480%)  route 9.801ns (76.520%))
  Logic Levels:           10  (IBUF=1 LUT2=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  operand_a[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 f  operand_a_IBUF[1]_inst/O
                         net (fo=6, routed)           3.642     4.650    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[1]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0/O
                         net (fo=1, routed)           0.433     5.206    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0_n_0
    SLICE_X31Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.330 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4__0/O
                         net (fo=2, routed)           0.575     5.906    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_1
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.030 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3/O
                         net (fo=3, routed)           0.717     6.746    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3_n_0
    SLICE_X36Y103        LUT2 (Prop_lut2_I0_O)        0.118     6.864 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2/O
                         net (fo=7, routed)           0.826     7.690    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2_n_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.354     8.044 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6/O
                         net (fo=1, routed)           0.669     8.713    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6_n_0
    SLICE_X35Y103        LUT5 (Prop_lut5_I0_O)        0.360     9.073 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3/O
                         net (fo=10, routed)          1.432    10.505    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3_n_0
    SLICE_X43Y102        LUT2 (Prop_lut2_I1_O)        0.354    10.859 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_4/O
                         net (fo=8, routed)           0.613    11.471    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_4_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.326    11.797 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2/O
                         net (fo=6, routed)           0.894    12.692    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2_n_0
    SLICE_X34Y103        LUT5 (Prop_lut5_I0_O)        0.116    12.808 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[2]_i_1/O
                         net (fo=1, routed)           0.000    12.808    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[2]_i_1_n_0
    SLICE_X34Y103        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.952     2.783    bf16_fp32_conversion_inst/fp32_to_bf16_inst/clk_IBUF
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.100     2.883 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=18, routed)          0.767     3.651    bf16_fp32_conversion_inst/fp32_to_bf16_inst/gated_clk
    SLICE_X34Y103        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[2]/C

Slack:                    inf
  Source:                 operand_a[1]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.667ns  (logic 3.015ns (23.804%)  route 9.651ns (76.196%))
  Logic Levels:           10  (IBUF=1 LUT2=2 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        3.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  operand_a[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 f  operand_a_IBUF[1]_inst/O
                         net (fo=6, routed)           3.642     4.650    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[1]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0/O
                         net (fo=1, routed)           0.433     5.206    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0_n_0
    SLICE_X31Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.330 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4__0/O
                         net (fo=2, routed)           0.575     5.906    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_1
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.030 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3/O
                         net (fo=3, routed)           0.717     6.746    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3_n_0
    SLICE_X36Y103        LUT2 (Prop_lut2_I0_O)        0.118     6.864 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2/O
                         net (fo=7, routed)           0.826     7.690    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2_n_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.354     8.044 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6/O
                         net (fo=1, routed)           0.669     8.713    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6_n_0
    SLICE_X35Y103        LUT5 (Prop_lut5_I0_O)        0.360     9.073 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3/O
                         net (fo=10, routed)          1.432    10.505    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3_n_0
    SLICE_X43Y102        LUT2 (Prop_lut2_I1_O)        0.354    10.859 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_4/O
                         net (fo=8, routed)           0.613    11.471    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_4_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.326    11.797 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2/O
                         net (fo=6, routed)           0.745    12.543    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I0_O)        0.124    12.667 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[3]_i_1/O
                         net (fo=1, routed)           0.000    12.667    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[3]_i_1_n_0
    SLICE_X35Y102        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.952     2.783    bf16_fp32_conversion_inst/fp32_to_bf16_inst/clk_IBUF
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.100     2.883 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=18, routed)          0.701     3.585    bf16_fp32_conversion_inst/fp32_to_bf16_inst/gated_clk
    SLICE_X35Y102        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[3]/C

Slack:                    inf
  Source:                 operand_a[1]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.663ns  (logic 3.015ns (23.812%)  route 9.647ns (76.188%))
  Logic Levels:           10  (IBUF=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        3.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  operand_a[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 f  operand_a_IBUF[1]_inst/O
                         net (fo=6, routed)           3.642     4.650    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[1]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0/O
                         net (fo=1, routed)           0.433     5.206    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0_n_0
    SLICE_X31Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.330 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4__0/O
                         net (fo=2, routed)           0.575     5.906    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_1
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.030 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3/O
                         net (fo=3, routed)           0.717     6.746    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3_n_0
    SLICE_X36Y103        LUT2 (Prop_lut2_I0_O)        0.118     6.864 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2/O
                         net (fo=7, routed)           0.826     7.690    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2_n_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.354     8.044 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6/O
                         net (fo=1, routed)           0.669     8.713    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6_n_0
    SLICE_X35Y103        LUT5 (Prop_lut5_I0_O)        0.360     9.073 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3/O
                         net (fo=10, routed)          1.432    10.505    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3_n_0
    SLICE_X43Y102        LUT2 (Prop_lut2_I1_O)        0.354    10.859 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_4/O
                         net (fo=8, routed)           0.613    11.471    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_4_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.326    11.797 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2/O
                         net (fo=6, routed)           0.741    12.539    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2_n_0
    SLICE_X35Y102        LUT3 (Prop_lut3_I0_O)        0.124    12.663 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[0]_i_1/O
                         net (fo=1, routed)           0.000    12.663    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[0]_i_1_n_0
    SLICE_X35Y102        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.952     2.783    bf16_fp32_conversion_inst/fp32_to_bf16_inst/clk_IBUF
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.100     2.883 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=18, routed)          0.701     3.585    bf16_fp32_conversion_inst/fp32_to_bf16_inst/gated_clk
    SLICE_X35Y102        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[0]/C

Slack:                    inf
  Source:                 operand_a[1]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.657ns  (logic 3.009ns (23.776%)  route 9.647ns (76.224%))
  Logic Levels:           10  (IBUF=1 LUT2=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        3.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  operand_a[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 f  operand_a_IBUF[1]_inst/O
                         net (fo=6, routed)           3.642     4.650    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[1]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0/O
                         net (fo=1, routed)           0.433     5.206    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0_n_0
    SLICE_X31Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.330 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4__0/O
                         net (fo=2, routed)           0.575     5.906    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_1
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.030 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3/O
                         net (fo=3, routed)           0.717     6.746    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3_n_0
    SLICE_X36Y103        LUT2 (Prop_lut2_I0_O)        0.118     6.864 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2/O
                         net (fo=7, routed)           0.826     7.690    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2_n_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.354     8.044 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6/O
                         net (fo=1, routed)           0.669     8.713    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6_n_0
    SLICE_X35Y103        LUT5 (Prop_lut5_I0_O)        0.360     9.073 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3/O
                         net (fo=10, routed)          1.432    10.505    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3_n_0
    SLICE_X43Y102        LUT2 (Prop_lut2_I1_O)        0.354    10.859 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_4/O
                         net (fo=8, routed)           0.613    11.471    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_4_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.326    11.797 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2/O
                         net (fo=6, routed)           0.741    12.539    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[5]_i_2_n_0
    SLICE_X35Y102        LUT4 (Prop_lut4_I0_O)        0.118    12.657 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_1/O
                         net (fo=1, routed)           0.000    12.657    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_1_n_0
    SLICE_X35Y102        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.952     2.783    bf16_fp32_conversion_inst/fp32_to_bf16_inst/clk_IBUF
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.100     2.883 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=18, routed)          0.701     3.585    bf16_fp32_conversion_inst/fp32_to_bf16_inst/gated_clk
    SLICE_X35Y102        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[4]/C

Slack:                    inf
  Source:                 operand_a[1]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.433ns  (logic 2.785ns (22.402%)  route 9.648ns (77.598%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        3.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  operand_a[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 f  operand_a_IBUF[1]_inst/O
                         net (fo=6, routed)           3.642     4.650    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[1]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0/O
                         net (fo=1, routed)           0.433     5.206    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0_n_0
    SLICE_X31Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.330 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4__0/O
                         net (fo=2, routed)           0.575     5.906    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_1
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.030 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3/O
                         net (fo=3, routed)           0.717     6.746    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3_n_0
    SLICE_X36Y103        LUT2 (Prop_lut2_I0_O)        0.118     6.864 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2/O
                         net (fo=7, routed)           0.826     7.690    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2_n_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.354     8.044 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6/O
                         net (fo=1, routed)           0.669     8.713    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6_n_0
    SLICE_X35Y103        LUT5 (Prop_lut5_I0_O)        0.360     9.073 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3/O
                         net (fo=10, routed)          0.968    10.041    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I4_O)        0.326    10.367 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[14]_i_2/O
                         net (fo=6, routed)           0.831    11.198    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[14]_i_2_n_0
    SLICE_X46Y103        LUT3 (Prop_lut3_I0_O)        0.124    11.322 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_2/O
                         net (fo=5, routed)           0.987    12.309    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_2_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I0_O)        0.124    12.433 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[11]_i_1__1/O
                         net (fo=1, routed)           0.000    12.433    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[11]_i_1__1_n_0
    SLICE_X43Y103        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.952     2.783    bf16_fp32_conversion_inst/fp32_to_bf16_inst/clk_IBUF
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.100     2.883 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=18, routed)          0.651     3.535    bf16_fp32_conversion_inst/fp32_to_bf16_inst/gated_clk
    SLICE_X43Y103        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[11]/C

Slack:                    inf
  Source:                 operand_a[1]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.379ns  (logic 3.035ns (24.518%)  route 9.344ns (75.482%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  operand_a[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 f  operand_a_IBUF[1]_inst/O
                         net (fo=6, routed)           3.642     4.650    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[1]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.774 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0/O
                         net (fo=1, routed)           0.433     5.206    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0_n_0
    SLICE_X31Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.330 r  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4__0/O
                         net (fo=2, routed)           0.575     5.906    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_1
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.030 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3/O
                         net (fo=3, routed)           0.717     6.746    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3_n_0
    SLICE_X36Y103        LUT2 (Prop_lut2_I0_O)        0.118     6.864 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2/O
                         net (fo=7, routed)           0.826     7.690    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2_n_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.354     8.044 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6/O
                         net (fo=1, routed)           0.669     8.713    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6_n_0
    SLICE_X35Y103        LUT5 (Prop_lut5_I0_O)        0.360     9.073 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3/O
                         net (fo=10, routed)          0.968    10.041    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I4_O)        0.326    10.367 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[14]_i_2/O
                         net (fo=6, routed)           0.831    11.198    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[14]_i_2_n_0
    SLICE_X46Y103        LUT3 (Prop_lut3_I2_O)        0.150    11.348 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_6/O
                         net (fo=1, routed)           0.684    12.031    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_6_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I5_O)        0.348    12.379 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_1/O
                         net (fo=1, routed)           0.000    12.379    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_1_n_0
    SLICE_X46Y103        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.952     2.783    bf16_fp32_conversion_inst/fp32_to_bf16_inst/clk_IBUF
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.100     2.883 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=18, routed)          0.749     3.632    bf16_fp32_conversion_inst/fp32_to_bf16_inst/gated_clk
    SLICE_X46Y103        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[13]/C

Slack:                    inf
  Source:                 operand_a[1]
                            (input port)
  Destination:            bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.291ns  (logic 2.981ns (24.255%)  route 9.310ns (75.745%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        3.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  operand_a[1] (IN)
                         net (fo=0)                   0.000     0.000    operand_a[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  operand_a_IBUF[1]_inst/O
                         net (fo=6, routed)           3.642     4.650    bf16_fp32_conversion_inst/bf16_to_fp32_inst/operand_a_IBUF[1]
    SLICE_X31Y101        LUT4 (Prop_lut4_I2_O)        0.124     4.774 f  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0/O
                         net (fo=1, routed)           0.433     5.206    bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_5__0_n_0
    SLICE_X31Y101        LUT4 (Prop_lut4_I0_O)        0.124     5.330 f  bf16_fp32_conversion_inst/bf16_to_fp32_inst/fpcsr[3]_i_4__0/O
                         net (fo=2, routed)           0.575     5.906    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr_reg[0]_1
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.030 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3/O
                         net (fo=3, routed)           0.717     6.746    bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_3_n_0
    SLICE_X36Y103        LUT2 (Prop_lut2_I0_O)        0.118     6.864 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2/O
                         net (fo=7, routed)           0.826     7.690    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[4]_i_2_n_0
    SLICE_X35Y103        LUT4 (Prop_lut4_I0_O)        0.354     8.044 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6/O
                         net (fo=1, routed)           0.669     8.713    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_6_n_0
    SLICE_X35Y103        LUT5 (Prop_lut5_I0_O)        0.360     9.073 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3/O
                         net (fo=10, routed)          0.749     9.822    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[6]_i_3_n_0
    SLICE_X44Y104        LUT4 (Prop_lut4_I1_O)        0.320    10.142 f  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_7/O
                         net (fo=1, routed)           0.808    10.950    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_7_n_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I3_O)        0.326    11.276 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_3/O
                         net (fo=7, routed)           0.891    12.167    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[13]_i_3_n_0
    SLICE_X44Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.291 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_1/O
                         net (fo=1, routed)           0.000    12.291    bf16_fp32_conversion_inst/fp32_to_bf16_inst/result[10]_i_1_n_0
    SLICE_X44Y103        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.952     2.783    bf16_fp32_conversion_inst/fp32_to_bf16_inst/clk_IBUF
    SLICE_X42Y106        LUT2 (Prop_lut2_I0_O)        0.100     2.883 r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/fpcsr[0]_i_2/O
                         net (fo=18, routed)          0.637     3.521    bf16_fp32_conversion_inst/fp32_to_bf16_inst/gated_clk
    SLICE_X44Y103        FDRE                                         r  bf16_fp32_conversion_inst/fp32_to_bf16_inst/result_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addmul_module/result_special_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         LDPE                         0.000     0.000 r  addmul_module/result_special_reg[13]/G
    SLICE_X38Y95         LDPE (EnToQ_ldpe_G_Q)        0.178     0.178 r  addmul_module/result_special_reg[13]/Q
                         net (fo=1, routed)           0.112     0.290    addmul_module/result_special[13]
    SLICE_X39Y96         FDRE                                         r  addmul_module/special_result_one_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.838     2.834    addmul_module/CLK
    SLICE_X39Y96         FDRE                                         r  addmul_module/special_result_one_reg[13]/C

Slack:                    inf
  Source:                 addmul_module/result_special_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.158ns (49.810%)  route 0.159ns (50.190%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         LDCE                         0.000     0.000 r  addmul_module/result_special_reg[3]/G
    SLICE_X32Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  addmul_module/result_special_reg[3]/Q
                         net (fo=1, routed)           0.159     0.317    addmul_module/result_special[3]
    SLICE_X36Y98         FDRE                                         r  addmul_module/special_result_one_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.840     2.836    addmul_module/CLK
    SLICE_X36Y98         FDRE                                         r  addmul_module/special_result_one_reg[3]/C

Slack:                    inf
  Source:                 addmul_module/result_special_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.158ns (47.120%)  route 0.177ns (52.880%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         LDPE                         0.000     0.000 r  addmul_module/result_special_reg[14]/G
    SLICE_X40Y95         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  addmul_module/result_special_reg[14]/Q
                         net (fo=1, routed)           0.177     0.335    addmul_module/result_special[14]
    SLICE_X40Y97         FDRE                                         r  addmul_module/special_result_one_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.839     2.835    addmul_module/CLK
    SLICE_X40Y97         FDRE                                         r  addmul_module/special_result_one_reg[14]/C

Slack:                    inf
  Source:                 addmul_module/result_special_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.158ns (46.854%)  route 0.179ns (53.146%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         LDCE                         0.000     0.000 r  addmul_module/result_special_reg[4]/G
    SLICE_X32Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  addmul_module/result_special_reg[4]/Q
                         net (fo=1, routed)           0.179     0.337    addmul_module/result_special[4]
    SLICE_X36Y98         FDRE                                         r  addmul_module/special_result_one_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.840     2.836    addmul_module/CLK
    SLICE_X36Y98         FDRE                                         r  addmul_module/special_result_one_reg[4]/C

Slack:                    inf
  Source:                 addmul_module/result_special_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.158ns (46.557%)  route 0.181ns (53.443%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         LDPE                         0.000     0.000 r  addmul_module/result_special_reg[8]/G
    SLICE_X37Y95         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  addmul_module/result_special_reg[8]/Q
                         net (fo=1, routed)           0.181     0.339    addmul_module/result_special[8]
    SLICE_X38Y99         FDRE                                         r  addmul_module/special_result_one_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.839     2.835    addmul_module/CLK
    SLICE_X38Y99         FDRE                                         r  addmul_module/special_result_one_reg[8]/C

Slack:                    inf
  Source:                 addmul_module/result_special_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.158ns (46.452%)  route 0.182ns (53.548%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         LDCE                         0.000     0.000 r  addmul_module/result_special_reg[5]/G
    SLICE_X32Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  addmul_module/result_special_reg[5]/Q
                         net (fo=1, routed)           0.182     0.340    addmul_module/result_special[5]
    SLICE_X36Y98         FDRE                                         r  addmul_module/special_result_one_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.840     2.836    addmul_module/CLK
    SLICE_X36Y98         FDRE                                         r  addmul_module/special_result_one_reg[5]/C

Slack:                    inf
  Source:                 addmul_module/result_special_reg[6]/L7/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.158ns (41.800%)  route 0.220ns (58.200%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         LDCE                         0.000     0.000 r  addmul_module/result_special_reg[6]/L7/G
    SLICE_X35Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  addmul_module/result_special_reg[6]/L7/Q
                         net (fo=1, routed)           0.220     0.378    addmul_module/result_special[6]
    SLICE_X40Y97         FDRE                                         r  addmul_module/special_result_one_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.839     2.835    addmul_module/CLK
    SLICE_X40Y97         FDRE                                         r  addmul_module/special_result_one_reg[6]/C

Slack:                    inf
  Source:                 addmul_module/result_special_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.178ns (45.078%)  route 0.217ns (54.922%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         LDCE                         0.000     0.000 r  addmul_module/result_special_reg[1]/G
    SLICE_X34Y96         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  addmul_module/result_special_reg[1]/Q
                         net (fo=1, routed)           0.217     0.395    addmul_module/result_special[1]
    SLICE_X36Y99         FDRE                                         r  addmul_module/special_result_one_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.840     2.836    addmul_module/CLK
    SLICE_X36Y99         FDRE                                         r  addmul_module/special_result_one_reg[1]/C

Slack:                    inf
  Source:                 addmul_module/result_special_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.158ns (38.606%)  route 0.251ns (61.394%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         LDCE                         0.000     0.000 r  addmul_module/result_special_reg[2]/G
    SLICE_X36Y95         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  addmul_module/result_special_reg[2]/Q
                         net (fo=1, routed)           0.251     0.409    addmul_module/result_special[2]
    SLICE_X36Y98         FDRE                                         r  addmul_module/special_result_one_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.840     2.836    addmul_module/CLK
    SLICE_X36Y98         FDRE                                         r  addmul_module/special_result_one_reg[2]/C

Slack:                    inf
  Source:                 addmul_module/result_special_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            addmul_module/special_result_one_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.158ns (38.595%)  route 0.251ns (61.405%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         LDPE                         0.000     0.000 r  addmul_module/result_special_reg[12]/G
    SLICE_X36Y95         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  addmul_module/result_special_reg[12]/Q
                         net (fo=1, routed)           0.251     0.409    addmul_module/result_special[12]
    SLICE_X37Y99         FDRE                                         r  addmul_module/special_result_one_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E15                  IBUF (Prop_ibuf_I_O)         0.382     0.382 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.303     1.685    addmul_module/clk_IBUF
    SLICE_X51Y97         LUT2 (Prop_lut2_I0_O)        0.056     1.741 r  addmul_module/oper_b[mantissa][6]_i_2/O
                         net (fo=1, routed)           0.226     1.967    addmul_module_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.996 r  oper_b_reg[mantissa][6]_i_1/O
                         net (fo=203, routed)         0.840     2.836    addmul_module/CLK
    SLICE_X37Y99         FDRE                                         r  addmul_module/special_result_one_reg[12]/C





