- en: <samp class="SANS_Dogma_OT_Bold_B_11">GETTING STARTED WITH FPGA</samp><samp
    class="SANS_Dogma_OT_Bold_B-SC_11">S</samp>
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
- en: <samp class="SANS_Dogma_OT_Bold_B_11">Digital Circuit Design, Verilog, and VHDL
    for Beginners</samp>
  prefs: []
  type: TYPE_NORMAL
- en: <samp class="SANS_Futura_Std_Heavy_B_11">by</samp> <samp class="SANS_Futura_Std_Heavy_B_11">R</samp><samp
    class="SANS_Futura_Std_Heavy_B_11">ussell</samp> <samp class="SANS_Futura_Std_Heavy_B_11">M</samp><samp
    class="SANS_Futura_Std_Heavy_B_11">errick</samp>
  prefs: []
  type: TYPE_NORMAL
- en: '![Logo: no stratch press](../images/logo.png)'
  prefs: []
  type: TYPE_IMG
- en: San Francisco
  prefs: []
  type: TYPE_NORMAL
