cocci_test_suite() {
	u32 cocci_id/* drivers/phy/hisilicon/phy-hix5hd2-sata.c 64 */;
	struct hix5hd2_priv *cocci_id/* drivers/phy/hisilicon/phy-hix5hd2-sata.c 63 */;
	struct phy *cocci_id/* drivers/phy/hisilicon/phy-hix5hd2-sata.c 61 */;
	int cocci_id/* drivers/phy/hisilicon/phy-hix5hd2-sata.c 61 */;
	enum phy_speed_mode{SPEED_MODE_GEN1=0, SPEED_MODE_GEN2=1, SPEED_MODE_GEN3=2,} cocci_id/* drivers/phy/hisilicon/phy-hix5hd2-sata.c 55 */;
	struct hix5hd2_priv {
		void __iomem *base;
		struct regmap *peri_ctrl;
	} cocci_id/* drivers/phy/hisilicon/phy-hix5hd2-sata.c 50 */;
	struct platform_driver cocci_id/* drivers/phy/hisilicon/phy-hix5hd2-sata.c 175 */;
	const struct of_device_id cocci_id/* drivers/phy/hisilicon/phy-hix5hd2-sata.c 169 */[];
	struct resource *cocci_id/* drivers/phy/hisilicon/phy-hix5hd2-sata.c 137 */;
	struct device *cocci_id/* drivers/phy/hisilicon/phy-hix5hd2-sata.c 136 */;
	struct phy_provider *cocci_id/* drivers/phy/hisilicon/phy-hix5hd2-sata.c 135 */;
	struct platform_device *cocci_id/* drivers/phy/hisilicon/phy-hix5hd2-sata.c 133 */;
	const struct phy_ops cocci_id/* drivers/phy/hisilicon/phy-hix5hd2-sata.c 128 */;
}
