// SPDX-License-Identifier: GPL-2.0
/*
 * Common Clock Framework support for exynosautov620 SoC.
 *
 * Copyright (c) 2023 Samsung Electronics Co., Ltd.
 *        http://www.samsung.com/
 */
#ifndef __V620_EVT0_CMUCAL_NODE_H__
#define __V620_EVT0_CMUCAL_NODE_H__

#include "../../../cmucal.h"

enum v620_evt0_clk_id {
	V620_EVT0_OSCCLK_ACC = FIXED_RATE_TYPE,
	V620_EVT0_OSCCLK_RCO_APM,
	V620_EVT0_OSCCLK_APM,
	V620_EVT0_CLK_RCO_APM,
	V620_EVT0_CLK_RCO_SPMI_PMIC,
	V620_EVT0_OSCCLK_AUD,
	V620_EVT0_CLKIO_AUD_UAIF0,
	V620_EVT0_CLKIO_AUD_UAIF1,
	V620_EVT0_CLKIO_AUD_UAIF2,
	V620_EVT0_CLKIO_AUD_UAIF3,
	V620_EVT0_CLKIO_AUD_UAIF6,
	V620_EVT0_CLKIO_AUD_UAIF5,
	V620_EVT0_IOCLK_EXTPLL_AVB,
	V620_EVT0_CLKIO_AUD_UAIF8,
	V620_EVT0_CLKIO_AUD_UAIF9,
	V620_EVT0_CLKIO_AUD_UAIFS0,
	V620_EVT0_CLKIO_AUD_UAIFS1,
	V620_EVT0_CLKIO_AUD_UAIF7,
	V620_EVT0_CLKIO_AUD_UAIF4,
	V620_EVT0_OSCCLK_CMU,
	V620_EVT0_OSCCLK_CPUCL0,
	V620_EVT0_OSCCLK_CPUCL2,
	V620_EVT0_OSCCLK_DBGCORE,
	V620_EVT0_FREE_OSCCLK_DBGCORE,
	V620_EVT0_TCXO_IN,
	V620_EVT0_OSCCLK_DNC,
	V620_EVT0_OSCCLK_DPTX,
	V620_EVT0_OSCCLK_DPUB,
	V620_EVT0_OSCCLK_DPUF,
	V620_EVT0_OSCCLK_DPUF1,
	V620_EVT0_OSCCLK_DSP,
	V620_EVT0_OSCCLK_G3D,
	V620_EVT0_OSCCLK_GNPU,
	V620_EVT0_OSCCLK_HSI0,
	V620_EVT0_OSCCLK_HSI1,
	V620_EVT0_TCXO_DIV2,
	V620_EVT0_OSCCLK_HSI2,
	V620_EVT0_OSCCLK_ISP,
	V620_EVT0_OSCCLK_M2M,
	V620_EVT0_OSCCLK_MFC,
	V620_EVT0_OSCCLK_MIF,
	V620_EVT0_OSCCLK_MISC,
	V620_EVT0_OSCCLK_NOCL0,
	V620_EVT0_OSCCLK_NOCL1,
	V620_EVT0_OSCCLK_NOCL2,
	V620_EVT0_OSCCLK_PERIC0,
	V620_EVT0_OSCCLK_PERIC1,
	V620_EVT0_OSCCLK_S2D,
	V620_EVT0_I_SCLK_S2D,
	V620_EVT0_OSCCLK_SDMA,
	V620_EVT0_OSCCLK_SFI,
	V620_EVT0_RTCCLK_SFI,
	V620_EVT0_OSCCLK_SNW,
	V620_EVT0_OSCCLK_SSP,
	V620_EVT0_OSCCLK_STRONG,
	V620_EVT0_OSCCLK_TAA,
	v620_evt0_end_of_fixed_rate,
	v620_evt0_num_of_fixed_rate = (v620_evt0_end_of_fixed_rate - FIXED_RATE_TYPE) & MASK_OF_ID,

	V620_EVT0_DIV_CLK_ACC_CSIS = FIXED_FACTOR_TYPE,
	V620_EVT0_CLK_MIF_BUSD_0,
	V620_EVT0_CLK_MIF_BUSD_1,
	V620_EVT0_CLKCMU_OTP,
	V620_EVT0_DIV_CLK_MISC_OSC_DIV2,
	V620_EVT0_CLK_MIF_NOCD_S2D,
	V620_EVT0_DIV_CLK_STRONG_OSC_DIV2,
	V620_EVT0_PLL_SHARED0_D1,
	V620_EVT0_PLL_SHARED1_D1,
	V620_EVT0_PLL_SHARED2_D1,
	V620_EVT0_PLL_SHARED3_D1,
	V620_EVT0_PLL_SHARED4_D1,
	V620_EVT0_PLL_SHARED5_D1,
	V620_EVT0_PLL_SHARED0_D2,
	V620_EVT0_PLL_SHARED1_D2,
	V620_EVT0_PLL_SHARED2_D2,
	V620_EVT0_PLL_SHARED3_D2,
	V620_EVT0_PLL_SHARED4_D2,
	V620_EVT0_PLL_SHARED5_D2,
	V620_EVT0_PLL_SHARED0_D3,
	V620_EVT0_PLL_SHARED1_D3,
	V620_EVT0_PLL_SHARED2_D3,
	V620_EVT0_PLL_SHARED3_D3,
	V620_EVT0_PLL_SHARED4_D3,
	V620_EVT0_PLL_SHARED0_D4,
	V620_EVT0_PLL_SHARED1_D4,
	V620_EVT0_PLL_SHARED2_D4,
	V620_EVT0_PLL_SHARED3_D4,
	V620_EVT0_PLL_SHARED4_D4,
	V620_EVT0_PLL_CPUCL0_D1,
	V620_EVT0_PLL_CPUCL2_D1,
	V620_EVT0_PLL_AVB_D1,
	V620_EVT0_PLL_MMC_D1,
	V620_EVT0_PLL_G3D_D1,
	V620_EVT0_PLL_ETH_D1,
	V620_EVT0_PLL_SFI_D1,
	V620_EVT0_PLL_MIF_MAIN_D1,
	V620_EVT0_PLL_MIF_S2D_D1,
	v620_evt0_end_of_fixed_factor,
	v620_evt0_num_of_fixed_factor = (v620_evt0_end_of_fixed_factor - FIXED_FACTOR_TYPE) & MASK_OF_ID,

	V620_EVT0_PLL_AUD = PLL_TYPE,
	V620_EVT0_PLL_AVB,
	V620_EVT0_PLL_SHARED1,
	V620_EVT0_PLL_SHARED4,
	V620_EVT0_PLL_SHARED3,
	V620_EVT0_PLL_SHARED2,
	V620_EVT0_PLL_SHARED0,
	V620_EVT0_PLL_SHARED5,
	V620_EVT0_PLL_MMC,
	V620_EVT0_PLL_CPUCL0,
	V620_EVT0_PLL_CPUCL2,
	V620_EVT0_PLL_G3D,
	V620_EVT0_PLL_ETH,
	V620_EVT0_PLL_MIF_MAIN,
	V620_EVT0_PLL_MIF_S2D,
	V620_EVT0_PLL_SFI,
	v620_evt0_end_of_pll,
	v620_evt0_num_of_pll = (v620_evt0_end_of_pll - PLL_TYPE) & MASK_OF_ID,

	V620_EVT0_MUX_CLK_APM_NOC = MUX_TYPE,
	V620_EVT0_MUX_CLK_APM_TIMER,
	V620_EVT0_MUX_CLK_APM_SPMI,
	V620_EVT0_MUX_CLK_APM_DBGCORE_NOC,
	V620_EVT0_MUX_CLK_AUD_UAIF3,
	V620_EVT0_MUX_CLK_AUD_UAIF2,
	V620_EVT0_MUX_CLK_AUD_UAIF1,
	V620_EVT0_MUX_CLK_AUD_UAIF0,
	V620_EVT0_MUX_CLK_AUD_CPU,
	V620_EVT0_MUX_HCHGEN_CLK_AUD_CPU,
	V620_EVT0_MUX_CLK_AUD_UAIF5,
	V620_EVT0_MUX_CLK_AUD_UAIF6,
	V620_EVT0_MUX_CLK_AUD_NOC,
	V620_EVT0_MUX_CLK_AUD_AVB,
	V620_EVT0_MUX_CLK_AUD_AUDIF,
	V620_EVT0_MUX_CLK_AUD_AVB_ETH,
	V620_EVT0_MUX_CLK_AUD_UAIF8,
	V620_EVT0_MUX_CLK_AUD_UAIF9,
	V620_EVT0_MUX_CLK_AUD_UAIFS0,
	V620_EVT0_MUX_CLK_AUD_UAIFS1,
	V620_EVT0_MUX_CLK_AUD_UAIF7,
	V620_EVT0_MUX_CLK_AUD_UAIF4,
	V620_EVT0_MUX_CLKCMU_MFC_MFC,
	V620_EVT0_MUX_CLKCMU_NOCL2_NOC,
	V620_EVT0_MUX_CLKCMU_DPUF0_NOC,
	V620_EVT0_MUX_CLKCMU_CPUCL0_SWITCH,
	V620_EVT0_MUX_CLKCMU_NOCL0_NOC,
	V620_EVT0_MUX_CLKCMU_MIF_SWITCH,
	V620_EVT0_MUX_CLKCMU_TAA_NOC,
	V620_EVT0_MUX_CLKCMU_ACC_NOC,
	V620_EVT0_MUX_CLKCMU_ISP_NOC,
	V620_EVT0_MUX_CLKCMU_AUD_CPU,
	V620_EVT0_MUX_CLKCMU_CPUCL0_DBG,
	V620_EVT0_MUX_CLKCMU_HSI0_NOC,
	V620_EVT0_MUX_CLKCMU_HSI1_USBDRD,
	V620_EVT0_MUX_CMU_CMUREF,
	V620_EVT0_MUX_CLKCMU_PERIC0_NOC,
	V620_EVT0_MUX_CLKCMU_PERIC1_NOC,
	V620_EVT0_MUX_CLKCMU_APM_NOC,
	V620_EVT0_MUX_CLKCMU_HSI1_NOC,
	V620_EVT0_MUX_CLKCMU_MFC_WFD,
	V620_EVT0_MUX_CLKCMU_MIF_NOCP,
	V620_EVT0_MUX_CLKCMU_PERIC0_IP,
	V620_EVT0_MUX_CLKCMU_PERIC1_IP,
	V620_EVT0_MUX_CLKCMU_GNPU_NOC,
	V620_EVT0_MUX_CLKCMU_DPUB_NOC,
	V620_EVT0_MUX_CLKCMU_CPUCL0_CLUSTER,
	V620_EVT0_MUX_CLKCMU_CMU_BOOST,
	V620_EVT0_MUX_CLKCMU_HSI1_MMC_CARD,
	V620_EVT0_MUX_CLK_CMU_PLLCLKOUT,
	V620_EVT0_MUX_CLKCMU_DPTX_NOC,
	V620_EVT0_MUX_CLKCMU_G3D_SWITCH,
	V620_EVT0_MUX_CLKCMU_DPUF1_NOC,
	V620_EVT0_MUX_CLKCMU_DPTX_DPGTC,
	V620_EVT0_MUX_CLKCMU_AUD_NOC,
	V620_EVT0_MUX_CLKCMU_NOCL1_NOC,
	V620_EVT0_MUX_CLKCMU_HSI2_NOC_UFS,
	V620_EVT0_MUX_CLKCMU_HSI2_UFS_EMBD,
	V620_EVT0_MUX_CLKCMU_HSI2_ETHERNET,
	V620_EVT0_MUX_CLKCMU_DNC_NOC,
	V620_EVT0_MUX_CLKCMU_SNW_NOC,
	V620_EVT0_MUX_CLKCMU_CPUCL2_CLUSTER,
	V620_EVT0_MUX_CLKCMU_CPUCL2_SWITCH,
	V620_EVT0_MUX_CLKCMU_DSP_NOC,
	V620_EVT0_MUX_CLKCMU_SDMA_NOC,
	V620_EVT0_MUX_CLKCMU_MFC_FG,
	V620_EVT0_MUX_CLKCMU_MISC_NOC,
	V620_EVT0_MUX_CLKCMU_SSP_NOC,
	V620_EVT0_MUX_CLKCMU_M2M_NOC,
	V620_EVT0_MUX_CLKCMU_M2M_JPEG,
	V620_EVT0_MUX_CLKCMU_DPUB_DSIM,
	V620_EVT0_MUX_CLKCMU_HSI2_NOC,
	V620_EVT0_MUX_CLK_CMU_NOCP,
	V620_EVT0_MUX_CLKCMU_CIS_MCLK0,
	V620_EVT0_MUX_CLKCMU_CIS_MCLK1,
	V620_EVT0_MUX_CLKCMU_CIS_MCLK2,
	V620_EVT0_MUX_CLKCMU_CIS_MCLK3,
	V620_EVT0_MUX_CLKCMU_DPTX_DPOSC,
	V620_EVT0_MUX_CLKCMU_G3D_NOCP,
	V620_EVT0_MUX_CLKCMU_GNPU_XMAA,
	V620_EVT0_MUX_CLK_CPUCL0_CORE,
	V620_EVT0_MUX_CPUCL0_CMUREF,
	V620_EVT0_MUX_CLK_CPUCL0_CLUSTER,
	V620_EVT0_MUX_CPUCL2_CMUREF,
	V620_EVT0_MUX_CLK_CPUCL2_CLUSTER,
	V620_EVT0_MUX_CLK_CPUCL2_CORE,
	V620_EVT0_MUX_CLK_G3D_NOC,
	V620_EVT0_MUX_CLK_HSI1_USBDRD,
	V620_EVT0_MUX_CLK_HSI2_ETHERNET,
	V620_EVT0_MUX_MIF_CMUREF,
	V620_EVT0_MUX_CLK_MISC_GIC,
	V620_EVT0_MUX_NOCL0_CMUREF,
	V620_EVT0_MUX_NOCL1_CMUREF,
	V620_EVT0_MUX_NOCL2_CMUREF,
	V620_EVT0_MUX_CLK_PERIC0_USI00_USI,
	V620_EVT0_MUX_CLK_PERIC0_USI01_USI,
	V620_EVT0_MUX_CLK_PERIC0_USI02_USI,
	V620_EVT0_MUX_CLK_PERIC0_USI_I2C,
	V620_EVT0_MUX_CLK_PERIC0_USI07_USI,
	V620_EVT0_MUX_CLK_PERIC0_USI03_USI,
	V620_EVT0_MUX_CLK_PERIC0_I3C,
	V620_EVT0_MUX_CLK_PERIC1_USI_I2C,
	V620_EVT0_MUX_CLK_PERIC1_USI09_USI,
	V620_EVT0_MUX_CLK_PERIC1_USI11_USI,
	V620_EVT0_MUX_CLK_PERIC1_USI12_USI,
	V620_EVT0_MUX_CLK_PERIC1_USI13_USI,
	V620_EVT0_MUX_CLK_PERIC1_USI14_USI,
	V620_EVT0_MUX_CLK_PERIC1_USI15_USI,
	V620_EVT0_MUX_CLK_PERIC1_USI16_USI,
	V620_EVT0_MUX_CLK_PERIC1_USI17_USI,
	V620_EVT0_MUX_CLK_PERIC1_I3C,
	V620_EVT0_MUX_CLK_S2D_CORE,
	V620_EVT0_MUX_CLK_SFI_PLLCLKOUT,
	V620_EVT0_MUX_CLK_SFI_USI18,
	V620_EVT0_MUX_CLK_SFI_USI19,
	V620_EVT0_MUX_CLK_SFI_USI20,
	V620_EVT0_MUX_CLK_SFI_USI21,
	V620_EVT0_MUX_CLK_SFI_XSPI,
	V620_EVT0_MUX_CLK_SFI_CAN0,
	V620_EVT0_MUX_CLK_SFI_CAN1,
	V620_EVT0_ACC_CMU_ACC_CLKOUT,
	V620_EVT0_APM_CMU_APM_CLKOUT,
	V620_EVT0_AUD_CMU_AUD_CLKOUT,
	V620_EVT0_CMU_CMU_TOP_CLKOUT0,
	V620_EVT0_CMU_CMU_TOP_CLKOUT1,
	V620_EVT0_CPUCL0_CMU_CPUCL0_CLKOUT,
	V620_EVT0_CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT,
	V620_EVT0_CPUCL2_CMU_CPUCL2_CLKOUT,
	V620_EVT0_CPUCL2_EMBEDDED_CMU_CPUCL2_CLKOUT,
	V620_EVT0_DBGCORE_CMU_DBGCORE_CLKOUT,
	V620_EVT0_DNC_CMU_DNC_CLKOUT,
	V620_EVT0_DPTX_CMU_DPTX_CLKOUT,
	V620_EVT0_DPUB_CMU_DPUB_CLKOUT,
	V620_EVT0_DPUF_CMU_DPUF_CLKOUT,
	V620_EVT0_DSP_CMU_DSP_CLKOUT,
	V620_EVT0_G3D_CMU_G3D_CLKOUT,
	V620_EVT0_GNPU_CMU_GNPU_CLKOUT,
	V620_EVT0_HSI0_CMU_HSI0_CLKOUT,
	V620_EVT0_HSI1_CMU_HSI1_CLKOUT,
	V620_EVT0_HSI2_CMU_HSI2_CLKOUT,
	V620_EVT0_ISP_CMU_ISP_CLKOUT,
	V620_EVT0_M2M_CMU_M2M_CLKOUT,
	V620_EVT0_MFC_CMU_MFC_CLKOUT,
	V620_EVT0_MIF_CMU_MIF_CLKOUT,
	V620_EVT0_MISC_CMU_MISC_CLKOUT,
	V620_EVT0_NOCL0_CMU_NOCL0_CLKOUT,
	V620_EVT0_NOCL1_CMU_NOCL1_CLKOUT,
	V620_EVT0_NOCL2_CMU_NOCL2_CLKOUT,
	V620_EVT0_PERIC0_CMU_PERIC0_CLKOUT,
	V620_EVT0_PERIC1_CMU_PERIC1_CLKOUT,
	V620_EVT0_SDMA_CMU_SDMA_CLKOUT,
	V620_EVT0_SFI_CMU_SFI_CLKOUT,
	V620_EVT0_SNW_CMU_SNW_CLKOUT,
	V620_EVT0_SSP_CMU_SSP_CLKOUT,
	V620_EVT0_STRONG_CMU_STRONG_CLKOUT,
	V620_EVT0_TAA_CMU_TAA_CLKOUT,
	V620_EVT0_MUX_CLKCMU_ACC_NOC_USER = ((MASK_OF_ID & V620_EVT0_TAA_CMU_TAA_CLKOUT) | USER_MUX_TYPE) + 1,
	V620_EVT0_MUX_CLKCMU_APM_NOC_USER,
	V620_EVT0_MUX_CLKMUX_APM_RCO_USER,
	V620_EVT0_MUX_CLK_RCO_SPMI_PMIC,
	V620_EVT0_MUX_CLKCMU_AUD_CPU_USER,
	V620_EVT0_MUX_CLKCMU_AUD_NOC_USER,
	V620_EVT0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	V620_EVT0_MUX_CLKCMU_CPUCL0_DBG_USER,
	V620_EVT0_MUX_CLKCMU_CPUCL0_CLUSTER_USER,
	V620_EVT0_MUX_CLKCMU_CPUCL2_SWITCH_USER,
	V620_EVT0_MUX_CLKCMU_CPUCL2_CLUSTER_USER,
	V620_EVT0_MUX_CLK_APM_DBGCORE_NOC_USER,
	V620_EVT0_MUX_CLKCMU_DNC_NOC_USER,
	V620_EVT0_MUX_CLKCMU_DPTX_NOC_USER,
	V620_EVT0_MUX_CLKCMU_DPTX_DPGTC_USER,
	V620_EVT0_MUX_CLKCMU_DPTX_DPOSC_USER,
	V620_EVT0_MUX_CLKCMU_DPUB_NOC_USER,
	V620_EVT0_MUX_CLKCMU_DPUB_DSIM_USER,
	V620_EVT0_MUX_CLKCMU_DPUF_NOC_USER,
	V620_EVT0_MUX_CLKCMU_DPUF1_NOC_USER,
	V620_EVT0_MUX_CLKCMU_DSP_NOC_USER,
	V620_EVT0_MUX_CLKCMU_G3D_SWITCH_USER,
	V620_EVT0_MUX_CLKCMU_G3D_NOCP_USER,
	V620_EVT0_MUX_CLKCMU_GNPU_NOC_USER,
	V620_EVT0_MUX_CLKCMU_GNPU_XMAA_USER,
	V620_EVT0_MUX_CLKCMU_HSI0_NOC_USER,
	V620_EVT0_MUX_CLKCMU_HSI1_NOC_USER,
	V620_EVT0_MUX_CLKCMU_HSI1_MMC_CARD_USER,
	V620_EVT0_MUX_CLKCMU_HSI1_USBDRD_USER,
	V620_EVT0_MUX_CLKCMU_HSI2_UFS_EMBD_USER,
	V620_EVT0_MUX_CLKCMU_HSI2_ETHERNET_USER,
	V620_EVT0_MUX_CLKCMU_HSI2_NOC_UFS_USER,
	V620_EVT0_MUX_CLKCMU_HSI2_NOC_USER,
	V620_EVT0_MUX_CLKCMU_ISP_NOC_USER,
	V620_EVT0_MUX_CLKCMU_M2M_NOC_USER,
	V620_EVT0_MUX_CLKCMU_M2M_JPEG_USER,
	V620_EVT0_MUX_CLKCMU_MFC_MFC_USER,
	V620_EVT0_MUX_CLKCMU_MFC_WFD_USER,
	V620_EVT0_MUX_CLKCMU_MFC_FG_USER,
	V620_EVT0_MUX_CLKCMU_MIF_NOCP_USER,
	V620_EVT0_CLKMUX_MIF_DDRPHY2X,
	V620_EVT0_MUX_CLKCMU_MISC_NOC_USER,
	V620_EVT0_MUX_CLKCMU_NOCL0_NOC_USER,
	V620_EVT0_MUX_CLKCMU_NOCL1_NOC_USER,
	V620_EVT0_MUX_CLKCMU_NOCL2_NOC_USER,
	V620_EVT0_MUX_CLKCMU_PERIC0_NOC_USER,
	V620_EVT0_MUX_CLKCMU_PERIC0_IP_USER,
	V620_EVT0_MUX_CLKCMU_PERIC1_NOC_USER,
	V620_EVT0_MUX_CLKCMU_PERIC1_IP_USER,
	V620_EVT0_CLKCMU_MIF_DDRPHY2X_S2D,
	V620_EVT0_MUX_CLKCMU_SDMA_NOC_USER,
	V620_EVT0_MUX_CLKCMU_SNW_NOC_USER,
	V620_EVT0_MUX_CLKCMU_SSP_NOC_USER,
	V620_EVT0_MUX_CLKCMU_TAA_NOC_USER,
	V620_EVT0_MUX_CLK_DBGCORE_NOC = ((MASK_OF_ID & V620_EVT0_MUX_CLKCMU_TAA_NOC_USER) | CONST_MUX_TYPE) + 1,
	V620_EVT0_MUX_OSCCLK_DBGCORE,
	V620_EVT0_MUX_FREE_OSCCLK_DBGCORE,
	V620_EVT0_MUX_HCHGEN_CLK_SFI_CPU,
	v620_evt0_end_of_mux,
	v620_evt0_num_of_mux = (v620_evt0_end_of_mux - MUX_TYPE) & MASK_OF_ID,

	V620_EVT0_DIV_CLK_ACC_NOCP = DIV_TYPE,
	V620_EVT0_DIV_CLK_APM_SPMI,
	V620_EVT0_DIV_CLK_APM_DBGCORE_NOC,
	V620_EVT0_DIV_CLK_AUD_CPU,
	V620_EVT0_DIV_CLK_AUD_AUDIF,
	V620_EVT0_DIV_CLK_AUD_UAIF0,
	V620_EVT0_DIV_CLK_AUD_UAIF1,
	V620_EVT0_DIV_CLK_AUD_UAIF2,
	V620_EVT0_DIV_CLK_AUD_UAIF3,
	V620_EVT0_DIV_CLK_AUD_NOC,
	V620_EVT0_DIV_CLK_AUD_NOCP,
	V620_EVT0_DIV_CLK_AUD_CNT,
	V620_EVT0_DIV_CLK_AUD_MCLK,
	V620_EVT0_DIV_CLK_AUD_UAIF6,
	V620_EVT0_DIV_CLK_AUD_UAIF5,
	V620_EVT0_DIV_HCHGEN_CLK_AUD_CPU,
	V620_EVT0_CLK_AUD_AVB_ETH,
	V620_EVT0_DIV_CLK_AUD_UAIF8,
	V620_EVT0_DIV_CLK_AUD_UAIF9,
	V620_EVT0_DIV_CLK_AUD_UAIFS0,
	V620_EVT0_DIV_CLK_AUD_UAIFS1,
	V620_EVT0_DIV_CLK_AUD_UAIF7,
	V620_EVT0_DIV_CLK_AUD_UAIF4,
	V620_EVT0_CLKCMU_APM_NOC,
	V620_EVT0_CLKCMU_PERIC0_NOC,
	V620_EVT0_CLKCMU_HSI0_NOC,
	V620_EVT0_CLKCMU_DPUB_NOC,
	V620_EVT0_CLKCMU_MFC_MFC,
	V620_EVT0_CLKCMU_HSI1_NOC,
	V620_EVT0_CLKCMU_DPUF0_NOC,
	V620_EVT0_CLKCMU_PERIC1_NOC,
	V620_EVT0_CLKCMU_NOCL2_NOC,
	V620_EVT0_CLKCMU_CPUCL0_SWITCH,
	V620_EVT0_CLKCMU_NOCL0_NOC,
	V620_EVT0_CLKCMU_TAA_NOC,
	V620_EVT0_CLKCMU_ACC_NOC,
	V620_EVT0_CLKCMU_ISP_NOC,
	V620_EVT0_CLKCMU_AUD_CPU,
	V620_EVT0_CLKCMU_CPUCL0_DBG,
	V620_EVT0_CLKCMU_HSI1_USBDRD,
	V620_EVT0_DIV_CLKCMU_CMU_BOOST,
	V620_EVT0_CLKCMU_MFC_WFD,
	V620_EVT0_CLKCMU_MIF_NOCP,
	V620_EVT0_CLKCMU_PERIC0_IP,
	V620_EVT0_CLKCMU_PERIC1_IP,
	V620_EVT0_CLKCMU_GNPU_NOC,
	V620_EVT0_CLKCMU_CPUCL0_CLUSTER,
	V620_EVT0_CLKCMU_G3D_SWITCH,
	V620_EVT0_CLK_CMU_PLLCLKOUT,
	V620_EVT0_CLKCMU_DPTX_NOC,
	V620_EVT0_CLKCMU_DPUF1_NOC,
	V620_EVT0_CLKCMU_DPTX_DPGTC,
	V620_EVT0_CLKCMU_AUD_NOC,
	V620_EVT0_CLKCMU_NOCL1_NOC,
	V620_EVT0_CLKCMU_HSI2_NOC_UFS,
	V620_EVT0_CLKCMU_HSI2_UFS_EMBD,
	V620_EVT0_CLKCMU_HSI2_ETHERNET,
	V620_EVT0_CLKCMU_DNC_NOC,
	V620_EVT0_CLKCMU_SNW_NOC,
	V620_EVT0_CLKCMU_CPUCL2_SWITCH,
	V620_EVT0_CLKCMU_CPUCL2_CLUSTER,
	V620_EVT0_CLKCMU_DSP_NOC,
	V620_EVT0_CLKCMU_SDMA_NOC,
	V620_EVT0_CLKCMU_MFC_FG,
	V620_EVT0_CLKCMU_MISC_NOC,
	V620_EVT0_CLKCMU_SSP_NOC,
	V620_EVT0_CLKCMU_M2M_NOC,
	V620_EVT0_CLKCMU_M2M_JPEG,
	V620_EVT0_CLKCMU_DPUB_DSIM,
	V620_EVT0_CLKCMU_HSI1_MMC_CARD,
	V620_EVT0_CLKCMU_HSI2_NOC,
	V620_EVT0_CLK_ADD_CH_CLK,
	V620_EVT0_DIV_CLK_CMU_NOCP,
	V620_EVT0_CLKCMU_CIS_MCLK3,
	V620_EVT0_CLKCMU_CIS_MCLK0,
	V620_EVT0_CLKCMU_CIS_MCLK1,
	V620_EVT0_CLKCMU_CIS_MCLK2,
	V620_EVT0_CLKCMU_DPTX_DPOSC,
	V620_EVT0_CLKCMU_G3D_NOCP,
	V620_EVT0_CLKCMU_GNPU_XMAA,
	V620_EVT0_DIV_CLK_CPUCL0_SHORTSTOP,
	V620_EVT0_DIV_CLK_CLUSTER0_ACLK,
	V620_EVT0_DIV_CLK_CLUSTER0_ATCLK,
	V620_EVT0_DIV_CLK_CLUSTER0_PERIPHCLK,
	V620_EVT0_DIV_CLK_CPUCL0_DBG_PCLKDBG,
	V620_EVT0_DIV_CLK_CPUCL0_NOCP,
	V620_EVT0_DIV_CLK_CPUCL0_DBG_NOC,
	V620_EVT0_DIV_CLK_CLUSTER0_PCLK,
	V620_EVT0_DIV_CLK_CLUSTER0_MPCLK,
	V620_EVT0_DIV_CLK_CLUSTER2_PCLK,
	V620_EVT0_DIV_CLK_CPUCL2_NOCP,
	V620_EVT0_DIV_CLK_CPUCL2_SHORTSTOP,
	V620_EVT0_DIV_CLK_CLUSTER2_PERIPHCLK,
	V620_EVT0_DIV_CLK_CLUSTER2_ACLK,
	V620_EVT0_DIV_CLK_CLUSTER2_ATCLK,
	V620_EVT0_DIV_CLK_CLUSTER2_MPCLK,
	V620_EVT0_DIV_CLK_DNC_NOCP,
	V620_EVT0_DIV_CLK_DPUB_NOCP,
	V620_EVT0_DIV_CLK_DSIM_OSCCLK,
	V620_EVT0_DIV_CLK_DPUF_NOCP,
	V620_EVT0_DIV_CLK_DPUF1_NOCP,
	V620_EVT0_DIV_CLK_DSP_NOCP,
	V620_EVT0_DIV_CLK_GNPU_NOCP,
	V620_EVT0_DIV_CLK_HSI0_PCIE_APB,
	V620_EVT0_DIV_CLK_HSI2_ETHERNET,
	V620_EVT0_DIV_CLK_HSI2_ETHERNET_PTP,
	V620_EVT0_DIV_CLK_ISP_NOCP,
	V620_EVT0_DIV_CLK_M2M_NOCP,
	V620_EVT0_DIV_CLK_MFC_NOCP,
	V620_EVT0_DIV_CLK_MISC_NOCP,
	V620_EVT0_DIV_CLK_NOCL0_NOCP,
	V620_EVT0_DIV_CLK_NOCL0_SCI_DIV2,
	V620_EVT0_DIV_CLK_NOCL1_NOCP,
	V620_EVT0_DIV_CLK_NOCL2_NOCP,
	V620_EVT0_DIV_CLK_PERIC0_USI00_USI,
	V620_EVT0_DIV_CLK_PERIC0_USI01_USI,
	V620_EVT0_DIV_CLK_PERIC0_USI02_USI,
	V620_EVT0_DIV_CLK_PERIC0_USI_I2C,
	V620_EVT0_DIV_CLK_PERIC0_USI07_USI,
	V620_EVT0_DIV_CLK_PERIC0_USI03_USI,
	V620_EVT0_DIV_CLK_PERIC0_I3C,
	V620_EVT0_DIV_CLK_PERIC1_USI_I2C,
	V620_EVT0_DIV_CLK_PERIC1_USI09_USI,
	V620_EVT0_DIV_CLK_PERIC1_USI11_USI,
	V620_EVT0_DIV_CLK_PERIC1_USI12_USI,
	V620_EVT0_DIV_CLK_PERIC1_USI13_USI,
	V620_EVT0_DIV_CLK_PERIC1_USI14_USI,
	V620_EVT0_DIV_CLK_PERIC1_USI15_USI,
	V620_EVT0_DIV_CLK_PERIC1_USI16_USI,
	V620_EVT0_DIV_CLK_PERIC1_USI17_USI,
	V620_EVT0_DIV_CLK_PERIC1_I3C,
	V620_EVT0_DIV_CLK_SDMA_NOCP,
	V620_EVT0_CLK_SFI_PLLCLKOUT,
	V620_EVT0_DIV_CLK_SFI_USI18,
	V620_EVT0_DIV_CLK_SFI_USI20,
	V620_EVT0_DIV_CLK_SFI_USI19,
	V620_EVT0_DIV_CLK_SFI_NOCD,
	V620_EVT0_DIV_CLK_SFI_CPU_ACLK,
	V620_EVT0_DIV_CLK_SFI_CPU_ATCLK,
	V620_EVT0_DIV_CLK_SFI_CPU_PCLKDBG,
	V620_EVT0_DIV_CLK_SFI_CPU_CNTCLK,
	V620_EVT0_DIV_CLK_SFI_NOCP,
	V620_EVT0_DIV_CLK_SFI_XSPI,
	V620_EVT0_DIV_CLK_SFI_USI21,
	V620_EVT0_DIV_CLK_SFI_CAN0,
	V620_EVT0_DIV_CLK_SFI_CAN1,
	V620_EVT0_DIV_CLK_SNW_NOCP,
	V620_EVT0_DIV_CLK_SSP_NOCP,
	V620_EVT0_DIV_CLK_TAA_NOCP,
	V620_EVT0_DIV_CLK_G3D_NOCD,
	v620_evt0_end_of_div,
	v620_evt0_num_of_div = (v620_evt0_end_of_div - DIV_TYPE) & MASK_OF_ID,

	V620_EVT0_GOUT_BLK_ACC_UID_SLH_AXI_MI_P_ACC_IPCLKPORT_I_CLK = GATE_TYPE,
	V620_EVT0_GOUT_BLK_ACC_UID_LH_AXI_SI_D_ACC_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCD_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCP_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_TAA_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_ACC_UID_SYSMMU_S0_PMMU0_ACC_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_ACC_UID_APB_ASYNC_ISPPRE0_IPCLKPORT_PCLKM,
	V620_EVT0_GOUT_BLK_ACC_UID_VGEN_D_ISPPRE_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_ACC_UID_VGEN_LITE_D_ORBMCH_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS3_I_PCLK,
	V620_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS4_I_PCLK,
	V620_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS2_I_PCLK,
	V620_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS5_I_PCLK,
	V620_EVT0_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ACC_UID_XIU_D0_ACC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_ACC_UID_XIU_D1_ACC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_ACC_UID_SYSMMU_S0_ACC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CSIS,
	V620_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS2_I_ACLK,
	V620_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS3_I_ACLK,
	V620_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS4_I_ACLK,
	V620_EVT0_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS5_I_ACLK,
	V620_EVT0_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_CSIS_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ACC_UID_US_128_256_D0_ACC_IPCLKPORT_MAINCLK,
	V620_EVT0_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_SENSORVSYNC,
	V620_EVT0_CLK_BLK_ACC_UID_BICS_APB_P_ACC_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_ACC_UID_SFMPU_P_ACC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_ACC_UID_XIU_D2_ACC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ACC_UID_ORBMCH_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_ACLK,
	V620_EVT0_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_PCLK,
	V620_EVT0_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK,
	V620_EVT0_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK,
	V620_EVT0_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_SPMI_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_APM_UID_APM_DTA_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_APM_UID_SFMPU_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_APM_UID_SPC_APM_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_SPMI_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_APM_UID_SFMPU_INTMEM_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_APM_UID_BIC_APB_ALIVE_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_APM_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_APM_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_APM_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM,
	V620_EVT0_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
	V620_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
	V620_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
	V620_EVT0_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
	V620_EVT0_GOUT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK,
	V620_EVT0_GOUT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM,
	V620_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ,
	V620_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
	V620_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
	V620_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_B,
	V620_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
	V620_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0,
	V620_EVT0_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1,
	V620_EVT0_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_AUD_UID_LH_AXI_MI_IP_AUD_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_AUD_UID_LH_AXI_SI_IP_AUD_IPCLKPORT_I_CLK,
	V620_EVT0_GATE_CLK_AUD_AVB_ETH,
	V620_EVT0_CLK_BLK_AUD_UID_XIU_D_AUD_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF8,
	V620_EVT0_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF9,
	V620_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF8_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF9_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS0,
	V620_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS0_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS1,
	V620_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS1_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_AUD_UID_BICS_APB_P0_AUD_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_AUD_UID_BICS_APB_P1_AUD_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_AUD_UID_SFMPU_AUD_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_AUD_UID_VGEN_AUD2_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
	V620_EVT0_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF7,
	V620_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF7_IPCLKPORT_CLK,
	V620_EVT0_GATE_CLKCMU_APM_NOC,
	V620_EVT0_GATE_CLKCMU_HSI0_NOC,
	V620_EVT0_CLKCMU_MIF_SWITCH,
	V620_EVT0_GATE_CLKCMU_MFC_MFC,
	V620_EVT0_GATE_CLKCMU_HSI1_NOC,
	V620_EVT0_GATE_CLKCMU_HSI1_MMC_CARD,
	V620_EVT0_GATE_CLKCMU_DPUB_NOC,
	V620_EVT0_GATE_CLKCMU_DPUF0_NOC,
	V620_EVT0_GATE_CLKCMU_PERIC0_NOC,
	V620_EVT0_GATE_CLKCMU_PERIC1_NOC,
	V620_EVT0_GATE_CLKCMU_NOCL2_NOC,
	V620_EVT0_GATE_CLKCMU_CPUCL0_SWITCH,
	V620_EVT0_GATE_CLKCMU_NOCL0_NOC,
	V620_EVT0_GATE_CLKCMU_TAA_NOC,
	V620_EVT0_GATE_CLKCMU_ACC_NOC,
	V620_EVT0_GATE_CLKCMU_ISP_NOC,
	V620_EVT0_GATE_CLKCMU_AUD_CPU,
	V620_EVT0_GATE_CLKCMU_CPUCL0_DBG,
	V620_EVT0_GATE_CLKCMU_HSI1_USBDRD,
	V620_EVT0_GATE_CLKCMU_MFC_WFD,
	V620_EVT0_GATE_CLKCMU_MIF_NOCP,
	V620_EVT0_GATE_CLKCMU_PERIC0_IP,
	V620_EVT0_GATE_CLKCMU_PERIC1_IP,
	V620_EVT0_GATE_CLKCMU_GNPU_NOC,
	V620_EVT0_GATE_CLKCMU_CPUCL0_CLUSTER,
	V620_EVT0_GATE_CLKCMU_G3D_SWITCH,
	V620_EVT0_GATE_CLK_CMU_PLLCLKOUT,
	V620_EVT0_GATE_CLKCMU_DPTX_NOC,
	V620_EVT0_GATE_CLKCMU_DPUF1_NOC,
	V620_EVT0_GATE_CLKCMU_DPTX_DPGTC,
	V620_EVT0_GATE_CLKCMU_AUD_NOC,
	V620_EVT0_GATE_CLKCMU_CMU_BOOST,
	V620_EVT0_CLKCMU_CMU_CPUCL0_BOOST,
	V620_EVT0_CLKCMU_CMU_NOCL0_BOOST,
	V620_EVT0_CLKCMU_CMU_NOCL2_BOOST,
	V620_EVT0_CLKCMU_CMU_MIF_BOOST,
	V620_EVT0_GATE_CLKCMU_NOCL1_NOC,
	V620_EVT0_CLKCMU_CMU_NOCL1_BOOST,
	V620_EVT0_GATE_CLKCMU_HSI2_NOC_UFS,
	V620_EVT0_GATE_CLKCMU_HSI2_UFS_EMBD,
	V620_EVT0_GATE_CLKCMU_HSI2_ETHERNET,
	V620_EVT0_GATE_CLKCMU_DNC_NOC,
	V620_EVT0_GATE_CLKCMU_SNW_NOC,
	V620_EVT0_GATE_CLKCMU_CPUCL2_SWITCH,
	V620_EVT0_GATE_CLKCMU_CPUCL2_CLUSTER,
	V620_EVT0_GATE_CLKCMU_DSP_NOC,
	V620_EVT0_GATE_CLKCMU_SDMA_NOC,
	V620_EVT0_GATE_CLKCMU_MFC_FG,
	V620_EVT0_GATE_CLKCMU_MISC_NOC,
	V620_EVT0_GATE_CLKCMU_SSP_NOC,
	V620_EVT0_CLKCMU_CMU_CPUCL2_BOOST,
	V620_EVT0_GATE_CLKCMU_M2M_NOC,
	V620_EVT0_GATE_CLKCMU_M2M_JPEG,
	V620_EVT0_GATE_CLKCMU_DPUB_DSIM,
	V620_EVT0_GATE_CLKCMU_HSI2_NOC,
	V620_EVT0_CLK_BLK_CMU_UID_ADD_CH_CLK_IPCLKPORT_ADD_CH_CLK,
	V620_EVT0_GATE_CLK_ADD_CH_CLK,
	V620_EVT0_GATE_CLK_CMU_NOCP,
	V620_EVT0_CLK_BLK_CMU_UID_SLH_AXI_MI_P_CMU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CMU_UID_D_TZPC_CMU_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_CMU_UID_SFR_APBIF_CMU_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK02,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK12,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK03,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK13,
	V620_EVT0_CLK_BLK_CMU_UID_RSTNSYNC_SR_CLK_CMU_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_GATE_CLKCMU_CIS_MCLK0,
	V620_EVT0_GATE_CLKCMU_CIS_MCLK1,
	V620_EVT0_GATE_CLKCMU_CIS_MCLK2,
	V620_EVT0_GATE_CLKCMU_CIS_MCLK3,
	V620_EVT0_GATE_CLKCMU_DPTX_DPOSC,
	V620_EVT0_GATE_CLKCMU_G3D_NOCP,
	V620_EVT0_GATE_CLKCMU_GNPU_XMAA,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK01,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK02,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK03,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK11,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK12,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK13,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK01,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK11,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_NOCP_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_CHI_SI_D_CLUSTER0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_ETR_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_ETR_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK,
	V620_EVT0_GATE_CLK_CPUCL0_CORE,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_MPCLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_MPCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_QOS_OVERR_D_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_SFMPU_P_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_BICS_APB_P_CPUCL0_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_CPUCL0_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK,
	V620_EVT0_GATE_CLK_CPUCL2_CORE,
	V620_EVT0_GATE_CLK_CPUCL2_CLUSTER,
	V620_EVT0_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_ADM_APB_G_CLUSTER2_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_SLH_AXI_MI_P_CPUCL2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_CPUCL2_CON_IPCLKPORT_I_PERIPHCLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_LH_AST_MI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_LH_AST_SI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_SLH_AXI_SI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_LH_CHI_SI_D_CLUSTER2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_SCLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_ATCLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PERIPHCLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PERIPHCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_QOS_OVERR_D_CPUCL2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_BICS_APB_P_CPUCL2_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_SFMPU_P_CPUCL2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_CPUCL2_UID_XIU_P_CPUCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_DBGCORE_CMU_DBGCORE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK,
	V620_EVT0_CLK_BLK_DNC_UID_AS_APB_VGEN_LITE_DNC_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM,
	V620_EVT0_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU2_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU3_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_DNC_UID_LH_AXI_MI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_LH_TAXI_SI_D0_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_LH_TAXI_SI_D1_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_LH_TAXI_SI_D2_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_LH_TAXI_SI_D3_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_DNC_UID_LH_AST_SI_LG_DNC_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_SFMPU_P0_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_SFMPU_P1_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DNC_UID_BIC_APB_S0_DNC_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_DNC_UID_BIC_APB_S1_DNC_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_DNC_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK,
	V620_EVT0_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_NOCP_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DPTX_UID_SLH_AXI_MI_P_DPTX_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_GTC_CLK,
	V620_EVT0_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_DPGTC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_USBC31_DP_CTRL_PCLK,
	V620_EVT0_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_TCA_APB_CLK,
	V620_EVT0_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_OSC_CLK,
	V620_EVT0_CLK_BLK_DPTX_UID_SFMPU_DPTX_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DPTX_UID_BIC_DPTX_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPUB_UID_AD_APB_DECON_MAIN_DPUB0_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB0,
	V620_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB0,
	V620_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB0,
	V620_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB1,
	V620_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB1,
	V620_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB1,
	V620_EVT0_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPUB_UID_SFMPU_DPUB_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DPUB_UID_BICS_APB_P0_DPUB_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB0,
	V620_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB1,
	V620_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB0,
	V620_EVT0_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB1,
	V620_EVT0_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DSIM_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DSIM_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_DSIM_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_DSIM_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPUF_UID_DPUF_CMU_DPUF_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_SYSREG_DPUF_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_SLH_AXI_MI_P_DPUF_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_LH_AXI_SI_D0_DPUF_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_LH_AXI_SI_D1_DPUF_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_D_TZPC_DPUF_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF0,
	V620_EVT0_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF1,
	V620_EVT0_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF0,
	V620_EVT0_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCD_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_SRAMC,
	V620_EVT0_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF1,
	V620_EVT0_CLK_BLK_DPUF_UID_XIU_D0_DPUF_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_DPUF_UID_XIU_D1_DPUF_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPUF_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_DPUF_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPUF_UID_SFMPU_DPUF_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DPUF_UID_BIC_DPUF_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_DPUF_UID_VGEN0_0DPUF_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPUF_UID_VGEN0_1DPUF_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPUF_UID_VGEN1_0DPUF_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPUF_UID_VGEN1_1DPUF_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DSP_UID_LH_AXI_MI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DSP_UID_LH_AST_SI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_DSP_UID_SFMPU_P_DSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_DSP_UID_BIC_APB_S_DSP_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM,
	V620_EVT0_CLK_BLK_G3D_UID_GPU_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D0,
	V620_EVT0_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D1,
	V620_EVT0_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D2,
	V620_EVT0_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D3,
	V620_EVT0_CLK_BLK_GNPU_UID_GNPU_CMU_GNPU_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCD_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_GNPU_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_GNPU_UID_D_TZPC_GNPU_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_GNPU_UID_SYSREG_GNPU_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE,
	V620_EVT0_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_SFMPU_P_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_GNPU_UID_BIC_APB_S_GNPU_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0,
	V620_EVT0_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1,
	V620_EVT0_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D0_HSI0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_GPIO_HSI0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DBI_ACLK_UG,
	V620_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_MSTR_ACLK_UG,
	V620_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_SLV_ACLK_UG,
	V620_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DBI_ACLK_UG,
	V620_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_MSTR_ACLK_UG,
	V620_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_SLV_ACLK_UG,
	V620_EVT0_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_2L_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_2L_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_4L_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_4L_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D1_HSI0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DBI_ACLK_UG,
	V620_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_MSTR_ACLK_UG,
	V620_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_SLV_ACLK_UG,
	V620_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DBI_ACLK_UG,
	V620_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_MSTR_ACLK_UG,
	V620_EVT0_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_SLV_ACLK_UG,
	V620_EVT0_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_2L_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_4L_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_2L_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_4L_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU1_HSI0_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_APB_PCLK,
	V620_EVT0_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_CXS_CLK,
	V620_EVT0_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_APB_PCLK,
	V620_EVT0_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI0_UID_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DOORBELL_IPCLK,
	V620_EVT0_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DOORBELL_IPCLK,
	V620_EVT0_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DOORBELL_IPCLK,
	V620_EVT0_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DOORBELL_IPCLK,
	V620_EVT0_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	V620_EVT0_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_HSI1_UID_XIU_D0_HSI1_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	V620_EVT0_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY,
	V620_EVT0_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL,
	V620_EVT0_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY,
	V620_EVT0_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL,
	V620_EVT0_GOUT_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USB31PHY_USB31_CTRL_PCLK,
	V620_EVT0_GOUT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_I_APB_PCLK,
	V620_EVT0_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_ACLK,
	V620_EVT0_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_ALIVE_CLK,
	V620_EVT0_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_ALIVE_CLK,
	V620_EVT0_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_ALIVE_CLK,
	V620_EVT0_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_USBDRD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_SUSPEND_CLK,
	V620_EVT0_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_U3REWA_ALV_CLK,
	V620_EVT0_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_REF_CLK,
	V620_EVT0_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK,
	V620_EVT0_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK,
	V620_EVT0_GOUT_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_SYS_CLK,
	V620_EVT0_GOUT_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_SYS_CLK,
	V620_EVT0_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D0_HSI2_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK,
	V620_EVT0_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO,
	V620_EVT0_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK,
	V620_EVT0_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI2_UID_XIU_D2_HSI2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD0_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_HSI2_UID_XIU_D3_HSI2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_HSI2_UID_LH_ACEL_SI_D1_HSI2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_HSI2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_HSI2_UID_SYSMMU_S1_HSI2_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI2_UID_SYSMMU_S1_PMMU0_HSI2_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_HSI2_UID_ASYNCAPB_SYSMMU_S0_HSI2_NS_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S0,
	V620_EVT0_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S1,
	V620_EVT0_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S0,
	V620_EVT0_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S1,
	V620_EVT0_CLK_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_CLK_PTP,
	V620_EVT0_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_CLK_PTP,
	V620_EVT0_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_HSI2_UID_XIU_D4_HSI2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_HSI2_UID_XIU_D5_HSI2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_HSI2_UID_BICS_APB_P0_HSI2_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_HSI2_UID_BICS_APB_P1_HSI2_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_HSI2_UID_SFMPU_HSI2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_HSI2_UID_SPC_HSI2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCD_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_ISP_UID_VGEN_D_ISP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ISP_UID_D_TZPC_ISP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_ISP_UID_SYSMMU_S0_PMMU0_ISP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_ISP_UID_ISP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ISP_UID_LH_AXI_SI_D_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_ISP_UID_SLH_AXI_MI_P_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_ISP_UID_AS_APB_ISP0_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ISP_UID_LH_AST_MI_L0_TAA_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_ISP_UID_LH_AST_SI_L0_ISP_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_ISP_UID_SYSMMU_S0_ISP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_ISP_UID_BICS_APB_P_ISP_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_ISP_UID_SFMPU_P_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_ISP_UID_XIU_D1_ISP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_ISP_UID_SLH_AST_MI_L1_TAA_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_ISP_UID_SLH_AST_SI_L1_ISP_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_ISP_UID_XIU_D0_ISP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_M2M_UID_M2M_CMU_M2M_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_M2M_UID_AS_APB_M2M0_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_M2M_UID_VGEN_LITE_D_M2M_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK,
	V620_EVT0_CLK_BLK_M2M_UID_LH_AXI_MI_IP_JPEG_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_M2M_UID_LH_AXI_SI_IP_JPEG_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_M2M_UID_AS_APB_M2M_JPEG_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_2X1,
	V620_EVT0_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_VOTF,
	V620_EVT0_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM,
	V620_EVT0_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK,
	V620_EVT0_CLK_BLK_MFC_UID_VGEN_LITE_D_MFC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_FG_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_PPMU_D3_MFC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MFC_UID_PPMU_D3_MFC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MFC_UID_PPMU_D4_MFC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MFC_UID_PPMU_D4_MFC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MFC_UID_VGEN_LITE_D_FG_MFC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_XIU_D2_MFC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MFC_UID_XIU_D3_MFC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MFC_UID_SYSMMU_S1_PMMU0_MFC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_SYSMMU_S1_MFC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_LH_AXI_SI_D2_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_AS_APB_FG_MFC_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_FG_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_FG_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_FG_SW_RESET_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_MIF_UID_SMC0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_0_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_MIF_UID_SMC1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_1_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_MIF_UID_SFMPU_P_MIF_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_0_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_1_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MIF_UID_SPC_MIF_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MIF_UID_SPMPU_P_MIF_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_BLK_MIF_UID_BIC_APB_S_MIF_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_MIF_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_PDMA2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_PDMA3_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_PDMA4_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_VGEN_D_PDMA0_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_VGEN_D_PDMA1_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_VGEN_D_PDMA2_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_VGEN_D_PDMA3_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_VGEN_D_PDMA4_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_VGEN_D_SPDMA0_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_VGEN_D_SPDMA1_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_AD_APB_SYSMMU_S0_MISC_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_SYSREG_MISC_1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_SYSREG_MISC_2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_MCT0_MISC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_VGEN_D_GIC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_TMU_1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_TMU_0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_VOLMON_INT_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_LH_AXI_SI_ID_MISC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_LH_AXI_MI_ID_MISC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_ADC_MISC_IPCLKPORT_PCLK_S1,
	V620_EVT0_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_SYSMMU_S1_PMMU0_MISC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_SYSMMU_S1_MISC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	V620_EVT0_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK,
	V620_EVT0_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK,
	V620_EVT0_CLK_BLK_MISC_UID_XIU_D2_MISC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_MISC_UID_SFMPU_P_MISC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_MISC_UID_BICS_APB_P_MISC_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK,
	V620_EVT0_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_FDC,
	V620_EVT0_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_MISC_UID_MCT1_MISC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_MISC_UID_AXI_US_64TO128_D_GIC_IPCLKPORT_MAINCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP0_NOCL0_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP1_NOCL0_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0,
	V620_EVT0_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0,
	V620_EVT0_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL2_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER2_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_D0_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_D1_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_D2_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_D3_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_POS_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CMU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_LH_AST_MI_LG_DNC_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_NOCL0_UID_BIC_APB_P_NOCL0_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_SFMPU_P_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_I_TEST_CLK_DIV2,
	V620_EVT0_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_NOCL1_CMU_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1,
	V620_EVT0_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_LH_AXI_MI_D_G3D_PTW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D0_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D1_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D2_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D3_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_MI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_SFMPU_P_NOCL1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_BIC_APB_P_NOCL1_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_SYSREG_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_D_TZPC_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF1_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF1_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ACC_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_TAA_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_LH_AST_SI_G_NOCL2_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCD_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_NOCL2,
	V620_EVT0_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ACC_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPTX_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_TAA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_NOCL2_CMU_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_LH_TAXI_MI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_SFMPU_P_NOCL2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_BIC_APB_P_NOCL2_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0,
	V620_EVT0_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_SFMPU_P_PERIC0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI07_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I3C_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI14_USI_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_SCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_SCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_SCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_SCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I3C_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_PERIC1_UID_SFMPU_P_PERIC1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
	V620_EVT0_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_SDMA_CMU_SDMA_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AXI_SI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_SFMPU_P_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SDMA_UID_BIC_APB_S_SDMA_IPCLKPORT_I_APBCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI18_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_GATE_CLK_SFI_PLLCLKOUT,
	V620_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI19_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0,
	V620_EVT0_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_IPCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI20_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_IPCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCD_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_ACLK,
	V620_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_MAILBOX_AP4_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_MCT0_SFI_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCP_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_XSPI_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_ACLK,
	V620_EVT0_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM,
	V620_EVT0_GOUT_BLK_SFI_UID_SLH_AXI_MI_P_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_LH_AXI_SI_D_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_SFI_UID_XSPI_IPCLKPORT_FLASH_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_LH_ATB_SI_LT0_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_LH_ATB_SI_LT1_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_LH_ATB_SI_LT2_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_LH_ATB_SI_LT3_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_IPCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI21_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN,
	V620_EVT0_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_BLK_SFI_UID_LH_AXI_SI_IP1_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_LH_AXI_MI_IP1_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_LH_AXI_SI_IDP0_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_LH_AXI_SI_IDP1_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_LH_AXI_SI_IP0_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_LH_AXI_MI_IDP0_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_LH_AXI_MI_IDP1_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_LH_AXI_MI_IP0_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_MAILBOX_AP0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_MAILBOX_AP1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_MAILBOX_AP7_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_MAILBOX_AP2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_MAILBOX_AP3_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_MAILBOX_AP6_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_MAILBOX_DNC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_MAILBOX_AP5_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_BLK_SFI_UID_SFMPU_P0_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_SFMPU_P1_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_SFMPU_P2_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_SFMPU_P3_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_VGEN_LITE_D_SFI_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_SYSMMU_S0_SFI_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_SYSMMU_S0_PMMU0_SFI_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_XIU_D0_SFI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SFI_UID_SFMPU_P4_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK,
	V620_EVT0_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK,
	V620_EVT0_CLK_BLK_SFI_UID_MCT1_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_ASYNCAPB_CLUSTER_SFI_DEBUG_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_DMA_SFI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SFI_UID_MAILBOX_ABOX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_MAILBOX_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_DAPAPBAP_MUX_SFI_IPCLKPORT_DAPCLK,
	V620_EVT0_CLK_BLK_SFI_UID_ADM_DAP_G_SFI_IPCLKPORT_DAPCLKM,
	V620_EVT0_CLK_BLK_SFI_UID_TMU_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_LH_AXI_SI_IP2_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_LH_AXI_MI_IP2_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RTCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_PCLKDBG_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_ASYNCAPB_FMU_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU,
	V620_EVT0_CLK_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_SFMPU_P5_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_XIU_D3_SFI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_SFI_UID_BICS_APB_P_SFI_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_SFI_UID_SFI_CMU_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_BLK_SFI_UID_XIU_D1_SFI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SFI_UID_XIU_D2_SFI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SFI_UID_LH_AXI_SI_IP3_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_LH_AXI_MI_IP3_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_SBISTTBOX_SFI_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_XHB_P_SFI_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_SFI_UID_SLH_AXI_SI_IP4_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SFI_UID_SLH_AXI_MI_IP4_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_SNW_CMU_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SNW_UID_D_TZPC_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SNW_UID_SYSREG_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SNW_UID_VGEN_D0_SNW_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_VGEN_D2_SNW_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SNW_UID_LH_AXI_SI_D0_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_LH_AXI_SI_D1_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_SLH_AXI_MI_P_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_LH_AST_MI_L0_ISP_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_LH_AST_MI_L_ACC_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_AS_APB_SNW_SNF0_0_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SNW_UID_LH_AXI_SI_D2_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU0_SNW_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU1_SNW_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_SYSMMU_S0_SNW_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU2_SNW_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_SNF0_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_WRP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_XIU_D1_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SNW_UID_VGEN_D3_SNW_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_BICS_APB_P_SNW_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_SNW_UID_SFMPU_P_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_SLH_AST_MI_L1_ISP_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_XIU_D3_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SNW_UID_XIU_D4_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SNW_UID_XIU_D5_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SNW_UID_US_128_256_D0_SNW_IPCLKPORT_MAINCLK,
	V620_EVT0_CLK_BLK_SNW_UID_US_128_256_D1_SNW_IPCLKPORT_MAINCLK,
	V620_EVT0_CLK_BLK_SNW_UID_US_128_256_D3_SNW_IPCLKPORT_MAINCLK,
	V620_EVT0_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_ACLK,
	V620_EVT0_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_BLK_SSP_UID_SYSMMU_S0_PMMU0_SSP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SSP_UID_BAAW_D_SSP_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_BLK_SSP_UID_XIU_D0_SSP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SSP_UID_ASYNCAPB_SYSMMU_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SSP_UID_SYSMMU_S0_SSP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SSP_UID_XIU_D1_SSP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK,
	V620_EVT0_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_SSP_UID_VGEN_LITE_D_SSP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_SSP_UID_BICS_APB_P_SSP_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_SSP_UID_SFMPU_P_SSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SSP_UID_OTP_ADK_DESERIAL_SSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SSP_UID_OTP_PUF_DESERIAL_SSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_SSP_UID_OTP_REK_DESERIAL_SSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_STRONG_UID_STRONG_CMU_STRONG_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSC_DIV2_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_TAA_UID_LH_AXI_SI_D_TAA_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_TAA_UID_SLH_AXI_MI_P_TAA_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCD_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_TAA_UID_LH_AST_MI_L_ACC_TAA_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_TAA_UID_LH_AST_SI_L0_TAA_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_TAA_UID_AS_APB_TAA0_IPCLKPORT_PCLKM,
	V620_EVT0_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_ACLK,
	V620_EVT0_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_PCLK,
	V620_EVT0_GOUT_BLK_TAA_UID_SYSMMU_S0_PMMU0_TAA_IPCLKPORT_CLK,
	V620_EVT0_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_ACLK,
	V620_EVT0_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_PCLK,
	V620_EVT0_CLK_BLK_TAA_UID_VGEN_D_TAA_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_TAA_UID_SYSMMU_S0_TAA_IPCLKPORT_CLK,
	V620_EVT0_CLK_BLK_TAA_UID_BICS_APB_P_TAA_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_BLK_TAA_UID_SFMPU_P_TAA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_TAA_UID_SLH_AST_SI_L1_TAA_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_BLK_TAA_UID_XIU_D0_TAA_IPCLKPORT_ACLK,
	v620_evt0_end_of_gate,
	v620_evt0_num_of_gate = (v620_evt0_end_of_gate - GATE_TYPE) & MASK_OF_ID,
};
#endif
