{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637636641835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637636641835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 21:04:01 2021 " "Processing started: Mon Nov 22 21:04:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637636641835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636641835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tank_game -c tank_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off tank_game -c tank_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636641836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637636642185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637636642185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bullet_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bullet_tb-test " "Found design unit 1: bullet_tb-test" {  } { { "bullet_tb.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651144 ""} { "Info" "ISGN_ENTITY_NAME" "1 bullet_tb " "Found entity 1: bullet_tb" {  } { { "bullet_tb.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bullet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bullet-fsm_bullet " "Found design unit 1: bullet-fsm_bullet" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651145 ""} { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank-fsm_t " "Found design unit 1: tank-fsm_t" {  } { { "tank.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651147 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "tank.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_game-update1 " "Found design unit 1: tank_game-update1" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651148 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank_game " "Found entity 1: tank_game" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision-fsm_c " "Found design unit 1: collision-fsm_c" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651149 ""} { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file game_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_const " "Found design unit 1: game_const" {  } { { "game_const.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/game_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651150 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 game_const-body " "Found design unit 2: game_const-body" {  } { { "game_const.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/game_const.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_50hz-update " "Found design unit 1: clk_50hz-update" {  } { { "trigger.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/trigger.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651151 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_50hz " "Found entity 1: clk_50hz" {  } { { "trigger.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/trigger.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_board-fsm_sb " "Found design unit 1: score_board-fsm_sb" {  } { { "score_board.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/score_board.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651152 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_board " "Found entity 1: score_board" {  } { { "score_board.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/score_board.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "leddcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651154 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "leddcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file colorrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "colorROM.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/colorROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651155 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "colorROM.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/colorROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "pixelGenerator.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/pixelGenerator.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651156 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "pixelGenerator.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/pixelGenerator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "vga_sync.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651157 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "VGA_top_level.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/VGA_top_level.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651158 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "VGA_top_level.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/VGA_top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "keyboard.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651159 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "oneshot.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651161 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "ps2.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/ps2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651163 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2lcd-a " "Found design unit 1: de2lcd-a" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651165 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2lcd " "Found entity 1: de2lcd" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tank_game " "Elaborating entity \"tank_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637636651203 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sc tank_game.vhd(93) " "Verilog HDL or VHDL warning at tank_game.vhd(93): object \"sc\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637636651204 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sr tank_game.vhd(94) " "Verilog HDL or VHDL warning at tank_game.vhd(94): object \"sr\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637636651204 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit11 tank_game.vhd(97) " "Verilog HDL or VHDL warning at tank_game.vhd(97): object \"hit11\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637636651204 "|tank_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hit22 tank_game.vhd(97) " "Verilog HDL or VHDL warning at tank_game.vhd(97): object \"hit22\" assigned a value but never read" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637636651204 "|tank_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_50hz clk_50hz:tg " "Elaborating entity \"clk_50hz\" for hierarchy \"clk_50hz:tg\"" {  } { { "tank_game.vhd" "tg" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:t1 " "Elaborating entity \"tank\" for hierarchy \"tank:t1\"" {  } { { "tank_game.vhd" "t1" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:vga " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:vga\"" {  } { { "tank_game.vhd" "vga" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:vga\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:vga\|pixelGenerator:videoGen\"" {  } { { "VGA_top_level.vhd" "videoGen" { Text "E:/GitHub Repo/CE355_Final_Project/VGA_top_level.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors " "Elaborating entity \"colorROM\" for hierarchy \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\"" {  } { { "pixelGenerator.vhd" "colors" { Text "E:/GitHub Repo/CE355_Final_Project/pixelGenerator.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "colorROM.vhd" "altsyncram_component" { Text "E:/GitHub Repo/CE355_Final_Project/colorROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "colorROM.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/colorROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636651273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636651273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colorROM.mif " "Parameter \"init_file\" = \"colorROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636651273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636651273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636651273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636651273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636651273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636651273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636651273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636651273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636651273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636651273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637636651273 ""}  } { { "colorROM.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/colorROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637636651273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b481 " "Found entity 1: altsyncram_b481" {  } { { "db/altsyncram_b481.tdf" "" { Text "E:/GitHub Repo/CE355_Final_Project/db/altsyncram_b481.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637636651339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b481 VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated " "Elaborating entity \"altsyncram_b481\" for hierarchy \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:vga\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:vga\|VGA_SYNC:videoSync\"" {  } { { "VGA_top_level.vhd" "videoSync" { Text "E:/GitHub Repo/CE355_Final_Project/VGA_top_level.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:keyboard " "Elaborating entity \"ps2\" for hierarchy \"ps2:keyboard\"" {  } { { "tank_game.vhd" "keyboard" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651345 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "det1 ps2.vhd(83) " "Verilog HDL or VHDL warning at ps2.vhd(83): object \"det1\" assigned a value but never read" {  } { { "ps2.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/ps2.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637636651346 "|tank_game|ps2:keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "det2 ps2.vhd(83) " "Verilog HDL or VHDL warning at ps2.vhd(83): object \"det2\" assigned a value but never read" {  } { { "ps2.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/ps2.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637636651346 "|tank_game|ps2:keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:keyboard\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:keyboard\|keyboard:u1\"" {  } { { "ps2.vhd" "u1" { Text "E:/GitHub Repo/CE355_Final_Project/ps2.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:keyboard\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:keyboard\|oneshot:pulser\"" {  } { { "ps2.vhd" "pulser" { Text "E:/GitHub Repo/CE355_Final_Project/ps2.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2lcd de2lcd:lcd " "Elaborating entity \"de2lcd\" for hierarchy \"de2lcd:lcd\"" {  } { { "tank_game.vhd" "lcd" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651351 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEC_LED de2lcd.vhd(8) " "VHDL Signal Declaration warning at de2lcd.vhd(8): used implicit default value for signal \"SEC_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637636651353 "|tank_game|de2lcd:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init de2lcd.vhd(45) " "VHDL Process Statement warning at de2lcd.vhd(45): inferring latch(es) for signal or variable \"init\", which holds its previous value in one or more paths through the process" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637636651354 "|tank_game|de2lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init de2lcd.vhd(49) " "Inferred latch for \"init\" at de2lcd.vhd(49)" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636651354 "|tank_game|de2lcd:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:b1 " "Elaborating entity \"bullet\" for hierarchy \"bullet:b1\"" {  } { { "tank_game.vhd" "b1" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651355 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bullet_ready bullet.vhd(46) " "Verilog HDL or VHDL warning at bullet.vhd(46): object \"bullet_ready\" assigned a value but never read" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637636651357 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curr_st bullet.vhd(76) " "VHDL Process Statement warning at bullet.vhd(76): signal \"curr_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651357 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb_q bullet.vhd(77) " "VHDL Process Statement warning at bullet.vhd(77): signal \"xb_q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651357 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curr_st bullet.vhd(83) " "VHDL Process Statement warning at bullet.vhd(83): signal \"curr_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651357 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xt_l bullet.vhd(113) " "VHDL Process Statement warning at bullet.vhd(113): signal \"xt_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651357 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yt_l bullet.vhd(114) " "VHDL Process Statement warning at bullet.vhd(114): signal \"yt_l\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651357 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_s bullet.vhd(129) " "VHDL Process Statement warning at bullet.vhd(129): signal \"clk_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651357 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xt_h bullet.vhd(136) " "VHDL Process Statement warning at bullet.vhd(136): signal \"xt_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651357 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yt_h bullet.vhd(137) " "VHDL Process Statement warning at bullet.vhd(137): signal \"yt_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651357 "|tank_game|bullet:b1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_s bullet.vhd(152) " "VHDL Process Statement warning at bullet.vhd(152): signal \"clk_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullet.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651358 "|tank_game|bullet:b1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision bullet:b1\|collision:collision_h_case " "Elaborating entity \"collision\" for hierarchy \"bullet:b1\|collision:collision_h_case\"" {  } { { "bullet.vhd" "collision_h_case" { Text "E:/GitHub Repo/CE355_Final_Project/bullet.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651358 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb collision.vhd(45) " "VHDL Process Statement warning at collision.vhd(45): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651360 "|tank_game|bullet:b1|collision:collision_h_case"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xt collision.vhd(45) " "VHDL Process Statement warning at collision.vhd(45): signal \"xt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651360 "|tank_game|bullet:b1|collision:collision_h_case"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb collision.vhd(46) " "VHDL Process Statement warning at collision.vhd(46): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651360 "|tank_game|bullet:b1|collision:collision_h_case"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xt collision.vhd(46) " "VHDL Process Statement warning at collision.vhd(46): signal \"xt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651360 "|tank_game|bullet:b1|collision:collision_h_case"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yb collision.vhd(47) " "VHDL Process Statement warning at collision.vhd(47): signal \"yb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651360 "|tank_game|bullet:b1|collision:collision_h_case"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yt collision.vhd(47) " "VHDL Process Statement warning at collision.vhd(47): signal \"yt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651360 "|tank_game|bullet:b1|collision:collision_h_case"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yb collision.vhd(48) " "VHDL Process Statement warning at collision.vhd(48): signal \"yb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651360 "|tank_game|bullet:b1|collision:collision_h_case"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yt collision.vhd(48) " "VHDL Process Statement warning at collision.vhd(48): signal \"yt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "collision.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/collision.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651360 "|tank_game|bullet:b1|collision:collision_h_case"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_board score_board:sb " "Elaborating entity \"score_board\" for hierarchy \"score_board:sb\"" {  } { { "tank_game.vhd" "sb" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651364 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset score_board.vhd(69) " "VHDL Process Statement warning at score_board.vhd(69): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_board.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/score_board.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651366 "|tank_game|score_board:sb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset score_board.vhd(75) " "VHDL Process Statement warning at score_board.vhd(75): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_board.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/score_board.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637636651366 "|tank_game|score_board:sb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:led1 " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:led1\"" {  } { { "tank_game.vhd" "led1" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636651366 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tank.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank.vhd" 19 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1637636652530 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1637636652530 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[0\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[0\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637636652866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[1\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[1\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637636652866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[2\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[2\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637636652866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[3\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[3\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637636652866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[4\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[4\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637636652866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[5\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[5\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637636652866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[6\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[6\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637636652866 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[7\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[7\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637636652866 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1637636652866 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637636652867 "|tank_game|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEC_LED GND " "Pin \"SEC_LED\" is stuck at GND" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637636652867 "|tank_game|SEC_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "tank_game.vhd" "" { Text "E:/GitHub Repo/CE355_Final_Project/tank_game.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637636652867 "|tank_game|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637636652867 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637636652999 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637636653843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637636654113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637636654113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1409 " "Implemented 1409 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637636654215 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637636654215 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1637636654215 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1312 " "Implemented 1312 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637636654215 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637636654215 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637636654215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637636654238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 21:04:14 2021 " "Processing ended: Mon Nov 22 21:04:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637636654238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637636654238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637636654238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637636654238 ""}
