--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: top_level_synthesis.vhd
-- /___/   /\     Timestamp: Tue Jan  9 14:29:06 2018
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -ar Structure -tm top_level -w -dir netgen/synthesis -ofmt vhdl -sim top_level.ngc top_level_synthesis.vhd 
-- Device	: xc6slx45-2-csg324
-- Input file	: top_level.ngc
-- Output file	: /home/esposch/Git/Spartan6Blah/lpddr_demo/netgen/synthesis/top_level_synthesis.vhd
-- # of Entities	: 1
-- Design Name	: top_level
-- Xilinx	: /opt/Xilinx/14.7/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------


-- synthesis translate_off
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity top_level is
  port (
    c3_sys_clk : in STD_LOGIC := 'X'; 
    c3_sys_rst_i : in STD_LOGIC := 'X'; 
    mcb3_dram_ras_n : out STD_LOGIC; 
    mcb3_dram_cas_n : out STD_LOGIC; 
    mcb3_dram_we_n : out STD_LOGIC; 
    mcb3_dram_cke : out STD_LOGIC; 
    mcb3_dram_ck : out STD_LOGIC; 
    mcb3_dram_ck_n : out STD_LOGIC; 
    mcb3_dram_dqs : inout STD_LOGIC; 
    mcb3_dram_udqs : inout STD_LOGIC; 
    mcb3_dram_udm : out STD_LOGIC; 
    mcb3_dram_dm : out STD_LOGIC; 
    c3_calib_done : out STD_LOGIC; 
    rzq3 : inout STD_LOGIC; 
    mcb3_dram_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
    mcb3_dram_a : out STD_LOGIC_VECTOR ( 12 downto 0 ); 
    mcb3_dram_ba : out STD_LOGIC_VECTOR ( 1 downto 0 ) 
  );
end top_level;

architecture Structure of top_level is
  signal c3_sys_rst_i_IBUF_1 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DONE_SOFTANDHARD_CAL_43 : STD_LOGIC;
 
  signal c3_clk0 : STD_LOGIC; 
  signal c3_p0_wr_empty : STD_LOGIC; 
  signal c3_p0_rd_empty : STD_LOGIC; 
  signal c3_p0_cmd_en : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_c3_pll_lock : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_c3_pll_ce_90 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_c3_pll_ce_0 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_c3_mcb_drp_clk : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_c3_sysclk_2x_180 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_c3_sysclk_2x : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_ADD_58 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_IODRP_CS : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_OUT : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_IODRP_SDO : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_TOUT : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_ZIO_ODATAIN : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_IN : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dqsp : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_udqsp : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_normal_operation_window_84 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gated_pll_lock : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_syn_uiclk_pll_lock_87 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_ldm : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ldm : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_ldm : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_udm : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_udm : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdi : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_5 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_4 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_7 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_6 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_3 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_2 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_1 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_0 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_9 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_8 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_11 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_10 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_13 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_12 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_15 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_14 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ldm_t : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ldm_oq : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udm_t : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udm_oq : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_idelay_dqs_ioi_s : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_dqsn : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dqs : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_idelay_dqs_ioi_m : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dqs : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_dqsp : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_idelay_udqs_ioi_s : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_udqsn : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_udqs : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_idelay_udqs_ioi_m : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_udqs : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_udqsp : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udqsn_tq : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udqsn_oq : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udqsp_tq : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udqsp_oq : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsn_tq : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsn_oq : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsp_tq : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsp_oq : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_ck : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ck : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_we : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_we : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_ras : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ras : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_cke : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cke : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_cas : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cas : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_254 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_MCB_UIREAD_255 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSINC_256 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSDEC_257 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDONECAL_xilinx7_258 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UICMDEN_259 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_DRP_BKST_260 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDRPUPDATE_261 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_DRP_CS_xilinx1_262 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_mcb_ui_sdi : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_DRP_ADD_xilinx0_264 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MODE_xilinx11_265 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_we_90 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_sdo_xhdl24 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_hard_done_cal : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqpum : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqnum : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_selfrefresh_mcb_mode : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ras_90 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqplm : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqnlm : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsIO_w_en_90_p : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsIO_w_en_90_n : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_cke_90 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_cas_90 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv111_343 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv12 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv11 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In411 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_STATE_2_6 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv11 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In31 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n08961 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In2_351 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_8_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_5_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_2_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o1_383 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_DQS_DELAY_UPPER_LIMIT_7_LessThan_325_o2_384 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_DQS_DELAY_UPPER_LIMIT_7_LessThan_325_o1_385 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag2 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag1_387 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous_7_Max_Value_int_7_LessThan_310_o1_388 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o1_389 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec7 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec6 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec5 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec4 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec3 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec2 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec1 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_442 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc7 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc6 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc5 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc4 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc3 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc2 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc1 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_In : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY7 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY6 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand5 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY5 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand4 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY4 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand3 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY3 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand2 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY2 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand1 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY1_503 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand_504 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter4 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter3 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter2 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter1 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_inv : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0904_inv : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_5_1 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_4_1 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_3_2 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_2_2 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_1_2 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_0_2 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_3_1 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_2_1 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_1_1 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_0_1 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_count_val : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_PWR_16_o_equal_23_o_inv : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1901_inv_566 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1500_inv : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1059_inv : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1239_inv : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1651_inv_570 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1988_inv : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1599_inv : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1532_inv : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1004_inv : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0814_inv_0 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0838_inv_0 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL_7_STATE_5_OR_19_o_inv : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0277 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_GND_41_o_AND_37_o_579 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0249 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_rst_tmp_PWR_16_o_MUX_108_o : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_0_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_1_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_2_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_3_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_4_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_5_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_6_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter_9_GND_41_o_MUX_107_o : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0833 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_non_violating_rst : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_MCB_UIADDR_int_4_wide_mux_372_OUT_0_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_MCB_UIADDR_int_4_wide_mux_372_OUT_1_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_358_OUT_0_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_358_OUT_1_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_355_o : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_359_o : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n2064_1_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n2064_2_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n2064_4_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n2064_8_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_362_o : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_368_o : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_370_o : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_378_o : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_646 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_en_715 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_R_WB_716 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_0_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_1_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_3_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_7_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_CMD_VALID_721 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_USE_BKST_722 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_CMD_VALID_723 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Rst_condition1_725 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_PLL_LOCK_R2_726 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_PLL_LOCK_R1_727 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MCB_MODE_R2_728 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MCB_MODE_R1_729 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Block_Reset_730 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_CS_732 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux1112 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux1111 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_747 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_In : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd3_In : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd5_In : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_In_751 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_In : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_2_sync_rst_AND_9_o_inv : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_ADDR_PHASE_ST_ALMOST_READY_ST_MUX_27_o : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_0_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_1_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_2_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_3_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_4_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_5_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_6_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_7_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_23_o : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_AddressPhase_767 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_775 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DATA_PHASE_ST : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_ADDR_PHASE_ST1 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_778 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd1_779 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd6_780 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_rd_not_write_reg_781 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_memcell_addr_reg_0_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_memcell_addr_reg_1_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_memcell_addr_reg_3_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_memcell_addr_reg_7_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_In2_793 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_28_o2 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux118 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux117 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_sync_rst_AND_11_o_inv : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_In_808 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_In : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_In : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_rd_not_write_reg_811 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST_ALMOST_READY2_ST_MUX_47_o : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_0_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_1_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_2_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_3_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_4_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_5_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_6_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_7_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_28_o : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_AddressPhase_822 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST1 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_memcell_addr_reg_0_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_memcell_addr_reg_1_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_memcell_addr_reg_3_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_memcell_addr_reg_7_Q : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_infrastructure_inst_N2 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_infrastructure_inst_powerup_pll_locked_869 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_infrastructure_inst_syn_clk0_powerup_pll_locked_870 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_infrastructure_inst_locked : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_infrastructure_inst_clk0_bufg_in : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_infrastructure_inst_clk_2x_180 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_infrastructure_inst_clk_2x_0 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_infrastructure_inst_clkfbout_clkfbin : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_infrastructure_inst_sys_clk_ibufg : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv1_881 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv2_882 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1828_inv1_883 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1828_inv2_884 : STD_LOGIC;
 
  signal N4 : STD_LOGIC; 
  signal N5 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_5_1 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In1_890 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In2_891 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In3_892 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In1_893 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In2_894 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In3_895 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In7_896 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In8_897 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In9_898 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In10_899 : STD_LOGIC;
 
  signal N11 : STD_LOGIC; 
  signal N13 : STD_LOGIC; 
  signal N15 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In1_903 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In2_904 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In3_905 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag2 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag21_907 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv111_908 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv115_909 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In4_910 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In5_911 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In6_912 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In7_913 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In1_914 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In3_915 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In4_916 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In5_917 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In6_918 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In7_919 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In8_920 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In9_921 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In10 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In12_923 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In13_924 : STD_LOGIC;
 
  signal N19 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o2 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o21_928 : STD_LOGIC;
 
  signal N22 : STD_LOGIC; 
  signal N23 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o22 : STD_LOGIC;
 
  signal N25 : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal N33 : STD_LOGIC; 
  signal N35 : STD_LOGIC; 
  signal N37 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_In1_939 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_In2_940 : STD_LOGIC;
 
  signal N39 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_In1_942 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_glue_set_945 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_14_rt_946 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_13_rt_947 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_12_rt_948 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_11_rt_949 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_10_rt_950 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_9_rt_951 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_8_rt_952 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_7_rt_953 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_6_rt_954 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_5_rt_955 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_4_rt_956 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_3_rt_957 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_2_rt_958 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_1_rt_959 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_15_rt_960 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut_7_1_961 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDRPUPDATE_rstpot_962 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UICMDEN_rstpot_963 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDONECAL_xilinx7_rstpot_964 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_rstpot_965 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_rstpot_966 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_syn_uiclk_pll_lock_rstpot_967 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Rst_condition1_rstpot : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSDEC_rstpot_969 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSINC_rstpot_970 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DONE_SOFTANDHARD_CAL_rstpot_971 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_rstpot_972 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_rstpot_973 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_MCB_UIREAD_rstpot_974 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_normal_operation_window_rstpot_975 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MODE_xilinx11_rstpot_976 : STD_LOGIC;
 
  signal N60 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal N63 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal N69 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_0_dpot_986 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_1_dpot_987 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_2_dpot_988 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_3_dpot_989 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_4_dpot_990 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_5_dpot_991 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_6_dpot_992 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_dpot_993 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_cepot_994 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_0_dpot_995 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_1_dpot_996 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_2_dpot_997 : STD_LOGIC;
 
  signal N74 : STD_LOGIC; 
  signal N75 : STD_LOGIC; 
  signal N77 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal N83 : STD_LOGIC; 
  signal N85 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_6_rstpot_1006 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_5_rstpot_1007 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_4_rstpot_1008 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_3_rstpot_1009 : STD_LOGIC;
 
  signal N87 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal N89 : STD_LOGIC; 
  signal N91 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal N93 : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal N101 : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal N103 : STD_LOGIC; 
  signal N105 : STD_LOGIC; 
  signal N106 : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal N109 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal N115 : STD_LOGIC; 
  signal N117 : STD_LOGIC; 
  signal N118 : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal N121 : STD_LOGIC; 
  signal N123 : STD_LOGIC; 
  signal N124 : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal N127 : STD_LOGIC; 
  signal N129 : STD_LOGIC; 
  signal N130 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal N133 : STD_LOGIC; 
  signal N135 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal N138 : STD_LOGIC; 
  signal N139 : STD_LOGIC; 
  signal N141 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_0_dpot_1045 : STD_LOGIC;
 
  signal N143 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal N146 : STD_LOGIC; 
  signal N147 : STD_LOGIC; 
  signal N148 : STD_LOGIC; 
  signal N150 : STD_LOGIC; 
  signal N151 : STD_LOGIC; 
  signal N152 : STD_LOGIC; 
  signal N156 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal N161 : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal N163 : STD_LOGIC; 
  signal N165 : STD_LOGIC; 
  signal N166 : STD_LOGIC; 
  signal N170 : STD_LOGIC; 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_1_1063 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_1_1064 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_1_1065 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_1_1066 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_1_1067 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_rstpot_1068 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_cepot_1069 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_0_dpot_1070 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_1_dpot_1071 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_2_dpot_1072 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_3_dpot_1073 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_4_dpot_1074 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_5_dpot_1075 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_6_dpot_1076 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_rstpot_1077 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_cepot_1078 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_0_dpot_1079 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_1_dpot_1080 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_2_dpot_1081 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_3_dpot_1082 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_4_dpot_1083 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_5_dpot_1084 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_2_1085 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_2_1086 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_2_1087 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_2_1088 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_2_1089 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_1_1090 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_1_1091 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_1_dpot_1092 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_2_dpot_1093 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_3_dpot_1094 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_4_dpot_1095 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_5_dpot_1096 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_6_dpot_1097 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_rstpot1_1098 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_cepot1_1099 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_6_dpot_1100 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_7_dpot_1101 : STD_LOGIC;
 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_1_1102 : STD_LOGIC;
 
  signal N172 : STD_LOGIC; 
  signal N173 : STD_LOGIC; 
  signal N174 : STD_LOGIC; 
  signal N175 : STD_LOGIC; 
  signal N176 : STD_LOGIC; 
  signal N177 : STD_LOGIC; 
  signal N178 : STD_LOGIC; 
  signal N179 : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal N181 : STD_LOGIC; 
  signal N182 : STD_LOGIC; 
  signal N183 : STD_LOGIC; 
  signal N184 : STD_LOGIC; 
  signal N185 : STD_LOGIC; 
  signal N186 : STD_LOGIC; 
  signal N187 : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_IODRP2_RZQ_DATAOUT_UNCONNECTED : STD_LOGIC;
 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_IODRP2_RZQ_DATAOUT2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_ldm_DQSOUTP_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_ldm_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_ldm_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_ldm_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_ldm_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_udm_DQSOUTP_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_udm_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_udm_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_udm_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_udm_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_5_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_5_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_5_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_5_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_4_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_4_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_4_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_4_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_7_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_7_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_7_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_7_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_6_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_6_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_6_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_6_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_3_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_3_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_3_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_3_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_2_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_2_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_2_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_2_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_1_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_1_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_1_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_1_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_0_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_0_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_0_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_0_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_9_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_9_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_9_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_9_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_8_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_8_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_8_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_8_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_11_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_11_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_11_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_11_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_10_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_10_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_10_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_10_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_13_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_13_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_13_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_13_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_12_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_12_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_12_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_12_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_15_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_15_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_15_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_15_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_14_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_14_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_14_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_14_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_15_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_15_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_15_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_15_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_14_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_14_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_14_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_14_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_13_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_13_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_13_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_13_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_12_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_12_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_12_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_12_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_11_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_11_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_11_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_11_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_10_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_10_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_10_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_10_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_9_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_9_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_9_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_9_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_8_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_8_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_8_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_8_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_7_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_7_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_7_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_7_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_6_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_6_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_6_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_6_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_5_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_5_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_5_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_5_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_4_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_4_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_4_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_4_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_3_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_3_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_3_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_3_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_2_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_2_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_2_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_2_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_1_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_1_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_1_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_1_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_0_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_0_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_0_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_0_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ldm_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ldm_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ldm_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ldm_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_udm_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_udm_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_udm_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_udm_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dqsn_0_DOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dqsn_0_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dqsn_0_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dqsn_0_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dqsn_0_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dqsn_0_TOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQSP_0_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQSP_0_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQSP_0_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQSP_0_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_udqsn_0_DOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_udqsn_0_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_udqsn_0_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_udqsn_0_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_udqsn_0_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_udqsn_0_TOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_UDQSP_0_SDO_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_UDQSP_0_DATAOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_UDQSP_0_DATAOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_UDQSP_0_DQSOUTN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_udqsn_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_udqsn_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_udqsn_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_udqsn_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdeS2_UDQSP_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdeS2_UDQSP_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdeS2_UDQSP_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdeS2_UDQSP_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsn_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsn_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsn_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsn_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsp_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsp_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsp_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsp_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ck_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ck_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ck_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ck_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_we_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_we_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_we_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_we_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ras_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ras_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ras_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ras_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cke_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cke_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cke_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cke_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cas_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cas_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cas_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cas_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_1_ioi_ba_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_1_ioi_ba_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_1_ioi_ba_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_1_ioi_ba_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_0_ioi_ba_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_0_ioi_ba_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_0_ioi_ba_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_0_ioi_ba_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_12_ioi_addr_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_12_ioi_addr_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_12_ioi_addr_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_12_ioi_addr_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_11_ioi_addr_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_11_ioi_addr_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_11_ioi_addr_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_11_ioi_addr_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_10_ioi_addr_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_10_ioi_addr_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_10_ioi_addr_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_10_ioi_addr_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_9_ioi_addr_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_9_ioi_addr_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_9_ioi_addr_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_9_ioi_addr_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_8_ioi_addr_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_8_ioi_addr_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_8_ioi_addr_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_8_ioi_addr_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_7_ioi_addr_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_7_ioi_addr_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_7_ioi_addr_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_7_ioi_addr_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_6_ioi_addr_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_6_ioi_addr_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_6_ioi_addr_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_6_ioi_addr_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_5_ioi_addr_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_5_ioi_addr_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_5_ioi_addr_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_5_ioi_addr_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_4_ioi_addr_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_4_ioi_addr_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_4_ioi_addr_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_4_ioi_addr_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_3_ioi_addr_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_3_ioi_addr_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_3_ioi_addr_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_3_ioi_addr_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_2_ioi_addr_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_2_ioi_addr_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_2_ioi_addr_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_2_ioi_addr_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_1_ioi_addr_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_1_ioi_addr_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_1_ioi_addr_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_1_ioi_addr_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_0_ioi_addr_0_SHIFTOUT1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_0_ioi_addr_0_SHIFTOUT3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_0_ioi_addr_0_SHIFTOUT2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_0_ioi_addr_0_SHIFTOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5WRUNDERRUN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDERROR_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0CMDFULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5CMDEMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UOCMDREADYIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRERROR_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2FULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDERROR_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4EMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WREMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2CMDFULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3ERROR_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATAVALID_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3FULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1CMDFULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_ODT_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2EMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDOVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDOVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1CMDEMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5EMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4ERROR_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRUNDERRUN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4WRUNDERRUN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3EMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2CMDEMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5CMDFULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRFULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDOVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3CMDFULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_RST_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UOCALSTART_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2ERROR_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4CMDFULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3WRUNDERRUN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDOVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5FULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4FULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0CMDEMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4CMDEMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2WRUNDERRUN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRERROR_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRFULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDEMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5ERROR_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3CMDEMPTY_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRUNDERRUN_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDOVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDOVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDFULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDFULL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATA_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATA_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3COUNT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3COUNT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3COUNT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3COUNT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3COUNT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3COUNT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3COUNT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4COUNT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4COUNT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4COUNT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4COUNT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4COUNT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4COUNT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4COUNT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2COUNT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2COUNT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2COUNT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2COUNT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2COUNT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2COUNT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2COUNT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_BA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_ADDR_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_ADDR_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDCOUNT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDCOUNT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDCOUNT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDCOUNT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDCOUNT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDCOUNT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDCOUNT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDCOUNT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDCOUNT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDCOUNT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDCOUNT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDCOUNT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDCOUNT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDCOUNT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRCOUNT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRCOUNT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRCOUNT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRCOUNT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRCOUNT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRCOUNT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRCOUNT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRCOUNT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRCOUNT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRCOUNT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRCOUNT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRCOUNT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRCOUNT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRCOUNT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5COUNT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5COUNT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5COUNT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5COUNT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5COUNT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5COUNT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5COUNT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKOUTDCM3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKOUTDCM4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKOUT5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKOUTDCM2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DRDY_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKOUTDCM1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKOUTDCM5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKFBDCM_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKOUT4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKOUTDCM0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_0_UNCONNECTED : STD_LOGIC; 
  signal ram_address : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal c3_p0_cmd_instr : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_ba : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ba : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIADDR_int : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ba_90 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_lut : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_cy : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537 : STD_LOGIC_VECTOR ( 8 downto 3 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1108 : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Active_IODRP : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_Result : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_Result : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r : STD_LOGIC_VECTOR ( 24 downto 0 ); 
  signal u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_n2064 : STD_LOGIC_VECTOR ( 2 downto 2 ); 
begin
  XST_GND : GND
    port map (
      G => ram_address(1)
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_IODRP2_RZQ : IODRP2
    generic map(
      DATA_RATE => "SDR",
      SIM_TAPDELAY_VALUE => 75
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_ZIO_ODATAIN,
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_OUT,
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      SDI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(0)
,
      BKST => ram_address(1),
      IOCLK1 => N1,
      CLK => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_IN,
      ADD => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_ADD_58
,
      SDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_IODRP_SDO,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_IODRP_CS,
      DATAOUT => 
NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_IODRP2_RZQ_DATAOUT_UNCONNECTED,
      DATAOUT2 => 
NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_IODRP2_RZQ_DATAOUT2_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_ZIO_ODATAIN,
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_TOUT
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_IOBUF_RZQ : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_OUT,
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_TOUT,
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_IN,
      IO => rzq3
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_udqs_pullupdn_udqs_pulldown : PULLDOWN
    port map (
      O => mcb3_dram_udqs
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dqs_pullupdn_dqs_pulldown : PULLDOWN
    port map (
      O => mcb3_dram_dqs
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_iob_ldm : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ldm,
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_ldm,
      O => mcb3_dram_dm
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_udm_iob_udm : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_udm,
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_udm,
      O => mcb3_dram_udm
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_iobuft_5_gen_iob_dq_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(5),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(5),
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(5),
      IO => mcb3_dram_dq(5)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_iobuft_4_gen_iob_dq_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(4),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(4),
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(4),
      IO => mcb3_dram_dq(4)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_iobuft_7_gen_iob_dq_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(7),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(7),
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(7),
      IO => mcb3_dram_dq(7)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_iobuft_6_gen_iob_dq_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(6),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(6),
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(6),
      IO => mcb3_dram_dq(6)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_iobuft_3_gen_iob_dq_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(3),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(3),
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(3),
      IO => mcb3_dram_dq(3)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_iobuft_2_gen_iob_dq_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(2),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(2),
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(2),
      IO => mcb3_dram_dq(2)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_iobuft_1_gen_iob_dq_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(1),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(1),
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(1),
      IO => mcb3_dram_dq(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_iobuft_0_gen_iob_dq_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(0),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(0),
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(0),
      IO => mcb3_dram_dq(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_iobuft_9_gen_iob_dq_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(9),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(9),
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(9),
      IO => mcb3_dram_dq(9)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_iobuft_8_gen_iob_dq_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(8),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(8),
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(8),
      IO => mcb3_dram_dq(8)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_iobuft_11_gen_iob_dq_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(11),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(11),
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(11),
      IO => mcb3_dram_dq(11)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_iobuft_10_gen_iob_dq_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(10),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(10),
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(10),
      IO => mcb3_dram_dq(10)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_iobuft_13_gen_iob_dq_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(13),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(13),
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(13),
      IO => mcb3_dram_dq(13)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_iobuft_12_gen_iob_dq_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(12),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(12),
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(12),
      IO => mcb3_dram_dq(12)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_iobuft_15_gen_iob_dq_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(15),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(15),
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(15),
      IO => mcb3_dram_dq(15)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_iobuft_14_gen_iob_dq_inst : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(14),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(14),
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(14),
      IO => mcb3_dram_dq(14)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dqs_iobuf_iob_dqs : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dqs,
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dqs,
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dqsp,
      IO => mcb3_dram_dqs
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_udqs_iobuf_iob_udqs : IOBUF
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IFD_DELAY_VALUE => "AUTO",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_udqs,
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_udqs,
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_udqsp,
      IO => mcb3_dram_udqs
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_iob_clk : OBUFTDS
    generic map(
      CAPACITANCE => "DONT_CARE",
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ck,
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_ck,
      O => mcb3_dram_ck,
      OB => mcb3_dram_ck_n
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_iob_we : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_we,
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_we,
      O => mcb3_dram_we_n
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_iob_ras : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ras,
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_ras,
      O => mcb3_dram_ras_n
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_iob_cke : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cke,
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_cke,
      O => mcb3_dram_cke
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_iob_cas : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cas,
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_cas,
      O => mcb3_dram_cas_n
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_obuft_1_iob_ba_inst : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ba(1),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_ba(1),
      O => mcb3_dram_ba(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_obuft_0_iob_ba_inst : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ba(0),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_ba(0),
      O => mcb3_dram_ba(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_obuft_12_iob_addr_inst : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(12),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(12),
      O => mcb3_dram_a(12)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_obuft_11_iob_addr_inst : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(11),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(11),
      O => mcb3_dram_a(11)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_obuft_10_iob_addr_inst : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(10),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(10),
      O => mcb3_dram_a(10)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_obuft_9_iob_addr_inst : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(9),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(9),
      O => mcb3_dram_a(9)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_obuft_8_iob_addr_inst : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(8),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(8),
      O => mcb3_dram_a(8)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_obuft_7_iob_addr_inst : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(7),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(7),
      O => mcb3_dram_a(7)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_obuft_6_iob_addr_inst : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(6),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(6),
      O => mcb3_dram_a(6)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_obuft_5_iob_addr_inst : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(5),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(5),
      O => mcb3_dram_a(5)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_obuft_4_iob_addr_inst : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(4),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(4),
      O => mcb3_dram_a(4)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_obuft_3_iob_addr_inst : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(3),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(3),
      O => mcb3_dram_a(3)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_obuft_2_iob_addr_inst : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(2),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(2),
      O => mcb3_dram_a(2)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_obuft_1_iob_addr_inst : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(1),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(1),
      O => mcb3_dram_a(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_obuft_0_iob_addr_inst : OBUFT
    generic map(
      CAPACITANCE => "DONT_CARE",
      DRIVE => 12,
      IOSTANDARD => "DEFAULT",
      SLEW => "20"
    )
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(0),
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(0),
      O => mcb3_dram_a(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_ldm : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 8,
      ODELAY_VALUE => 0,
      SERDES_MODE => "SLAVE",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ldm_t,
      DQSOUTP => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_ldm_DQSOUTP_UNCONNECTED,
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ldm,
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_4,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_ldm,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => ram_address(1),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_ldm_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_ldm_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_ldm_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_ldm_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ldm_oq,
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_ldm,
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_udm : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 8,
      ODELAY_VALUE => 0,
      SERDES_MODE => "MASTER",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udm_t,
      DQSOUTP => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_udm_DQSOUTP_UNCONNECTED,
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_udm,
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_ldm,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdi,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => ram_address(1),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_udm_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_udm_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_udm_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_udm_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udm_oq,
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_udm,
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_5 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 2,
      ODELAY_VALUE => 0,
      SERDES_MODE => "SLAVE",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(5),
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(5),
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(5),
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_6,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_5,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(5),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_5_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_5_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_5_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_5_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(5),
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(5),
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_4 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 2,
      ODELAY_VALUE => 0,
      SERDES_MODE => "MASTER",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(4),
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(4),
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(4),
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_5,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_4,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(4),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_4_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_4_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_4_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_4_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(4),
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(4),
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_7 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 3,
      ODELAY_VALUE => 0,
      SERDES_MODE => "SLAVE",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(7),
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(7),
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(7),
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_dqsp,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_7,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(7),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_7_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_7_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_7_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_7_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(7),
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(7),
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_6 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 3,
      ODELAY_VALUE => 0,
      SERDES_MODE => "MASTER",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(6),
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(6),
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(6),
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_7,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_6,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(6),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_6_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_6_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_6_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_6_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(6),
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(6),
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_3 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 1,
      ODELAY_VALUE => 0,
      SERDES_MODE => "SLAVE",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(3),
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(3),
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(3),
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_0,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_3,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(3),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_3_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_3_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_3_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_3_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(3),
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(3),
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_2 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 1,
      ODELAY_VALUE => 0,
      SERDES_MODE => "MASTER",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(2),
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(2),
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(2),
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_3,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_2,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(2),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_2_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_2_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_2_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_2_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(2),
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(2),
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_1 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 0,
      ODELAY_VALUE => 0,
      SERDES_MODE => "SLAVE",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(1),
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(1),
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(1),
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_8,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_1,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(1),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_1_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_1_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_1_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_1_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(1),
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(1),
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_0 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 0,
      ODELAY_VALUE => 0,
      SERDES_MODE => "MASTER",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(0),
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(0),
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(0),
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_1,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_0,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(0),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_0_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_0_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_0_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_0_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(0),
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(0),
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_9 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 4,
      ODELAY_VALUE => 0,
      SERDES_MODE => "SLAVE",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(9),
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(9),
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(9),
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_10,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_9,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(9),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_9_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_9_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_9_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_9_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(9),
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(9),
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_8 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 4,
      ODELAY_VALUE => 0,
      SERDES_MODE => "MASTER",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(8),
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(8),
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(8),
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_9,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_8,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(8),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_8_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_8_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_8_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_8_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(8),
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(8),
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_11 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 5,
      ODELAY_VALUE => 0,
      SERDES_MODE => "SLAVE",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(11),
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(11),
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(11),
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_udqsp,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_11,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(11),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_11_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_11_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_11_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_11_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(11),
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(11),
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_10 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 5,
      ODELAY_VALUE => 0,
      SERDES_MODE => "MASTER",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(10),
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(10),
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(10),
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_11,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_10,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(10),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_10_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_10_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_10_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_10_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(10),
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(10),
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_13 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 6,
      ODELAY_VALUE => 0,
      SERDES_MODE => "SLAVE",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(13),
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(13),
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(13),
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_14,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_13,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(13),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_13_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_13_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_13_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_13_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(13),
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(13),
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_12 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 6,
      ODELAY_VALUE => 0,
      SERDES_MODE => "MASTER",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(12),
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(12),
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(12),
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_13,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_12,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(12),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_12_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_12_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_12_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_12_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(12),
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(12),
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_15 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 7,
      ODELAY_VALUE => 0,
      SERDES_MODE => "SLAVE",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(15),
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(15),
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(15),
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => ram_address(1),
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_15,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(15),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_15_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_15_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_15_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dq_15_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(15),
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(15),
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_14 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 7,
      ODELAY_VALUE => 0,
      SERDES_MODE => "MASTER",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(14),
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(14),
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dq(14),
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_15,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_14,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dq(14),
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_14_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_14_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_14_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQ_14_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(14),
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dq(14),
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_15_oserdes2_dq_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 5
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_15_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(15),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(15),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_15_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(15),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(15),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_15_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_15_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_14_oserdes2_dq_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 5
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_14_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(14),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(14),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_14_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(14),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(14),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_14_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_14_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_13_oserdes2_dq_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 5
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_13_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(13),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(13),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_13_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(13),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(13),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_13_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_13_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_12_oserdes2_dq_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 5
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_12_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(12),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(12),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_12_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(12),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(12),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_12_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_12_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_11_oserdes2_dq_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 5
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_11_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(11),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(11),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_11_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(11),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(11),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_11_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_11_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_10_oserdes2_dq_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 5
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_10_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(10),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(10),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_10_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(10),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(10),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_10_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_10_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_9_oserdes2_dq_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 5
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_9_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(9),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(9),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_9_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(9),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(9),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_9_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_9_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_8_oserdes2_dq_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 5
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_8_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(8),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(8),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_8_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(8),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(8),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_8_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_8_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_7_oserdes2_dq_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 5
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_7_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(7),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(7),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_7_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(7),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(7),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_7_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_7_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_6_oserdes2_dq_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 5
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_6_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(6),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(6),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_6_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(6),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(6),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_6_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_6_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_5_oserdes2_dq_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 5
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_5_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(5),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(5),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_5_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(5),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(5),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_5_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_5_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_4_oserdes2_dq_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 5
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_4_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(4),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(4),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_4_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(4),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(4),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_4_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_4_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_3_oserdes2_dq_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 5
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_3_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(3),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(3),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_3_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(3),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(3),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_3_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_3_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_2_oserdes2_dq_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 5
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_2_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(2),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(2),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_2_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(2),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(2),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_2_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_2_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_1_oserdes2_dq_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 5
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_1_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(1),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(1),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_1_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(1),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(1),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_1_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_1_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_0_oserdes2_dq_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 5
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_0_oserdes2_dq_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(0),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_tq(0),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_0_oserdes2_dq_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_oq(0),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(0),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_0_oserdes2_dq_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_dq_0_oserdes2_dq_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ldm_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ldm_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqnlm,
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ldm_t,
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ldm_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ldm_oq,
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqplm,
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ldm_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ldm_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_udm_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_udm_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqnum,
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udm_t,
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_udm_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udm_oq,
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_90,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqpum,
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_udm_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_udm_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dqsn_0 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 15,
      ODELAY_VALUE => 0,
      SERDES_MODE => "SLAVE",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsn_tq,
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_idelay_dqs_ioi_s,
      DOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dqsn_0_DOUT_UNCONNECTED,
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_2,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_dqsn,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dqsp,
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dqsn_0_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dqsn_0_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dqsn_0_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dqsn_0_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsn_oq,
      TOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_dqsn_0_TOUT_UNCONNECTED,
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQSP_0 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 15,
      ODELAY_VALUE => 0,
      SERDES_MODE => "MASTER",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsp_tq,
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_idelay_dqs_ioi_m,
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_dqs,
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_dqsn,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_dqsp,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_dqsp,
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQSP_0_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQSP_0_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQSP_0_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_DQSP_0_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsp_oq,
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_dqs,
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_udqsn_0 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 14,
      ODELAY_VALUE => 0,
      SERDES_MODE => "SLAVE",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udqsn_tq,
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_idelay_udqs_ioi_s,
      DOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_udqsn_0_DOUT_UNCONNECTED,
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_12,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_udqsn,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_udqsp,
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_udqsn_0_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_udqsn_0_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_udqsn_0_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_udqsn_0_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udqsn_oq,
      TOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_udqsn_0_TOUT_UNCONNECTED,
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_UDQSP_0 : IODRP2_MCB
    generic map(
      DATA_RATE => "SDR",
      IDELAY_VALUE => 0,
      MCB_ADDRESS => 14,
      ODELAY_VALUE => 0,
      SERDES_MODE => "MASTER",
      SIM_TAPDELAY_VALUE => 10
    )
    port map (
      T => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udqsp_tq,
      DQSOUTP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_idelay_udqs_ioi_m,
      DOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_udqs,
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      AUXSDOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_udqsn,
      SDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      BKST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      IOCLK1 => ram_address(1),
      AUXSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_aux_sdi_out_udqsp,
      MEMUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      CLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      IDATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_pre_udqsp,
      ADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      SDO => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_UDQSP_0_SDO_UNCONNECTED,
      DATAOUT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_UDQSP_0_DATAOUT_UNCONNECTED,
      CS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      DATAOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_UDQSP_0_DATAOUT2_UNCONNECTED,
      DQSOUTN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dq_15_0_data_iodrp2_UDQSP_0_DQSOUTN_UNCONNECTED,
      ODATAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udqsp_oq,
      TOUT => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_udqs,
      AUXADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      AUXADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      AUXADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      AUXADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      AUXADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_udqsn_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "SLAVE",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_udqsn_0_SHIFTOUT1_UNCONNECTED,
      D2 => ram_address(1),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udqsn_tq,
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_udqsn_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udqsn_oq,
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsIO_w_en_90_n,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => N1,
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_udqsn_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_udqsn_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsIO_w_en_90_p
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdeS2_UDQSP_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdeS2_UDQSP_0_SHIFTOUT1_UNCONNECTED,
      D2 => N1,
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udqsp_tq,
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdeS2_UDQSP_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_udqsp_oq,
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsIO_w_en_90_n,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => ram_address(1),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdeS2_UDQSP_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdeS2_UDQSP_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsIO_w_en_90_p
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsn_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "SLAVE",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsn_0_SHIFTOUT1_UNCONNECTED,
      D2 => ram_address(1),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsn_tq,
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsn_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsn_oq,
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsIO_w_en_90_n,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => N1,
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsn_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsn_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsIO_w_en_90_p
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsp_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsp_0_SHIFTOUT1_UNCONNECTED,
      D2 => N1,
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsp_tq,
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsp_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsp_oq,
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsIO_w_en_90_n,
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => ram_address(1),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsp_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_oserdes2_dqsp_0_SHIFTOUT4_UNCONNECTED,
      T2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsIO_w_en_90_p
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ck_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ck_0_SHIFTOUT1_UNCONNECTED,
      D2 => N1,
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_ck,
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => u_mig_100mhz_lpddr_c3_pll_lock,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ck_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ck,
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => ram_address(1),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ck_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => ram_address(1),
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ck_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_we_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_we_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_we_90,
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_we,
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_we_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_we,
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_we_90,
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_we_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_we_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ras_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ras_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ras_90,
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_ras,
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ras_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ras,
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ras_90,
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ras_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ras_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cke_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 15
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cke_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_cke_90,
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_cke,
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => u_mig_100mhz_lpddr_c3_pll_lock,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cke_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cke,
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_cke_90,
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cke_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => ram_address(1),
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cke_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cas_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cas_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_cas_90,
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_cas,
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cas_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cas,
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_cas_90,
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cas_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_cas_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_1_ioi_ba_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_1_ioi_ba_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ba_90(1),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_ba(1),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_1_ioi_ba_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ba(1),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ba_90(1),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_1_ioi_ba_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_1_ioi_ba_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_0_ioi_ba_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_0_ioi_ba_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ba_90(0),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_ba(0),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_0_ioi_ba_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_ba(0),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ba_90(0),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_0_ioi_ba_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_ba_oserdes2_0_ioi_ba_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_12_ioi_addr_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_12_ioi_addr_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(12),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(12),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_12_ioi_addr_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(12),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(12),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_12_ioi_addr_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_12_ioi_addr_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_11_ioi_addr_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_11_ioi_addr_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(11),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(11),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_11_ioi_addr_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(11),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(11),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_11_ioi_addr_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_11_ioi_addr_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_10_ioi_addr_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_10_ioi_addr_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(10),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(10),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_10_ioi_addr_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(10),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(10),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_10_ioi_addr_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_10_ioi_addr_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_9_ioi_addr_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_9_ioi_addr_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(9),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(9),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_9_ioi_addr_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(9),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(9),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_9_ioi_addr_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_9_ioi_addr_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_8_ioi_addr_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_8_ioi_addr_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(8),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(8),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_8_ioi_addr_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(8),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(8),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_8_ioi_addr_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_8_ioi_addr_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_7_ioi_addr_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_7_ioi_addr_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(7),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(7),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_7_ioi_addr_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(7),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(7),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_7_ioi_addr_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_7_ioi_addr_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_6_ioi_addr_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_6_ioi_addr_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(6),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(6),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_6_ioi_addr_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(6),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(6),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_6_ioi_addr_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_6_ioi_addr_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_5_ioi_addr_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_5_ioi_addr_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(5),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(5),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_5_ioi_addr_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(5),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(5),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_5_ioi_addr_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_5_ioi_addr_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_4_ioi_addr_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_4_ioi_addr_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(4),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(4),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_4_ioi_addr_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(4),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(4),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_4_ioi_addr_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_4_ioi_addr_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_3_ioi_addr_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_3_ioi_addr_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(3),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(3),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_3_ioi_addr_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(3),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(3),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_3_ioi_addr_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_3_ioi_addr_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_2_ioi_addr_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_2_ioi_addr_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(2),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(2),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_2_ioi_addr_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(2),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(2),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_2_ioi_addr_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_2_ioi_addr_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_1_ioi_addr_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_1_ioi_addr_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(1),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(1),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_1_ioi_addr_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(1),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(1),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_1_ioi_addr_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_1_ioi_addr_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_0_ioi_addr_0 : OSERDES2
    generic map(
      BYPASS_GCLK_FF => TRUE,
      DATA_RATE_OQ => "SDR",
      DATA_RATE_OT => "SDR",
      DATA_WIDTH => 2,
      OUTPUT_MODE => "SINGLE_ENDED",
      SERDES_MODE => "MASTER",
      TRAIN_PATTERN => 0
    )
    port map (
      SHIFTOUT1 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_0_ioi_addr_0_SHIFTOUT1_UNCONNECTED,
      D2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(0),
      D3 => ram_address(1),
      CLKDIV => ram_address(1),
      TQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_t_addr(0),
      SHIFTIN1 => ram_address(1),
      T4 => ram_address(1),
      OCE => N1,
      SHIFTIN4 => ram_address(1),
      SHIFTIN3 => ram_address(1),
      SHIFTOUT3 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_0_ioi_addr_0_SHIFTOUT3_UNCONNECTED,
      OQ => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_addr(0),
      CLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      T1 => ram_address(1),
      IOCE => u_mig_100mhz_lpddr_c3_pll_ce_0,
      SHIFTIN2 => ram_address(1),
      D1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(0),
      D4 => ram_address(1),
      TCE => N1,
      T3 => ram_address(1),
      SHIFTOUT2 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_0_ioi_addr_0_SHIFTOUT2_UNCONNECTED,
      TRAIN => ram_address(1),
      CLK1 => ram_address(1),
      RST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      SHIFTOUT4 => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_addr_oserdes2_0_ioi_addr_0_SHIFTOUT4_UNCONNECTED,
      T2 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0 : MCB
    generic map(
      ARB_NUM_TIME_SLOTS => 12,
      ARB_TIME_SLOT_0 => "000000000000000000",
      ARB_TIME_SLOT_1 => "000000000000000000",
      ARB_TIME_SLOT_10 => "000000000000000000",
      ARB_TIME_SLOT_11 => "000000000000000000",
      ARB_TIME_SLOT_2 => "000000000000000000",
      ARB_TIME_SLOT_3 => "000000000000000000",
      ARB_TIME_SLOT_4 => "000000000000000000",
      ARB_TIME_SLOT_5 => "000000000000000000",
      ARB_TIME_SLOT_6 => "000000000000000000",
      ARB_TIME_SLOT_7 => "000000000000000000",
      ARB_TIME_SLOT_8 => "000000000000000000",
      ARB_TIME_SLOT_9 => "000000000000000000",
      CAL_BA => X"0",
      CAL_BYPASS => "NO",
      CAL_CA => X"000",
      CAL_CALIBRATION_MODE => "NOCALIBRATION",
      CAL_CLK_DIV => 1,
      CAL_DELAY => "HALF",
      CAL_RA => X"0000",
      MEM_ADDR_ORDER => "ROW_BANK_COLUMN",
      MEM_BA_SIZE => 2,
      MEM_BURST_LEN => 4,
      MEM_CAS_LATENCY => 3,
      MEM_CA_SIZE => 10,
      MEM_DDR1_2_ODS => "FULL",
      MEM_DDR2_3_HIGH_TEMP_SR => "NORMAL",
      MEM_DDR2_3_PA_SR => "FULL",
      MEM_DDR2_ADD_LATENCY => 0,
      MEM_DDR2_DIFF_DQS_EN => "YES",
      MEM_DDR2_RTT => "50OHMS",
      MEM_DDR2_WRT_RECOVERY => 5,
      MEM_DDR3_ADD_LATENCY => "OFF",
      MEM_DDR3_AUTO_SR => "ENABLED",
      MEM_DDR3_CAS_LATENCY => 6,
      MEM_DDR3_CAS_WR_LATENCY => 5,
      MEM_DDR3_DYN_WRT_ODT => "OFF",
      MEM_DDR3_ODS => "DIV6",
      MEM_DDR3_RTT => "DIV2",
      MEM_DDR3_WRT_RECOVERY => 5,
      MEM_MDDR_ODS => "FULL",
      MEM_MOBILE_PA_SR => "FULL",
      MEM_MOBILE_TC_SR => 0,
      MEM_RAS_VAL => 4,
      MEM_RA_SIZE => 13,
      MEM_RCD_VAL => 2,
      MEM_REFI_VAL => 755,
      MEM_RFC_VAL => 10,
      MEM_RP_VAL => 2,
      MEM_RTP_VAL => 2,
      MEM_TYPE => "MDDR",
      MEM_WIDTH => 16,
      MEM_WR_VAL => 2,
      MEM_WTR_VAL => 2,
      PORT_CONFIG => "B32_B32_R32_R32_R32_R32"
    )
    port map (
      UIUDQSINC => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSINC_256
,
      UDQSIOIP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_idelay_udqs_ioi_m,
      P1WRCLK => ram_address(1),
      P0RDCLK => c3_clk0,
      P1CMDEN => ram_address(1),
      RECAL => ram_address(1),
      P5CMDEN => ram_address(1),
      P5WRUNDERRUN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5WRUNDERRUN_UNCONNECTED,
      UICS => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_DRP_CS_xilinx1_262
,
      DQSIOWEN90N => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsIO_w_en_90_n,
      P0RDERROR => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDERROR_UNCONNECTED,
      P0WREN => ram_address(1),
      P0CMDFULL => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0CMDFULL_UNCONNECTED,
      IOIDRPSDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdi,
      P1RDCLK => ram_address(1),
      P5CMDEMPTY => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5CMDEMPTY_UNCONNECTED,
      UIDONECAL => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDONECAL_xilinx7_258
,
      UOCMDREADYIN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UOCMDREADYIN_UNCONNECTED,
      P0WRERROR => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRERROR_UNCONNECTED,
      IOIDRPTRAIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_train,
      P2FULL => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2FULL_UNCONNECTED,
      P1RDERROR => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDERROR_UNCONNECTED,
      P2ARBEN => ram_address(1),
      P0WRCLK => c3_clk0,
      UIDQLOWERINC => ram_address(1),
      IOIDRPUPDATE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_update,
      P4EMPTY => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4EMPTY_UNCONNECTED,
      P4EN => ram_address(1),
      P1WREMPTY => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WREMPTY_UNCONNECTED,
      P2CMDFULL => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2CMDFULL_UNCONNECTED,
      P0CMDEN => c3_p0_cmd_en,
      P3ERROR => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3ERROR_UNCONNECTED,
      UIREAD => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_MCB_UIREAD_255
,
      UODATAVALID => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATAVALID_UNCONNECTED,
      PLLLOCK => N1,
      P3FULL => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3FULL_UNCONNECTED,
      P5ARBEN => ram_address(1),
      P1CMDFULL => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1CMDFULL_UNCONNECTED,
      UDQSIOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_idelay_udqs_ioi_s,
      UDMN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqnum,
      P1WREN => ram_address(1),
      ODT => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_ODT_UNCONNECTED,
      RAS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ras_90,
      P0RDEMPTY => c3_p0_rd_empty,
      P2EMPTY => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2EMPTY_UNCONNECTED,
      P5RDOVERFLOW => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDOVERFLOW_UNCONNECTED,
      P4CMDCLK => ram_address(1),
      UIDQUPPERINC => ram_address(1),
      SELFREFRESHMODE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_selfrefresh_mcb_mode,
      P1RDOVERFLOW => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDOVERFLOW_UNCONNECTED,
      P1CMDEMPTY => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1CMDEMPTY_UNCONNECTED,
      P3EN => ram_address(1),
      IOIDRPSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_sdo,
      UIDQUPPERDEC => ram_address(1),
      UIDRPUPDATE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDRPUPDATE_261
,
      P2CMDCLK => ram_address(1),
      P2EN => ram_address(1),
      P5EMPTY => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5EMPTY_UNCONNECTED,
      P4ERROR => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4ERROR_UNCONNECTED,
      P4CMDEN => ram_address(1),
      P1WRUNDERRUN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRUNDERRUN_UNCONNECTED,
      P4WRUNDERRUN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4WRUNDERRUN_UNCONNECTED,
      P3EMPTY => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3EMPTY_UNCONNECTED,
      P5EN => ram_address(1),
      UIDQLOWERDEC => ram_address(1),
      P2CLK => ram_address(1),
      P2CMDEMPTY => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2CMDEMPTY_UNCONNECTED,
      P5CMDFULL => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5CMDFULL_UNCONNECTED,
      IOIDRPADD => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_add,
      DQSIOIP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_idelay_dqs_ioi_m,
      WE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_we_90,
      P1WRFULL => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRFULL_UNCONNECTED,
      UDMP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqpum,
      P2CMDEN => ram_address(1),
      P0ARBEN => N1,
      P4CLK => ram_address(1),
      P5CLK => ram_address(1),
      P4RDOVERFLOW => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDOVERFLOW_UNCONNECTED,
      P3CMDFULL => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3CMDFULL_UNCONNECTED,
      P3CLK => ram_address(1),
      P3CMDEN => ram_address(1),
      LDMP => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqplm,
      P0RDEN => ram_address(1),
      CKE => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_cke_90,
      P4ARBEN => ram_address(1),
      UICMDIN => ram_address(1),
      IOIDRPCLK => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_clk,
      P0WREMPTY => c3_p0_wr_empty,
      P1CMDCLK => ram_address(1),
      RST => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_RST_UNCONNECTED,
      LDMN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqnlm,
      P0CMDCLK => c3_clk0,
      UOCALSTART => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UOCALSTART_UNCONNECTED,
      P3CMDCLK => ram_address(1),
      SYSRST => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_254
,
      UIADD => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_DRP_ADD_xilinx0_264
,
      UILDQSINC => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSINC_256
,
      UOSDO => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_sdo_xhdl24,
      UOREFRSHFLAG => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      P2ERROR => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2ERROR_UNCONNECTED,
      CAS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_cas_90,
      UICMDEN => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UICMDEN_259
,
      P4CMDFULL => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4CMDFULL_UNCONNECTED,
      P3WRUNDERRUN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3WRUNDERRUN_UNCONNECTED,
      P2RDOVERFLOW => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDOVERFLOW_UNCONNECTED,
      UODONECAL => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_hard_done_cal,
      P5FULL => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5FULL_UNCONNECTED,
      P4FULL => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4FULL_UNCONNECTED,
      P0CMDEMPTY => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0CMDEMPTY_UNCONNECTED,
      P4CMDEMPTY => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4CMDEMPTY_UNCONNECTED,
      P2WRUNDERRUN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2WRUNDERRUN_UNCONNECTED,
      UIBROADCAST => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_DRP_BKST_260
,
      P1WRERROR => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRERROR_UNCONNECTED,
      P0WRFULL => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRFULL_UNCONNECTED,
      IOIDRPBROADCAST => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_broadcast,
      P1RDEMPTY => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDEMPTY_UNCONNECTED,
      UICLK => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      P5ERROR => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5ERROR_UNCONNECTED,
      DQSIOWEN90P => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqsIO_w_en_90_p,
      P3ARBEN => ram_address(1),
      P3CMDEMPTY => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3CMDEMPTY_UNCONNECTED,
      DQIOWEN0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqIO_w_en_0,
      P1RDEN => ram_address(1),
      DQSIOIN => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_idelay_dqs_ioi_s,
      UISDI => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_mcb_ui_sdi,
      UIUDQSDEC => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSDEC_257
,
      P0WRUNDERRUN => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRUNDERRUN_UNCONNECTED,
      IOIDRPCS => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_cs,
      UICMD => ram_address(1),
      UILDQSDEC => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSDEC_257
,
      P0RDOVERFLOW => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDOVERFLOW_UNCONNECTED,
      P3RDOVERFLOW => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDOVERFLOW_UNCONNECTED,
      P1RDFULL => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDFULL_UNCONNECTED,
      SELFREFRESHENTER => ram_address(1),
      P1ARBEN => ram_address(1),
      P5CMDCLK => ram_address(1),
      P0RDFULL => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDFULL_UNCONNECTED,
      P3CMDBL(5) => ram_address(1),
      P3CMDBL(4) => ram_address(1),
      P3CMDBL(3) => ram_address(1),
      P3CMDBL(2) => ram_address(1),
      P3CMDBL(1) => ram_address(1),
      P3CMDBL(0) => ram_address(1),
      P0CMDBL(5) => ram_address(1),
      P0CMDBL(4) => ram_address(1),
      P0CMDBL(3) => ram_address(1),
      P0CMDBL(2) => ram_address(1),
      P0CMDBL(1) => ram_address(1),
      P0CMDBL(0) => ram_address(1),
      P1RDDATA(31) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_31_UNCONNECTED,
      P1RDDATA(30) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_30_UNCONNECTED,
      P1RDDATA(29) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_29_UNCONNECTED,
      P1RDDATA(28) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_28_UNCONNECTED,
      P1RDDATA(27) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_27_UNCONNECTED,
      P1RDDATA(26) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_26_UNCONNECTED,
      P1RDDATA(25) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_25_UNCONNECTED,
      P1RDDATA(24) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_24_UNCONNECTED,
      P1RDDATA(23) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_23_UNCONNECTED,
      P1RDDATA(22) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_22_UNCONNECTED,
      P1RDDATA(21) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_21_UNCONNECTED,
      P1RDDATA(20) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_20_UNCONNECTED,
      P1RDDATA(19) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_19_UNCONNECTED,
      P1RDDATA(18) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_18_UNCONNECTED,
      P1RDDATA(17) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_17_UNCONNECTED,
      P1RDDATA(16) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_16_UNCONNECTED,
      P1RDDATA(15) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_15_UNCONNECTED,
      P1RDDATA(14) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_14_UNCONNECTED,
      P1RDDATA(13) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_13_UNCONNECTED,
      P1RDDATA(12) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_12_UNCONNECTED,
      P1RDDATA(11) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_11_UNCONNECTED,
      P1RDDATA(10) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_10_UNCONNECTED,
      P1RDDATA(9) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_9_UNCONNECTED,
      P1RDDATA(8) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_8_UNCONNECTED,
      P1RDDATA(7) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_7_UNCONNECTED,
      P1RDDATA(6) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_6_UNCONNECTED,
      P1RDDATA(5) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_5_UNCONNECTED,
      P1RDDATA(4) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_4_UNCONNECTED,
      P1RDDATA(3) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_3_UNCONNECTED,
      P1RDDATA(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_2_UNCONNECTED,
      P1RDDATA(1) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_1_UNCONNECTED,
      P1RDDATA(0) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDDATA_0_UNCONNECTED,
      UIDQCOUNT(3) => ram_address(1),
      UIDQCOUNT(2) => ram_address(1),
      UIDQCOUNT(1) => ram_address(1),
      UIDQCOUNT(0) => ram_address(1),
      P4RDDATA(31) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_31_UNCONNECTED,
      P4RDDATA(30) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_30_UNCONNECTED,
      P4RDDATA(29) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_29_UNCONNECTED,
      P4RDDATA(28) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_28_UNCONNECTED,
      P4RDDATA(27) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_27_UNCONNECTED,
      P4RDDATA(26) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_26_UNCONNECTED,
      P4RDDATA(25) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_25_UNCONNECTED,
      P4RDDATA(24) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_24_UNCONNECTED,
      P4RDDATA(23) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_23_UNCONNECTED,
      P4RDDATA(22) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_22_UNCONNECTED,
      P4RDDATA(21) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_21_UNCONNECTED,
      P4RDDATA(20) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_20_UNCONNECTED,
      P4RDDATA(19) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_19_UNCONNECTED,
      P4RDDATA(18) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_18_UNCONNECTED,
      P4RDDATA(17) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_17_UNCONNECTED,
      P4RDDATA(16) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_16_UNCONNECTED,
      P4RDDATA(15) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_15_UNCONNECTED,
      P4RDDATA(14) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_14_UNCONNECTED,
      P4RDDATA(13) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_13_UNCONNECTED,
      P4RDDATA(12) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_12_UNCONNECTED,
      P4RDDATA(11) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_11_UNCONNECTED,
      P4RDDATA(10) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_10_UNCONNECTED,
      P4RDDATA(9) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_9_UNCONNECTED,
      P4RDDATA(8) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_8_UNCONNECTED,
      P4RDDATA(7) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_7_UNCONNECTED,
      P4RDDATA(6) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_6_UNCONNECTED,
      P4RDDATA(5) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_5_UNCONNECTED,
      P4RDDATA(4) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_4_UNCONNECTED,
      P4RDDATA(3) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_3_UNCONNECTED,
      P4RDDATA(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_2_UNCONNECTED,
      P4RDDATA(1) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_1_UNCONNECTED,
      P4RDDATA(0) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4RDDATA_0_UNCONNECTED,
      P0RWRMASK(3) => ram_address(1),
      P0RWRMASK(2) => ram_address(1),
      P0RWRMASK(1) => ram_address(1),
      P0RWRMASK(0) => N1,
      UODATA(7) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATA_7_UNCONNECTED,
      UODATA(6) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATA_6_UNCONNECTED,
      UODATA(5) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATA_5_UNCONNECTED,
      UODATA(4) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATA_4_UNCONNECTED,
      UODATA(3) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATA_3_UNCONNECTED,
      UODATA(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATA_2_UNCONNECTED,
      UODATA(1) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATA_1_UNCONNECTED,
      UODATA(0) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_UODATA_0_UNCONNECTED,
      P3COUNT(6) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3COUNT_6_UNCONNECTED,
      P3COUNT(5) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3COUNT_5_UNCONNECTED,
      P3COUNT(4) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3COUNT_4_UNCONNECTED,
      P3COUNT(3) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3COUNT_3_UNCONNECTED,
      P3COUNT(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3COUNT_2_UNCONNECTED,
      P3COUNT(1) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3COUNT_1_UNCONNECTED,
      P3COUNT(0) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3COUNT_0_UNCONNECTED,
      P1CMDBL(5) => ram_address(1),
      P1CMDBL(4) => ram_address(1),
      P1CMDBL(3) => ram_address(1),
      P1CMDBL(2) => ram_address(1),
      P1CMDBL(1) => ram_address(1),
      P1CMDBL(0) => ram_address(1),
      P2CMDCA(11) => ram_address(1),
      P2CMDCA(10) => ram_address(1),
      P2CMDCA(9) => ram_address(1),
      P2CMDCA(8) => ram_address(1),
      P2CMDCA(7) => ram_address(1),
      P2CMDCA(6) => ram_address(1),
      P2CMDCA(5) => ram_address(1),
      P2CMDCA(4) => ram_address(1),
      P2CMDCA(3) => ram_address(1),
      P2CMDCA(2) => ram_address(1),
      P2CMDCA(1) => ram_address(1),
      P2CMDCA(0) => ram_address(1),
      DQI(15) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(15),
      DQI(14) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(14),
      DQI(13) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(13),
      DQI(12) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(12),
      DQI(11) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(11),
      DQI(10) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(10),
      DQI(9) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(9),
      DQI(8) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(8),
      DQI(7) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(7),
      DQI(6) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(6),
      DQI(5) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(5),
      DQI(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(4),
      DQI(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(3),
      DQI(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(2),
      DQI(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(1),
      DQI(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_in_dq(0),
      P3CMDBA(2) => ram_address(1),
      P3CMDBA(1) => ram_address(1),
      P3CMDBA(0) => ram_address(1),
      P2CMDINSTR(2) => ram_address(1),
      P2CMDINSTR(1) => ram_address(1),
      P2CMDINSTR(0) => ram_address(1),
      STATUS(31) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_31_UNCONNECTED,
      STATUS(30) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_30_UNCONNECTED,
      STATUS(29) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_29_UNCONNECTED,
      STATUS(28) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_28_UNCONNECTED,
      STATUS(27) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_27_UNCONNECTED,
      STATUS(26) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_26_UNCONNECTED,
      STATUS(25) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_25_UNCONNECTED,
      STATUS(24) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_24_UNCONNECTED,
      STATUS(23) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_23_UNCONNECTED,
      STATUS(22) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_22_UNCONNECTED,
      STATUS(21) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_21_UNCONNECTED,
      STATUS(20) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_20_UNCONNECTED,
      STATUS(19) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_19_UNCONNECTED,
      STATUS(18) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_18_UNCONNECTED,
      STATUS(17) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_17_UNCONNECTED,
      STATUS(16) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_16_UNCONNECTED,
      STATUS(15) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_15_UNCONNECTED,
      STATUS(14) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_14_UNCONNECTED,
      STATUS(13) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_13_UNCONNECTED,
      STATUS(12) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_12_UNCONNECTED,
      STATUS(11) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_11_UNCONNECTED,
      STATUS(10) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_10_UNCONNECTED,
      STATUS(9) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_9_UNCONNECTED,
      STATUS(8) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_8_UNCONNECTED,
      STATUS(7) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_7_UNCONNECTED,
      STATUS(6) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_6_UNCONNECTED,
      STATUS(5) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_5_UNCONNECTED,
      STATUS(4) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_4_UNCONNECTED,
      STATUS(3) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_3_UNCONNECTED,
      STATUS(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_2_UNCONNECTED,
      STATUS(1) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_1_UNCONNECTED,
      STATUS(0) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_STATUS_0_UNCONNECTED,
      UIADDR(4) => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIADDR_int(2)
,
      UIADDR(3) => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIADDR_int(2)
,
      UIADDR(2) => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIADDR_int(2)
,
      UIADDR(1) => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIADDR_int(1)
,
      UIADDR(0) => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIADDR_int(0)
,
      P2CMDBA(2) => ram_address(1),
      P2CMDBA(1) => ram_address(1),
      P2CMDBA(0) => ram_address(1),
      DQON(15) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(15),
      DQON(14) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(14),
      DQON(13) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(13),
      DQON(12) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(12),
      DQON(11) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(11),
      DQON(10) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(10),
      DQON(9) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(9),
      DQON(8) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(8),
      DQON(7) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(7),
      DQON(6) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(6),
      DQON(5) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(5),
      DQON(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(4),
      DQON(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(3),
      DQON(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(2),
      DQON(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(1),
      DQON(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_n(0),
      P5WRMASK(3) => ram_address(1),
      P5WRMASK(2) => ram_address(1),
      P5WRMASK(1) => ram_address(1),
      P5WRMASK(0) => ram_address(1),
      P2CMDBL(5) => ram_address(1),
      P2CMDBL(4) => ram_address(1),
      P2CMDBL(3) => ram_address(1),
      P2CMDBL(2) => ram_address(1),
      P2CMDBL(1) => ram_address(1),
      P2CMDBL(0) => ram_address(1),
      P1CMDBA(2) => ram_address(1),
      P1CMDBA(1) => ram_address(1),
      P1CMDBA(0) => ram_address(1),
      P3CMDCA(11) => ram_address(1),
      P3CMDCA(10) => ram_address(1),
      P3CMDCA(9) => ram_address(1),
      P3CMDCA(8) => ram_address(1),
      P3CMDCA(7) => ram_address(1),
      P3CMDCA(6) => ram_address(1),
      P3CMDCA(5) => ram_address(1),
      P3CMDCA(4) => ram_address(1),
      P3CMDCA(3) => ram_address(1),
      P3CMDCA(2) => ram_address(1),
      P3CMDCA(1) => ram_address(1),
      P3CMDCA(0) => ram_address(1),
      P4CMDINSTR(2) => ram_address(1),
      P4CMDINSTR(1) => ram_address(1),
      P4CMDINSTR(0) => ram_address(1),
      P0CMDBA(2) => ram_address(1),
      P0CMDBA(1) => ram_address(1),
      P0CMDBA(0) => ram_address(1),
      P4CMDBL(5) => ram_address(1),
      P4CMDBL(4) => ram_address(1),
      P4CMDBL(3) => ram_address(1),
      P4CMDBL(2) => ram_address(1),
      P4CMDBL(1) => ram_address(1),
      P4CMDBL(0) => ram_address(1),
      P0WRDATA(31) => ram_address(1),
      P0WRDATA(30) => ram_address(1),
      P0WRDATA(29) => ram_address(1),
      P0WRDATA(28) => ram_address(1),
      P0WRDATA(27) => ram_address(1),
      P0WRDATA(26) => ram_address(1),
      P0WRDATA(25) => ram_address(1),
      P0WRDATA(24) => ram_address(1),
      P0WRDATA(23) => ram_address(1),
      P0WRDATA(22) => ram_address(1),
      P0WRDATA(21) => ram_address(1),
      P0WRDATA(20) => ram_address(1),
      P0WRDATA(19) => ram_address(1),
      P0WRDATA(18) => ram_address(1),
      P0WRDATA(17) => ram_address(1),
      P0WRDATA(16) => ram_address(1),
      P0WRDATA(15) => ram_address(1),
      P0WRDATA(14) => ram_address(1),
      P0WRDATA(13) => ram_address(1),
      P0WRDATA(12) => ram_address(1),
      P0WRDATA(11) => ram_address(1),
      P0WRDATA(10) => ram_address(1),
      P0WRDATA(9) => ram_address(1),
      P0WRDATA(8) => ram_address(1),
      P0WRDATA(7) => ram_address(1),
      P0WRDATA(6) => ram_address(1),
      P0WRDATA(5) => ram_address(1),
      P0WRDATA(4) => ram_address(1),
      P0WRDATA(3) => ram_address(1),
      P0WRDATA(2) => ram_address(1),
      P0WRDATA(1) => ram_address(1),
      P0WRDATA(0) => ram_address(1),
      P1CMDCA(11) => ram_address(1),
      P1CMDCA(10) => ram_address(1),
      P1CMDCA(9) => ram_address(1),
      P1CMDCA(8) => ram_address(1),
      P1CMDCA(7) => ram_address(1),
      P1CMDCA(6) => ram_address(1),
      P1CMDCA(5) => ram_address(1),
      P1CMDCA(4) => ram_address(1),
      P1CMDCA(3) => ram_address(1),
      P1CMDCA(2) => ram_address(1),
      P1CMDCA(1) => ram_address(1),
      P1CMDCA(0) => ram_address(1),
      P4COUNT(6) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4COUNT_6_UNCONNECTED,
      P4COUNT(5) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4COUNT_5_UNCONNECTED,
      P4COUNT(4) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4COUNT_4_UNCONNECTED,
      P4COUNT(3) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4COUNT_3_UNCONNECTED,
      P4COUNT(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4COUNT_2_UNCONNECTED,
      P4COUNT(1) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4COUNT_1_UNCONNECTED,
      P4COUNT(0) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P4COUNT_0_UNCONNECTED,
      P2WRMASK(3) => ram_address(1),
      P2WRMASK(2) => ram_address(1),
      P2WRMASK(1) => ram_address(1),
      P2WRMASK(0) => ram_address(1),
      P0RDDATA(31) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_31_UNCONNECTED,
      P0RDDATA(30) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_30_UNCONNECTED,
      P0RDDATA(29) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_29_UNCONNECTED,
      P0RDDATA(28) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_28_UNCONNECTED,
      P0RDDATA(27) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_27_UNCONNECTED,
      P0RDDATA(26) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_26_UNCONNECTED,
      P0RDDATA(25) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_25_UNCONNECTED,
      P0RDDATA(24) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_24_UNCONNECTED,
      P0RDDATA(23) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_23_UNCONNECTED,
      P0RDDATA(22) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_22_UNCONNECTED,
      P0RDDATA(21) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_21_UNCONNECTED,
      P0RDDATA(20) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_20_UNCONNECTED,
      P0RDDATA(19) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_19_UNCONNECTED,
      P0RDDATA(18) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_18_UNCONNECTED,
      P0RDDATA(17) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_17_UNCONNECTED,
      P0RDDATA(16) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_16_UNCONNECTED,
      P0RDDATA(15) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_15_UNCONNECTED,
      P0RDDATA(14) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_14_UNCONNECTED,
      P0RDDATA(13) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_13_UNCONNECTED,
      P0RDDATA(12) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_12_UNCONNECTED,
      P0RDDATA(11) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_11_UNCONNECTED,
      P0RDDATA(10) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_10_UNCONNECTED,
      P0RDDATA(9) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_9_UNCONNECTED,
      P0RDDATA(8) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_8_UNCONNECTED,
      P0RDDATA(7) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_7_UNCONNECTED,
      P0RDDATA(6) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_6_UNCONNECTED,
      P0RDDATA(5) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_5_UNCONNECTED,
      P0RDDATA(4) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_4_UNCONNECTED,
      P0RDDATA(3) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_3_UNCONNECTED,
      P0RDDATA(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_2_UNCONNECTED,
      P0RDDATA(1) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_1_UNCONNECTED,
      P0RDDATA(0) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDDATA_0_UNCONNECTED,
      P4CMDRA(14) => ram_address(1),
      P4CMDRA(13) => ram_address(1),
      P4CMDRA(12) => ram_address(1),
      P4CMDRA(11) => ram_address(1),
      P4CMDRA(10) => ram_address(1),
      P4CMDRA(9) => ram_address(1),
      P4CMDRA(8) => ram_address(1),
      P4CMDRA(7) => ram_address(1),
      P4CMDRA(6) => ram_address(1),
      P4CMDRA(5) => ram_address(1),
      P4CMDRA(4) => ram_address(1),
      P4CMDRA(3) => ram_address(1),
      P4CMDRA(2) => ram_address(1),
      P4CMDRA(1) => ram_address(1),
      P4CMDRA(0) => ram_address(1),
      P5CMDCA(11) => ram_address(1),
      P5CMDCA(10) => ram_address(1),
      P5CMDCA(9) => ram_address(1),
      P5CMDCA(8) => ram_address(1),
      P5CMDCA(7) => ram_address(1),
      P5CMDCA(6) => ram_address(1),
      P5CMDCA(5) => ram_address(1),
      P5CMDCA(4) => ram_address(1),
      P5CMDCA(3) => ram_address(1),
      P5CMDCA(2) => ram_address(1),
      P5CMDCA(1) => ram_address(1),
      P5CMDCA(0) => ram_address(1),
      P1WRDATA(31) => ram_address(1),
      P1WRDATA(30) => ram_address(1),
      P1WRDATA(29) => ram_address(1),
      P1WRDATA(28) => ram_address(1),
      P1WRDATA(27) => ram_address(1),
      P1WRDATA(26) => ram_address(1),
      P1WRDATA(25) => ram_address(1),
      P1WRDATA(24) => ram_address(1),
      P1WRDATA(23) => ram_address(1),
      P1WRDATA(22) => ram_address(1),
      P1WRDATA(21) => ram_address(1),
      P1WRDATA(20) => ram_address(1),
      P1WRDATA(19) => ram_address(1),
      P1WRDATA(18) => ram_address(1),
      P1WRDATA(17) => ram_address(1),
      P1WRDATA(16) => ram_address(1),
      P1WRDATA(15) => ram_address(1),
      P1WRDATA(14) => ram_address(1),
      P1WRDATA(13) => ram_address(1),
      P1WRDATA(12) => ram_address(1),
      P1WRDATA(11) => ram_address(1),
      P1WRDATA(10) => ram_address(1),
      P1WRDATA(9) => ram_address(1),
      P1WRDATA(8) => ram_address(1),
      P1WRDATA(7) => ram_address(1),
      P1WRDATA(6) => ram_address(1),
      P1WRDATA(5) => ram_address(1),
      P1WRDATA(4) => ram_address(1),
      P1WRDATA(3) => ram_address(1),
      P1WRDATA(2) => ram_address(1),
      P1WRDATA(1) => ram_address(1),
      P1WRDATA(0) => ram_address(1),
      P3CMDRA(14) => ram_address(1),
      P3CMDRA(13) => ram_address(1),
      P3CMDRA(12) => ram_address(1),
      P3CMDRA(11) => ram_address(1),
      P3CMDRA(10) => ram_address(1),
      P3CMDRA(9) => ram_address(1),
      P3CMDRA(8) => ram_address(1),
      P3CMDRA(7) => ram_address(1),
      P3CMDRA(6) => ram_address(1),
      P3CMDRA(5) => ram_address(1),
      P3CMDRA(4) => ram_address(1),
      P3CMDRA(3) => ram_address(1),
      P3CMDRA(2) => ram_address(1),
      P3CMDRA(1) => ram_address(1),
      P3CMDRA(0) => ram_address(1),
      P5CMDINSTR(2) => ram_address(1),
      P5CMDINSTR(1) => ram_address(1),
      P5CMDINSTR(0) => ram_address(1),
      P0CMDCA(11) => ram_address(1),
      P0CMDCA(10) => ram_address(1),
      P0CMDCA(9) => ram_address(1),
      P0CMDCA(8) => ram_address(1),
      P0CMDCA(7) => ram_address(1),
      P0CMDCA(6) => ram_address(1),
      P0CMDCA(5) => ram_address(1),
      P0CMDCA(4) => ram_address(1),
      P0CMDCA(3) => ram_address(1),
      P0CMDCA(2) => ram_address(1),
      P0CMDCA(1) => ram_address(1),
      P0CMDCA(0) => ram_address(1),
      IOIDRPADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(4),
      IOIDRPADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(3),
      IOIDRPADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(2),
      IOIDRPADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(1),
      IOIDRPADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ioi_drp_addr(0),
      P5RDDATA(31) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_31_UNCONNECTED,
      P5RDDATA(30) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_30_UNCONNECTED,
      P5RDDATA(29) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_29_UNCONNECTED,
      P5RDDATA(28) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_28_UNCONNECTED,
      P5RDDATA(27) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_27_UNCONNECTED,
      P5RDDATA(26) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_26_UNCONNECTED,
      P5RDDATA(25) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_25_UNCONNECTED,
      P5RDDATA(24) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_24_UNCONNECTED,
      P5RDDATA(23) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_23_UNCONNECTED,
      P5RDDATA(22) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_22_UNCONNECTED,
      P5RDDATA(21) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_21_UNCONNECTED,
      P5RDDATA(20) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_20_UNCONNECTED,
      P5RDDATA(19) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_19_UNCONNECTED,
      P5RDDATA(18) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_18_UNCONNECTED,
      P5RDDATA(17) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_17_UNCONNECTED,
      P5RDDATA(16) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_16_UNCONNECTED,
      P5RDDATA(15) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_15_UNCONNECTED,
      P5RDDATA(14) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_14_UNCONNECTED,
      P5RDDATA(13) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_13_UNCONNECTED,
      P5RDDATA(12) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_12_UNCONNECTED,
      P5RDDATA(11) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_11_UNCONNECTED,
      P5RDDATA(10) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_10_UNCONNECTED,
      P5RDDATA(9) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_9_UNCONNECTED,
      P5RDDATA(8) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_8_UNCONNECTED,
      P5RDDATA(7) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_7_UNCONNECTED,
      P5RDDATA(6) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_6_UNCONNECTED,
      P5RDDATA(5) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_5_UNCONNECTED,
      P5RDDATA(4) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_4_UNCONNECTED,
      P5RDDATA(3) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_3_UNCONNECTED,
      P5RDDATA(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_2_UNCONNECTED,
      P5RDDATA(1) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_1_UNCONNECTED,
      P5RDDATA(0) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5RDDATA_0_UNCONNECTED,
      P0CMDINSTR(2) => ram_address(1),
      P0CMDINSTR(1) => ram_address(1),
      P0CMDINSTR(0) => c3_p0_cmd_instr(0),
      P3RDDATA(31) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_31_UNCONNECTED,
      P3RDDATA(30) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_30_UNCONNECTED,
      P3RDDATA(29) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_29_UNCONNECTED,
      P3RDDATA(28) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_28_UNCONNECTED,
      P3RDDATA(27) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_27_UNCONNECTED,
      P3RDDATA(26) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_26_UNCONNECTED,
      P3RDDATA(25) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_25_UNCONNECTED,
      P3RDDATA(24) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_24_UNCONNECTED,
      P3RDDATA(23) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_23_UNCONNECTED,
      P3RDDATA(22) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_22_UNCONNECTED,
      P3RDDATA(21) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_21_UNCONNECTED,
      P3RDDATA(20) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_20_UNCONNECTED,
      P3RDDATA(19) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_19_UNCONNECTED,
      P3RDDATA(18) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_18_UNCONNECTED,
      P3RDDATA(17) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_17_UNCONNECTED,
      P3RDDATA(16) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_16_UNCONNECTED,
      P3RDDATA(15) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_15_UNCONNECTED,
      P3RDDATA(14) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_14_UNCONNECTED,
      P3RDDATA(13) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_13_UNCONNECTED,
      P3RDDATA(12) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_12_UNCONNECTED,
      P3RDDATA(11) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_11_UNCONNECTED,
      P3RDDATA(10) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_10_UNCONNECTED,
      P3RDDATA(9) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_9_UNCONNECTED,
      P3RDDATA(8) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_8_UNCONNECTED,
      P3RDDATA(7) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_7_UNCONNECTED,
      P3RDDATA(6) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_6_UNCONNECTED,
      P3RDDATA(5) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_5_UNCONNECTED,
      P3RDDATA(4) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_4_UNCONNECTED,
      P3RDDATA(3) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_3_UNCONNECTED,
      P3RDDATA(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_2_UNCONNECTED,
      P3RDDATA(1) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_1_UNCONNECTED,
      P3RDDATA(0) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P3RDDATA_0_UNCONNECTED,
      P2CMDRA(14) => ram_address(1),
      P2CMDRA(13) => ram_address(1),
      P2CMDRA(12) => ram_address(1),
      P2CMDRA(11) => ram_address(1),
      P2CMDRA(10) => ram_address(1),
      P2CMDRA(9) => ram_address(1),
      P2CMDRA(8) => ram_address(1),
      P2CMDRA(7) => ram_address(1),
      P2CMDRA(6) => ram_address(1),
      P2CMDRA(5) => ram_address(1),
      P2CMDRA(4) => ram_address(1),
      P2CMDRA(3) => ram_address(1),
      P2CMDRA(2) => ram_address(1),
      P2CMDRA(1) => ram_address(1),
      P2CMDRA(0) => ram_address(1),
      P3WRDATA(31) => ram_address(1),
      P3WRDATA(30) => ram_address(1),
      P3WRDATA(29) => ram_address(1),
      P3WRDATA(28) => ram_address(1),
      P3WRDATA(27) => ram_address(1),
      P3WRDATA(26) => ram_address(1),
      P3WRDATA(25) => ram_address(1),
      P3WRDATA(24) => ram_address(1),
      P3WRDATA(23) => ram_address(1),
      P3WRDATA(22) => ram_address(1),
      P3WRDATA(21) => ram_address(1),
      P3WRDATA(20) => ram_address(1),
      P3WRDATA(19) => ram_address(1),
      P3WRDATA(18) => ram_address(1),
      P3WRDATA(17) => ram_address(1),
      P3WRDATA(16) => ram_address(1),
      P3WRDATA(15) => ram_address(1),
      P3WRDATA(14) => ram_address(1),
      P3WRDATA(13) => ram_address(1),
      P3WRDATA(12) => ram_address(1),
      P3WRDATA(11) => ram_address(1),
      P3WRDATA(10) => ram_address(1),
      P3WRDATA(9) => ram_address(1),
      P3WRDATA(8) => ram_address(1),
      P3WRDATA(7) => ram_address(1),
      P3WRDATA(6) => ram_address(1),
      P3WRDATA(5) => ram_address(1),
      P3WRDATA(4) => ram_address(1),
      P3WRDATA(3) => ram_address(1),
      P3WRDATA(2) => ram_address(1),
      P3WRDATA(1) => ram_address(1),
      P3WRDATA(0) => ram_address(1),
      P4CMDCA(11) => ram_address(1),
      P4CMDCA(10) => ram_address(1),
      P4CMDCA(9) => ram_address(1),
      P4CMDCA(8) => ram_address(1),
      P4CMDCA(7) => ram_address(1),
      P4CMDCA(6) => ram_address(1),
      P4CMDCA(5) => ram_address(1),
      P4CMDCA(4) => ram_address(1),
      P4CMDCA(3) => ram_address(1),
      P4CMDCA(2) => ram_address(1),
      P4CMDCA(1) => ram_address(1),
      P4CMDCA(0) => ram_address(1),
      P3WRMASK(3) => ram_address(1),
      P3WRMASK(2) => ram_address(1),
      P3WRMASK(1) => ram_address(1),
      P3WRMASK(0) => ram_address(1),
      DQOP(15) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(15),
      DQOP(14) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(14),
      DQOP(13) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(13),
      DQOP(12) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(12),
      DQOP(11) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(11),
      DQOP(10) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(10),
      DQOP(9) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(9),
      DQOP(8) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(8),
      DQOP(7) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(7),
      DQOP(6) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(6),
      DQOP(5) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(5),
      DQOP(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(4),
      DQOP(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(3),
      DQOP(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(2),
      DQOP(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(1),
      DQOP(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_dqo_p(0),
      P1CMDRA(14) => ram_address(1),
      P1CMDRA(13) => ram_address(1),
      P1CMDRA(12) => ram_address(1),
      P1CMDRA(11) => ram_address(1),
      P1CMDRA(10) => ram_address(1),
      P1CMDRA(9) => ram_address(1),
      P1CMDRA(8) => ram_address(1),
      P1CMDRA(7) => ram_address(1),
      P1CMDRA(6) => ram_address(1),
      P1CMDRA(5) => ram_address(1),
      P1CMDRA(4) => ram_address(1),
      P1CMDRA(3) => ram_address(1),
      P1CMDRA(2) => ram_address(1),
      P1CMDRA(1) => ram_address(1),
      P1CMDRA(0) => ram_address(1),
      PLLCE(1) => u_mig_100mhz_lpddr_c3_pll_ce_90,
      PLLCE(0) => u_mig_100mhz_lpddr_c3_pll_ce_0,
      P2COUNT(6) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2COUNT_6_UNCONNECTED,
      P2COUNT(5) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2COUNT_5_UNCONNECTED,
      P2COUNT(4) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2COUNT_4_UNCONNECTED,
      P2COUNT(3) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2COUNT_3_UNCONNECTED,
      P2COUNT(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2COUNT_2_UNCONNECTED,
      P2COUNT(1) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2COUNT_1_UNCONNECTED,
      P2COUNT(0) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2COUNT_0_UNCONNECTED,
      P5CMDBL(5) => ram_address(1),
      P5CMDBL(4) => ram_address(1),
      P5CMDBL(3) => ram_address(1),
      P5CMDBL(2) => ram_address(1),
      P5CMDBL(1) => ram_address(1),
      P5CMDBL(0) => ram_address(1),
      P3CMDINSTR(2) => ram_address(1),
      P3CMDINSTR(1) => ram_address(1),
      P3CMDINSTR(0) => ram_address(1),
      BA(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_BA_2_UNCONNECTED,
      BA(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ba_90(1),
      BA(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_ba_90(0),
      ADDR(14) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_ADDR_14_UNCONNECTED,
      ADDR(13) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_ADDR_13_UNCONNECTED,
      ADDR(12) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(12),
      ADDR(11) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(11),
      ADDR(10) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(10),
      ADDR(9) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(9),
      ADDR(8) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(8),
      ADDR(7) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(7),
      ADDR(6) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(6),
      ADDR(5) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(5),
      ADDR(4) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(4),
      ADDR(3) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(3),
      ADDR(2) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(2),
      ADDR(1) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(1),
      ADDR(0) => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_address_90(0),
      P1RDCOUNT(6) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDCOUNT_6_UNCONNECTED,
      P1RDCOUNT(5) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDCOUNT_5_UNCONNECTED,
      P1RDCOUNT(4) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDCOUNT_4_UNCONNECTED,
      P1RDCOUNT(3) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDCOUNT_3_UNCONNECTED,
      P1RDCOUNT(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDCOUNT_2_UNCONNECTED,
      P1RDCOUNT(1) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDCOUNT_1_UNCONNECTED,
      P1RDCOUNT(0) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1RDCOUNT_0_UNCONNECTED,
      P0RDCOUNT(6) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDCOUNT_6_UNCONNECTED,
      P0RDCOUNT(5) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDCOUNT_5_UNCONNECTED,
      P0RDCOUNT(4) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDCOUNT_4_UNCONNECTED,
      P0RDCOUNT(3) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDCOUNT_3_UNCONNECTED,
      P0RDCOUNT(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDCOUNT_2_UNCONNECTED,
      P0RDCOUNT(1) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDCOUNT_1_UNCONNECTED,
      P0RDCOUNT(0) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0RDCOUNT_0_UNCONNECTED,
      P1WRCOUNT(6) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRCOUNT_6_UNCONNECTED,
      P1WRCOUNT(5) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRCOUNT_5_UNCONNECTED,
      P1WRCOUNT(4) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRCOUNT_4_UNCONNECTED,
      P1WRCOUNT(3) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRCOUNT_3_UNCONNECTED,
      P1WRCOUNT(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRCOUNT_2_UNCONNECTED,
      P1WRCOUNT(1) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRCOUNT_1_UNCONNECTED,
      P1WRCOUNT(0) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P1WRCOUNT_0_UNCONNECTED,
      P5WRDATA(31) => ram_address(1),
      P5WRDATA(30) => ram_address(1),
      P5WRDATA(29) => ram_address(1),
      P5WRDATA(28) => ram_address(1),
      P5WRDATA(27) => ram_address(1),
      P5WRDATA(26) => ram_address(1),
      P5WRDATA(25) => ram_address(1),
      P5WRDATA(24) => ram_address(1),
      P5WRDATA(23) => ram_address(1),
      P5WRDATA(22) => ram_address(1),
      P5WRDATA(21) => ram_address(1),
      P5WRDATA(20) => ram_address(1),
      P5WRDATA(19) => ram_address(1),
      P5WRDATA(18) => ram_address(1),
      P5WRDATA(17) => ram_address(1),
      P5WRDATA(16) => ram_address(1),
      P5WRDATA(15) => ram_address(1),
      P5WRDATA(14) => ram_address(1),
      P5WRDATA(13) => ram_address(1),
      P5WRDATA(12) => ram_address(1),
      P5WRDATA(11) => ram_address(1),
      P5WRDATA(10) => ram_address(1),
      P5WRDATA(9) => ram_address(1),
      P5WRDATA(8) => ram_address(1),
      P5WRDATA(7) => ram_address(1),
      P5WRDATA(6) => ram_address(1),
      P5WRDATA(5) => ram_address(1),
      P5WRDATA(4) => ram_address(1),
      P5WRDATA(3) => ram_address(1),
      P5WRDATA(2) => ram_address(1),
      P5WRDATA(1) => ram_address(1),
      P5WRDATA(0) => ram_address(1),
      P0WRCOUNT(6) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRCOUNT_6_UNCONNECTED,
      P0WRCOUNT(5) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRCOUNT_5_UNCONNECTED,
      P0WRCOUNT(4) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRCOUNT_4_UNCONNECTED,
      P0WRCOUNT(3) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRCOUNT_3_UNCONNECTED,
      P0WRCOUNT(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRCOUNT_2_UNCONNECTED,
      P0WRCOUNT(1) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRCOUNT_1_UNCONNECTED,
      P0WRCOUNT(0) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P0WRCOUNT_0_UNCONNECTED,
      P4CMDBA(2) => ram_address(1),
      P4CMDBA(1) => ram_address(1),
      P4CMDBA(0) => ram_address(1),
      P0CMDRA(14) => ram_address(1),
      P0CMDRA(13) => ram_address(1),
      P0CMDRA(12) => ram_address(1),
      P0CMDRA(11) => ram_address(1),
      P0CMDRA(10) => ram_address(1),
      P0CMDRA(9) => ram_address(1),
      P0CMDRA(8) => ram_address(1),
      P0CMDRA(7) => ram_address(1),
      P0CMDRA(6) => ram_address(1),
      P0CMDRA(5) => ram_address(1),
      P0CMDRA(4) => ram_address(1),
      P0CMDRA(3) => ram_address(1),
      P0CMDRA(2) => ram_address(1),
      P0CMDRA(1) => ram_address(1),
      P0CMDRA(0) => ram_address(1),
      P1CMDINSTR(2) => ram_address(1),
      P1CMDINSTR(1) => ram_address(1),
      P1CMDINSTR(0) => ram_address(1),
      P5COUNT(6) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5COUNT_6_UNCONNECTED,
      P5COUNT(5) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5COUNT_5_UNCONNECTED,
      P5COUNT(4) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5COUNT_4_UNCONNECTED,
      P5COUNT(3) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5COUNT_3_UNCONNECTED,
      P5COUNT(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5COUNT_2_UNCONNECTED,
      P5COUNT(1) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5COUNT_1_UNCONNECTED,
      P5COUNT(0) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P5COUNT_0_UNCONNECTED,
      P4WRDATA(31) => ram_address(1),
      P4WRDATA(30) => ram_address(1),
      P4WRDATA(29) => ram_address(1),
      P4WRDATA(28) => ram_address(1),
      P4WRDATA(27) => ram_address(1),
      P4WRDATA(26) => ram_address(1),
      P4WRDATA(25) => ram_address(1),
      P4WRDATA(24) => ram_address(1),
      P4WRDATA(23) => ram_address(1),
      P4WRDATA(22) => ram_address(1),
      P4WRDATA(21) => ram_address(1),
      P4WRDATA(20) => ram_address(1),
      P4WRDATA(19) => ram_address(1),
      P4WRDATA(18) => ram_address(1),
      P4WRDATA(17) => ram_address(1),
      P4WRDATA(16) => ram_address(1),
      P4WRDATA(15) => ram_address(1),
      P4WRDATA(14) => ram_address(1),
      P4WRDATA(13) => ram_address(1),
      P4WRDATA(12) => ram_address(1),
      P4WRDATA(11) => ram_address(1),
      P4WRDATA(10) => ram_address(1),
      P4WRDATA(9) => ram_address(1),
      P4WRDATA(8) => ram_address(1),
      P4WRDATA(7) => ram_address(1),
      P4WRDATA(6) => ram_address(1),
      P4WRDATA(5) => ram_address(1),
      P4WRDATA(4) => ram_address(1),
      P4WRDATA(3) => ram_address(1),
      P4WRDATA(2) => ram_address(1),
      P4WRDATA(1) => ram_address(1),
      P4WRDATA(0) => ram_address(1),
      P1RWRMASK(3) => ram_address(1),
      P1RWRMASK(2) => ram_address(1),
      P1RWRMASK(1) => ram_address(1),
      P1RWRMASK(0) => ram_address(1),
      P2RDDATA(31) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_31_UNCONNECTED,
      P2RDDATA(30) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_30_UNCONNECTED,
      P2RDDATA(29) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_29_UNCONNECTED,
      P2RDDATA(28) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_28_UNCONNECTED,
      P2RDDATA(27) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_27_UNCONNECTED,
      P2RDDATA(26) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_26_UNCONNECTED,
      P2RDDATA(25) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_25_UNCONNECTED,
      P2RDDATA(24) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_24_UNCONNECTED,
      P2RDDATA(23) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_23_UNCONNECTED,
      P2RDDATA(22) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_22_UNCONNECTED,
      P2RDDATA(21) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_21_UNCONNECTED,
      P2RDDATA(20) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_20_UNCONNECTED,
      P2RDDATA(19) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_19_UNCONNECTED,
      P2RDDATA(18) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_18_UNCONNECTED,
      P2RDDATA(17) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_17_UNCONNECTED,
      P2RDDATA(16) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_16_UNCONNECTED,
      P2RDDATA(15) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_15_UNCONNECTED,
      P2RDDATA(14) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_14_UNCONNECTED,
      P2RDDATA(13) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_13_UNCONNECTED,
      P2RDDATA(12) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_12_UNCONNECTED,
      P2RDDATA(11) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_11_UNCONNECTED,
      P2RDDATA(10) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_10_UNCONNECTED,
      P2RDDATA(9) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_9_UNCONNECTED,
      P2RDDATA(8) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_8_UNCONNECTED,
      P2RDDATA(7) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_7_UNCONNECTED,
      P2RDDATA(6) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_6_UNCONNECTED,
      P2RDDATA(5) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_5_UNCONNECTED,
      P2RDDATA(4) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_4_UNCONNECTED,
      P2RDDATA(3) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_3_UNCONNECTED,
      P2RDDATA(2) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_2_UNCONNECTED,
      P2RDDATA(1) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_1_UNCONNECTED,
      P2RDDATA(0) => NLW_u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_samc_0_P2RDDATA_0_UNCONNECTED,
      P4WRMASK(3) => ram_address(1),
      P4WRMASK(2) => ram_address(1),
      P4WRMASK(1) => ram_address(1),
      P4WRMASK(0) => ram_address(1),
      P5CMDRA(14) => ram_address(1),
      P5CMDRA(13) => ram_address(1),
      P5CMDRA(12) => ram_address(1),
      P5CMDRA(11) => ram_address(1),
      P5CMDRA(10) => ram_address(1),
      P5CMDRA(9) => ram_address(1),
      P5CMDRA(8) => ram_address(1),
      P5CMDRA(7) => ram_address(1),
      P5CMDRA(6) => ram_address(1),
      P5CMDRA(5) => ram_address(1),
      P5CMDRA(4) => ram_address(1),
      P5CMDRA(3) => ram_address(1),
      P5CMDRA(2) => ram_address(1),
      P5CMDRA(1) => ram_address(1),
      P5CMDRA(0) => ram_address(1),
      P5CMDBA(2) => ram_address(1),
      P5CMDBA(1) => ram_address(1),
      P5CMDBA(0) => ram_address(1),
      PLLCLK(1) => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      PLLCLK(0) => u_mig_100mhz_lpddr_c3_sysclk_2x,
      P2WRDATA(31) => ram_address(1),
      P2WRDATA(30) => ram_address(1),
      P2WRDATA(29) => ram_address(1),
      P2WRDATA(28) => ram_address(1),
      P2WRDATA(27) => ram_address(1),
      P2WRDATA(26) => ram_address(1),
      P2WRDATA(25) => ram_address(1),
      P2WRDATA(24) => ram_address(1),
      P2WRDATA(23) => ram_address(1),
      P2WRDATA(22) => ram_address(1),
      P2WRDATA(21) => ram_address(1),
      P2WRDATA(20) => ram_address(1),
      P2WRDATA(19) => ram_address(1),
      P2WRDATA(18) => ram_address(1),
      P2WRDATA(17) => ram_address(1),
      P2WRDATA(16) => ram_address(1),
      P2WRDATA(15) => ram_address(1),
      P2WRDATA(14) => ram_address(1),
      P2WRDATA(13) => ram_address(1),
      P2WRDATA(12) => ram_address(1),
      P2WRDATA(11) => ram_address(1),
      P2WRDATA(10) => ram_address(1),
      P2WRDATA(9) => ram_address(1),
      P2WRDATA(8) => ram_address(1),
      P2WRDATA(7) => ram_address(1),
      P2WRDATA(6) => ram_address(1),
      P2WRDATA(5) => ram_address(1),
      P2WRDATA(4) => ram_address(1),
      P2WRDATA(3) => ram_address(1),
      P2WRDATA(2) => ram_address(1),
      P2WRDATA(1) => ram_address(1),
      P2WRDATA(0) => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_15_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(14)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_15_rt_960
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(15)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_14_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(13)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_14_rt_946
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(14)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_14_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(13)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_14_rt_946
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(14)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_13_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(12)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_13_rt_947
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(13)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_13_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(12)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_13_rt_947
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(13)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_12_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(11)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_12_rt_948
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(12)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_12_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(11)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_12_rt_948
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(12)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_11_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(10)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_11_rt_949
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(11)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_11_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(10)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_11_rt_949
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(11)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_10_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(9)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_10_rt_950
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(10)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_10_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(9)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_10_rt_950
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(10)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_9_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(8)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_9_rt_951
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(9)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_9_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(8)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_9_rt_951
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(9)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_8_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(7)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_8_rt_952
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(8)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_8_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(7)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_8_rt_952
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(8)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_7_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(6)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_7_rt_953
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(7)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_7_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(6)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_7_rt_953
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(7)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_6_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(5)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_6_rt_954
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(6)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_6_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(5)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_6_rt_954
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_5_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(4)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_5_rt_955
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_5_1
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_5_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(4)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_5_rt_955
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_4_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(3)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_4_rt_956
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_4_1
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_4_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(3)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_4_rt_956
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_3_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(2)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_3_rt_957
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_3_2
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_3_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(2)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_3_rt_957
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_2_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(1)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_2_rt_958
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_2_2
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_2_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(1)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_2_rt_958
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_1_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(0)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_1_rt_959
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_1_2
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_1_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(0)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_1_rt_959
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_0_Q : 
XORCY
    port map (
      CI => ram_address(1),
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_lut(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_0_2
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_0_Q : 
MUXCY
    port map (
      CI => ram_address(1),
      DI => N1,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_lut(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_xor_7_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(6)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut_7_1_961
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(7)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut_7_Q : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(7)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(7)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(7)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_xor_6_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(5)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy_6_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(5)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(6)
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut_6_Q : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_xor_5_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(4)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy_5_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(4)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(5)
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut_5_Q : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(5)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_xor_4_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(3)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy_4_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(3)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(4)
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut_4_Q : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(4)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_xor_3_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(2)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy_3_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(2)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(3)
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut_3_Q : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_xor_2_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(1)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy_2_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(1)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(2)
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut_2_Q : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_xor_1_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(0)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy_1_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(0)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(1)
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut_1_Q : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_xor_0_Q : 
XORCY
    port map (
      CI => N1,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy_0_Q : 
MUXCY
    port map (
      CI => N1,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(0)
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_cy(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut_0_Q : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_xor_7_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(6)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut(7)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(7)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_xor_6_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(5)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy_6_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(5)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut_6_Q : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_xor_5_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(4)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy_5_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(4)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut_5_Q : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(5)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_xor_4_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(3)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy_4_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(3)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut_4_Q : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(4)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_xor_3_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(2)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy_3_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(2)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut_3_Q : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_xor_2_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(1)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy_2_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(1)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut_2_Q : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_xor_1_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(0)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy_1_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(0)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(1)
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut_1_Q : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_xor_0_Q : 
XORCY
    port map (
      CI => N1,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy_0_Q : 
MUXCY
    port map (
      CI => N1,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(0)
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_cy(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut_0_Q : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Up_lut(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count_0 : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_0_1,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_count_val
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15 : 
FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv
,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(15),
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(15)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_14 : 
FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv
,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(14),
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(14)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_13 : 
FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv
,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(13),
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(13)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_12 : 
FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv
,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(12),
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(12)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_11 : 
FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv
,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(11),
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(11)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_10 : 
FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv
,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(10),
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(10)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_9 : 
FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv
,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(9),
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(9)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_8 : 
FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv
,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(8),
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(8)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_7 : 
FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv
,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(7),
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(7)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_6 : 
FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv
,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(6),
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_5 : 
FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv
,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_5_1,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_4 : 
FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv
,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_4_1,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_3 : 
FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv
,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_3_2,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_2 : 
FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv
,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_2_2,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_1 : 
FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv
,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_1_2,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_0 : 
FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv
,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_0_2,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_7 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_442,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec7
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(7)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_6 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_cepot_1069
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_6_dpot_1076
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(6)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_5 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_cepot_1069
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_5_dpot_1075
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(5)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_4 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_cepot_1069
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_4_dpot_1074
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(4)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_3 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_cepot_1069
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_3_dpot_1073
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(3)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_2 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_cepot_1069
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_2_dpot_1072
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(2)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_1 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_cepot_1069
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_1_dpot_1071
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_0 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_cepot_1069
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_0_dpot_1070
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_7 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_cepot1_1099
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_7_dpot_1101
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(7)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_6 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_cepot1_1099
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_6_dpot_1100
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(6)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_5 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_cepot_1078
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_5_dpot_1084
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(5)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_4 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_cepot_1078
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_4_dpot_1083
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(4)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_3 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_cepot_1078
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_3_dpot_1082
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(3)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_2 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_cepot_1078
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_2_dpot_1081
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(2)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_1 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_cepot_1078
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_1_dpot_1080
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_0 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_cepot_1078
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_0_dpot_1079
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_6 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv1_881
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_6_dpot_1097
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(6)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_5 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv1_881
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_5_dpot_1096
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(5)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_4 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv1_881
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_4_dpot_1095
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(4)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_3 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv1_881
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_3_dpot_1094
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(3)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_2 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv1_881
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_2_dpot_1093
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(2)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_1 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv1_881
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_1_dpot_1092
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_0 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv1_881
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_0_dpot_1045
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter_4 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0904_inv,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter4
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter(4)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter_3 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0904_inv,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter3
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter(3)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter_2 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0904_inv,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter2
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter(2)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter_1 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0904_inv,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter1
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter_0 : 
FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0904_inv,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count_4 : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(4),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_count_val
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(4)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count_3 : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_3_1,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_count_val
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(3)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count_5 : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(5),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_count_val
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(5)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count_1 : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_1_1,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_count_val
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count_2 : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_2_1,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_count_val
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(2)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt_3 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(3),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_PWR_16_o_equal_23_o_inv
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt_2 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(2),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_PWR_16_o_equal_23_o_inv
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt_1 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(1),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_PWR_16_o_equal_23_o_inv
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt_0 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(0),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_PWR_16_o_equal_23_o_inv
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_xor_7_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(6)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(7)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec7

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_xor_6_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(5)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec6

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy_6_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(5)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_xor_5_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(4)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec5

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy_5_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(4)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_xor_4_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(3)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec4

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy_4_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(3)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_xor_3_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(2)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec3

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy_3_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(2)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_xor_2_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(1)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec2

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy_2_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(1)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_xor_1_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(0)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec1

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy_1_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(0)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_xor_0_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy_0_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_cy(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_xor_7_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(6)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(7)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc7

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_xor_6_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(5)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc6

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy_6_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(5)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_xor_5_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(4)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc5

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy_5_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(4)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_xor_4_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(3)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc4

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy_4_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(3)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_xor_3_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(2)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc3

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy_3_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(2)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_xor_2_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(1)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc2

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy_2_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(1)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_xor_1_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(0)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc1

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy_1_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(0)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_xor_0_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy_0_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_cy(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_xor_6_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(5)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY7

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_xor_5_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(4)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY6

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy_5_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(4)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand5
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand_4 : 
MULT_AND
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(5),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      LO => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand5

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_xor_4_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(3)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY5

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy_4_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(3)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand4
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand_3 : 
MULT_AND
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(4),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      LO => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand4

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_xor_3_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(2)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY4

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy_3_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(2)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand3
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand_2 : 
MULT_AND
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(3),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      LO => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand3

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_xor_2_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(1)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY3

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy_2_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(1)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand2
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand_1 : 
MULT_AND
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(2),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      LO => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand2

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_xor_1_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(0)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY2

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy_1_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(0)
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand1
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand_0 : 
MULT_AND
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(1),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      LO => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand1

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_xor_0_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY1_503

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy_0_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY
,
      DI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand_504
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_cy(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand : 
MULT_AND
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(0),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      LO => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_mand_504

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_xor_4_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_cy(3)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter4

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut_4_Q : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_254
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter(4),
      I2 => N1,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_xor_3_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_cy(2)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter3

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_cy_3_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_cy(2)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_cy(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut_3_Q : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_254
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter(3),
      I2 => ram_address(1),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_xor_2_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_cy(1)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter2

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_cy_2_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_cy(1)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_cy(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut_2_Q : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_254
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter(2),
      I2 => ram_address(1),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_xor_1_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_cy(0)
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter1

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_cy_1_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_cy(0)
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_cy(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut_1_Q : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_254
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter(1),
      I2 => ram_address(1),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_xor_0_Q : 
XORCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_inv
,
      LI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_cy_0_Q : 
MUXCY
    port map (
      CI => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_inv
,
      DI => ram_address(1),
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_cy(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut_0_Q : 
LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_254
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter(0),
      I2 => ram_address(1),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_RstCounter_lut(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Active_IODRP_1 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1500_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_358_OUT_1_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Active_IODRP(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Active_IODRP_0 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1500_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_358_OUT_0_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Active_IODRP(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_7 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n2064_8_Q,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_7_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_3 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n2064_4_Q,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_3_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_1 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n2064_2_Q,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_1_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_0 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n2064_1_Q,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_0_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_CMD_VALID : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_359_o
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_CMD_VALID_721

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA_6 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1239_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_6_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA_5 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1239_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_5_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA_4 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1239_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_4_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA_3 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1239_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_3_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA_2 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1239_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_2_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA_1 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1239_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_1_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA_0 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1239_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_0_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_2 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_cepot_994
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_2_dpot_997
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_1 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_cepot_994
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_1_dpot_996
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_0 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_cepot_994
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_0_dpot_995
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL_6 : 
FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1651_inv_570,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_8_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL_5 : 
FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1651_inv_570,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(8),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL_4 : 
FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1651_inv_570,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(7),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL_3 : 
FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1651_inv_570,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(6),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL_2 : 
FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1651_inv_570,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(5),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL_1 : 
FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1651_inv_570,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(4),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL_0 : 
FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1651_inv_570,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(3),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Block_Reset : 
FDC
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter_9_GND_41_o_MUX_107_o
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Block_Reset_730

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n08961,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_dpot_993
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(7)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_6 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n08961,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_6_dpot_992
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_5 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n08961,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_5_dpot_991
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_4 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n08961,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_4_dpot_990
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_3 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n08961,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_3_dpot_989
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_2 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n08961,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_2_dpot_988
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_1 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n08961,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_1_dpot_987
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_0 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n08961,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_0_dpot_986
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous_7 : 
FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1599_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574(7),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(7)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous_6 : 
FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1599_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574(6),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous_5 : 
FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1599_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574(5),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous_4 : 
FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1599_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574(4),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous_3 : 
FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1599_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574(3),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous_2 : 
FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1599_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574(2),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous_1 : 
FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1599_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574(1),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous_0 : 
FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1599_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574(0),
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIADDR_int_2 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1004_inv,
      D => N1,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIADDR_int(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIADDR_int_1 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1004_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_MCB_UIADDR_int_4_wide_mux_372_OUT_1_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIADDR_int(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIADDR_int_0 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1004_inv,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_MCB_UIADDR_int_4_wide_mux_372_OUT_0_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIADDR_int(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_en : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_378_o
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_en_715
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_R_WB : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_362_o
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_R_WB_716

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_USE_BKST : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_370_o
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_USE_BKST_722

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_CMD_VALID : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_368_o
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_CMD_VALID_723

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg : 
FDP
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_rst_tmp_PWR_16_o_MUX_108_o
,
      PRE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_non_violating_rst
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_PLL_LOCK_R2 : 
FDC
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_PLL_LOCK_R1_727
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_PLL_LOCK_R2_726

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MCB_MODE_R2 : 
FDC
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MCB_MODE_R1_729
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MCB_MODE_R2_728

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_PLL_LOCK_R1 : 
FDC
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gated_pll_lock,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_PLL_LOCK_R1_727

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MCB_MODE_R1 : 
FDC
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CLR => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      D => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_selfrefresh_mcb_mode,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MCB_MODE_R1_729

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_747

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd3 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd3_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_In

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd1 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DATA_PHASE_ST
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd1_779

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd5 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd5_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd3_In

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd6 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_ADDR_PHASE_ST1
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd6_780

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_In_751
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_775

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt_2 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_Result(2)
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_2_sync_rst_AND_9_o_inv
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt_1 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_Result(1)
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_2_sync_rst_AND_9_o_inv
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt_0 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_Result(0)
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_2_sync_rst_AND_9_o_inv
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8 : 
FDS
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_In
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data_7 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_778
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(7)
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(7)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data_6 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_778
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(6)
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data_5 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_778
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(5)
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data_4 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_778
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(4)
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data_3 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_778
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(3)
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data_2 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_778
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(2)
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data_1 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_778
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(1)
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data_0 : 
FDRE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_778
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(0)
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg_7 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_7_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(7)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg_6 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_6_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg_5 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_5_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg_4 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_4_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg_3 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_3_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg_2 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_2_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg_1 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_1_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg_0 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_0_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_ADD : 
FD
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_ADDR_PHASE_ST1
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_ADD_58

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg_6 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(6)
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg_5 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(5)
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg_4 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(4)
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg_3 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(3)
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg_2 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(2)
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg_1 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(1)
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg_0 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(0)
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_memcell_addr_reg_7 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_7_Q
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_memcell_addr_reg_7_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_memcell_addr_reg_3 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_3_Q
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_memcell_addr_reg_3_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_memcell_addr_reg_1 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_1_Q
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_memcell_addr_reg_1_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_memcell_addr_reg_0 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_0_Q
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_memcell_addr_reg_0_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_CS : 
FD
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_23_o
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_CS_732

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_AddressPhase : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_ADDR_PHASE_ST_ALMOST_READY_ST_MUX_27_o
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_AddressPhase_767

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_rd_not_write_reg : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_R_WB_716
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_rd_not_write_reg_781

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt_2 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_Result(2)
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_sync_rst_AND_11_o_inv
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt_1 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_Result(1)
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_sync_rst_AND_11_o_inv
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt_0 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_Result(0)
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_sync_rst_AND_11_o_inv
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2 : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_In_808
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3 : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4 : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg_7 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_7_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg(7)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg_6 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_6_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg_5 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_5_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg_4 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_4_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg_3 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_3_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg_2 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_2_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg_1 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_1_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg_0 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_0_Q
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_DRP_ADD_xilinx0 : 
FD
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST1
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_DRP_ADD_xilinx0_264

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_DRP_BKST : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_USE_BKST_722
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_DRP_BKST_260

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg_6 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(6)
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg_5 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(5)
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg_4 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(4)
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg_3 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(3)
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg_2 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(2)
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg_1 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(1)
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg_0 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_WRITE_DATA(0)
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_memcell_addr_reg_7 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_7_Q
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_memcell_addr_reg_7_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_memcell_addr_reg_3 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_3_Q
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_memcell_addr_reg_3_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_memcell_addr_reg_1 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_1_Q
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_memcell_addr_reg_1_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_memcell_addr_reg_0 : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_MEMCELL_ADDR_0_Q
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_memcell_addr_reg_0_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_DRP_CS_xilinx1 : 
FD
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_28_o
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_DRP_CS_xilinx1_262

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_AddressPhase : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST_ALMOST_READY2_ST_MUX_47_o
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_AddressPhase_822

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_rd_not_write_reg : 
FDE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_R_WB_716
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_rd_not_write_reg_811

    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_U_BUFG_CLK1 : BUFGMUX
    generic map(
      CLK_SEL_TYPE => "SYNC"
    )
    port map (
      S => u_mig_100mhz_lpddr_memc3_infrastructure_inst_N2,
      O => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      I0 => u_mig_100mhz_lpddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in,
      I1 => ram_address(1)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_U_BUFG_CLK0 : BUFG
    port map (
      O => c3_clk0,
      I => u_mig_100mhz_lpddr_memc3_infrastructure_inst_clk0_bufg_in
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_BUFPLL_MCB_INST : BUFPLL_MCB
    generic map(
      DIVIDE => 2,
      LOCK_SRC => "LOCK_TO_0"
    )
    port map (
      LOCK => u_mig_100mhz_lpddr_c3_pll_lock,
      GCLK => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      IOCLK0 => u_mig_100mhz_lpddr_c3_sysclk_2x,
      PLLIN0 => u_mig_100mhz_lpddr_memc3_infrastructure_inst_clk_2x_0,
      SERDESSTROBE0 => u_mig_100mhz_lpddr_c3_pll_ce_0,
      IOCLK1 => u_mig_100mhz_lpddr_c3_sysclk_2x_180,
      SERDESSTROBE1 => u_mig_100mhz_lpddr_c3_pll_ce_90,
      PLLIN1 => u_mig_100mhz_lpddr_memc3_infrastructure_inst_clk_2x_180,
      LOCKED => u_mig_100mhz_lpddr_memc3_infrastructure_inst_locked
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv : PLL_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_DESKEW_ADJUST => "NONE",
      CLKFBOUT_MULT => 4,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 10.000000,
      CLKOUT0_DESKEW_ADJUST => "NONE",
      CLKOUT0_DIVIDE => 2,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT1_DESKEW_ADJUST => "NONE",
      CLKOUT1_DIVIDE => 2,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 180.000000,
      CLKOUT2_DESKEW_ADJUST => "NONE",
      CLKOUT2_DIVIDE => 16,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT3_DESKEW_ADJUST => "NONE",
      CLKOUT3_DIVIDE => 8,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_DESKEW_ADJUST => "NONE",
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT5_DESKEW_ADJUST => "NONE",
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLK_FEEDBACK => "CLKFBOUT",
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      EN_REL => FALSE,
      PLL_PMCD_MODE => FALSE,
      REF_JITTER => 0.005000,
      RESET_ON_LOSS_OF_LOCK => FALSE,
      RST_DEASSERT_CLK => "CLKIN1",
      SIM_DEVICE => "SPARTAN6"
    )
    port map (
      CLKOUT3 => u_mig_100mhz_lpddr_memc3_infrastructure_inst_mcb_drp_clk_bufg_in,
      CLKFBIN => u_mig_100mhz_lpddr_memc3_infrastructure_inst_clkfbout_clkfbin,
      CLKOUTDCM3 => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKOUTDCM3_UNCONNECTED,
      CLKFBOUT => u_mig_100mhz_lpddr_memc3_infrastructure_inst_clkfbout_clkfbin,
      DCLK => ram_address(1),
      CLKOUTDCM4 => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKOUTDCM4_UNCONNECTED,
      CLKOUT1 => u_mig_100mhz_lpddr_memc3_infrastructure_inst_clk_2x_180,
      DEN => ram_address(1),
      CLKOUT5 => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKOUT5_UNCONNECTED,
      CLKINSEL => N1,
      CLKIN2 => ram_address(1),
      CLKOUTDCM2 => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKOUTDCM2_UNCONNECTED,
      DRDY => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DRDY_UNCONNECTED,
      CLKOUTDCM1 => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKOUTDCM1_UNCONNECTED,
      RST => c3_sys_rst_i_IBUF_1,
      DWE => ram_address(1),
      CLKOUTDCM5 => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKOUTDCM5_UNCONNECTED,
      CLKFBDCM => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKFBDCM_UNCONNECTED,
      CLKOUT0 => u_mig_100mhz_lpddr_memc3_infrastructure_inst_clk_2x_0,
      CLKOUT4 => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKOUT4_UNCONNECTED,
      REL => ram_address(1),
      CLKIN1 => u_mig_100mhz_lpddr_memc3_infrastructure_inst_sys_clk_ibufg,
      CLKOUT2 => u_mig_100mhz_lpddr_memc3_infrastructure_inst_clk0_bufg_in,
      CLKOUTDCM0 => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_CLKOUTDCM0_UNCONNECTED,
      LOCKED => u_mig_100mhz_lpddr_memc3_infrastructure_inst_locked,
      DADDR(4) => ram_address(1),
      DADDR(3) => ram_address(1),
      DADDR(2) => ram_address(1),
      DADDR(1) => ram_address(1),
      DADDR(0) => ram_address(1),
      DI(15) => ram_address(1),
      DI(14) => ram_address(1),
      DI(13) => ram_address(1),
      DI(12) => ram_address(1),
      DI(11) => ram_address(1),
      DI(10) => ram_address(1),
      DI(9) => ram_address(1),
      DI(8) => ram_address(1),
      DI(7) => ram_address(1),
      DI(6) => ram_address(1),
      DI(5) => ram_address(1),
      DI(4) => ram_address(1),
      DI(3) => ram_address(1),
      DI(2) => ram_address(1),
      DI(1) => ram_address(1),
      DI(0) => ram_address(1),
      DO(15) => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_15_UNCONNECTED,
      DO(14) => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_14_UNCONNECTED,
      DO(13) => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_13_UNCONNECTED,
      DO(12) => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_12_UNCONNECTED,
      DO(11) => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_11_UNCONNECTED,
      DO(10) => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_10_UNCONNECTED,
      DO(9) => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_9_UNCONNECTED,
      DO(8) => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_8_UNCONNECTED,
      DO(7) => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_7_UNCONNECTED,
      DO(6) => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_6_UNCONNECTED,
      DO(5) => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_5_UNCONNECTED,
      DO(4) => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_4_UNCONNECTED,
      DO(3) => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_3_UNCONNECTED,
      DO(2) => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_2_UNCONNECTED,
      DO(1) => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_1_UNCONNECTED,
      DO(0) => NLW_u_mig_100mhz_lpddr_memc3_infrastructure_inst_u_pll_adv_DO_0_UNCONNECTED
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_se_input_clk_u_ibufg_sys_clk : IBUFG
    generic map(
      CAPACITANCE => "DONT_CARE",
      IBUF_DELAY_VALUE => "0",
      IBUF_LOW_PWR => TRUE,
      IOSTANDARD => "DEFAULT"
    )
    port map (
      I => c3_sys_clk,
      O => u_mig_100mhz_lpddr_memc3_infrastructure_inst_sys_clk_ibufg
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_powerup_pll_locked : FDCE
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      CE => u_mig_100mhz_lpddr_c3_pll_lock,
      CLR => c3_sys_rst_i_IBUF_1,
      D => N1,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_powerup_pll_locked_869
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_syn_clk0_powerup_pll_locked : FDCE
    port map (
      C => c3_clk0,
      CE => u_mig_100mhz_lpddr_c3_pll_lock,
      CLR => c3_sys_rst_i_IBUF_1,
      D => N1,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_syn_clk0_powerup_pll_locked_870
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_24 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(23),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(24)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_23 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(22),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(23)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_22 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(21),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(22)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_21 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(20),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(21)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_20 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(19),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(20)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_19 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(18),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(19)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_18 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(17),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(18)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_17 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(16),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(17)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_16 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(15),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(16)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_15 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(14),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(15)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_14 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(13),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(14)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_13 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(12),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(13)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_12 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(11),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(12)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_11 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(10),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(11)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_10 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(9),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(10)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_9 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(8),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(9)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_8 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(7),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(8)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_7 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(6),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(7)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_6 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(5),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(6)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_5 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(4),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(5)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_4 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(3),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(4)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_3 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(2),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(3)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_2 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(1),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(2)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_1 : FDP
    port map (
      C => c3_clk0,
      D => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(0),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(1)
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r_0 : FDP
    port map (
      C => c3_clk0,
      D => ram_address(1),
      PRE => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp,
      Q => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst0_sync_r(0)
    );
  u_dirty_c3_p0_cmd_en1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => c3_p0_rd_empty,
      I1 => c3_p0_wr_empty,
      O => c3_p0_cmd_en
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_Mmux_gated_pll_lock11 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_normal_operation_window_84,
      I1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_syn_uiclk_pll_lock_87,
      I2 => u_mig_100mhz_lpddr_c3_pll_lock,
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gated_pll_lock
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_n2064_11_1 : 
LUT5
    generic map(
      INIT => X"00101000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_370_o

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_n2064_10_1 : 
LUT6
    generic map(
      INIT => X"0990444166F6D962"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_368_o

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_n2064_1_1 : 
LUT6
    generic map(
      INIT => X"1A7723109A622790"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n2064_1_Q
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_n2064_8_1 : 
LUT6
    generic map(
      INIT => X"1231292092356920"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n2064_8_Q
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1988_inv1 : 
LUT6
    generic map(
      INIT => X"8888908440080801"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1988_inv
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1500_inv1 : 
LUT6
    generic map(
      INIT => X"C0C2800202105002"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1500_inv
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1239_inv1 : 
LUT6
    generic map(
      INIT => X"F80ED81A035A051A"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1239_inv
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1532_inv1 : 
LUT6
    generic map(
      INIT => X"A800880080000000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1532_inv
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1599_inv1 : 
LUT6
    generic map(
      INIT => X"A800880000000800"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1599_inv
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1059_inv1 : 
LUT6
    generic map(
      INIT => X"A800880040000001"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1059_inv
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_pre_sysrst_cnt_xor_3_11 : 
LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt(1)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(3)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_pre_sysrst_cnt_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(2)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_count_xor_5_11 : 
LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(5),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(0),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(1),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(2),
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(3),
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(4),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(5)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_count_xor_4_11 : 
LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(4),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(0),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(1),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(2),
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(3),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(4)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_count_xor_3_11 : 
LUT4
    generic map(
      INIT => X"6AAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(3),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(0),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(1),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(2),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_3_1
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_count_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(2),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(0),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(1),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_2_1
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_PWR_16_o_equal_23_o_inv1 : 
LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_PWR_16_o_equal_23_o_inv

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_STATE_5_GND_41_o_Mux_355_o1 : 
LUT6
    generic map(
      INIT => X"44140414CCCCFCCF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_355_o

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_n2064_0_1 : 
LUT6
    generic map(
      INIT => X"1009000830080008"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_359_o

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_STATE_2_1 : 
LUT6
    generic map(
      INIT => X"C699F6AAFE88CEFA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_1_1063
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_1_1067
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_1_1064
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_1_1066
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_1_1065
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_1_1090
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In21 : 
LUT4
    generic map(
      INIT => X"0CEA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In2_351

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n089611 : 
LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n08961
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_1 : 
LUT6
    generic map(
      INIT => X"EFCFEFEFCECCCCCC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_2_1086
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_2_1089
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_2_1088
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_2_1087
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_2_1085
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_1_1090
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1004_inv1 : 
LUT6
    generic map(
      INIT => X"2424242404040410"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1004_inv
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_STATE_5_GND_41_o_wide_mux_361_OUT191 : 
LUT5
    generic map(
      INIT => X"A8882000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(5)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1108(5),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_5_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_STATE_5_MCB_UIADDR_int_4_wide_mux_372_OUT_0_1 : 
LUT6
    generic map(
      INIT => X"5DDD3FFF5115A333"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_MCB_UIADDR_int_4_wide_mux_372_OUT_0_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_STATE_5_MCB_UIADDR_int_4_wide_mux_372_OUT_1_1 : 
LUT6
    generic map(
      INIT => X"57F7074755540647"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_MCB_UIADDR_int_4_wide_mux_372_OUT_1_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_n2064_9_1 : 
LUT6
    generic map(
      INIT => X"8FFECBAEF99EAFFB"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_362_o

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_STATE_5_GND_41_o_wide_mux_358_OUT_0_1 : 
LUT6
    generic map(
      INIT => X"7F087FAE2A58FFAE"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_358_OUT_0_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_STATE_0_1 : 
LUT6
    generic map(
      INIT => X"2E50C8BFDB6EAFD8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_2_1089
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_2_1088
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_1_1090
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_2_1087
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_2_1086
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_2_1085
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_STATE_1_1 : 
LUT6
    generic map(
      INIT => X"9E1493DCDE55DFDC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_1_1064
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_1_1067
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_1_1066
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_1_1063
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_1_1065
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_1_1090
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_STATE_4_1 : 
LUT6
    generic map(
      INIT => X"9CDFCCCCAFAFCCCC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_2_1089
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_2_1088
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_1_1090
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_2_1087
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_2_1086
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_2_1085
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_STATE_3_1 : 
LUT6
    generic map(
      INIT => X"22EA6FEB0000FFFE"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_2_1089
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_2_1088
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_1_1090
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_2_1087
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_1_1065
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_2_1085
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1108_5_1 : 
LUT6
    generic map(
      INIT => X"F3A3FFAA22EEABAB"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1108(5)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_STATE_5_GND_41_o_wide_mux_358_OUT_1_1 : 
LUT6
    generic map(
      INIT => X"0109010009098900"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_358_OUT_1_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_STATE_5_GND_41_o_wide_mux_361_OUT211 : 
LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_6_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous_7_Max_Value_int_7_LessThan_310_o1 : 
LUT6
    generic map(
      INIT => X"7F3F1F0F07030100"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(1)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(2)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(0)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(1)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous_7_Max_Value_int_7_LessThan_310_o1_388

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o1 : 
LUT6
    generic map(
      INIT => X"0080C0E0F0F8FCFE"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(1)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(2)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(0)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(1)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o1_389

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag3 : 
LUT6
    generic map(
      INIT => X"008088C8CCECEEFE"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(2)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(0)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(0),
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(1),
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(2),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag1_387
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o1 : 
LUT6
    generic map(
      INIT => X"008880C8CCEEECFE"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(1),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(2),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(0),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o1_383

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_DQS_DELAY_UPPER_LIMIT_7_LessThan_325_o2 : 
LUT6
    generic map(
      INIT => X"7F77131137330100"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(1),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(2),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(0),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(1)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_DQS_DELAY_UPPER_LIMIT_7_LessThan_325_o1_385

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_STATE_2_61 : 
LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_STATE_2_6

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_n2064_12_1 : 
LUT5
    generic map(
      INIT => X"00001000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_378_o

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In311 : 
LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In31

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_count_val1 : 
LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_en_715
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_count_val

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_RZQ_IODRP_CS11 : 
LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_CS_732
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Active_IODRP(1)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Active_IODRP(0)
,
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_IODRP_CS
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_count_xor_1_11 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(1),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(0),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_1_1
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_pre_sysrst_cnt_xor_1_11 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_rst_tmp_PWR_16_o_MUX_108_o11 : 
LUT3
    generic map(
      INIT => X"1F"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_PLL_LOCK_R2_726
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MODE_xilinx11_265
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(15)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_rst_tmp_PWR_16_o_MUX_108_o

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_n157411 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_n157421 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574(1)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_n157431 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574(2)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_n157441 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574(3)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_n157451 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574(4)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_n157461 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574(5)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_n157471 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574(6)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_n157481 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(7)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1574(7)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY1 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_non_violating_rst1 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Rst_condition1_725
,
      I1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_non_violating_rst

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_2_11 : 
LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_2_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_lut_3_1 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_lut(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd5_In1 : 
LUT5
    generic map(
      INIT => X"40000000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_rd_not_write_reg_781
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd6_780
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(1)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd5_In

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_Mmux_ADDR_PHASE_ST_ALMOST_READY_ST_MUX_27_o11 : 
LUT6
    generic map(
      INIT => X"7222222222222222"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_AddressPhase_767
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_778
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd6_780
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(1)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(2)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_ADDR_PHASE_ST_ALMOST_READY_ST_MUX_27_o

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd1_In1 : 
LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd1_779
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(1)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(2)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_747
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DATA_PHASE_ST

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd6_In1 : 
LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd6_780
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(1)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(2)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_775
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_ADDR_PHASE_ST1

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux6111 : 
LUT6
    generic map(
      INIT => X"4444444544444440"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_775
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg(6)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_747
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_In
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd3_In
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(7)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_6_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux4111 : 
LUT6
    generic map(
      INIT => X"4444444544444440"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_775
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg(4)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_747
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_In
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd3_In
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_4_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux5111 : 
LUT6
    generic map(
      INIT => X"4444444544444440"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_775
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg(5)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_747
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_In
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd3_In
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_5_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux2111 : 
LUT6
    generic map(
      INIT => X"4444444544444440"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_775
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg(2)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_747
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_In
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd3_In
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_2_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_Mcount_bit_cnt_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_Result(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux7111 : 
LUT6
    generic map(
      INIT => X"888888888888F888"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_775
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_memcell_addr_reg_7_Q
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux1112
,
      I3 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_IODRP_SDO,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Active_IODRP(1)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Active_IODRP(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_7_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux3111 : 
LUT6
    generic map(
      INIT => X"FFFFD888D888D888"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_775
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_memcell_addr_reg_3_Q
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg(3)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux1111
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux1112
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_3_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux1113 : 
LUT6
    generic map(
      INIT => X"FFFFD888D888D888"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_775
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_memcell_addr_reg_1_Q
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg(1)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux1111
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux1112
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_1_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux811 : 
LUT6
    generic map(
      INIT => X"FFFFD888D888D888"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_775
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_memcell_addr_reg_0_Q
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_data_reg(0)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux1111
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux1112
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_shift_through_reg(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_DRP_SDO_data_out_mux_7_mux_7_OUT_0_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux11121 : 
LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_747
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_775
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd3_In
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_In
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux1112

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux11111 : 
LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd3_In
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_747
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_In
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_mux1111

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_2_sync_rst_AND_9_o_inv1 : 
LUT3
    generic map(
      INIT => X"AB"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd6_780
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd1_779
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_2_sync_rst_AND_9_o_inv

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_Mcount_bit_cnt_xor_1_11 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_Result(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_In1 : 
LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_CMD_VALID_721
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_778
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_In

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_sync_rst_AND_11_o_inv1 : 
LUT5
    generic map(
      INIT => X"FFFFFE5F"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_sync_rst_AND_11_o_inv

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux1151 : 
LUT6
    generic map(
      INIT => X"DEDEAF8F84840080"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg(6)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg(7)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_6_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux1141 : 
LUT6
    generic map(
      INIT => X"DEDEAF8F84840080"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg(5)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_5_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux1131 : 
LUT6
    generic map(
      INIT => X"DEDEAF8F84840080"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg(4)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_4_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux1111 : 
LUT6
    generic map(
      INIT => X"DEDEAF8F84840080"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg(2)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_2_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_Mcount_bit_cnt_xor_2_11 : 
LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_Result(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_Mmux_ADDR_PHASE_ST_ALMOST_READY2_ST_MUX_47_o11 : 
LUT6
    generic map(
      INIT => X"8A8A8ACE8A8A8A8A"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_AddressPhase_822
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_28_o2
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST_ALMOST_READY2_ST_MUX_47_o

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux1171 : 
LUT4
    generic map(
      INIT => X"66B3"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux117

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_Mmux_DRP_SDI11 : 
LUT5
    generic map(
      INIT => X"8A888088"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_DRP_CS_xilinx1_262
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_DRP_ADD_xilinx0_264
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_rd_not_write_reg_811
,
      I4 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_sdo_xhdl24,
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_mcb_ui_sdi
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux1181 : 
LUT4
    generic map(
      INIT => X"9098"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux118

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux81 : 
LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_memcell_addr_reg_0_Q
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_In2_793
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg(0)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux118
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux117
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_0_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux1121 : 
LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_memcell_addr_reg_3_Q
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_In2_793
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg(3)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux118
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux117
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_3_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux111 : 
LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_memcell_addr_reg_1_Q
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_In2_793
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_data_reg(1)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux118
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux117
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_shift_through_reg(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_1_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_In21 : 
LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_In2_793

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_28_o21 : 
LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_28_o2

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_Mcount_bit_cnt_xor_1_11 : 
LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_Result(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_rdy_busy_n1 : 
LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_1_1091
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_1_1102
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp1 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_infrastructure_inst_syn_clk0_powerup_pll_locked_870,
      I1 => c3_sys_rst_i_IBUF_1,
      O => u_mig_100mhz_lpddr_memc3_infrastructure_inst_rst_tmp
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_n2064_2_1 : 
LUT6
    generic map(
      INIT => X"0080840320208C08"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_n2064(2)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_n2064_2_2 : 
LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In2_351
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_n2064(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n2064_2_Q
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_SW0 : 
LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N2
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv : 
LUT6
    generic map(
      INIT => X"000000000200FFFF"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0277,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I5 => N2,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_442
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv1 : 
LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv1_881
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1828_inv1 : 
LUT6
    generic map(
      INIT => X"F0F0F0F0F000F008"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_hard_done_cal,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1828_inv1_883
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1828_inv2 : 
LUT5
    generic map(
      INIT => X"40000001"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1828_inv2_884
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1901_inv_SW0 : 
LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      O => N4
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1901_inv : 
LUT6
    generic map(
      INIT => X"0000000440024006"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I4 => N4,
      I5 => N5,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1901_inv_566
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1651_inv_SW0 : 
LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_hard_done_cal,
      O => N9
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1651_inv : 
LUT6
    generic map(
      INIT => X"0000000000000400"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I5 => N9,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1651_inv_570
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In1 : 
LUT6
    generic map(
      INIT => X"000000BB0FF000F0"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_646
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In1_890

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In2 : 
LUT6
    generic map(
      INIT => X"BFBF0F00BFBF0000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_646
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In31
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In1_890
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In2_891

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In3 : 
LUT6
    generic map(
      INIT => X"FFFFFCFDFFFFFFFF"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0277,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In3_892

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In1 : 
LUT6
    generic map(
      INIT => X"F0F0F5FFC0C0D5CF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In1_893

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In2 : 
LUT6
    generic map(
      INIT => X"5555555155555540"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In2_894

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In3 : 
LUT6
    generic map(
      INIT => X"FF08FF08FF080808"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In2_894
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In1_893
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In3_895

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In8 : 
LUT5
    generic map(
      INIT => X"04002622"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In8_897

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In9 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_646
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In9_898

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In10 : 
LUT6
    generic map(
      INIT => X"3C0E3C0C00000000"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In9_898
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In10_899

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In11 : 
LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA8880"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In8_897
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In10_899
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In7_896
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In3_895
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_GND_41_o_AND_37_o_SW0 : 
LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(7)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(2)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(3)
,
      O => N13
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_GND_41_o_AND_37_o : 
LUT6
    generic map(
      INIT => X"FF0FEE0E0F000E00"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(4)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(5)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(6),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(7)
,
      I4 => N13,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_DQS_DELAY_UPPER_LIMIT_7_LessThan_325_o2_384
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_GND_41_o_AND_37_o_579

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv111_SW0 : 
LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(5)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(4)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(3)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(2)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(7)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(6)
,
      O => N15
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv111 : 
LUT6
    generic map(
      INIT => X"0000080000000000"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      I1 => N15,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0277,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv111_343

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In1 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In1_903

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In2 : 
LUT6
    generic map(
      INIT => X"4000000040030000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In1_903
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In2_904

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In3 : 
LUT5
    generic map(
      INIT => X"62667377"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_646
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In3_905

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag21 : 
LUT6
    generic map(
      INIT => X"7F3F07031F0F0100"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(4)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(5)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(6)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(4),
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(6),
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(5),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag2
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag22 : 
LUT6
    generic map(
      INIT => X"FF5533110F050301"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(4)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(6)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(5)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(4),
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(6),
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(5),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag21_907
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv111 : 
LUT6
    generic map(
      INIT => X"0000000000000007"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(1)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(2)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(3)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(4)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv111_908

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv116 : 
LUT6
    generic map(
      INIT => X"BBBF222FBBBB2222"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(7)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(7)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(6)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(7)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv115_909
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv111_908
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv11
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In4 : 
LUT6
    generic map(
      INIT => X"AAA8A8A800000000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(5),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(4),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(3),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(2),
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(1),
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In4_910

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In7 : 
LUT6
    generic map(
      INIT => X"33FF05FF33FF35FF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In7_913

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In1 : 
LUT6
    generic map(
      INIT => X"AACCAFCC00000F00"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Block_Reset_730
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt(3)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_STATE_2_6
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In1_914

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In2 : 
LUT5
    generic map(
      INIT => X"CCD1C0D1"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In3_915

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In3 : 
LUT6
    generic map(
      INIT => X"08080808AA080808"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_646
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I4 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_hard_done_cal,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In4_916

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In4 : 
LUT6
    generic map(
      INIT => X"4444404044444000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In4_916
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In1_914
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In3_915
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In5_917

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In5 : 
LUT4
    generic map(
      INIT => X"220C"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In6_918

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In6 : 
LUT6
    generic map(
      INIT => X"F7F3D5C055005500"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In6_918
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In31
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In2_351
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In7_919

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In8 : 
LUT6
    generic map(
      INIT => X"FFFFFFFF10101110"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In8_920
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In411
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In7_919
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In9_921

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In9 : 
LUT4
    generic map(
      INIT => X"0010"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I3 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_hard_done_cal,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In10

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In12 : 
LUT6
    generic map(
      INIT => X"000F02020C0C0F0F"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_646
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In13_924

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In13 : 
LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAAA8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In10
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In12_923
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In13_924
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In5_917
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In9_921
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag1_SW0 : 
LUT4
    generic map(
      INIT => X"08CE"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(4)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(3),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(4),
      O => N19
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag1_SW1 : 
LUT4
    generic map(
      INIT => X"8CEF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(4)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(3),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(4),
      O => N20
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag1 : 
LUT5
    generic map(
      INIT => X"B2B2BB22"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(5)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(5),
      I2 => N20,
      I3 => N19,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag1_387,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag2
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o21 : 
LUT5
    generic map(
      INIT => X"AEAEEFAE"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(6),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(5),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(7)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(4),
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o2

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o22 : 
LUT4
    generic map(
      INIT => X"8ACF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(4),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(5),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(7)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o21_928

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o23 : 
LUT5
    generic map(
      INIT => X"FFB0FF20"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(3),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o21_928
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o2
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o1_383
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_DQS_DELAY_UPPER_LIMIT_7_LessThan_325_o1_SW0 : 
LUT4
    generic map(
      INIT => X"8CEF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(3),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(4),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      O => N22
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_DQS_DELAY_UPPER_LIMIT_7_LessThan_325_o1_SW1 : 
LUT4
    generic map(
      INIT => X"08CE"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(3),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(4),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      O => N23
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o24 : 
LUT5
    generic map(
      INIT => X"B2BB22B2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(7)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(7)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(6)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o22
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n02491_SW0 : 
LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(1)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(2)
,
      O => N25
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n02491 : 
LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(7)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(6)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(5)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(4)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(3)
,
      I5 => N25,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0249
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0814_inv1_SW0 : 
LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      O => N27
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0814_inv1 : 
LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => N27,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0814_inv_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0838_inv1_SW0 : 
LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      O => N29
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0838_inv1 : 
LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => N29,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0838_inv_0
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0020_7_SW0 : 
LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(5)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(6)
,
      O => N31
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0020_7_Q : 
LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(2)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(3)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(4)
,
      I5 => N31,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL_7_STATE_5_OR_19_o_inv

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0277_7_SW0 : 
LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(3),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(6),
      O => N33
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0277_7_Q : 
LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(2),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(1),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(0),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(5),
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(4),
      I5 => N33,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0277
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_In_SW0 : 
LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_AddressPhase_767
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(2)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(1)
,
      O => N35
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_In : 
LUT6
    generic map(
      INIT => X"FFFF008000800080"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd6_780
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_rd_not_write_reg_781
,
      I3 => N35,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_IODRPCTRLR_CMD_VALID_721
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_In_751

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_23_o_SW0 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(1)
,
      O => N37
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_23_o : 
LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF3F2A"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd6_780
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(0)
,
      I2 => N37,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd1_779
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd2_747
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd7_775
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_23_o

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_In1 : 
LUT6
    generic map(
      INIT => X"2622222222222222"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(0)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(1)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_In1_939

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_In2 : 
LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_rd_not_write_reg_811
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_In2_940

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_In3 : 
LUT6
    generic map(
      INIT => X"7777777522222220"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_In2_940
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_28_o2
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_AddressPhase_822
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_In1_939
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_In

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_In_SW0 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_rd_not_write_reg_811
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_AddressPhase_822
,
      O => N39
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_In : 
LUT6
    generic map(
      INIT => X"BBBB3B33FFFF2A22"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_28_o2
,
      I3 => N39,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_In_808

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_In2 : 
LUT6
    generic map(
      INIT => X"DF9FDF9FD595D494"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_In1_942
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_CMD_VALID_723
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_In

    );
  c3_sys_rst_i_IBUF : IBUF
    port map (
      I => c3_sys_rst_i,
      O => c3_sys_rst_i_IBUF_1
    );
  c3_calib_done_OBUF : OBUF
    port map (
      I => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DONE_SOFTANDHARD_CAL_43
,
      O => c3_calib_done
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_glue_set_945
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_646

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_14_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(14)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_14_rt_946

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_13_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(13)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_13_rt_947

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_12_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(12)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_12_rt_948

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_11_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(11)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_11_rt_949

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_10_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(10)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_10_rt_950

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_9_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(9)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_9_rt_951

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_8_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(8)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_8_rt_952

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_7_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(7)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_7_rt_953

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_6_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(6)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_6_rt_954

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_5_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_5_rt_955

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_4_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_4_rt_956

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_3_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_3_rt_957

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_2_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_2_rt_958

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_1_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_cy_1_rt_959

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_15_rt : 
LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(15)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_xor_15_rt_960

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut_7_1 : 
LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(7)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(7)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Msub_Max_Value_Delta_Dn_lut_7_1_961

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDRPUPDATE : 
FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDRPUPDATE_rstpot_962
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDRPUPDATE_261

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UICMDEN : 
FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UICMDEN_rstpot_963
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UICMDEN_259

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDONECAL_xilinx7_rstpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDONECAL_xilinx7_258
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1059_inv,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDONECAL_xilinx7_rstpot_964

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDONECAL_xilinx7 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDONECAL_xilinx7_rstpot_964
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDONECAL_xilinx7_258

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_rstpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_254
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_Mux_355_o
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1988_inv,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_rstpot_965

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST : 
FDS
    generic map(
      INIT => '1'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_rstpot_965
,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_254
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_rstpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1108(5),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1532_inv,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_rstpot_966

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_rstpot_966
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_syn_uiclk_pll_lock : FD
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_syn_uiclk_pll_lock_rstpot_967,
      Q => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_syn_uiclk_pll_lock_87
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Rst_condition1 : 
FD
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Rst_condition1_rstpot
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Rst_condition1_725

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSDEC_rstpot : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0814_inv_0,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv111_343
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSDEC_rstpot_969

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSDEC : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSDEC_rstpot_969
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSDEC_257

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSINC : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSINC_rstpot_970
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSINC_256

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DONE_SOFTANDHARD_CAL_rstpot : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL_7_STATE_5_OR_19_o_inv
,
      I1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_hard_done_cal,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DONE_SOFTANDHARD_CAL_rstpot_971

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DONE_SOFTANDHARD_CAL : 
FD
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DONE_SOFTANDHARD_CAL_rstpot_971
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DONE_SOFTANDHARD_CAL_43

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4 : 
FD
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_rstpot_972
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_778

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1 : 
FD
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_rstpot_973
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_MCB_UIREAD : 
FD
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_MCB_UIREAD_rstpot_974
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_MCB_UIREAD_255

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_normal_operation_window : FD
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_normal_operation_window_rstpot_975,
      Q => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_normal_operation_window_84
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MODE_xilinx11_rstpot : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MCB_MODE_R2_728
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MODE_xilinx11_rstpot_976

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MODE_xilinx11 : 
FD
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MODE_xilinx11_rstpot_976
,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MODE_xilinx11_265

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv115_SW0 : 
LUT6
    generic map(
      INIT => X"80EAA0FAA8FEAAFF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(4)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(5)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      O => N60
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv115_SW1 : 
LUT6
    generic map(
      INIT => X"00AA80EAA0FAA8FE"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(4)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(5)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      O => N61
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv115 : 
LUT5
    generic map(
      INIT => X"FFD42B00"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous_7_Max_Value_int_7_LessThan_310_o1_388
,
      I3 => N60,
      I4 => N61,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv115_909

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv2 : 
LUT6
    generic map(
      INIT => X"00A0CCCC0000CCCC"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_GND_41_o_AND_37_o_579
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv2_882
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In4 : 
LUT6
    generic map(
      INIT => X"FAFAF8FAF8F8F8FA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In3_905
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In2_904
,
      I3 => N66,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv11,
      I5 => N67,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In8 : 
LUT6
    generic map(
      INIT => X"EEEEECECEEECEEEC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In5_911
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In6_912
,
      I3 => N69,
      I4 => N70,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv11,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv116_SW0 : 
LUT3
    generic map(
      INIT => X"B2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(7)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(7)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv115_909
,
      O => N72
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv111 : 
LUT6
    generic map(
      INIT => X"0000EFEFFF00FFEF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(7)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv111_908
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o
,
      I4 => N72,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0249,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv11
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSINC_rstpot : 
LUT3
    generic map(
      INIT => X"20"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_GND_41_o_AND_37_o_579
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0838_inv_0,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0833,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UILDQSINC_rstpot_970

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_cepot : 
LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_cepot_994

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n08331 : 
LUT5
    generic map(
      INIT => X"00008A08"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(6)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(6),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag2,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0833
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In3_SW1 : 
LUT5
    generic map(
      INIT => X"FFFF4F0F"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_646
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      O => N74
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In3_SW2 : 
LUT6
    generic map(
      INIT => X"FF0FFFFF4F0F4F0F"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_646
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      O => N75
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In6 : 
LUT6
    generic map(
      INIT => X"333333330F331B33"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      I1 => N74,
      I2 => N75,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag,
      I4 => N11,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In6_912

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_DQS_DELAY_UPPER_LIMIT_7_LessThan_325_o1_SW2 : 
LUT4
    generic map(
      INIT => X"0A8E"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(6),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(5),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(7)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      O => N77
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_DQS_DELAY_UPPER_LIMIT_7_LessThan_325_o1_SW3 : 
LUT4
    generic map(
      INIT => X"8EAF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(6),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(5),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(7)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      O => N78
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In3_SW0 : 
LUT5
    generic map(
      INIT => X"55335353"
    )
    port map (
      I0 => N78,
      I1 => N77,
      I2 => N22,
      I3 => N23,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_DQS_DELAY_UPPER_LIMIT_7_LessThan_325_o1_385
,
      O => N11
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In41_SW0_SW0 : 
LUT4
    generic map(
      INIT => X"400F"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      O => N80
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In41_SW0_SW1 : 
LUT6
    generic map(
      INIT => X"300F00FF300A00FF"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o
,
      O => N81
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In41_SW3 : 
LUT6
    generic map(
      INIT => X"FFFFCCDCFFFFCC8C"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0277,
      I1 => N80,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In7_913
,
      I5 => N81,
      O => N69
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In41_SW0_SW2 : 
LUT4
    generic map(
      INIT => X"CDFF"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0277,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag,
      O => N83
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In41_SW4 : 
LUT6
    generic map(
      INIT => X"FFFF8383FFFF8393"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In7_913
,
      I5 => N83,
      O => N70
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n02491_SW1 : 
LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(4)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(5)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(6)
,
      O => N85
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv121 : 
LUT6
    generic map(
      INIT => X"0000000888888888"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Dn(7)
,
      I3 => N25,
      I4 => N85,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv12
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_6 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_6_rstpot_1006
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_5 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_5_rstpot_1007
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_4 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_4_rstpot_1008
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_3 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_3_rstpot_1009
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_5_11 : 
LUT5
    generic map(
      INIT => X"FFC0F800"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(1)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_5_1

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv111_SW2 : 
LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I2 => N7,
      O => N89
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In41_SW2_SW1 : 
LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      I1 => N11,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag,
      O => N96
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In41_SW2 : 
LUT6
    generic map(
      INIT => X"87878797C787C797"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag,
      I4 => N83,
      I5 => N96,
      O => N67
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In41_SW1_SW0 : 
LUT4
    generic map(
      INIT => X"BFC0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      O => N101
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In41_SW1_SW1 : 
LUT6
    generic map(
      INIT => X"C0FFF000C5FFF000"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => N11,
      O => N102
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In41_SW1_SW2 : 
LUT6
    generic map(
      INIT => X"CFF0F000CFF5F000"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_LOWER_LIMIT_7_DQS_DELAY_7_LessThan_338_o
,
      O => N103
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In41_SW1 : 
LUT6
    generic map(
      INIT => X"DCDEDCD48C8E8C84"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag,
      I1 => N101,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0277,
      I4 => N103,
      I5 => N102,
      O => N66
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_SW1 : 
LUT5
    generic map(
      INIT => X"F0CCF0AA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(6)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_8_Q
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I4 => N87,
      O => N105
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_6_rstpot : 
LUT6
    generic map(
      INIT => X"F0F2F0D0FFF70080"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o
,
      I1 => N89,
      I2 => N106,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0249,
      I4 => N105,
      I5 => N88,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_6_rstpot_1006

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_SW3 : 
LUT5
    generic map(
      INIT => X"F0CCF0AA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(5)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(5)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(8),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I4 => N87,
      O => N108
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_5_rstpot : 
LUT6
    generic map(
      INIT => X"F0F2F0D0FFF70080"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o
,
      I1 => N89,
      I2 => N109,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0249,
      I4 => N108,
      I5 => N88,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_5_rstpot_1007

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_SW5 : 
LUT5
    generic map(
      INIT => X"F0CCF0AA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(4)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(4)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(7),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I4 => N87,
      O => N111
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_4_rstpot : 
LUT6
    generic map(
      INIT => X"F0F2F0D0FFF70080"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o
,
      I1 => N89,
      I2 => N112,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0249,
      I4 => N111,
      I5 => N88,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_4_rstpot_1008

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_SW7 : 
LUT5
    generic map(
      INIT => X"F0AAF0CC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(3)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(6),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I4 => N87,
      O => N114
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_3_rstpot : 
LUT6
    generic map(
      INIT => X"F0F2F0D0FFF70080"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o
,
      I1 => N89,
      I2 => N115,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0249,
      I4 => N114,
      I5 => N88,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_3_rstpot_1009

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv1_rstpot_SW0 : 
LUT6
    generic map(
      INIT => X"F0F0CCF0F0F0AAF0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(0)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N117
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv1_rstpot_SW1 : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N118
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_0_dpot : 
LUT5
    generic map(
      INIT => X"D8F0F0F0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I1 => N118,
      I2 => N117,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv11,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv12,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_0_dpot_986

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv1_rstpot_SW2 : 
LUT6
    generic map(
      INIT => X"F0F0CCF0F0F0AAF0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(1)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(1)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N120
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv1_rstpot_SW3 : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(1)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N121
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_1_dpot : 
LUT5
    generic map(
      INIT => X"D8F0F0F0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I1 => N121,
      I2 => N120,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv11,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv12,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_1_dpot_987

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv1_rstpot_SW4 : 
LUT6
    generic map(
      INIT => X"F0F0CCF0F0F0AAF0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(2)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N123
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv1_rstpot_SW5 : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(2)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N124
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_2_dpot : 
LUT5
    generic map(
      INIT => X"D8F0F0F0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I1 => N124,
      I2 => N123,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv11,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv12,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_2_dpot_988

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv1_rstpot_SW6 : 
LUT6
    generic map(
      INIT => X"F0F0CCF0F0F0AAF0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(3)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N126
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv1_rstpot_SW7 : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(3)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N127
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_3_dpot : 
LUT5
    generic map(
      INIT => X"D8F0F0F0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I1 => N127,
      I2 => N126,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv11,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv12,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_3_dpot_989

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv1_rstpot_SW8 : 
LUT6
    generic map(
      INIT => X"F0F0CCF0F0F0AAF0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(4)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(4)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N129
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv1_rstpot_SW9 : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(4)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(4)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N130
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_4_dpot : 
LUT5
    generic map(
      INIT => X"D8F0F0F0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I1 => N130,
      I2 => N129,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv11,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv12,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_4_dpot_990

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv1_rstpot_SW10 : 
LUT6
    generic map(
      INIT => X"F0F0CCF0F0F0AAF0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(5)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(5)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N132
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv1_rstpot_SW11 : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(5)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(5)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N133
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_5_dpot : 
LUT5
    generic map(
      INIT => X"D8F0F0F0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I1 => N133,
      I2 => N132,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv11,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv12,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_5_dpot_991

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv1_rstpot_SW12 : 
LUT6
    generic map(
      INIT => X"F0F0CCF0F0F0AAF0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(6)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N135
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv1_rstpot_SW13 : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(6)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N136
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_6_dpot : 
LUT5
    generic map(
      INIT => X"D8F0F0F0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I1 => N136,
      I2 => N135,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv11,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv12,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_6_dpot_992

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv1_rstpot_SW14 : 
LUT6
    generic map(
      INIT => X"F0F0CCF0F0F0AAF0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(7)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(7)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(7)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N138
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv1_rstpot_SW15 : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_read_data(7)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(7)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N139
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_dpot : 
LUT5
    generic map(
      INIT => X"D8F0F0F0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I1 => N139,
      I2 => N138,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv11,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv12,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_dpot_993

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag26_SW0 : 
LUT6
    generic map(
      INIT => X"8088EAEEA8AAFEFF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(1)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(0)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(0),
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(2),
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(1),
      O => N141
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag26 : 
LUT5
    generic map(
      INIT => X"FFFF4D00"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(3),
      I2 => N141,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag21_907
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag2,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDRPUPDATE_rstpot : 
LUT5
    generic map(
      INIT => X"3F33AAAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDRPUPDATE_261
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_646
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1901_inv_566,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UIDRPUPDATE_rstpot_962

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_SW2 : 
LUT6
    generic map(
      INIT => X"CCCCCCCCCCCACCCC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(6)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      I5 => N7,
      O => N106
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_SW4 : 
LUT6
    generic map(
      INIT => X"CCCCCCCCCCCACCCC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(5)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(5)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      I5 => N7,
      O => N109
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_SW6 : 
LUT6
    generic map(
      INIT => X"CCCCCCCCCCCACCCC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(4)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(4)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      I5 => N7,
      O => N112
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_SW8 : 
LUT6
    generic map(
      INIT => X"CCCCCCCCCCCACCCC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(3)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      I5 => N7,
      O => N115
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv121_SW0 : 
LUT5
    generic map(
      INIT => X"80808180"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => N63
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv121_SW1 : 
LUT6
    generic map(
      INIT => X"BFFFBFFFBFFCBFFF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => N64
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1901_inv_SW1 : 
LUT5
    generic map(
      INIT => X"FF70FFF0"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_646
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => N5
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_SW0 : 
LUT6
    generic map(
      INIT => X"6FFFFFFFDF7FFFFF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      O => N7
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_5_12 : 
LUT6
    generic map(
      INIT => X"FFFFF800FFC00000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(1)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_5_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In5_SW0 : 
LUT5
    generic map(
      INIT => X"38F830F0"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I3 => N63,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In3_892
,
      O => N143
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In5_SW1 : 
LUT5
    generic map(
      INIT => X"F838F030"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I3 => N64,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In3_892
,
      O => N144
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In6 : 
LUT6
    generic map(
      INIT => X"FFFFFF5DFFA2FF00"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0249,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In2_891
,
      I4 => N144,
      I5 => N143,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_rstpot_SW0 : 
LUT6
    generic map(
      INIT => X"AAAAF0CCF0CCF0CC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(1)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(4),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I4 => N92,
      I5 => N72,
      O => N146
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_rstpot_SW2 : 
LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(1)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(4),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I4 => N93,
      O => N148
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_1_dpot : 
LUT6
    generic map(
      INIT => X"FFDD2F0DF2D02200"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0249,
      I2 => N91,
      I3 => N148,
      I4 => N147,
      I5 => N146,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_1_dpot_996

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_rstpot_SW3 : 
LUT6
    generic map(
      INIT => X"AAAAF0CCF0CCF0CC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(2)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(5),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I4 => N92,
      I5 => N72,
      O => N150
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_rstpot_SW5 : 
LUT5
    generic map(
      INIT => X"F0CCAAAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(2)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(5),
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I4 => N93,
      O => N152
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_2_dpot : 
LUT6
    generic map(
      INIT => X"FFDD2F0DF2D02200"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0249,
      I2 => N91,
      I3 => N152,
      I4 => N151,
      I5 => N150,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_2_dpot_997

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_rstpot_SW8 : 
LUT6
    generic map(
      INIT => X"F00F333355555555"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_lut(3)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_2_Q
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I5 => N93,
      O => N156
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_xor_8_11 : 
LUT4
    generic map(
      INIT => X"4662"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(7)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_5_Q
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(8)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_8_11 : 
LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(7)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_5_Q
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_8_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_0_dpot : 
LUT6
    generic map(
      INIT => X"FB08BB88EA2AAAAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(0),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY1_503
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv111_343
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv2_882
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_0_dpot_1045

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_rstpot_SW1 : 
LUT6
    generic map(
      INIT => X"AAAAAACAAAAAAAAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(1)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I5 => N72,
      O => N147
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_rstpot_SW4 : 
LUT6
    generic map(
      INIT => X"AAAAAACAAAAAAAAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(2)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I5 => N72,
      O => N151
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv111_SW1 : 
MUXF7
    port map (
      I0 => N158,
      I1 => N1,
      S => N72,
      O => N88
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv111_SW1_F : 
LUT6
    generic map(
      INIT => X"FF57FFFFFF55FFFF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(6)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(7)
,
      I3 => N7,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv111_908
,
      O => N158
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv111_SW3 : 
MUXF7
    port map (
      I0 => N160,
      I1 => N161,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1567_inv111_908
,
      O => N91
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv111_SW3_G : 
LUT6
    generic map(
      INIT => X"57FFFF0057FFFFFF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(6)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Delta_Up(7)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => N161
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_rstpot_SW6_G : 
LUT6
    generic map(
      INIT => X"AAAAAAAA0FF0CCCC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_lut(3)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_2_Q
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I5 => N92,
      O => N163
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_rstpot_SW7_G : 
LUT6
    generic map(
      INIT => X"AAAAAAAA0FF0CCCC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_lut(3)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_2_Q
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I5 => N92,
      O => N165
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_rstpot : 
LUT5
    generic map(
      INIT => X"11101010"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_rstpot_973

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UICMDEN_rstpot_SW0 : 
LUT6
    generic map(
      INIT => X"A2AE8008A22A8008"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      O => N166
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UICMDEN_rstpot : 
LUT6
    generic map(
      INIT => X"3A333AAAAA33AAAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UICMDEN_259
,
      I1 => N166,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1828_inv2_884
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1828_inv1_883
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_UICMDEN_rstpot_963

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_glue_set : 
LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n08961,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_646
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_glue_set_945

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_MCB_UIREAD_rstpot : 
LUT6
    generic map(
      INIT => X"1000100010000000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_rd_not_write_reg_811
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_28_o2
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_MCB_UIREAD_rstpot_974

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_xor_7_11 : 
LUT5
    generic map(
      INIT => X"B49696D2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(7)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_5_1
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(7)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_rstpot_SW0 : 
LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(1)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(2)
,
      O => N170
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_rstpot : 
LUT6
    generic map(
      INIT => X"4444444440000000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      I1 => N170,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_AddressPhase_767
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_rd_not_write_reg_781
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd6_780
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd1_779
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd4_rstpot_972

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut_0_Q : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut_0_Q : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut_1_Q : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut_1_Q : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut_2_Q : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut_2_Q : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut_3_Q : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut_3_Q : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut_4_Q : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(4)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut_4_Q : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(4)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut_5_Q : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(5)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut_5_Q : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(5)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut_6_Q : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut_6_Q : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut_7_Q : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(7)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec_lut(7)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut_7_Q : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(7)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc_lut(7)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_xor_5_11 : 
LUT6
    generic map(
      INIT => X"999C9C9CC666C666"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(1)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(0)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(5)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_xor_4_11 : 
LUT5
    generic map(
      INIT => X"D2B496B4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(1)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(4)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_xor_3_11 : 
LUT4
    generic map(
      INIT => X"96D2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(1)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(3)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut_0_Q : 
LUT4
    generic map(
      INIT => X"C3AA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(0),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In4111 : 
LUT5
    generic map(
      INIT => X"00001000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I2 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_In_Term_Done_646
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In411

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In7 : 
LUT6
    generic map(
      INIT => X"1919191919191911"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In8_920

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut_1_Q : 
LUT4
    generic map(
      INIT => X"3CAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(1),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(1)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut_2_Q : 
LUT4
    generic map(
      INIT => X"3CAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(2),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(2)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut_3_Q : 
LUT4
    generic map(
      INIT => X"3CAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(3),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(3)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut_4_Q : 
LUT4
    generic map(
      INIT => X"3CAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(4)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(4),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(4)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut_5_Q : 
LUT4
    generic map(
      INIT => X"3CAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(5)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(5),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(5)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst1 : LUT5
    generic map(
      INIT => X"BFBFAFFF"
    )
    port map (
      I0 => c3_sys_rst_i_IBUF_1,
      I1 => u_mig_100mhz_lpddr_c3_pll_lock,
      I2 => u_mig_100mhz_lpddr_memc3_infrastructure_inst_powerup_pll_locked_869,
      I3 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_syn_uiclk_pll_lock_87,
      I4 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_normal_operation_window_84,
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut_6_Q : 
LUT4
    generic map(
      INIT => X"3CAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(6),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY_lut(6)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_28_o1 : 
LUT5
    generic map(
      INIT => X"1110F030"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_28_o2
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST1_DATA_PHASE_ST_OR_28_o

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_STATE_5_GND_41_o_wide_mux_361_OUT91 : 
LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(2)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_2_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_STATE_5_GND_41_o_wide_mux_361_OUT151 : 
LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(4)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_4_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_STATE_5_GND_41_o_wide_mux_361_OUT121 : 
LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(3)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_3_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_STATE_5_GND_41_o_wide_mux_361_OUT61 : 
LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_1_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_STATE_5_GND_41_o_wide_mux_361_OUT31 : 
LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_GND_41_o_wide_mux_361_OUT_0_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_In1 : 
LUT5
    generic map(
      INIT => X"7FFF7F7F"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(1)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_AddressPhase_822
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_rd_not_write_reg_811
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_In1_942

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0904_inv1 : 
LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_254
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter(3),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter(4),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0904_inv
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_n2064_4_1 : 
LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n2064_4_Q
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mmux_RstCounter_9_GND_41_o_MUX_107_o11 : 
LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_254
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter(3),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter(4),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter_9_GND_41_o_MUX_107_o

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Rst_condition1_rstpot1 : 
LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter(3),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RstCounter(4),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Rst_condition1_rstpot

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv111_SW4 : 
LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N92
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv111_SW0 : 
LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I4 => N7,
      O => N87
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv111_SW5 : 
LUT6
    generic map(
      INIT => X"AAAA000000000003"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N93
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv111_SW3_F : 
LUT6
    generic map(
      INIT => X"5555FFFFFFFFFFFC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => N160
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_xor_6_11 : 
LUT4
    generic map(
      INIT => X"9AA6"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Madd_n0537_Madd_cy_5_1
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0537(6)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_ADDR_PHASE_ST11 : 
LUT6
    generic map(
      INIT => X"0444444444444444"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(2)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(0)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(1)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_ADDR_PHASE_ST1

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_mux1161 : 
LUT6
    generic map(
      INIT => X"22B388AA228088AA"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_sdo_xhdl24,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd2_805
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd1_804
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_806
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_807
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_memcell_addr_reg_7_Q
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_GND_44_o_data_out_mux_8_mux_8_OUT_7_Q

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_syn_uiclk_pll_lock_rstpot : LUT3
    generic map(
      INIT => X"B2"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_syn_uiclk_pll_lock_87,
      I1 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_normal_operation_window_84,
      I2 => u_mig_100mhz_lpddr_c3_pll_lock,
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_syn_uiclk_pll_lock_rstpot_967
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1689_inv_rstpot_SW6_F : 
LUT6
    generic map(
      INIT => X"F00F3FC0AAAAAAAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_INITIAL(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(0)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(1)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(2)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      O => N162
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_normal_operation_window_rstpot : LUT3
    generic map(
      INIT => X"BF"
    )
    port map (
      I0 => c3_sys_rst_i_IBUF_1,
      I1 => u_mig_100mhz_lpddr_memc3_infrastructure_inst_powerup_pll_locked_869,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_SELFREFRESH_MODE_xilinx11_265
,
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_normal_operation_window_rstpot_975
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_1 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_1_1063

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_1 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_1_1064

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_1 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_1_1065

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_1 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_1_1066

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_1 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_1_1067

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_rstpot : 
LUT5
    generic map(
      INIT => X"0F2F0F0F"
    )
    port map (
      I0 => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_uo_refrsh_flag_xhdl23,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0277,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Dec_Flag,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_rstpot_1068

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_cepot : 
LUT5
    generic map(
      INIT => X"00000800"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_cepot_1069

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_0_dpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_rstpot_1068
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_0_dpot_1070

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_1_dpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec1
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_rstpot_1068
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_1_dpot_1071

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_2_dpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec2
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_rstpot_1068
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_2_dpot_1072

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_3_dpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec3
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_rstpot_1068
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_3_dpot_1073

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_4_dpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(4)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec4
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_rstpot_1068
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_4_dpot_1074

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_5_dpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(5)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec5
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_rstpot_1068
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_5_dpot_1075

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_6_dpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_dec6
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1763_inv_rstpot_1068
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_dec_6_dpot_1076

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_rstpot : 
LUT5
    generic map(
      INIT => X"02200200"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0833,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_rstpot_1077

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_cepot : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_cepot_1078

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_0_dpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(0)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_rstpot_1077
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_0_dpot_1079

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_1_dpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(1)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc1
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_rstpot_1077
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_1_dpot_1080

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_2_dpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(2)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc2
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_rstpot_1077
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_2_dpot_1081

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_3_dpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(3)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc3
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_rstpot_1077
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_3_dpot_1082

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_4_dpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(4)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc4
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_rstpot_1077
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_4_dpot_1083

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_5_dpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(5)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc5
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_rstpot_1077
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_5_dpot_1084

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_2 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_2_1085

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_2 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_2_1086

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_2 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_2_1087

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_2 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_2_1088

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_2 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_2_1089

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_1 : 
FDR
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_1_1090

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_1 : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd4_1_1091

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_1_dpot : 
LUT6
    generic map(
      INIT => X"FDDD0888ECCC4CCC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(1),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv111_343
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY2
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv2_882
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_1_dpot_1092

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_2_dpot : 
LUT6
    generic map(
      INIT => X"FDDD0888ECCC4CCC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(2),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv111_343
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY3
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv2_882
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_2_dpot_1093

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_3_dpot : 
LUT6
    generic map(
      INIT => X"FDDD0888ECCC4CCC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(3),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv111_343
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY4
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv2_882
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_3_dpot_1094

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_4_dpot : 
LUT6
    generic map(
      INIT => X"FDDD0888ECCC4CCC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(4),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv111_343
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY5
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv2_882
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_4_dpot_1095

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_5_dpot : 
LUT6
    generic map(
      INIT => X"FDDD0888ECCC4CCC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(5),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv111_343
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY6
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv2_882
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_5_dpot_1096

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_6_dpot : 
LUT6
    generic map(
      INIT => X"FDDD0888ECCC4CCC"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(6),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv111_343
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_DQS_DELAY7
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1647_inv2_882
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_6_dpot_1097

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_rstpot1 : 
LUT5
    generic map(
      INIT => X"02200200"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_4_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_2_Q,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_3_inv1_inv
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_0_Q,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0833,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_rstpot1_1098

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_cepot1 : 
LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_1_Q,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_5_Q,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_cepot1_1099

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_6_dpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc6
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_rstpot1_1098
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_6_dpot_1100

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_7_dpot : 
LUT3
    generic map(
      INIT => X"CA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc(7)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_counter_inc7
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n1725_inv_rstpot1_1098
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_counter_inc_7_dpot_1101

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_1 : 
FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => u_mig_100mhz_lpddr_c3_mcb_drp_clk,
      D => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_In
,
      R => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_RST_reg_724,
      Q => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_state_FSM_FFd3_1_1102

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In7 : 
MUXF7
    port map (
      I0 => N172,
      I1 => N173,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In7_896

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In7_F : 
LUT6
    generic map(
      INIT => X"FF75447155554440"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      O => N172
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_In7_G : 
LUT6
    generic map(
      INIT => X"A2A0EEA20200CE02"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      O => N173
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In5 : 
MUXF7
    port map (
      I0 => N174,
      I1 => N175,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In5_911

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In5_F : 
LUT6
    generic map(
      INIT => X"0202000202820082"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In4_910
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      O => N174
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In5_G : 
LUT6
    generic map(
      INIT => X"0202028200000080"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_In4_910
,
      O => N175
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In11 : 
MUXF7
    port map (
      I0 => N176,
      I1 => N177,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In12_923

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In11_F : 
LUT6
    generic map(
      INIT => X"5DFFEEAA5DFFAAAA"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      O => N176
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_In11_G : 
LUT6
    generic map(
      INIT => X"2C0CAC8C20002000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_First_Dyn_Cal_Done_699
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      O => N177
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_In4 : 
MUXF7
    port map (
      I0 => N178,
      I1 => N179,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd5_471
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_In

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_In4_F : 
LUT6
    generic map(
      INIT => X"FFFFFFFF2AAAAAAE"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_MCB_RDY_BUSY_N
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      O => N178
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_In4_G : 
LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1000"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd3_469
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_state_FSM_FFd8_733
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd6_472
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd4_470
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd2_468
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_STATE_FSM_FFd1_467
,
      O => N179
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_0_dpot : 
MUXF7
    port map (
      I0 => N180,
      I1 => N181,
      S => N91,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_0_dpot_995

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_0_dpot_F : 
LUT6
    generic map(
      INIT => X"A820FC30FD75FC30"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0249,
      I1 => N72,
      I2 => N162,
      I3 => N163,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o
,
      I5 => N156,
      O => N180
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY_0_dpot_G : 
LUT6
    generic map(
      INIT => X"A820FC30FD75FC30"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_n0249,
      I1 => N72,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(0)
,
      I3 => N165,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o
,
      I5 => N156,
      O => N181
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o23 : 
MUXF7
    port map (
      I0 => N182,
      I1 => N183,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o1_389
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o22

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o23_F : 
LUT6
    generic map(
      INIT => X"22B222B2B2BB22B2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(5)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(4)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(3)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      O => N182
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int_7_Max_Value_Previous_7_LessThan_305_o23_G : 
LUT6
    generic map(
      INIT => X"F7F773F731311031"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(4)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(3)
,
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(3)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_Previous(5)
,
      O => N183
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag21 : 
MUXF7
    port map (
      I0 => N184,
      I1 => N185,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag1_387,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag21_F : 
LUT5
    generic map(
      INIT => X"B2BB22B2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(6),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(5)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(5),
      I4 => N19,
      O => N184
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Inc_Flag21_G : 
LUT5
    generic map(
      INIT => X"B2BB22B2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(6),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_TARGET_DQS_DELAY(5)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(5),
      I4 => N20,
      O => N185
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_DQS_DELAY_UPPER_LIMIT_7_LessThan_325_o1 : 
MUXF7
    port map (
      I0 => N186,
      I1 => N187,
      S => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_DQS_DELAY_UPPER_LIMIT_7_LessThan_325_o1_385
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_DQS_DELAY_UPPER_LIMIT_7_LessThan_325_o2_384

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_DQS_DELAY_UPPER_LIMIT_7_LessThan_325_o1_F : 
LUT6
    generic map(
      INIT => X"22B222B2B2BB22B2"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(5),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(4),
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(3),
      O => N186
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY_7_DQS_DELAY_UPPER_LIMIT_7_LessThan_325_o1_G : 
LUT6
    generic map(
      INIT => X"F7F773F731311031"
    )
    port map (
      I0 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(4),
      I1 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(5),
      I2 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(5)
,
      I3 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_DQS_DELAY(3),
      I4 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(4)
,
      I5 => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Max_Value_int(6)
,
      O => N187
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_lut_0_INV_0 : 
INV
    port map (
      I => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_WAIT_200us_COUNTER_lut(0)

    );
  u_dirty_c3_p0_cmd_instr_0_1_INV_0 : INV
    port map (
      I => c3_p0_rd_empty,
      O => c3_p0_cmd_instr(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_ZIO_ODATAIN1_INV_0 : INV
    port map (
      I => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_int_sys_rst,
      O => u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_RZQ_ZIO_ODATAIN
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_count_xor_0_11_INV_0 : 
INV
    port map (
      I => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_count(0),
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result_0_1
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Mcount_pre_sysrst_cnt_xor_0_11_INV_0 : 
INV
    port map (
      I => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_pre_sysrst_cnt(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Result(0)
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_inv1_INV_0 : 
INV
    port map (
      I => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_254
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_Pre_SYSRST_inv
    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv1_INV_0 : 
INV
    port map (
      I => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER(15)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_WAIT_200us_COUNTER_15_inv

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_Mcount_bit_cnt_xor_0_11_INV_0 : 
INV
    port map (
      I => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_bit_cnt(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_controller_inst_Result(0)

    );
  u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_Mcount_bit_cnt_xor_0_11_INV_0 : 
INV
    port map (
      I => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_bit_cnt(0)
,
      O => 
u_mig_100mhz_lpddr_memc3_wrapper_inst_memc3_mcb_raw_wrapper_inst_gen_term_calib_mcb_soft_calibration_top_inst_mcb_soft_calibration_inst_iodrp_mcb_controller_inst_Result(0)

    );
  u_mig_100mhz_lpddr_memc3_infrastructure_inst_locked_INV1_INV_0 : INV
    port map (
      I => u_mig_100mhz_lpddr_memc3_infrastructure_inst_locked,
      O => u_mig_100mhz_lpddr_memc3_infrastructure_inst_N2
    );

end Structure;

-- synthesis translate_on
