
---------- Begin Simulation Statistics ----------
final_tick                                  573009500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27975                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159340                       # Number of bytes of host memory used
host_op_rate                                    28063                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.25                       # Real time elapsed on the host
host_tick_rate                              134798341                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      118911                       # Number of instructions simulated
sim_ops                                        119293                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000573                       # Number of seconds simulated
sim_ticks                                   573009500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22339                       # Number of branches fetched
system.cpu00.committedInsts                    100000                       # Number of instructions committed
system.cpu00.committedOps                      100293                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.003446                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.996554                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1146019                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1142070.000007                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15917                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6422                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              3948.999993                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98833                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98833                       # number of integer instructions
system.cpu00.num_int_register_reads            120831                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64478                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20292                       # Number of load instructions
system.cpu00.num_mem_refs                       36561                       # number of memory refs
system.cpu00.num_store_insts                    16269                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 859      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62909     62.68%     63.54% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.57% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.57% # Class of executed instruction
system.cpu00.op_class::MemRead                  20577     20.50%     84.07% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15972     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100365                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        1974500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      1974500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      1974500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     571035000                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      1974500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  71                       # Number of system calls
system.cpu01.Branches                             235                       # Number of branches fetched
system.cpu01.committedInsts                      1208                       # Number of instructions committed
system.cpu01.committedOps                        1214                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.976491                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.023509                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1145923                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             26939.745069                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          123                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       112                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1118983.254931                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                1188                       # Number of integer alu accesses
system.cpu01.num_int_insts                       1188                       # number of integer instructions
system.cpu01.num_int_register_reads              1387                       # number of times the integer registers were read
system.cpu01.num_int_register_writes              837                       # number of times the integer registers were written
system.cpu01.num_load_insts                       276                       # Number of load instructions
system.cpu01.num_mem_refs                         466                       # number of memory refs
system.cpu01.num_store_insts                      190                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.82%      0.82% # Class of executed instruction
system.cpu01.op_class::IntAlu                     737     60.61%     61.43% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.08%     61.51% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.16%     61.68% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     61.68% # Class of executed instruction
system.cpu01.op_class::MemRead                    280     23.03%     84.70% # Class of executed instruction
system.cpu01.op_class::MemWrite                   174     14.31%     99.01% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.01% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.99%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     1216                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      122932500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    122932500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    122932500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     450077000                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    122932500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             258                       # Number of branches fetched
system.cpu02.committedInsts                      1332                       # Number of instructions committed
system.cpu02.committedOps                        1338                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.979370                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.020630                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1145928                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             23640.124658                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          135                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       123                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1122287.875342                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                1310                       # Number of integer alu accesses
system.cpu02.num_int_insts                       1310                       # number of integer instructions
system.cpu02.num_int_register_reads              1527                       # number of times the integer registers were read
system.cpu02.num_int_register_writes              929                       # number of times the integer registers were written
system.cpu02.num_load_insts                       307                       # Number of load instructions
system.cpu02.num_mem_refs                         510                       # number of memory refs
system.cpu02.num_store_insts                      203                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.75%      0.75% # Class of executed instruction
system.cpu02.op_class::IntAlu                     817     60.97%     61.72% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.07%     61.79% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.15%     61.94% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     61.94% # Class of executed instruction
system.cpu02.op_class::MemRead                    311     23.21%     85.15% # Class of executed instruction
system.cpu02.op_class::MemWrite                   187     13.96%     99.10% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.10% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.90%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     1340                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      116051000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    116051000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    116051000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     456958500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    116051000                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             246                       # Number of branches fetched
system.cpu03.committedInsts                      1260                       # Number of instructions committed
system.cpu03.committedOps                        1266                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.979261                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.020739                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1145937                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             23765.301381                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          126                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       120                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1122171.698619                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                1236                       # Number of integer alu accesses
system.cpu03.num_int_insts                       1236                       # number of integer instructions
system.cpu03.num_int_register_reads              1443                       # number of times the integer registers were read
system.cpu03.num_int_register_writes              874                       # number of times the integer registers were written
system.cpu03.num_load_insts                       289                       # Number of load instructions
system.cpu03.num_mem_refs                         484                       # number of memory refs
system.cpu03.num_store_insts                      195                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.79%      0.79% # Class of executed instruction
system.cpu03.op_class::IntAlu                     771     60.80%     61.59% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.08%     61.67% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.16%     61.83% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     61.83% # Class of executed instruction
system.cpu03.op_class::MemRead                    293     23.11%     84.94% # Class of executed instruction
system.cpu03.op_class::MemWrite                   179     14.12%     99.05% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.05% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.95%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     1268                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      106848500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    106848500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    106848500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     466161000                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    106848500                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             251                       # Number of branches fetched
system.cpu04.committedInsts                      1288                       # Number of instructions committed
system.cpu04.committedOps                        1294                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.978485                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.021515                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1145982                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             24656.205889                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          129                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       122                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1121325.794111                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                1264                       # Number of integer alu accesses
system.cpu04.num_int_insts                       1264                       # number of integer instructions
system.cpu04.num_int_register_reads              1475                       # number of times the integer registers were read
system.cpu04.num_int_register_writes              895                       # number of times the integer registers were written
system.cpu04.num_load_insts                       296                       # Number of load instructions
system.cpu04.num_mem_refs                         494                       # number of memory refs
system.cpu04.num_store_insts                      198                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.77%      0.77% # Class of executed instruction
system.cpu04.op_class::IntAlu                     789     60.88%     61.65% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.08%     61.73% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.15%     61.88% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     61.88% # Class of executed instruction
system.cpu04.op_class::MemRead                    300     23.15%     85.03% # Class of executed instruction
system.cpu04.op_class::MemWrite                   182     14.04%     99.07% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.07% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.93%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     1296                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean       97377000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value     97377000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value     97377000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     475632500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED     97377000                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             287                       # Number of branches fetched
system.cpu05.committedInsts                      1484                       # Number of instructions committed
system.cpu05.committedOps                        1490                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.978228                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.021772                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1145968                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             24949.891590                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          149                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       138                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1121018.108410                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                1458                       # Number of integer alu accesses
system.cpu05.num_int_insts                       1458                       # number of integer instructions
system.cpu05.num_int_register_reads              1696                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             1040                       # number of times the integer registers were written
system.cpu05.num_load_insts                       343                       # Number of load instructions
system.cpu05.num_mem_refs                         562                       # number of memory refs
system.cpu05.num_store_insts                      219                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.67%      0.67% # Class of executed instruction
system.cpu05.op_class::IntAlu                     917     61.46%     62.13% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.07%     62.20% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.13%     62.33% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     62.33% # Class of executed instruction
system.cpu05.op_class::MemRead                    347     23.26%     85.59% # Class of executed instruction
system.cpu05.op_class::MemWrite                   203     13.61%     99.20% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.20% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.80%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     1492                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean       88768000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     88768000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value     88768000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     484241500                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED     88768000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             246                       # Number of branches fetched
system.cpu06.committedInsts                      1260                       # Number of instructions committed
system.cpu06.committedOps                        1266                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.979207                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.020793                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1146004                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             23828.690066                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          126                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       120                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1122175.309934                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                1236                       # Number of integer alu accesses
system.cpu06.num_int_insts                       1236                       # number of integer instructions
system.cpu06.num_int_register_reads              1443                       # number of times the integer registers were read
system.cpu06.num_int_register_writes              874                       # number of times the integer registers were written
system.cpu06.num_load_insts                       289                       # Number of load instructions
system.cpu06.num_mem_refs                         484                       # number of memory refs
system.cpu06.num_store_insts                      195                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.79%      0.79% # Class of executed instruction
system.cpu06.op_class::IntAlu                     771     60.80%     61.59% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.08%     61.67% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.16%     61.83% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     61.83% # Class of executed instruction
system.cpu06.op_class::MemRead                    293     23.11%     84.94% # Class of executed instruction
system.cpu06.op_class::MemWrite                   179     14.12%     99.05% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.05% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.95%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     1268                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       80269000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     80269000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     80269000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     492740500                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     80269000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             236                       # Number of branches fetched
system.cpu07.committedInsts                      1208                       # Number of instructions committed
system.cpu07.committedOps                        1214                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.979008                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.020992                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1145876                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             24054.000131                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          122                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       114                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1121821.999869                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                1186                       # Number of integer alu accesses
system.cpu07.num_int_insts                       1186                       # number of integer instructions
system.cpu07.num_int_register_reads              1384                       # number of times the integer registers were read
system.cpu07.num_int_register_writes              835                       # number of times the integer registers were written
system.cpu07.num_load_insts                       274                       # Number of load instructions
system.cpu07.num_mem_refs                         464                       # number of memory refs
system.cpu07.num_store_insts                      190                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.82%      0.82% # Class of executed instruction
system.cpu07.op_class::IntAlu                     739     60.77%     61.60% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.08%     61.68% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.16%     61.84% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     61.84% # Class of executed instruction
system.cpu07.op_class::MemRead                    278     22.86%     84.70% # Class of executed instruction
system.cpu07.op_class::MemWrite                   174     14.31%     99.01% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.01% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.99%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     1216                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       71229500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     71229500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     71229500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     501780000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     71229500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             243                       # Number of branches fetched
system.cpu08.committedInsts                      1248                       # Number of instructions committed
system.cpu08.committedOps                        1254                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.979291                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.020709                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1145983                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             23732.256432                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          126                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       117                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1122250.743568                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                1226                       # Number of integer alu accesses
system.cpu08.num_int_insts                       1226                       # number of integer instructions
system.cpu08.num_int_register_reads              1431                       # number of times the integer registers were read
system.cpu08.num_int_register_writes              866                       # number of times the integer registers were written
system.cpu08.num_load_insts                       286                       # Number of load instructions
system.cpu08.num_mem_refs                         480                       # number of memory refs
system.cpu08.num_store_insts                      194                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.80%      0.80% # Class of executed instruction
system.cpu08.op_class::IntAlu                     763     60.75%     61.54% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.08%     61.62% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.16%     61.78% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     61.78% # Class of executed instruction
system.cpu08.op_class::MemRead                    290     23.09%     84.87% # Class of executed instruction
system.cpu08.op_class::MemWrite                   178     14.17%     99.04% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.04% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.96%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     1256                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       62957000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     62957000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     62957000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     510052500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     62957000                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             265                       # Number of branches fetched
system.cpu09.committedInsts                      1356                       # Number of instructions committed
system.cpu09.committedOps                        1362                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.979769                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.020231                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1145892                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             23182.432635                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       131                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1122709.567365                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                1328                       # Number of integer alu accesses
system.cpu09.num_int_insts                       1328                       # number of integer instructions
system.cpu09.num_int_register_reads              1548                       # number of times the integer registers were read
system.cpu09.num_int_register_writes              943                       # number of times the integer registers were written
system.cpu09.num_load_insts                       311                       # Number of load instructions
system.cpu09.num_mem_refs                         516                       # number of memory refs
system.cpu09.num_store_insts                      205                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.73%      0.73% # Class of executed instruction
system.cpu09.op_class::IntAlu                     835     61.22%     61.95% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.07%     62.02% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.15%     62.17% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     62.17% # Class of executed instruction
system.cpu09.op_class::MemRead                    315     23.09%     85.26% # Class of executed instruction
system.cpu09.op_class::MemWrite                   189     13.86%     99.12% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.12% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.88%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     1364                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       52691500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     52691500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     52691500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     520318000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     52691500                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             241                       # Number of branches fetched
system.cpu10.committedInsts                      1232                       # Number of instructions committed
system.cpu10.committedOps                        1238                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.979158                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.020842                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1145994                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             23884.480915                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          123                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       118                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1122109.519085                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                1208                       # Number of integer alu accesses
system.cpu10.num_int_insts                       1208                       # number of integer instructions
system.cpu10.num_int_register_reads              1411                       # number of times the integer registers were read
system.cpu10.num_int_register_writes              853                       # number of times the integer registers were written
system.cpu10.num_load_insts                       282                       # Number of load instructions
system.cpu10.num_mem_refs                         474                       # number of memory refs
system.cpu10.num_store_insts                      192                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.81%      0.81% # Class of executed instruction
system.cpu10.op_class::IntAlu                     753     60.73%     61.53% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.08%     61.61% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.16%     61.77% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     61.77% # Class of executed instruction
system.cpu10.op_class::MemRead                    286     23.06%     84.84% # Class of executed instruction
system.cpu10.op_class::MemWrite                   176     14.19%     99.03% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.03% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.97%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     1240                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       43123000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     43123000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     43123000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     529886500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     43123000                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             165                       # Number of branches fetched
system.cpu11.committedInsts                       803                       # Number of instructions committed
system.cpu11.committedOps                         809                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.980059                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.019941                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1145942                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             22851.466487                       # Number of busy cycles
system.cpu11.num_conditional_control_insts           89                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                        76                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1123090.533513                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                 788                       # Number of integer alu accesses
system.cpu11.num_int_insts                        788                       # number of integer instructions
system.cpu11.num_int_register_reads               928                       # number of times the integer registers were read
system.cpu11.num_int_register_writes              534                       # number of times the integer registers were written
system.cpu11.num_load_insts                       168                       # Number of load instructions
system.cpu11.num_mem_refs                         313                       # number of memory refs
system.cpu11.num_store_insts                      145                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  11      1.35%      1.35% # Class of executed instruction
system.cpu11.op_class::IntAlu                     485     59.73%     61.08% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.12%     61.21% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.25%     61.45% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     61.45% # Class of executed instruction
system.cpu11.op_class::MemRead                    172     21.18%     82.64% # Class of executed instruction
system.cpu11.op_class::MemWrite                   129     15.89%     98.52% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     98.52% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      1.48%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                      812                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       34645000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     34645000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     34645000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     538364500                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     34645000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             246                       # Number of branches fetched
system.cpu12.committedInsts                      1260                       # Number of instructions committed
system.cpu12.committedOps                        1266                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.980057                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.019943                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1145953                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             22853.685725                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          126                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       120                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1123099.314275                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                1236                       # Number of integer alu accesses
system.cpu12.num_int_insts                       1236                       # number of integer instructions
system.cpu12.num_int_register_reads              1443                       # number of times the integer registers were read
system.cpu12.num_int_register_writes              874                       # number of times the integer registers were written
system.cpu12.num_load_insts                       289                       # Number of load instructions
system.cpu12.num_mem_refs                         484                       # number of memory refs
system.cpu12.num_store_insts                      195                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.79%      0.79% # Class of executed instruction
system.cpu12.op_class::IntAlu                     771     60.80%     61.59% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.08%     61.67% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.16%     61.83% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     61.83% # Class of executed instruction
system.cpu12.op_class::MemRead                    293     23.11%     84.94% # Class of executed instruction
system.cpu12.op_class::MemWrite                   179     14.12%     99.05% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.05% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.95%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     1268                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       26154000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     26154000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     26154000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     546855500                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     26154000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             243                       # Number of branches fetched
system.cpu13.committedInsts                      1245                       # Number of instructions committed
system.cpu13.committedOps                        1251                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.979386                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.020614                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1145978                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             23623.156786                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          125                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       118                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1122354.843214                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                1222                       # Number of integer alu accesses
system.cpu13.num_int_insts                       1222                       # number of integer instructions
system.cpu13.num_int_register_reads              1427                       # number of times the integer registers were read
system.cpu13.num_int_register_writes              862                       # number of times the integer registers were written
system.cpu13.num_load_insts                       284                       # Number of load instructions
system.cpu13.num_mem_refs                         478                       # number of memory refs
system.cpu13.num_store_insts                      194                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.80%      0.80% # Class of executed instruction
system.cpu13.op_class::IntAlu                     762     60.81%     61.61% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.08%     61.69% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.16%     61.85% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     61.85% # Class of executed instruction
system.cpu13.op_class::MemRead                    288     22.98%     84.84% # Class of executed instruction
system.cpu13.op_class::MemWrite                   178     14.21%     99.04% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.04% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.96%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     1253                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       16588500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     16588500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     16588500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     556421000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     16588500                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             245                       # Number of branches fetched
system.cpu14.committedInsts                      1257                       # Number of instructions committed
system.cpu14.committedOps                        1263                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.980204                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.019796                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1145918                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             22685.002528                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          126                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       119                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1123232.997472                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                1234                       # Number of integer alu accesses
system.cpu14.num_int_insts                       1234                       # number of integer instructions
system.cpu14.num_int_register_reads              1442                       # number of times the integer registers were read
system.cpu14.num_int_register_writes              872                       # number of times the integer registers were written
system.cpu14.num_load_insts                       289                       # Number of load instructions
system.cpu14.num_mem_refs                         484                       # number of memory refs
system.cpu14.num_store_insts                      195                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.79%      0.79% # Class of executed instruction
system.cpu14.op_class::IntAlu                     768     60.71%     61.50% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.08%     61.58% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.16%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     61.74% # Class of executed instruction
system.cpu14.op_class::MemRead                    293     23.16%     84.90% # Class of executed instruction
system.cpu14.op_class::MemWrite                   179     14.15%     99.05% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.05% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.95%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     1265                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean        8145000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value      8145000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value      8145000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     564864500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      8145000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             334                       # Number of branches fetched
system.cpu15.committedInsts                      1470                       # Number of instructions committed
system.cpu15.committedOps                        1475                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.982745                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.017255                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1146017                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             19774.967455                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          209                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       125                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1126242.032545                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                1454                       # Number of integer alu accesses
system.cpu15.num_int_insts                       1454                       # number of integer instructions
system.cpu15.num_int_register_reads              1657                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             1028                       # number of times the integer registers were written
system.cpu15.num_load_insts                       273                       # Number of load instructions
system.cpu15.num_mem_refs                         458                       # number of memory refs
system.cpu15.num_store_insts                      185                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      1.54%      1.54% # Class of executed instruction
system.cpu15.op_class::IntAlu                    1008     67.56%     69.10% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.07%     69.17% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.13%     69.30% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::MemRead                    276     18.50%     87.80% # Class of executed instruction
system.cpu15.op_class::MemWrite                   170     11.39%     99.20% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.20% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.80%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     1492                       # Class of executed instruction
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean        1405000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value      1405000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value      1405000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON     571604500                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED      1405000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    406467.71                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               45443.40                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    26693.40                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       82.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   110.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                       21.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    46.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     22.45                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.82                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.65                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0    110797465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            110797465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    157372609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           157372609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     46575144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            46575144                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          432                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   137.777778                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   105.816356                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   141.334793                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          231     53.47%     53.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          139     32.18%     85.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           39      9.03%     94.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           14      3.24%     97.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            2      0.46%     98.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            1      0.23%     98.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.23%     98.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            5      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          432                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 47488                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  63488                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  16000                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  12544                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               26688                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        63488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             63488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        26688                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          26688                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          992                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     33990.93                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        47488                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 82874716.736808016896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     33719000                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          417                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  28480374.70                       # Per-master write average memory access latency
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        12544                       # Per-master bytes write to memory
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 21891434.609722875059                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  11876316250                       # Per-master write total memory access latency
system.mem_ctrls0.mergedWrBursts                  198                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               2034                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               186                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          992                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                992                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          417                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               417                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   52.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               39                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               66                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              104                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               40                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               58                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              79                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11             113                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              28                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              18                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              83                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                1                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              21                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              83                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               9                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              38                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              10                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000380082500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     65.636364                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    57.169342                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    39.031456                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39            4     36.36%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47            2     18.18%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71            1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdQLenPdf::0                    723                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      992                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  992                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        992                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                45.96                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     341                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   250                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   3710000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    572713000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               33719000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    19806500                       # Total ticks spent queuing
system.mem_ctrls0.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.818182                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.808292                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.603023                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               1      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              10     90.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     417                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 417                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       417                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate               73.52                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                    161                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            14866170                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                 1199520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      169234710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           515.339571                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      2592500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     17940000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     29868750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    135009000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     16481500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    371117750                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             1626240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  637560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       51839520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2177700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        42410160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        11076780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             295294470                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           532317750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                146160                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            21681090                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1913520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      175994910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           528.432705                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      1547000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     18720000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF      5012000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    130944500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     30846000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    385940000                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             1355040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                 1001880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       50291520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                3120180                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy         2307780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             302796960                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           516389250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                876960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    377469.02                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               42850.82                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      1032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    24100.82                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       88.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   118.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                       23.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    50.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     22.34                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.88                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1    118839216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            118839216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    169435236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           169435236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     50596020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            50596020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          448                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean          142                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   108.322941                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   144.559688                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          236     52.68%     52.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          149     33.26%     85.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           38      8.48%     94.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           11      2.46%     96.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            2      0.45%     97.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            4      0.89%     98.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            4      0.89%     99.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            4      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          448                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 50624                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  68096                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  17472                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  13568                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               28992                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        68096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             68096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        28992                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          28992                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         1064                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     31856.20                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        50624                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 88347575.389238744974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     33895000                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          453                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  26909359.27                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        13568                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 23678490.496230863035                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  12189939750                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                  212                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2165                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               200                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         1064                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1064                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          453                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               453                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   53.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               46                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               24                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               45                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               19                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               74                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              102                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               40                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               59                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              98                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             121                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              83                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              11                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                1                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              27                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              86                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              40                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               5                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000375688750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     63.166667                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    50.171395                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    48.265993                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31            4     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39            2     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47            1      8.33%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71            1      8.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119            2     16.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    769                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                     1064                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 1064                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                       1064                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                47.16                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     373                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   273                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   3955000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    572620500                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               33895000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    19063750                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.666667                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.650097                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.778499                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               2     16.67%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              10     83.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     453                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 453                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       453                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               73.44                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    177                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            17069790                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                 1292340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      181344930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           525.608589                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      2422000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     18460000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     12284250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    121297250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     20850000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    397696000                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             1650240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  671715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       46582080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                2441880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy         6261840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             301178715                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           526437000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                224460                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            18924570                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1942080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      197481060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           535.062883                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      1548000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     18980000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF       615250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN     94235250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     24524750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    433106250                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             1373280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                 1028445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       36190080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                3205860                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        44868720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy    699840.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             306596115                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           526638500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                882180                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    369188.47                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               42467.45                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      1124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    23717.45                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       96.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   124.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                       26.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    48.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                     22.12                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.96                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2    124423766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            124423766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    173344421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           173344421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     48920655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            48920655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          479                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   143.899791                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   109.521921                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   141.767881                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          252     52.61%     52.61% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          158     32.99%     85.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           38      7.93%     93.53% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           13      2.71%     96.24% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            9      1.88%     98.12% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            3      0.63%     98.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            2      0.42%     99.16% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            1      0.21%     99.37% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            3      0.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          479                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 55552                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  71296                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                  15744                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  14976                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys               28032                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        71296                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             71296                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        28032                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          28032                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         1114                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     33089.54                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        55552                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 96947781.843058437109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     36861750                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          438                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  26866395.55                       # Per-master write average memory access latency
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        14976                       # Per-master bytes write to memory
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 26135692.340179350227                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  11767481250                       # Per-master write total memory access latency
system.mem_ctrls2.mergedWrBursts                  182                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               2293                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               225                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         1114                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               1114                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          438                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               438                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   54.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               59                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               31                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               31                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               45                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               21                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6              145                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7              120                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               32                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               53                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              80                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11             108                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              23                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              12                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              80                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1               10                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7               11                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              33                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              80                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              47                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               5                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000298765250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     65.846154                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    58.359514                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    37.797368                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24-31            1      7.69%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-39            2     15.38%     23.08% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::40-47            2     15.38%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48-55            1      7.69%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::56-63            2     15.38%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-71            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::72-79            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::80-87            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::104-111            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::168-175            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdQLenPdf::0                    833                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     28                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                     1114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 1114                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                       1114                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                48.96                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     425                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                   246                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   4340000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    572980500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               36861750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    20586750                       # Total ticks spent queuing
system.mem_ctrls2.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.986645                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.707107                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16               1      7.69%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18              10     76.92%     84.62% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               2     15.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                     438                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 438                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                       438                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate               74.22                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                    190                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            15515400                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                 1627920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      178789050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           509.574929                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      1491000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     17160000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     52565000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN     91093250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT     18625250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    392075000                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1247520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  861465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       34978560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                3298680                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        40566240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        14824560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             291991275                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           530604750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                281880                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            22416390                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1849260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      184053570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           530.604711                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      1156000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     18720000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF      4167500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    112905000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     32419500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    403641500                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1210560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  956340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       43351200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2898840                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         2107380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             304041540                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           517633750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                939600                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    370332.58                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               44366.28                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples      1080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    25616.28                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       91.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   121.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                       26.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    51.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                     23.20                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.92                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3    121408109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            121408109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    172785966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           172785966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     51377857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            51377857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          481                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   137.713098                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   104.894402                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   145.001583                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          264     54.89%     54.89% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          153     31.81%     86.69% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           37      7.69%     94.39% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           12      2.49%     96.88% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            5      1.04%     97.92% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            2      0.42%     98.34% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            1      0.21%     98.54% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            3      0.62%     99.17% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            4      0.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          481                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 52288                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  69568                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                  17280                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  14976                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys               29440                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        69568                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             69568                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        29440                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          29440                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         1087                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     33346.14                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        52288                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 91251541.204814225435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     36247250                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          460                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  26909555.98                       # Per-master write average memory access latency
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        14976                       # Per-master bytes write to memory
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 26135692.340179350227                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  12378395750                       # Per-master write total memory access latency
system.mem_ctrls3.mergedWrBursts                  197                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               2211                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               223                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         1087                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               1087                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          460                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               460                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   52.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               51                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               27                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2               10                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               28                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               59                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               25                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               65                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7              111                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               32                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               64                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              98                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11             104                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              21                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              18                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              90                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              14                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               12                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3               10                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                2                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6               10                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              29                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              75                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12              11                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               7                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              50                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               5                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000481312750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean            60                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    48.986281                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    45.983693                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-31            4     30.77%     30.77% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-39            3     23.08%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::40-47            1      7.69%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::56-63            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::72-79            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::80-87            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::112-119            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::184-191            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdQLenPdf::0                    797                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     15                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                     1087                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 1087                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                       1087                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                45.41                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     371                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                   270                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   4085000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    572904500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               36247250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    20928500                       # Total ticks spent queuing
system.mem_ctrls3.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    17.986645                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.707107                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16               1      7.69%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              10     76.92%     84.62% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               2     15.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    15                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    15                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    14                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                     460                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 460                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                       460                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate               72.62                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                    191                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            17408370                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                 1520820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      169043190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           511.101134                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      2122500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     17420000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     44854250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    115271000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT     22642750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    370699000                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1430400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  800745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       44270880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                2684640                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        41180880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        14140140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             292865805                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           527202500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                271440                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            22902600                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1970640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      180563460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           529.660590                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      1979500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     18460000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     11367750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    111545250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     33679750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    395977250                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1459680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                 1024650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       42829440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                3148740                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         4963260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             303500550                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           518837000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                950040                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |         511     22.94%     22.94% |         540     24.24%     47.17% |         606     27.20%     74.37% |         571     25.63%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total         2228                      
system.ruby.Directory_Controller.Data    |         417     23.59%     23.59% |         453     25.62%     49.21% |         438     24.77%     73.98% |         460     26.02%    100.00%
system.ruby.Directory_Controller.Data::total         1768                      
system.ruby.Directory_Controller.Fetch   |         992     23.30%     23.30% |        1064     24.99%     48.30% |        1114     26.17%     74.47% |        1087     25.53%    100.00%
system.ruby.Directory_Controller.Fetch::total         4257                      
system.ruby.Directory_Controller.I.Fetch |         992     23.30%     23.30% |        1064     24.99%     48.30% |        1114     26.17%     74.47% |        1087     25.53%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         4257                      
system.ruby.Directory_Controller.IM.Memory_Data |         991     23.29%     23.29% |        1063     24.98%     48.27% |        1114     26.18%     74.45% |        1087     25.55%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         4255                      
system.ruby.Directory_Controller.M.CleanReplacement |         511     22.94%     22.94% |         540     24.24%     47.17% |         606     27.20%     74.37% |         571     25.63%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total         2228                      
system.ruby.Directory_Controller.M.Data  |         417     23.59%     23.59% |         453     25.62%     49.21% |         438     24.77%     73.98% |         460     26.02%    100.00%
system.ruby.Directory_Controller.M.Data::total         1768                      
system.ruby.Directory_Controller.MI.Memory_Ack |         417     23.63%     23.63% |         452     25.61%     49.24% |         438     24.82%     74.05% |         458     25.95%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total         1765                      
system.ruby.Directory_Controller.Memory_Ack |         417     23.63%     23.63% |         452     25.61%     49.24% |         438     24.82%     74.05% |         458     25.95%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         1765                      
system.ruby.Directory_Controller.Memory_Data |         991     23.29%     23.29% |        1063     24.98%     48.27% |        1114     26.18%     74.45% |        1087     25.55%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         4255                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       142785                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      142785    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       142785                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       147948                      
system.ruby.IFETCH.latency_hist_seqr::mean     3.806993                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.149552                      
system.ruby.IFETCH.latency_hist_seqr::stdev    24.327077                      
system.ruby.IFETCH.latency_hist_seqr     |      146342     98.91%     98.91% |        1540      1.04%     99.96% |          12      0.01%     99.96% |          13      0.01%     99.97% |          11      0.01%     99.98% |          11      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          19      0.01%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       147948                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5163                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    81.435599                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    54.259220                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   103.519729                      
system.ruby.IFETCH.miss_latency_hist_seqr |        3557     68.89%     68.89% |        1540     29.83%     98.72% |          12      0.23%     98.95% |          13      0.25%     99.21% |          11      0.21%     99.42% |          11      0.21%     99.63% |           0      0.00%     99.63% |           0      0.00%     99.63% |           0      0.00%     99.63% |          19      0.37%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5163                      
system.ruby.L1Cache_Controller.Ack       |           3      5.36%      5.36% |           1      1.79%      7.14% |           2      3.57%     10.71% |           4      7.14%     17.86% |           4      7.14%     25.00% |           2      3.57%     28.57% |           6     10.71%     39.29% |           2      3.57%     42.86% |           1      1.79%     44.64% |           2      3.57%     48.21% |           4      7.14%     55.36% |           4      7.14%     62.50% |           3      5.36%     67.86% |           2      3.57%     71.43% |           3      5.36%     76.79% |          13     23.21%    100.00%
system.ruby.L1Cache_Controller.Ack::total           56                      
system.ruby.L1Cache_Controller.Ack_all   |           3      6.52%      6.52% |           1      2.17%      8.70% |           2      4.35%     13.04% |           3      6.52%     19.57% |           4      8.70%     28.26% |           2      4.35%     32.61% |           2      4.35%     36.96% |           2      4.35%     41.30% |           1      2.17%     43.48% |           2      4.35%     47.83% |           4      8.70%     56.52% |           4      8.70%     65.22% |           3      6.52%     71.74% |           2      4.35%     76.09% |           3      6.52%     82.61% |           8     17.39%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           46                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           2     33.33%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.Data::total            6                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3      5.36%      5.36% |           3      5.36%     10.71% |           4      7.14%     17.86% |           3      5.36%     23.21% |           2      3.57%     26.79% |           2      3.57%     30.36% |           4      7.14%     37.50% |           3      5.36%     42.86% |           1      1.79%     44.64% |           3      5.36%     50.00% |           4      7.14%     57.14% |           4      7.14%     64.29% |           5      8.93%     73.21% |           2      3.57%     76.79% |           6     10.71%     87.50% |           7     12.50%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           56                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3883     84.39%     84.39% |          51      1.11%     85.50% |          49      1.06%     86.57% |          51      1.11%     87.68% |          50      1.09%     88.76% |          52      1.13%     89.89% |          49      1.06%     90.96% |          46      1.00%     91.96% |          50      1.09%     93.04% |          49      1.06%     94.11% |          48      1.04%     95.15% |          44      0.96%     96.11% |          46      1.00%     97.11% |          48      1.04%     98.15% |          44      0.96%     99.11% |          41      0.89%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4601                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6119     80.19%     80.19% |         100      1.31%     81.50% |         103      1.35%     82.85% |         101      1.32%     84.17% |         102      1.34%     85.51% |         106      1.39%     86.90% |         102      1.34%     88.23% |         101      1.32%     89.56% |         101      1.32%     90.88% |         105      1.38%     92.26% |          98      1.28%     93.54% |          99      1.30%     94.84% |         101      1.32%     96.16% |         101      1.32%     97.48% |          99      1.30%     98.78% |          93      1.22%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7631                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           2     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           2     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            8                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.69%      7.69% |           1      7.69%     15.38% |           1      7.69%     23.08% |           1      7.69%     30.77% |           1      7.69%     38.46% |           1      7.69%     46.15% |           0      0.00%     46.15% |           1      7.69%     53.85% |           1      7.69%     61.54% |           1      7.69%     69.23% |           1      7.69%     76.92% |           1      7.69%     84.62% |           1      7.69%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           13                      
system.ruby.L1Cache_Controller.E.Inv     |           3      1.41%      1.41% |          14      6.57%      7.98% |          16      7.51%     15.49% |          17      7.98%     23.47% |          18      8.45%     31.92% |          14      6.57%     38.50% |          13      6.10%     44.60% |          15      7.04%     51.64% |          14      6.57%     58.22% |          12      5.63%     63.85% |          13      6.10%     69.95% |          24     11.27%     81.22% |          12      5.63%     86.85% |          10      4.69%     91.55% |           7      3.29%     94.84% |          11      5.16%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          213                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3187     97.11%     97.11% |           5      0.15%     97.26% |           5      0.15%     97.41% |           5      0.15%     97.56% |           5      0.15%     97.71% |           5      0.15%     97.87% |           6      0.18%     98.05% |           7      0.21%     98.26% |           6      0.18%     98.45% |           6      0.18%     98.63% |           8      0.24%     98.87% |           7      0.21%     99.09% |           7      0.21%     99.30% |           7      0.21%     99.51% |           8      0.24%     99.76% |           8      0.24%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3282                      
system.ruby.L1Cache_Controller.E.LL      |          90     84.11%     84.11% |           2      1.87%     85.98% |           1      0.93%     86.92% |           1      0.93%     87.85% |           1      0.93%     88.79% |           1      0.93%     89.72% |           1      0.93%     90.65% |           1      0.93%     91.59% |           2      1.87%     93.46% |           1      0.93%     94.39% |           1      0.93%     95.33% |           1      0.93%     96.26% |           1      0.93%     97.20% |           1      0.93%     98.13% |           1      0.93%     99.07% |           1      0.93%    100.00%
system.ruby.L1Cache_Controller.E.LL::total          107                      
system.ruby.L1Cache_Controller.E.Load    |        7369     91.63%     91.63% |          43      0.53%     92.17% |          42      0.52%     92.69% |          51      0.63%     93.32% |          44      0.55%     93.87% |          51      0.63%     94.50% |          45      0.56%     95.06% |          43      0.53%     95.60% |          50      0.62%     96.22% |          52      0.65%     96.87% |          43      0.53%     97.40% |          31      0.39%     97.79% |          40      0.50%     98.28% |          51      0.63%     98.92% |          49      0.61%     99.53% |          38      0.47%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         8042                      
system.ruby.L1Cache_Controller.E.Store   |         600     62.24%     62.24% |          27      2.80%     65.04% |          26      2.70%     67.74% |          27      2.80%     70.54% |          25      2.59%     73.13% |          30      3.11%     76.24% |          26      2.70%     78.94% |          23      2.39%     81.33% |          25      2.59%     83.92% |          29      3.01%     86.93% |          23      2.39%     89.32% |           9      0.93%     90.25% |          24      2.49%     92.74% |          26      2.70%     95.44% |          26      2.70%     98.13% |          18      1.87%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          964                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          19     30.16%     30.16% |           6      9.52%     39.68% |           1      1.59%     41.27% |           1      1.59%     42.86% |           3      4.76%     47.62% |           5      7.94%     55.56% |           2      3.17%     58.73% |           0      0.00%     58.73% |           4      6.35%     65.08% |           2      3.17%     68.25% |           2      3.17%     71.43% |           6      9.52%     80.95% |           1      1.59%     82.54% |           4      6.35%     88.89% |           3      4.76%     93.65% |           4      6.35%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           63                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           3      4.62%      4.62% |           3      4.62%      9.23% |           5      7.69%     16.92% |           6      9.23%     26.15% |           3      4.62%     30.77% |           2      3.08%     33.85% |           5      7.69%     41.54% |           4      6.15%     47.69% |           3      4.62%     52.31% |           5      7.69%     60.00% |           5      7.69%     67.69% |           3      4.62%     72.31% |           5      7.69%     80.00% |           5      7.69%     87.69% |           4      6.15%     93.85% |           4      6.15%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           65                      
system.ruby.L1Cache_Controller.I.Ifetch  |           4      6.25%      6.25% |           4      6.25%     12.50% |           4      6.25%     18.75% |           4      6.25%     25.00% |           4      6.25%     31.25% |           4      6.25%     37.50% |           4      6.25%     43.75% |           3      4.69%     48.44% |           3      4.69%     53.12% |           3      4.69%     57.81% |           4      6.25%     64.06% |          11     17.19%     81.25% |           4      6.25%     87.50% |           4      6.25%     93.75% |           1      1.56%     95.31% |           3      4.69%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           64                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          22     14.97%     14.97% |           9      6.12%     21.09% |           9      6.12%     27.21% |          10      6.80%     34.01% |          10      6.80%     40.82% |          10      6.80%     47.62% |          12      8.16%     55.78% |          10      6.80%     62.59% |          10      6.80%     69.39% |          11      7.48%     76.87% |           8      5.44%     82.31% |           6      4.08%     86.39% |           6      4.08%     90.48% |           6      4.08%     94.56% |           3      2.04%     96.60% |           5      3.40%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          147                      
system.ruby.L1Cache_Controller.I.LL      |           1      6.25%      6.25% |           1      6.25%     12.50% |           1      6.25%     18.75% |           1      6.25%     25.00% |           1      6.25%     31.25% |           1      6.25%     37.50% |           1      6.25%     43.75% |           1      6.25%     50.00% |           1      6.25%     56.25% |           1      6.25%     62.50% |           1      6.25%     68.75% |           2     12.50%     81.25% |           1      6.25%     87.50% |           1      6.25%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           16                      
system.ruby.L1Cache_Controller.I.Load    |           4      0.70%      0.70% |          40      7.04%      7.75% |          40      7.04%     14.79% |          41      7.22%     22.01% |          38      6.69%     28.70% |          42      7.39%     36.09% |          37      6.51%     42.61% |          36      6.34%     48.94% |          38      6.69%     55.63% |          38      6.69%     62.32% |          36      6.34%     68.66% |          34      5.99%     74.65% |          38      6.69%     81.34% |          38      6.69%     88.03% |          35      6.16%     94.19% |          33      5.81%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          568                      
system.ruby.L1Cache_Controller.I.Store   |           3      0.68%      0.68% |          29      6.58%      7.26% |          33      7.48%     14.74% |          31      7.03%     21.77% |          31      7.03%     28.80% |          32      7.26%     36.05% |          31      7.03%     43.08% |          29      6.58%     49.66% |          30      6.80%     56.46% |          32      7.26%     63.72% |          28      6.35%     70.07% |          19      4.31%     74.38% |          30      6.80%     81.18% |          29      6.58%     87.76% |          32      7.26%     95.01% |          22      4.99%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          441                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     57.14%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           3     42.86%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            7                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            5                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     83.08%     83.08% |           1      1.54%     84.62% |           1      1.54%     86.15% |           0      0.00%     86.15% |           0      0.00%     86.15% |           1      1.54%     87.69% |           1      1.54%     89.23% |           1      1.54%     90.77% |           1      1.54%     92.31% |           1      1.54%     93.85% |           0      0.00%     93.85% |           1      1.54%     95.38% |           1      1.54%     96.92% |           1      1.54%     98.46% |           1      1.54%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           65                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            1                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1621     69.60%     69.60% |          47      2.02%     71.62% |          50      2.15%     73.77% |          48      2.06%     75.83% |          48      2.06%     77.89% |          51      2.19%     80.08% |          49      2.10%     82.18% |          48      2.06%     84.24% |          48      2.06%     86.30% |          51      2.19%     88.49% |          46      1.98%     90.47% |          38      1.63%     92.10% |          47      2.02%     94.12% |          47      2.02%     96.14% |          49      2.10%     98.24% |          41      1.76%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2329                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3      5.36%      5.36% |           3      5.36%     10.71% |           4      7.14%     17.86% |           3      5.36%     23.21% |           2      3.57%     26.79% |           2      3.57%     30.36% |           4      7.14%     37.50% |           3      5.36%     42.86% |           1      1.79%     44.64% |           3      5.36%     50.00% |           4      7.14%     57.14% |           4      7.14%     64.29% |           5      8.93%     73.21% |           2      3.57%     76.79% |           6     10.71%     87.50% |           7     12.50%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           56                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3883     84.39%     84.39% |          51      1.11%     85.50% |          49      1.06%     86.57% |          51      1.11%     87.68% |          50      1.09%     88.76% |          52      1.13%     89.89% |          49      1.06%     90.96% |          46      1.00%     91.96% |          50      1.09%     93.04% |          49      1.06%     94.11% |          48      1.04%     95.15% |          44      0.96%     96.11% |          46      1.00%     97.11% |          48      1.04%     98.15% |          44      0.96%     99.11% |          41      0.89%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4601                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4443     84.97%     84.97% |          52      0.99%     85.96% |          52      0.99%     86.96% |          53      1.01%     87.97% |          53      1.01%     88.98% |          54      1.03%     90.02% |          52      0.99%     91.01% |          51      0.98%     91.99% |          51      0.98%     92.96% |          53      1.01%     93.98% |          52      0.99%     94.97% |          57      1.09%     96.06% |          52      0.99%     97.05% |          53      1.01%     98.07% |          49      0.94%     99.01% |          52      0.99%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5229                      
system.ruby.L1Cache_Controller.IS.Inv    |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           3     37.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            8                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           3     37.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            8                      
system.ruby.L1Cache_Controller.Ifetch    |      124196     83.95%     83.95% |        1516      1.02%     84.97% |        1677      1.13%     86.10% |        1586      1.07%     87.18% |        1622      1.10%     88.27% |        1876      1.27%     89.54% |        1586      1.07%     90.61% |        1518      1.03%     91.64% |        1569      1.06%     92.70% |        1713      1.16%     93.86% |        1550      1.05%     94.90% |         989      0.67%     95.57% |        1586      1.07%     96.64% |        1568      1.06%     97.70% |        1583      1.07%     98.77% |        1813      1.23%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       147948                      
system.ruby.L1Cache_Controller.Inv       |        1374     48.03%     48.03% |         108      3.77%     51.80% |         109      3.81%     55.61% |         107      3.74%     59.35% |         105      3.67%     63.02% |         113      3.95%     66.97% |         104      3.64%     70.60% |         101      3.53%     74.13% |         103      3.60%     77.74% |         104      3.64%     81.37% |          95      3.32%     84.69% |          93      3.25%     87.94% |          99      3.46%     91.40% |          94      3.29%     94.69% |          86      3.01%     97.69% |          66      2.31%    100.00%
system.ruby.L1Cache_Controller.Inv::total         2861                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           2     28.57%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            7                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           1      9.09%      9.09% |           0      0.00%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           0      0.00%     27.27% |           0      0.00%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           0      0.00%     45.45% |           1      9.09%     54.55% |           1      9.09%     63.64% |           1      9.09%     72.73% |           1      9.09%     81.82% |           1      9.09%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           11                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.35%      4.35% |           1      4.35%      8.70% |           1      4.35%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           1      4.35%     26.09% |           1      4.35%     30.43% |           1      4.35%     34.78% |           1      4.35%     39.13% |           1      4.35%     43.48% |           1      4.35%     47.83% |           1      4.35%     52.17% |           1      4.35%     56.52% |           1      4.35%     60.87% |           1      4.35%     65.22% |           8     34.78%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           23                      
system.ruby.L1Cache_Controller.L.Load    |         316     89.52%     89.52% |           1      0.28%     89.80% |           1      0.28%     90.08% |           1      0.28%     90.37% |           2      0.57%     90.93% |           2      0.57%     91.50% |           2      0.57%     92.07% |           1      0.28%     92.35% |           2      0.57%     92.92% |           1      0.28%     93.20% |           2      0.57%     93.77% |           2      0.57%     94.33% |           2      0.57%     94.90% |           1      0.28%     95.18% |           1      0.28%     95.47% |          16      4.53%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          353                      
system.ruby.L1Cache_Controller.L.Store   |         551     86.09%     86.09% |           3      0.47%     86.56% |           3      0.47%     87.03% |           3      0.47%     87.50% |           6      0.94%     88.44% |           6      0.94%     89.38% |           6      0.94%     90.31% |           4      0.62%     90.94% |           6      0.94%     91.88% |           4      0.62%     92.50% |           6      0.94%     93.44% |           7      1.09%     94.53% |           6      0.94%     95.47% |           4      0.62%     96.09% |           4      0.62%     96.72% |          21      3.28%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          640                      
system.ruby.L1Cache_Controller.L.Unlock  |         254     78.40%     78.40% |           4      1.23%     79.63% |           4      1.23%     80.86% |           4      1.23%     82.10% |           4      1.23%     83.33% |           4      1.23%     84.57% |           4      1.23%     85.80% |           4      1.23%     87.04% |           4      1.23%     88.27% |           4      1.23%     89.51% |           4      1.23%     90.74% |           6      1.85%     92.59% |           4      1.23%     93.83% |           4      1.23%     95.06% |           4      1.23%     96.30% |          12      3.70%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          324                      
system.ruby.L1Cache_Controller.L1_Replacement |        9961     93.03%     93.03% |          49      0.46%     93.49% |          47      0.44%     93.93% |          48      0.45%     94.38% |          51      0.48%     94.85% |          50      0.47%     95.32% |          51      0.48%     95.80% |          50      0.47%     96.26% |          49      0.46%     96.72% |          52      0.49%     97.21% |          51      0.48%     97.68% |          51      0.48%     98.16% |          48      0.45%     98.61% |          48      0.45%     99.06% |          49      0.46%     99.51% |          52      0.49%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10707                      
system.ruby.L1Cache_Controller.LL        |         255     73.49%     73.49% |           5      1.44%     74.93% |           5      1.44%     76.37% |           5      1.44%     77.81% |           5      1.44%     79.25% |           5      1.44%     80.69% |           5      1.44%     82.13% |           5      1.44%     83.57% |           5      1.44%     85.01% |           5      1.44%     86.46% |           5      1.44%     87.90% |           7      2.02%     89.91% |           5      1.44%     91.35% |           5      1.44%     92.80% |           5      1.44%     94.24% |          20      5.76%    100.00%
system.ruby.L1Cache_Controller.LL::total          347                      
system.ruby.L1Cache_Controller.Load      |       20037     82.77%     82.77% |         271      1.12%     83.89% |         302      1.25%     85.14% |         284      1.17%     86.31% |         291      1.20%     87.52% |         339      1.40%     88.92% |         284      1.17%     90.09% |         270      1.12%     91.21% |         281      1.16%     92.37% |         307      1.27%     93.63% |         277      1.14%     94.78% |         162      0.67%     95.45% |         284      1.17%     96.62% |         280      1.16%     97.78% |         284      1.17%     98.95% |         254      1.05%    100.00%
system.ruby.L1Cache_Controller.Load::total        24207                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          19     39.58%     39.58% |           3      6.25%     45.83% |           1      2.08%     47.92% |           1      2.08%     50.00% |           2      4.17%     54.17% |           3      6.25%     60.42% |           1      2.08%     62.50% |           0      0.00%     62.50% |           2      4.17%     66.67% |           2      4.17%     70.83% |           2      4.17%     75.00% |           4      8.33%     83.33% |           1      2.08%     85.42% |           2      4.17%     89.58% |           3      6.25%     95.83% |           2      4.17%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           48                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2      4.88%      4.88% |           2      4.88%      9.76% |           3      7.32%     17.07% |           4      9.76%     26.83% |           2      4.88%     31.71% |           1      2.44%     34.15% |           3      7.32%     41.46% |           3      7.32%     48.78% |           2      4.88%     53.66% |           3      7.32%     60.98% |           3      7.32%     68.29% |           1      2.44%     70.73% |           3      7.32%     78.05% |           3      7.32%     85.37% |           3      7.32%     92.68% |           3      7.32%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           41                      
system.ruby.L1Cache_Controller.M.Inv     |           6      0.67%      0.67% |          62      6.92%      7.59% |          65      7.25%     14.84% |          63      7.03%     21.88% |          59      6.58%     28.46% |          69      7.70%     36.16% |          63      7.03%     43.19% |          61      6.81%     50.00% |          62      6.92%     56.92% |          65      7.25%     64.17% |          58      6.47%     70.65% |          36      4.02%     74.67% |          62      6.92%     81.58% |          60      6.70%     88.28% |          62      6.92%     95.20% |          43      4.80%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          896                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2334     93.73%     93.73% |          10      0.40%     94.14% |           9      0.36%     94.50% |           9      0.36%     94.86% |          13      0.52%     95.38% |          11      0.44%     95.82% |          10      0.40%     96.22% |          10      0.40%     96.63% |          10      0.40%     97.03% |          12      0.48%     97.51% |          10      0.40%     97.91% |          11      0.44%     98.35% |           8      0.32%     98.67% |           9      0.36%     99.04% |          11      0.44%     99.48% |          13      0.52%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2490                      
system.ruby.L1Cache_Controller.M.LL      |         109     83.21%     83.21% |           1      0.76%     83.97% |           1      0.76%     84.73% |           1      0.76%     85.50% |           1      0.76%     86.26% |           1      0.76%     87.02% |           1      0.76%     87.79% |           1      0.76%     88.55% |           1      0.76%     89.31% |           1      0.76%     90.08% |           1      0.76%     90.84% |           2      1.53%     92.37% |           1      0.76%     93.13% |           1      0.76%     93.89% |           1      0.76%     94.66% |           7      5.34%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          131                      
system.ruby.L1Cache_Controller.M.Load    |        8426     77.35%     77.35% |         162      1.49%     78.83% |         190      1.74%     80.58% |         165      1.51%     82.09% |         179      1.64%     83.73% |         216      1.98%     85.72% |         171      1.57%     87.29% |         160      1.47%     88.76% |         165      1.51%     90.27% |         184      1.69%     91.96% |         165      1.51%     93.47% |          72      0.66%     94.13% |         171      1.57%     95.70% |         163      1.50%     97.20% |         169      1.55%     98.75% |         136      1.25%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        10894                      
system.ruby.L1Cache_Controller.M.Store   |       13494     88.75%     88.75% |         112      0.74%     89.48% |         123      0.81%     90.29% |         116      0.76%     91.06% |         117      0.77%     91.83% |         131      0.86%     92.69% |         113      0.74%     93.43% |         114      0.75%     94.18% |         114      0.75%     94.93% |         120      0.79%     95.72% |         115      0.76%     96.47% |          89      0.59%     97.06% |         116      0.76%     97.82% |         116      0.76%     98.59% |         114      0.75%     99.34% |         101      0.66%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15205                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5521     95.65%     95.65% |          15      0.26%     95.91% |          14      0.24%     96.15% |          14      0.24%     96.40% |          18      0.31%     96.71% |          16      0.28%     96.99% |          16      0.28%     97.26% |          17      0.29%     97.56% |          16      0.28%     97.83% |          18      0.31%     98.15% |          18      0.31%     98.46% |          18      0.31%     98.77% |          15      0.26%     99.03% |          16      0.28%     99.31% |          19      0.33%     99.64% |          21      0.36%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5772                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4435     86.98%     86.98% |          44      0.86%     87.84% |          44      0.86%     88.70% |          44      0.86%     89.57% |          44      0.86%     90.43% |          44      0.86%     91.29% |          44      0.86%     92.16% |          44      0.86%     93.02% |          44      0.86%     93.88% |          44      0.86%     94.74% |          44      0.86%     95.61% |          46      0.90%     96.51% |          44      0.86%     97.37% |          44      0.86%     98.23% |          44      0.86%     99.10% |          46      0.90%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5099                      
system.ruby.L1Cache_Controller.NP.Inv    |        1338     89.32%     89.32% |          14      0.93%     90.25% |          13      0.87%     91.12% |          12      0.80%     91.92% |          11      0.73%     92.66% |          12      0.80%     93.46% |          11      0.73%     94.19% |          11      0.73%     94.93% |          11      0.73%     95.66% |          11      0.73%     96.40% |          11      0.73%     97.13% |          11      0.73%     97.86% |          13      0.87%     98.73% |          11      0.73%     99.47% |           7      0.47%     99.93% |           1      0.07%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         1498                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3887     93.24%     93.24% |          18      0.43%     93.67% |          17      0.41%     94.08% |          18      0.43%     94.51% |          20      0.48%     94.99% |          19      0.46%     95.44% |          20      0.48%     95.92% |          19      0.46%     96.38% |          18      0.43%     96.81% |          21      0.50%     97.31% |          20      0.48%     97.79% |          18      0.43%     98.22% |          18      0.43%     98.66% |          18      0.43%     99.09% |          19      0.46%     99.54% |          19      0.46%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4169                      
system.ruby.L1Cache_Controller.NP.Store  |        1618     85.25%     85.25% |          19      1.00%     86.25% |          18      0.95%     87.20% |          18      0.95%     88.15% |          19      1.00%     89.15% |          19      1.00%     90.15% |          19      1.00%     91.15% |          19      1.00%     92.15% |          19      1.00%     93.15% |          19      1.00%     94.15% |          19      1.00%     95.15% |          19      1.00%     96.15% |          18      0.95%     97.10% |          18      0.95%     98.05% |          18      0.95%     99.00% |          19      1.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1898                      
system.ruby.L1Cache_Controller.S.Ifetch  |      119757     83.87%     83.87% |        1468      1.03%     84.90% |        1629      1.14%     86.04% |        1538      1.08%     87.12% |        1574      1.10%     88.22% |        1828      1.28%     89.50% |        1538      1.08%     90.58% |        1471      1.03%     91.61% |        1522      1.07%     92.67% |        1666      1.17%     93.84% |        1502      1.05%     94.89% |         932      0.65%     95.55% |        1538      1.08%     96.62% |        1520      1.06%     97.69% |        1538      1.08%     98.76% |        1764      1.24%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       142785                      
system.ruby.L1Cache_Controller.S.Inv     |          26     10.61%     10.61% |          18      7.35%     17.96% |          15      6.12%     24.08% |          15      6.12%     30.20% |          16      6.53%     36.73% |          18      7.35%     44.08% |          17      6.94%     51.02% |          13      5.31%     56.33% |          15      6.12%     62.45% |          16      6.53%     68.98% |          13      5.31%     74.29% |          19      7.76%     82.04% |          11      4.49%     86.53% |          13      5.31%     91.84% |          10      4.08%     95.92% |          10      4.08%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          245                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4418     92.27%     92.27% |          25      0.52%     92.79% |          24      0.50%     93.30% |          24      0.50%     93.80% |          23      0.48%     94.28% |          24      0.50%     94.78% |          23      0.48%     95.26% |          23      0.48%     95.74% |          23      0.48%     96.22% |          23      0.48%     96.70% |          25      0.52%     97.22% |          27      0.56%     97.79% |          27      0.56%     98.35% |          26      0.54%     98.89% |          27      0.56%     99.46% |          26      0.54%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4788                      
system.ruby.L1Cache_Controller.S.LL      |           1      5.88%      5.88% |           0      0.00%      5.88% |           1      5.88%     11.76% |           1      5.88%     17.65% |           1      5.88%     23.53% |           1      5.88%     29.41% |           1      5.88%     35.29% |           1      5.88%     41.18% |           0      0.00%     41.18% |           1      5.88%     47.06% |           1      5.88%     52.94% |           1      5.88%     58.82% |           1      5.88%     64.71% |           1      5.88%     70.59% |           1      5.88%     76.47% |           4     23.53%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           17                      
system.ruby.L1Cache_Controller.S.Load    |          35     19.34%     19.34% |           7      3.87%     23.20% |          12      6.63%     29.83% |           8      4.42%     34.25% |           8      4.42%     38.67% |           9      4.97%     43.65% |           9      4.97%     48.62% |          11      6.08%     54.70% |           8      4.42%     59.12% |          11      6.08%     65.19% |          11      6.08%     71.27% |           5      2.76%     74.03% |          15      8.29%     82.32% |           9      4.97%     87.29% |          11      6.08%     93.37% |          12      6.63%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          181                      
system.ruby.L1Cache_Controller.S.Store   |           2      8.33%      8.33% |           1      4.17%     12.50% |           1      4.17%     16.67% |           1      4.17%     20.83% |           1      4.17%     25.00% |           1      4.17%     29.17% |           1      4.17%     33.33% |           1      4.17%     37.50% |           1      4.17%     41.67% |           1      4.17%     45.83% |           2      8.33%     54.17% |           2      8.33%     62.50% |           2      8.33%     70.83% |           1      4.17%     75.00% |           2      8.33%     83.33% |           4     16.67%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           24                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      4.17%      4.17% |           0      0.00%      4.17% |           1      4.17%      8.33% |           3     12.50%     20.83% |           2      8.33%     29.17% |           1      4.17%     33.33% |           1      4.17%     37.50% |           1      4.17%     41.67% |           0      0.00%     41.67% |           1      4.17%     45.83% |           2      8.33%     54.17% |           2      8.33%     62.50% |           1      4.17%     66.67% |           1      4.17%     70.83% |           1      4.17%     75.00% |           6     25.00%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           24                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      4.76%      4.76% |           0      0.00%      4.76% |           1      4.76%      9.52% |           2      9.52%     19.05% |           2      9.52%     28.57% |           1      4.76%     33.33% |           1      4.76%     38.10% |           1      4.76%     42.86% |           0      0.00%     42.86% |           1      4.76%     47.62% |           2      9.52%     57.14% |           2      9.52%     66.67% |           1      4.76%     71.43% |           1      4.76%     76.19% |           1      4.76%     80.95% |           4     19.05%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           21                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            1                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      8.00%      8.00% |           1      4.00%     12.00% |           1      4.00%     16.00% |           1      4.00%     20.00% |           2      8.00%     28.00% |           1      4.00%     32.00% |           1      4.00%     36.00% |           1      4.00%     40.00% |           1      4.00%     44.00% |           1      4.00%     48.00% |           2      8.00%     56.00% |           2      8.00%     64.00% |           2      8.00%     72.00% |           1      4.00%     76.00% |           2      8.00%     84.00% |           4     16.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           25                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      8.00%      8.00% |           1      4.00%     12.00% |           1      4.00%     16.00% |           1      4.00%     20.00% |           2      8.00%     28.00% |           1      4.00%     32.00% |           1      4.00%     36.00% |           1      4.00%     40.00% |           1      4.00%     44.00% |           1      4.00%     48.00% |           2      8.00%     56.00% |           2      8.00%     64.00% |           2      8.00%     72.00% |           1      4.00%     76.00% |           2      8.00%     84.00% |           4     16.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           25                      
system.ruby.L1Cache_Controller.Store     |       16268     84.85%     84.85% |         191      1.00%     85.85% |         204      1.06%     86.91% |         196      1.02%     87.94% |         199      1.04%     88.97% |         219      1.14%     90.12% |         196      1.02%     91.14% |         190      0.99%     92.13% |         195      1.02%     93.15% |         205      1.07%     94.22% |         193      1.01%     95.22% |         145      0.76%     95.98% |         196      1.02%     97.00% |         194      1.01%     98.01% |         196      1.02%     99.04% |         185      0.96%    100.00%
system.ruby.L1Cache_Controller.Store::total        19172                      
system.ruby.L1Cache_Controller.Unlock    |         254     78.40%     78.40% |           4      1.23%     79.63% |           4      1.23%     80.86% |           4      1.23%     82.10% |           4      1.23%     83.33% |           4      1.23%     84.57% |           4      1.23%     85.80% |           4      1.23%     87.04% |           4      1.23%     88.27% |           4      1.23%     89.51% |           4      1.23%     90.74% |           6      1.85%     92.59% |           4      1.23%     93.83% |           4      1.23%     95.06% |           4      1.23%     96.30% |          12      3.70%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          324                      
system.ruby.L1Cache_Controller.WB_Ack    |        5521     95.65%     95.65% |          15      0.26%     95.91% |          14      0.24%     96.15% |          14      0.24%     96.40% |          18      0.31%     96.71% |          16      0.28%     96.99% |          16      0.28%     97.26% |          17      0.29%     97.56% |          16      0.28%     97.83% |          18      0.31%     98.15% |          18      0.31%     98.46% |          18      0.31%     98.77% |          15      0.26%     99.03% |          16      0.28%     99.31% |          19      0.33%     99.64% |          21      0.36%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5772                      
system.ruby.L2Cache_Controller.Ack       |           0      0.00%      0.00% |           0      0.00%      0.00% |          25     13.66%     13.66% |           1      0.55%     14.21% |           0      0.00%     14.21% |           1      0.55%     14.75% |           8      4.37%     19.13% |           5      2.73%     21.86% |          13      7.10%     28.96% |           0      0.00%     28.96% |          27     14.75%     43.72% |          61     33.33%     77.05% |           6      3.28%     80.33% |          18      9.84%     90.16% |           9      4.92%     95.08% |           9      4.92%    100.00%
system.ruby.L2Cache_Controller.Ack::total          183                      
system.ruby.L2Cache_Controller.Ack_all   |         118      6.86%      6.86% |         119      6.92%     13.79% |          84      4.89%     18.67% |          63      3.66%     22.34% |          59      3.43%     25.77% |          74      4.30%     30.08% |         134      7.80%     37.87% |         154      8.96%     46.83% |          75      4.36%     51.19% |          72      4.19%     55.38% |         128      7.45%     62.83% |         173     10.06%     72.89% |         166      9.66%     82.55% |          86      5.00%     87.55% |         133      7.74%     95.29% |          81      4.71%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         1719                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         369      5.24%      5.24% |         570      8.10%     13.34% |         350      4.97%     18.31% |         407      5.78%     24.09% |         584      8.29%     32.38% |         483      6.86%     39.24% |         241      3.42%     42.66% |         296      4.20%     46.87% |         218      3.10%     49.96% |         206      2.93%     52.89% |         332      4.72%     57.61% |         730     10.37%     67.97% |        1055     14.98%     82.96% |         570      8.10%     91.05% |         369      5.24%     96.29% |         261      3.71%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         7041                      
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     31.82%     31.82% |          15     68.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean::total           22                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          84      6.19%      6.19% |          79      5.83%     12.02% |          75      5.53%     17.55% |          32      2.36%     19.91% |          33      2.43%     22.35% |          31      2.29%     24.63% |          43      3.17%     27.80% |          43      3.17%     30.97% |          34      2.51%     33.48% |          33      2.43%     35.91% |          80      5.90%     41.81% |         421     31.05%     72.86% |         117      8.63%     81.49% |          70      5.16%     86.65% |         102      7.52%     94.17% |          79      5.83%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total         1356                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     28.57%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           5     71.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            7                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           1      7.14%      7.14% |           2     14.29%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           3     21.43%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           3     21.43%     78.57% |           3     21.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           14                      
system.ruby.L2Cache_Controller.IS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L2_Replacement_clean::total            8                      
system.ruby.L2Cache_Controller.IS.Mem_Data |         123      7.67%      7.67% |         121      7.54%     15.21% |          92      5.74%     20.95% |          70      4.36%     25.31% |          64      3.99%     29.30% |          81      5.05%     34.35% |         143      8.92%     43.27% |         162     10.10%     53.37% |          82      5.11%     58.48% |          79      4.93%     63.40% |         111      6.92%     70.32% |         105      6.55%     76.87% |          84      5.24%     82.11% |          80      4.99%     87.09% |         125      7.79%     94.89% |          82      5.11%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1604                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           3     60.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            5                      
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     12.82%     12.82% |          34     87.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean::total           39                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          90      6.98%      6.98% |          91      7.05%     14.03% |          50      3.88%     17.91% |          37      2.87%     20.78% |          37      2.87%     23.64% |          28      2.17%     25.81% |          21      1.63%     27.44% |          50      3.88%     31.32% |          30      2.33%     33.64% |          35      2.71%     36.36% |          71      5.50%     41.86% |         110      8.53%     50.39% |         470     36.43%     86.82% |          54      4.19%     91.01% |          82      6.36%     97.36% |          34      2.64%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         1290                      
system.ruby.L2Cache_Controller.I_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |          25     14.12%     14.12% |           0      0.00%     14.12% |           0      0.00%     14.12% |           0      0.00%     14.12% |           8      4.52%     18.64% |           5      2.82%     21.47% |          12      6.78%     28.25% |           0      0.00%     28.25% |          27     15.25%     43.50% |          61     34.46%     77.97% |           6      3.39%     81.36% |          16      9.04%     90.40% |           9      5.08%     95.48% |           8      4.52%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total          177                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         116      7.73%      7.73% |         117      7.79%     15.52% |          83      5.53%     21.05% |          62      4.13%     25.18% |          59      3.93%     29.11% |          73      4.86%     33.98% |         134      8.93%     42.90% |         154     10.26%     53.16% |          74      4.93%     58.09% |          71      4.73%     62.82% |         104      6.93%     69.75% |         101      6.73%     76.48% |          82      5.46%     81.95% |          75      5.00%     86.94% |         121      8.06%     95.00% |          75      5.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1501                      
system.ruby.L2Cache_Controller.I_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GETS::total            3                      
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR::total            3                      
system.ruby.L2Cache_Controller.L1_GETS   |         234      4.71%      4.71% |         422      8.50%     13.22% |         224      4.51%     17.73% |         318      6.41%     24.13% |         505     10.17%     34.31% |         356      7.17%     41.48% |         149      3.00%     44.48% |         197      3.97%     48.45% |         123      2.48%     50.93% |         145      2.92%     53.85% |         248      5.00%     58.84% |         343      6.91%     65.75% |         924     18.61%     84.37% |         428      8.62%     92.99% |         152      3.06%     96.05% |         196      3.95%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4964                      
system.ruby.L2Cache_Controller.L1_GETX   |         141      5.46%      5.46% |         164      6.35%     11.80% |         126      4.88%     16.68% |          90      3.48%     20.16% |          79      3.06%     23.22% |         128      4.95%     28.17% |          92      3.56%     31.73% |         115      4.45%     36.18% |          96      3.72%     39.90% |          61      2.36%     42.26% |         100      3.87%     46.13% |         546     21.13%     67.26% |         261     10.10%     77.36% |         144      5.57%     82.93% |         218      8.44%     91.37% |         223      8.63%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2584                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         286      5.53%      5.53% |         270      5.22%     10.75% |         486      9.40%     20.15% |         209      4.04%     24.20% |         159      3.08%     27.27% |         448      8.67%     35.94% |         283      5.47%     41.41% |         316      6.11%     47.52% |         289      5.59%     53.11% |         317      6.13%     59.25% |         298      5.76%     65.01% |         282      5.45%     70.46% |         195      3.77%     74.24% |         470      9.09%     83.33% |         572     11.06%     94.39% |         290      5.61%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5170                      
system.ruby.L2Cache_Controller.L1_PUTX   |         323      5.60%      5.60% |         539      9.34%     14.93% |         289      5.01%     19.94% |         403      6.98%     26.92% |         572      9.91%     36.83% |         476      8.25%     45.08% |         234      4.05%     49.13% |         285      4.94%     54.07% |         214      3.71%     57.78% |         201      3.48%     61.26% |         291      5.04%     66.30% |         287      4.97%     71.28% |         568      9.84%     81.12% |         531      9.20%     90.32% |         342      5.93%     96.24% |         217      3.76%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5772                      
system.ruby.L2Cache_Controller.L1_UPGRADE |           8     19.51%     19.51% |           0      0.00%     19.51% |          15     36.59%     56.10% |           0      0.00%     56.10% |           0      0.00%     56.10% |           0      0.00%     56.10% |           0      0.00%     56.10% |           0      0.00%     56.10% |           0      0.00%     56.10% |           0      0.00%     56.10% |           0      0.00%     56.10% |           1      2.44%     58.54% |           0      0.00%     58.54% |           0      0.00%     58.54% |           0      0.00%     58.54% |          17     41.46%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           41                      
system.ruby.L2Cache_Controller.L2_Replacement |          92      9.78%      9.78% |          75      7.97%     17.75% |          68      7.23%     24.97% |          36      3.83%     28.80% |          31      3.29%     32.09% |          28      2.98%     35.07% |          44      4.68%     39.74% |          40      4.25%     44.00% |          31      3.29%     47.29% |          36      3.83%     51.12% |          73      7.76%     58.87% |          58      6.16%     65.04% |          72      7.65%     72.69% |          70      7.44%     80.13% |         105     11.16%     91.29% |          82      8.71%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total          941                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |         189      5.81%      5.81% |         200      6.15%     11.97% |         133      4.09%     16.06% |          87      2.68%     18.73% |          87      2.68%     21.41% |          96      2.95%     24.36% |         147      4.52%     28.88% |         199      6.12%     35.00% |          99      3.05%     38.05% |          95      2.92%     40.97% |         173      5.32%     46.29% |         642     19.75%     66.04% |         701     21.56%     87.60% |         118      3.63%     91.23% |         188      5.78%     97.02% |          97      2.98%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total         3251                      
system.ruby.L2Cache_Controller.M.L1_GETS |         133      4.01%      4.01% |         315      9.51%     13.52% |         159      4.80%     18.32% |         280      8.45%     26.77% |         468     14.13%     40.90% |         327      9.87%     50.77% |         128      3.86%     54.63% |         131      3.95%     58.59% |          92      2.78%     61.36% |         110      3.32%     64.68% |         161      4.86%     69.54% |         169      5.10%     74.65% |         329      9.93%     84.58% |         372     11.23%     95.80% |          69      2.08%     97.89% |          70      2.11%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3313                      
system.ruby.L2Cache_Controller.M.L1_GETX |          39      3.96%      3.96% |          72      7.32%     11.28% |          51      5.18%     16.46% |          55      5.59%     22.05% |          39      3.96%     26.02% |          94      9.55%     35.57% |          47      4.78%     40.35% |          72      7.32%     47.66% |          61      6.20%     53.86% |          28      2.85%     56.71% |          20      2.03%     58.74% |          30      3.05%     61.79% |         141     14.33%     76.12% |          74      7.52%     83.64% |         116     11.79%     95.43% |          45      4.57%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total          984                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          89     10.30%     10.30% |          74      8.56%     18.87% |          54      6.25%     25.12% |          35      4.05%     29.17% |          31      3.59%     32.75% |          27      3.12%     35.88% |          43      4.98%     40.86% |          40      4.63%     45.49% |          30      3.47%     48.96% |          34      3.94%     52.89% |          72      8.33%     61.23% |          57      6.60%     67.82% |          55      6.37%     74.19% |          52      6.02%     80.21% |          96     11.11%     91.32% |          75      8.68%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total          864                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          56     10.73%     10.73% |          71     13.60%     24.33% |          23      4.41%     28.74% |          25      4.79%     33.52% |          28      5.36%     38.89% |          23      4.41%     43.30% |          11      2.11%     45.40% |          37      7.09%     52.49% |          25      4.79%     57.28% |          24      4.60%     61.88% |          30      5.75%     67.62% |          27      5.17%     72.80% |          38      7.28%     80.08% |          28      5.36%     85.44% |          55     10.54%     95.98% |          21      4.02%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total          522                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      0.49%      0.49% |           1      0.49%      0.98% |           1      0.49%      1.46% |           0      0.00%      1.46% |           0      0.00%      1.46% |           0      0.00%      1.46% |           0      0.00%      1.46% |           0      0.00%      1.46% |           0      0.00%      1.46% |           0      0.00%      1.46% |          24     11.71%     13.17% |          72     35.12%     48.29% |          84     40.98%     89.27% |           9      4.39%     93.66% |          12      5.85%     99.51% |           1      0.49%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          205                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     36.84%     36.84% |          24     63.16%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total           38                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8     88.89%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETX::total            9                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          16      1.93%      1.93% |          11      1.32%      3.25% |          26      3.13%      6.38% |           0      0.00%      6.38% |           0      0.00%      6.38% |           0      0.00%      6.38% |           2      0.24%      6.62% |           8      0.96%      7.58% |           0      0.00%      7.58% |           0      0.00%      7.58% |          15      1.81%      9.39% |         366     44.04%     53.43% |         381     45.85%     99.28% |           6      0.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          831                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          10     17.86%     17.86% |           1      1.79%     19.64% |          15     26.79%     46.43% |           1      1.79%     48.21% |           0      0.00%     48.21% |           1      1.79%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      1.79%     51.79% |           0      0.00%     51.79% |           0      0.00%     51.79% |           1      1.79%     53.57% |           0      0.00%     53.57% |           2      3.57%     57.14% |           1      1.79%     58.93% |          23     41.07%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           56                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          14     25.93%     25.93% |          13     24.07%     50.00% |           0      0.00%     50.00% |           3      5.56%     55.56% |           7     12.96%     68.52% |           3      5.56%     74.07% |           2      3.70%     77.78% |           0      0.00%     77.78% |           1      1.85%     79.63% |           0      0.00%     79.63% |           0      0.00%     79.63% |           0      0.00%     79.63% |           0      0.00%     79.63% |           0      0.00%     79.63% |           0      0.00%     79.63% |          11     20.37%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           54                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         323      5.60%      5.60% |         539      9.34%     14.93% |         289      5.01%     19.94% |         403      6.98%     26.92% |         572      9.91%     36.83% |         476      8.25%     45.08% |         234      4.05%     49.13% |         285      4.94%     54.07% |         214      3.71%     57.78% |         201      3.48%     61.26% |         291      5.04%     66.30% |         287      4.97%     71.28% |         568      9.84%     81.12% |         531      9.20%     90.32% |         342      5.93%     96.24% |         217      3.76%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5772                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           3      4.23%      4.23% |           1      1.41%      5.63% |          14     19.72%     25.35% |           0      0.00%     25.35% |           0      0.00%     25.35% |           0      0.00%     25.35% |           1      1.41%     26.76% |           0      0.00%     26.76% |           0      0.00%     26.76% |           2      2.82%     29.58% |           1      1.41%     30.99% |           1      1.41%     32.39% |          17     23.94%     56.34% |          16     22.54%     78.87% |           9     12.68%     91.55% |           6      8.45%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           71                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          17      1.64%      1.64% |          12      1.16%      2.79% |          27      2.60%      5.39% |           0      0.00%      5.39% |           0      0.00%      5.39% |           0      0.00%      5.39% |           2      0.19%      5.59% |           8      0.77%      6.36% |           0      0.00%      6.36% |           0      0.00%      6.36% |          39      3.76%     10.12% |         439     42.29%     52.41% |         466     44.89%     97.30% |          15      1.45%     98.75% |          12      1.16%     99.90% |           1      0.10%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total         1038                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           1     14.29%     14.29% |           1     14.29%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           4     57.14%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total            7                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           2      3.12%      3.12% |           0      0.00%      3.12% |          14     21.88%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1      1.56%     26.56% |           0      0.00%     26.56% |           0      0.00%     26.56% |           1      1.56%     28.12% |           1      1.56%     29.69% |           1      1.56%     31.25% |          17     26.56%     57.81% |          16     25.00%     82.81% |           9     14.06%     96.88% |           2      3.12%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           64                      
system.ruby.L2Cache_Controller.MT_IB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           4     16.67%     16.67% |           0      0.00%     16.67% |           3     12.50%     29.17% |           0      0.00%     29.17% |           0      0.00%     29.17% |           0      0.00%     29.17% |           0      0.00%     29.17% |           0      0.00%     29.17% |           0      0.00%     29.17% |           0      0.00%     29.17% |           0      0.00%     29.17% |           1      4.17%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |          16     66.67%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           24                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            6                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           1      4.76%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |           0      0.00%      4.76% |          20     95.24%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           21                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           1      4.17%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |          23     95.83%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           24                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           5     16.67%     16.67% |           1      3.33%     20.00% |           3     10.00%     30.00% |           1      3.33%     33.33% |           0      0.00%     33.33% |           1      3.33%     36.67% |           0      0.00%     36.67% |           0      0.00%     36.67% |           0      0.00%     36.67% |           0      0.00%     36.67% |           0      0.00%     36.67% |           1      3.33%     40.00% |           0      0.00%     40.00% |           1      3.33%     43.33% |           1      3.33%     46.67% |          16     53.33%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           30                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |           5     20.83%     20.83% |           0      0.00%     20.83% |          12     50.00%     70.83% |           0      0.00%     70.83% |           0      0.00%     70.83% |           0      0.00%     70.83% |           0      0.00%     70.83% |           0      0.00%     70.83% |           0      0.00%     70.83% |           0      0.00%     70.83% |           0      0.00%     70.83% |           0      0.00%     70.83% |           0      0.00%     70.83% |           0      0.00%     70.83% |           0      0.00%     70.83% |           7     29.17%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           24                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            2                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         360      5.15%      5.15% |         570      8.15%     13.30% |         335      4.79%     18.09% |         407      5.82%     23.91% |         584      8.35%     32.26% |         483      6.91%     39.16% |         241      3.45%     42.61% |         296      4.23%     46.84% |         218      3.12%     49.96% |         206      2.95%     52.90% |         332      4.75%     57.65% |         729     10.42%     68.07% |        1055     15.08%     83.16% |         570      8.15%     91.31% |         369      5.28%     96.58% |         239      3.42%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6994                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           1      4.35%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |           0      0.00%      4.35% |          22     95.65%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           23                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           2      5.13%      5.13% |           0      0.00%      5.13% |           0      0.00%      5.13% |           0      0.00%      5.13% |           0      0.00%      5.13% |           0      0.00%      5.13% |           0      0.00%      5.13% |           0      0.00%      5.13% |           0      0.00%      5.13% |           0      0.00%      5.13% |           0      0.00%      5.13% |           0      0.00%      5.13% |           0      0.00%      5.13% |           0      0.00%      5.13% |           0      0.00%      5.13% |          37     94.87%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           39                      
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          55     45.45%     45.45% |          66     54.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean::total          121                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |           5     19.23%     19.23% |           0      0.00%     19.23% |          12     46.15%     65.38% |           0      0.00%     65.38% |           0      0.00%     65.38% |           0      0.00%     65.38% |           0      0.00%     65.38% |           0      0.00%     65.38% |           1      3.85%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           1      3.85%     73.08% |           0      0.00%     73.08% |           7     26.92%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           26                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          26     20.97%     20.97% |          98     79.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total          124                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          82     97.62%     97.62% |           2      2.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total           84                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            4                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |         281      7.04%      7.04% |         275      6.89%     13.93% |         201      5.04%     18.97% |         123      3.08%     22.06% |         118      2.96%     25.01% |         124      3.11%     28.12% |         191      4.79%     32.91% |         239      5.99%     38.90% |         130      3.26%     42.16% |         131      3.28%     45.44% |         246      6.17%     51.60% |         619     15.51%     67.12% |         652     16.34%     83.46% |         188      4.71%     88.17% |         293      7.34%     95.51% |         179      4.49%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total         3990                      
system.ruby.L2Cache_Controller.Mem_Ack   |         281      7.04%      7.04% |         275      6.89%     13.93% |         201      5.04%     18.97% |         123      3.08%     22.06% |         118      2.96%     25.01% |         124      3.11%     28.12% |         191      4.79%     32.91% |         239      5.99%     38.90% |         130      3.26%     42.16% |         131      3.28%     45.44% |         246      6.17%     51.60% |         619     15.51%     67.12% |         652     16.34%     83.46% |         188      4.71%     88.17% |         293      7.34%     95.51% |         179      4.49%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total         3990                      
system.ruby.L2Cache_Controller.Mem_Data  |         297      6.99%      6.99% |         291      6.85%     13.84% |         217      5.11%     18.94% |         139      3.27%     22.21% |         134      3.15%     25.36% |         140      3.29%     28.66% |         207      4.87%     33.53% |         255      6.00%     39.53% |         146      3.44%     42.96% |         147      3.46%     46.42% |         262      6.16%     52.59% |         636     14.96%     67.55% |         671     15.79%     83.34% |         204      4.80%     88.14% |         309      7.27%     95.41% |         195      4.59%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         4250                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          90      6.93%      6.93% |          91      7.01%     13.94% |          50      3.85%     17.80% |          37      2.85%     20.65% |          37      2.85%     23.50% |          28      2.16%     25.65% |          21      1.62%     27.27% |          51      3.93%     31.20% |          30      2.31%     33.51% |          35      2.70%     36.21% |          72      5.55%     41.76% |         113      8.71%     50.46% |         473     36.44%     86.90% |          54      4.16%     91.06% |          82      6.32%     97.38% |          34      2.62%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total         1298                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          84      6.17%      6.17% |          79      5.80%     11.98% |          75      5.51%     17.49% |          32      2.35%     19.84% |          33      2.42%     22.26% |          31      2.28%     24.54% |          43      3.16%     27.70% |          43      3.16%     30.86% |          34      2.50%     33.36% |          33      2.42%     35.78% |          80      5.88%     41.66% |         426     31.30%     72.96% |         117      8.60%     81.56% |          70      5.14%     86.70% |         102      7.49%     94.20% |          79      5.80%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1361                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         123      7.69%      7.69% |         121      7.57%     15.26% |          92      5.75%     21.01% |          70      4.38%     25.39% |          64      4.00%     29.39% |          81      5.07%     34.46% |         143      8.94%     43.40% |         161     10.07%     53.47% |          82      5.13%     58.60% |          79      4.94%     63.54% |         110      6.88%     70.42% |         102      6.38%     76.80% |          84      5.25%     82.05% |          80      5.00%     87.05% |         125      7.82%     94.87% |          82      5.13%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1599                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |          14     24.56%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |          12     21.05%     45.61% |           0      0.00%     45.61% |           0      0.00%     45.61% |          14     24.56%     70.18% |           9     15.79%     85.96% |           0      0.00%     85.96% |           0      0.00%     85.96% |           0      0.00%     85.96% |           8     14.04%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           57                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           6     85.71%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         163      4.59%      4.59% |         148      4.17%      8.76% |         392     11.04%     19.80% |         139      3.92%     23.72% |          95      2.68%     26.39% |         364     10.25%     36.65% |         138      3.89%     40.54% |         154      4.34%     44.87% |         207      5.83%     50.70% |         238      6.70%     57.41% |         184      5.18%     62.59% |         173      4.87%     67.46% |         111      3.13%     70.59% |         389     10.96%     81.55% |         447     12.59%     94.14% |         208      5.86%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3550                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |           8     20.00%     20.00% |           0      0.00%     20.00% |          15     37.50%     57.50% |           0      0.00%     57.50% |           0      0.00%     57.50% |           0      0.00%     57.50% |           0      0.00%     57.50% |           0      0.00%     57.50% |           0      0.00%     57.50% |           0      0.00%     57.50% |           0      0.00%     57.50% |           1      2.50%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |          16     40.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           40                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     33.33%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total            6                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         116      7.73%      7.73% |         117      7.79%     15.52% |          83      5.53%     21.05% |          62      4.13%     25.18% |          59      3.93%     29.11% |          73      4.86%     33.98% |         134      8.93%     42.90% |         154     10.26%     53.16% |          74      4.93%     58.09% |          71      4.73%     62.82% |         104      6.93%     69.75% |         101      6.73%     76.48% |          82      5.46%     81.95% |          75      5.00%     86.94% |         121      8.06%     95.00% |          75      5.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1501                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |           9     19.15%     19.15% |           0      0.00%     19.15% |          15     31.91%     51.06% |           0      0.00%     51.06% |           0      0.00%     51.06% |           0      0.00%     51.06% |           0      0.00%     51.06% |           0      0.00%     51.06% |           0      0.00%     51.06% |           0      0.00%     51.06% |           0      0.00%     51.06% |           1      2.13%     53.19% |           0      0.00%     53.19% |           0      0.00%     53.19% |           0      0.00%     53.19% |          22     46.81%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           47                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          17    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total           17                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          22    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           22                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.S_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     33.33%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total            6                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     33.33%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total            6                      
system.ruby.L2Cache_Controller.Unblock   |          10     17.86%     17.86% |           1      1.79%     19.64% |          15     26.79%     46.43% |           1      1.79%     48.21% |           0      0.00%     48.21% |           1      1.79%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      1.79%     51.79% |           0      0.00%     51.79% |           0      0.00%     51.79% |           1      1.79%     53.57% |           0      0.00%     53.57% |           2      3.57%     57.14% |           1      1.79%     58.93% |          23     41.07%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           56                      
system.ruby.L2Cache_Controller.WB_Data   |          27      2.86%      2.86% |          11      1.17%      4.03% |          55      5.83%      9.86% |           0      0.00%      9.86% |           0      0.00%      9.86% |           0      0.00%      9.86% |           3      0.32%     10.18% |           8      0.85%     11.03% |           0      0.00%     11.03% |           1      0.11%     11.13% |          16      1.70%     12.83% |         368     39.02%     51.86% |         398     42.21%     94.06% |          22      2.33%     96.39% |           9      0.95%     97.35% |          25      2.65%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total          943                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            8                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        19470                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       19470    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        19470                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        24201                      
system.ruby.LD.latency_hist_seqr::mean      17.423949                      
system.ruby.LD.latency_hist_seqr::gmean      2.240188                      
system.ruby.LD.latency_hist_seqr::stdev     53.873420                      
system.ruby.LD.latency_hist_seqr         |       24091     99.55%     99.55% |          71      0.29%     99.84% |          26      0.11%     99.95% |           5      0.02%     99.97% |           7      0.03%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         24201                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4731                      
system.ruby.LD.miss_latency_hist_seqr::mean    85.015219                      
system.ruby.LD.miss_latency_hist_seqr::gmean    61.922518                      
system.ruby.LD.miss_latency_hist_seqr::stdev    95.756530                      
system.ruby.LD.miss_latency_hist_seqr    |        4621     97.67%     97.67% |          71      1.50%     99.18% |          26      0.55%     99.73% |           5      0.11%     99.83% |           7      0.15%     99.98% |           1      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4731                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          261                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         261    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          261                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          347                      
system.ruby.Load_Linked.latency_hist_seqr::mean    47.069164                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.062011                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   156.249600                      
system.ruby.Load_Linked.latency_hist_seqr |         324     93.37%     93.37% |           6      1.73%     95.10% |           2      0.58%     95.68% |           2      0.58%     96.25% |           3      0.86%     97.12% |           3      0.86%     97.98% |           4      1.15%     99.14% |           2      0.58%     99.71% |           1      0.29%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          347                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           86                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   186.883721                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean    91.407234                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   270.340675                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          63     73.26%     73.26% |           6      6.98%     80.23% |           2      2.33%     82.56% |           2      2.33%     84.88% |           3      3.49%     88.37% |           3      3.49%     91.86% |           4      4.65%     96.51% |           2      2.33%     98.84% |           1      1.16%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           86                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        16479                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       16479    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        16479                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples        18833                      
system.ruby.ST.latency_hist_seqr::mean      16.050868                      
system.ruby.ST.latency_hist_seqr::gmean      1.759258                      
system.ruby.ST.latency_hist_seqr::stdev     53.863541                      
system.ruby.ST.latency_hist_seqr         |       17766     94.33%     94.33% |         999      5.30%     99.64% |          24      0.13%     99.77% |          12      0.06%     99.83% |          18      0.10%     99.93% |          10      0.05%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           4      0.02%    100.00%
system.ruby.ST.latency_hist_seqr::total         18833                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples         2354                      
system.ruby.ST.miss_latency_hist_seqr::mean   121.413339                      
system.ruby.ST.miss_latency_hist_seqr::gmean    91.778410                      
system.ruby.ST.miss_latency_hist_seqr::stdev   102.604454                      
system.ruby.ST.miss_latency_hist_seqr    |        1287     54.67%     54.67% |         999     42.44%     97.11% |          24      1.02%     98.13% |          12      0.51%     98.64% |          18      0.76%     99.41% |          10      0.42%     99.83% |           0      0.00%     99.83% |           0      0.00%     99.83% |           0      0.00%     99.83% |           4      0.17%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2354                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          330                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 32                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 319                       # delay histogram for all message
system.ruby.delayHist::samples                  57446                       # delay histogram for all message
system.ruby.delayHist::mean                 14.817829                       # delay histogram for all message
system.ruby.delayHist::gmean                12.750693                       # delay histogram for all message
system.ruby.delayHist::stdev                 9.856603                       # delay histogram for all message
system.ruby.delayHist                    |       53376     92.92%     92.92% |        3738      6.51%     99.42% |         265      0.46%     99.88% |          54      0.09%     99.98% |          11      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    57446                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         25214                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.775085                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.416968                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.423399                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        3762     14.92%     14.92% |       14788     58.65%     73.57% |        1680      6.66%     80.23% |        2216      8.79%     89.02% |        2642     10.48%     99.50% |         118      0.47%     99.97% |           6      0.02%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           25214                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           32                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          319                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         29261                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        15.161854                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       13.329046                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       10.298241                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |       28052     95.87%     95.87% |         894      3.06%     98.92% |         248      0.85%     99.77% |          54      0.18%     99.96% |          11      0.04%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           29261                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          2971                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        11.792326                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       10.316791                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        8.372009                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |        2602     87.58%     87.58% |         276      9.29%     96.87% |          47      1.58%     98.45% |          29      0.98%     99.43% |          13      0.44%     99.87% |           4      0.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            2971                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000866                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5559.550501                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.003047                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   548.503559                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001404                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.696776                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000810                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  6556.105137                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000928                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  7403.729350                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.002807                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   536.277787                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001511                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.615190                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000866                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  7927.869486                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000972                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  7495.365254                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.004774                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   554.229904                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001571                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.940664                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000911                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  8111.870313                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000949                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5435.748887                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.005249                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   542.240574                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001547                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.866058                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000900                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  5941.599145                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       179325                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      179325    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       179325                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36560                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30991                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5569                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       124196                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       119757                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4439                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.140297                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.588559                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.091961                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  4575.335568                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.001298                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  5830.203515                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.002640                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   973.161003                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.013553                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  8272.809608                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.028370                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62669.257667                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004855                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.764838                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses          467                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits          359                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses          108                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         1516                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         1468                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.001730                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   119.023333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000541                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   248.814375                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000185                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  1776.290805                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000261                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   234.703353                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000149                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  1957.410461                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000447                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 14885.114556                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   118.989738                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses          475                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits          368                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses          107                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         1550                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         1502                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.001767                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    48.048942                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000555                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   112.662183                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000182                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   936.712227                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000197                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    89.223653                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000154                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time   960.222308                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000447                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5871.874826                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    48.017093                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses          314                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits          219                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses          989                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits          932                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           57                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.001137                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    40.200905                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000567                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    95.314739                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000283                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   893.698975                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000255                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    79.311078                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000152                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   944.846045                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000670                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4892.121438                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000079                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    40.169056                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits          377                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses          108                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         1586                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         1538                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.001807                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    32.792651                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000506                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    73.847381                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   437.302527                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000192                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    56.341999                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000151                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time   685.556764                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000447                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3931.969819                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    32.753821                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses          479                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits          373                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses          106                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         1568                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         1520                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.001786                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    24.781440                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000524                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    66.470976                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000183                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   286.486532                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000220                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    43.748840                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000149                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   550.250067                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000447                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2877.048393                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000087                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    24.744355                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits          377                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          108                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         1583                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         1538                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.001805                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    17.004955                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000575                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    48.741776                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   198.219672                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000223                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    26.222953                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000152                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   436.870216                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000447                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1908.129031                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    16.969615                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses          459                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits          358                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          101                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         1813                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         1764                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.001983                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     9.853241                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000616                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    33.683562                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000268                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   176.091769                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000153                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    16.907226                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000161                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   275.897718                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001340                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time  1016.388145                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000085                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     9.817465                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses          511                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits          400                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses          111                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         1677                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         1629                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.001909                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   111.578866                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000520                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   232.383583                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  1978.678374                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   214.505171                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000152                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  2150.113638                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000447                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 14025.038067                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   111.547017                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits          374                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses          111                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         1586                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         1538                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.001807                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   103.603431                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000522                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   218.754664                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000189                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  2134.750834                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   198.401162                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000154                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  2177.493634                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000447                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 13012.615063                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time   103.571582                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses          495                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits          384                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses          111                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         1622                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         1574                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.001847                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    95.727035                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000614                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   205.878351                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000179                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  1467.571228                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000213                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   185.253475                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1355.715798                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000447                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11979.808453                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    95.691695                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses          563                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits          448                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses          115                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         1876                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         1828                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.002128                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    88.343213                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000574                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   192.199258                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000191                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  1442.524086                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000260                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   174.672934                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000157                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  1378.923061                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000447                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10967.832214                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    88.309619                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits          375                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses          110                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         1586                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         1538                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.001807                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    80.437585                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000548                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   172.282485                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  1212.595962                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000213                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   156.116959                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  1434.874171                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000447                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time 10020.525059                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    80.405299                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses          465                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits          359                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses          106                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         1518                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         1471                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.001730                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    72.649320                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000545                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   154.718641                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000185                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  1425.417035                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000181                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   139.343241                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000149                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1450.320207                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000447                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  9022.007584                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000087                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    72.617470                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses          481                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits          374                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses          107                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         1569                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         1522                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.001789                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    65.289494                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000541                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   142.149913                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000182                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time   898.868611                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000229                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   121.479663                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000148                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  1085.777860                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000447                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  8072.969219                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    65.254154                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses          517                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits          404                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses          113                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         1713                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         1666                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.001946                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    56.092875                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000599                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   124.925941                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time   954.357224                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000218                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   103.636154                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1015.981429                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000447                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6916.018071                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    56.059281                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000518                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.405819                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000152                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   478.996422                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000915                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  7055.804479                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          665                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          344                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          321                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001632                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   705.439438                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000632                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  7252.063900                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000331                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3176.027186                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000508                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   997.164096                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000126                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   466.600467                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001224                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  9152.254477                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses          855                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          549                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          306                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.002318                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   803.334428                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000608                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  7041.469643                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000498                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  4079.446766                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000457                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   998.386589                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000251                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   559.922654                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000862                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 11037.144659                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          645                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          379                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          266                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001732                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   686.190194                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000592                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  8022.603466                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000290                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time  6801.378505                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.001496                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time  1005.715874                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.001178                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   570.821252                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.011437                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 12810.938548                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          212                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses         1035                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          382                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          653                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           27                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.015444                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   851.327518                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.001620                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  8041.683029                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000638                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time  7901.216730                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.001795                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time  1006.110719                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.001140                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   541.598350                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.017556                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 11305.636282                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          240                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses         1255                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          581                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          674                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           41                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.024701                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   858.905083                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.001652                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  9802.941308                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000921                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time  5991.053815                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.857785                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000219                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   547.104367                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001414                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  9989.489695                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl13.L2cache.demand_accesses         1041                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          835                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          206                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.002442                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   808.904128                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000454                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  9763.357764                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000499                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time  6883.394164                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000539                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.707700                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000164                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   520.408911                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.001120                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 12411.114037                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          942                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          632                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          310                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.002274                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   751.187371                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000658                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  6889.475651                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time  7856.575677                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000340                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   998.055006                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000229                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   505.634723                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.014406                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 13227.097021                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          144                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          582                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          353                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          229                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           33                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001373                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   746.106740                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000427                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  7483.371571                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000248                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time  8548.135759                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000380                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time  1000.103401                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000245                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   505.808804                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000995                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  8954.002942                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          851                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          617                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          234                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001983                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   752.429497                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000508                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 10238.128253                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time  5057.821471                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000243                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.835081                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000063                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   495.747453                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000890                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 10348.280868                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          617                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          474                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001532                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   759.087327                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000285                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 10109.219399                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000356                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time  5977.184933                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000234                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.338613                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   458.515086                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001147                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  8733.460788                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          743                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          602                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          141                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001878                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   749.099273                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000271                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  8206.083846                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000510                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  4068.935162                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000244                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   999.005252                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000072                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   498.887453                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.001229                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  8312.825090                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          932                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          785                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          147                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.002197                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   772.431784                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000297                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  8113.496374                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000422                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time  5028.726403                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000361                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.184132                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000156                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   484.754616                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000691                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 10767.311004                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl6.L2cache.demand_accesses          523                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          313                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          210                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001297                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   726.434728                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000474                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  9117.168218                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000210                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time  5976.458504                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000445                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   991.787222                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000163                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   496.585135                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000797                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 10797.812242                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          628                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          369                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          259                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001585                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   700.856618                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000577                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  8362.407171                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000258                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time  6759.481295                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000255                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   999.494773                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000124                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time  1026.911420                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000630                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  8275.173880                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          508                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          360                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          148                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001176                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   690.845876                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  9082.629081                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000191                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time  4895.242138                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000257                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   999.335090                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   479.119456                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000632                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 10045.313811                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          523                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          376                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          147                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.001191                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   699.813441                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000306                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  8905.020771                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000180                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time  5868.585074                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         191659                      
system.ruby.latency_hist_seqr::mean          6.803036                      
system.ruby.latency_hist_seqr::gmean         1.305995                      
system.ruby.latency_hist_seqr::stdev        34.424174                      
system.ruby.latency_hist_seqr            |      191398     99.86%     99.86% |         136      0.07%     99.93% |          82      0.04%     99.98% |          11      0.01%     99.98% |          31      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           191659                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        12334                      
system.ruby.miss_latency_hist_seqr::mean    91.173828                      
system.ruby.miss_latency_hist_seqr::gmean    63.332445                      
system.ruby.miss_latency_hist_seqr::stdev   103.956340                      
system.ruby.miss_latency_hist_seqr       |       12073     97.88%     97.88% |         136      1.10%     98.99% |          82      0.66%     99.65% |          11      0.09%     99.74% |          31      0.25%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        12334                      
system.ruby.network.average_flit_latency    15.594432                      
system.ruby.network.average_flit_network_latency    11.963058                      
system.ruby.network.average_flit_queueing_latency     3.631374                      
system.ruby.network.average_flit_vnet_latency |   12.670934                       |   12.059038                       |    8.637763                      
system.ruby.network.average_flit_vqueue_latency |    4.469555                       |    3.572268                       |    1.586909                      
system.ruby.network.average_hops             2.877773                      
system.ruby.network.average_packet_latency    15.295329                      
system.ruby.network.average_packet_network_latency    11.646668                      
system.ruby.network.average_packet_queueing_latency     3.648661                      
system.ruby.network.average_packet_vnet_latency |   11.022255                       |   12.977660                       |    8.637763                      
system.ruby.network.average_packet_vqueue_latency |    5.568754                       |    2.980907                       |    1.586909                      
system.ruby.network.avg_link_utilization     0.650126                      
system.ruby.network.avg_vc_load          |    0.137446     21.14%     21.14% |    0.470909     72.43%     93.57% |    0.041771      6.43%    100.00%
system.ruby.network.avg_vc_load::total       0.650126                      
system.ruby.network.ext_in_link_utilization       152754                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       152726                      
system.ruby.network.flit_network_latency |      409740                       |     1330341                       |       86965                      
system.ruby.network.flit_queueing_latency |      144532                       |      394089                       |       15977                      
system.ruby.network.flits_injected       |       32338     21.17%     21.17% |      110353     72.24%     93.41% |       10068      6.59%    100.00%
system.ruby.network.flits_injected::total       152759                      
system.ruby.network.flits_received       |       32337     21.17%     21.17% |      110319     72.23%     93.41% |       10068      6.59%    100.00%
system.ruby.network.flits_received::total       152724                      
system.ruby.network.int_link_utilization       439577                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      246645                       |      431611                       |       86965                      
system.ruby.network.packet_queueing_latency |      124612                       |       99139                       |       15977                      
system.ruby.network.packets_injected     |       22378     34.05%     34.05% |       33269     50.63%     84.68% |       10068     15.32%    100.00%
system.ruby.network.packets_injected::total        65715                      
system.ruby.network.packets_received     |       22377     34.06%     34.06% |       33258     50.62%     84.68% |       10068     15.32%    100.00%
system.ruby.network.packets_received::total        65703                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       104795                      
system.ruby.network.routers00.buffer_writes       104795                      
system.ruby.network.routers00.crossbar_activity       104795                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity       104941                      
system.ruby.network.routers00.sw_output_arbiter_activity       104795                      
system.ruby.network.routers01.buffer_reads        49521                      
system.ruby.network.routers01.buffer_writes        49521                      
system.ruby.network.routers01.crossbar_activity        49521                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        49576                      
system.ruby.network.routers01.sw_output_arbiter_activity        49521                      
system.ruby.network.routers02.buffer_reads        35296                      
system.ruby.network.routers02.buffer_writes        35296                      
system.ruby.network.routers02.crossbar_activity        35295                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        35338                      
system.ruby.network.routers02.sw_output_arbiter_activity        35295                      
system.ruby.network.routers03.buffer_reads        25401                      
system.ruby.network.routers03.buffer_writes        25401                      
system.ruby.network.routers03.crossbar_activity        25399                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        25474                      
system.ruby.network.routers03.sw_output_arbiter_activity        25399                      
system.ruby.network.routers04.buffer_reads        61373                      
system.ruby.network.routers04.buffer_writes        61373                      
system.ruby.network.routers04.crossbar_activity        61373                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        61594                      
system.ruby.network.routers04.sw_output_arbiter_activity        61373                      
system.ruby.network.routers05.buffer_reads        25744                      
system.ruby.network.routers05.buffer_writes        25744                      
system.ruby.network.routers05.crossbar_activity        25744                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        25764                      
system.ruby.network.routers05.sw_output_arbiter_activity        25744                      
system.ruby.network.routers06.buffer_reads        20262                      
system.ruby.network.routers06.buffer_writes        20262                      
system.ruby.network.routers06.crossbar_activity        20262                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        20320                      
system.ruby.network.routers06.sw_output_arbiter_activity        20262                      
system.ruby.network.routers07.buffer_reads        20590                      
system.ruby.network.routers07.buffer_writes        20590                      
system.ruby.network.routers07.crossbar_activity        20590                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        20710                      
system.ruby.network.routers07.sw_output_arbiter_activity        20590                      
system.ruby.network.routers08.buffer_reads        46512                      
system.ruby.network.routers08.buffer_writes        46512                      
system.ruby.network.routers08.crossbar_activity        46511                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        47117                      
system.ruby.network.routers08.sw_output_arbiter_activity        46511                      
system.ruby.network.routers09.buffer_reads        23114                      
system.ruby.network.routers09.buffer_writes        23114                      
system.ruby.network.routers09.crossbar_activity        23114                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        23187                      
system.ruby.network.routers09.sw_output_arbiter_activity        23114                      
system.ruby.network.routers10.buffer_reads        24047                      
system.ruby.network.routers10.buffer_writes        24047                      
system.ruby.network.routers10.crossbar_activity        24047                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        24141                      
system.ruby.network.routers10.sw_output_arbiter_activity        24047                      
system.ruby.network.routers11.buffer_reads        27908                      
system.ruby.network.routers11.buffer_writes        27908                      
system.ruby.network.routers11.crossbar_activity        27904                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        28697                      
system.ruby.network.routers11.sw_output_arbiter_activity        27904                      
system.ruby.network.routers12.buffer_reads        44586                      
system.ruby.network.routers12.buffer_writes        44586                      
system.ruby.network.routers12.crossbar_activity        44584                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        45462                      
system.ruby.network.routers12.sw_output_arbiter_activity        44584                      
system.ruby.network.routers13.buffer_reads        32415                      
system.ruby.network.routers13.buffer_writes        32415                      
system.ruby.network.routers13.crossbar_activity        32415                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        32496                      
system.ruby.network.routers13.sw_output_arbiter_activity        32415                      
system.ruby.network.routers14.buffer_reads        27608                      
system.ruby.network.routers14.buffer_writes        27608                      
system.ruby.network.routers14.crossbar_activity        27608                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        27708                      
system.ruby.network.routers14.sw_output_arbiter_activity        27608                      
system.ruby.network.routers15.buffer_reads        23150                      
system.ruby.network.routers15.buffer_writes        23150                      
system.ruby.network.routers15.crossbar_activity        23148                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        23432                      
system.ruby.network.routers15.sw_output_arbiter_activity        23148                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       191675                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      191675    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       191675                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    573009500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
