

================================================================
== Vivado HLS Report for 'crypto_sign_ed25519_8'
================================================================
* Date:           Sat Jun  3 22:30:21 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.01|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  388|  388|  388|  388|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   60|   60|         2|          -|          -|    30|    no    |
        |- Loop 2     |   64|   64|         2|          -|          -|    32|    no    |
        |- Loop 3     |  260|  260|        65|          -|          -|     4|    no    |
        | + Loop 3.1  |   62|   62|         2|          -|          -|    31|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     261|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     242|    -|
|Register         |        -|      -|      69|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      1|      69|     503|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +----------------------------+----------------------+--------------+
    |          Instance          |        Module        |  Expression  |
    +----------------------------+----------------------+--------------+
    |crypto_sign_mac_mpcA_x_U68  |crypto_sign_mac_mpcA  | i0 * i1 + i2 |
    +----------------------------+----------------------+--------------+

    * Memory: 
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |t_U    |crypto_sign_ed255ocq  |        2|  0|   0|    32|   32|     1|         1024|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                      |        2|  0|   0|    32|   32|     1|         1024|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_23_fu_258_p2         |     +    |      0|  0|  15|           5|           1|
    |i_24_fu_277_p2         |     +    |      0|  0|  15|           6|           1|
    |i_25_fu_337_p2         |     +    |      0|  0|  15|           5|           1|
    |rep_fu_302_p2          |     +    |      0|  0|  11|           3|           1|
    |t_d1                   |     +    |      0|  0|  39|          32|           8|
    |tmp_743_fu_264_p2      |     +    |      0|  0|  39|          32|           9|
    |tmp_761_i_fu_371_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_233_p2          |     +    |      0|  0|  39|          32|           9|
    |tmp_745_fu_289_p2      |     -    |      0|  0|  39|          32|          32|
    |exitcond1_fu_247_p2    |   icmp   |      0|  0|   2|           5|           2|
    |exitcond1_i_fu_296_p2  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_271_p2     |   icmp   |      0|  0|   4|           6|           7|
    |exitcond_i_fu_331_p2   |   icmp   |      0|  0|   2|           5|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 261|         198|         109|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  50|         11|    1|         11|
    |i_1_reg_200    |   9|          2|    6|         12|
    |i_i_reg_222    |   9|          2|    5|         10|
    |i_reg_189      |   9|          2|    5|         10|
    |r_v_address0   |  33|          6|    5|         30|
    |r_v_address1   |  27|          5|    5|         25|
    |r_v_d0         |  21|          4|   32|        128|
    |r_v_d1         |  15|          3|   32|         96|
    |rep_i_reg_211  |   9|          2|    3|          6|
    |t_address0     |  15|          3|    5|         15|
    |t_address1     |  15|          3|    5|         15|
    |t_d0           |  15|          3|   32|         96|
    |x_v_address0   |  15|          3|    5|         15|
    +---------------+----+-----------+-----+-----------+
    |Total          | 242|         49|  141|        469|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  10|   0|   10|          0|
    |i_1_reg_200         |   6|   0|    6|          0|
    |i_23_reg_415        |   5|   0|    5|          0|
    |i_24_reg_423        |   6|   0|    6|          0|
    |i_25_reg_466        |   5|   0|    5|          0|
    |i_i_reg_222         |   5|   0|    5|          0|
    |i_reg_189           |   5|   0|    5|          0|
    |r_v_addr_4_reg_471  |   5|   0|    5|          0|
    |r_v_addr_5_reg_477  |   5|   0|    5|          0|
    |rep_i_reg_211       |   3|   0|    3|          0|
    |rep_reg_458         |   3|   0|    3|          0|
    |tmp_742_reg_405     |   5|   0|   64|         59|
    |tmp_744_reg_428     |   6|   0|   64|         58|
    +--------------------+----+----+-----+-----------+
    |Total               |  69|   0|  186|        117|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------+-----+-----+------------+------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.8 | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.8 | return value |
|ap_start      |  in |    1| ap_ctrl_hs | crypto_sign_ed25519_.8 | return value |
|ap_done       | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.8 | return value |
|ap_idle       | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.8 | return value |
|ap_ready      | out |    1| ap_ctrl_hs | crypto_sign_ed25519_.8 | return value |
|r_v_address0  | out |    5|  ap_memory |           r_v          |     array    |
|r_v_ce0       | out |    1|  ap_memory |           r_v          |     array    |
|r_v_we0       | out |    1|  ap_memory |           r_v          |     array    |
|r_v_d0        | out |   32|  ap_memory |           r_v          |     array    |
|r_v_q0        |  in |   32|  ap_memory |           r_v          |     array    |
|r_v_address1  | out |    5|  ap_memory |           r_v          |     array    |
|r_v_ce1       | out |    1|  ap_memory |           r_v          |     array    |
|r_v_we1       | out |    1|  ap_memory |           r_v          |     array    |
|r_v_d1        | out |   32|  ap_memory |           r_v          |     array    |
|r_v_q1        |  in |   32|  ap_memory |           r_v          |     array    |
|x_v_address0  | out |    5|  ap_memory |           x_v          |     array    |
|x_v_ce0       | out |    1|  ap_memory |           x_v          |     array    |
|x_v_q0        |  in |   32|  ap_memory |           x_v          |     array    |
|x_v_address1  | out |    5|  ap_memory |           x_v          |     array    |
|x_v_ce1       | out |    1|  ap_memory |           x_v          |     array    |
|x_v_q1        |  in |   32|  ap_memory |           x_v          |     array    |
|y_v_address0  | out |    5|  ap_memory |           y_v          |     array    |
|y_v_ce0       | out |    1|  ap_memory |           y_v          |     array    |
|y_v_q0        |  in |   32|  ap_memory |           y_v          |     array    |
+--------------+-----+-----+------------+------------------------+--------------+

