============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri Jun 28 10:23:35 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : undeclared symbol 'tx_busy', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(813)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 16 bits in ../../../rtl/apb_uart/rs232.v(21)
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
RUN-1001 : Project manager successfully analyzed 44 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.436137s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (51.1%)

RUN-1004 : used memory is 281 MB, reserved memory is 259 MB, peak memory is 287 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101167954657280"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101167954657280"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 90473486090240"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10329 instances
RUN-0007 : 6351 luts, 3095 seqs, 491 mslices, 258 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11593 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6899 nets have 2 pins
RUN-1001 : 3374 nets have [3 - 5] pins
RUN-1001 : 802 nets have [6 - 10] pins
RUN-1001 : 298 nets have [11 - 20] pins
RUN-1001 : 204 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     229     
RUN-1001 :   No   |  No   |  Yes  |    1346     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     717     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  66   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 86
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10327 instances, 6351 luts, 3095 seqs, 749 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-0007 : Cell area utilization is 40%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 48775, tnet num: 11591, tinst num: 10327, tnode num: 59179, tedge num: 79688.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11591 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.985703s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (52.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.83711e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10327.
PHY-3001 : Level 1 #clusters 1540.
PHY-3001 : End clustering;  0.086944s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (35.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 795246, overlap = 342.594
PHY-3002 : Step(2): len = 697318, overlap = 369.781
PHY-3002 : Step(3): len = 484639, overlap = 513.438
PHY-3002 : Step(4): len = 430185, overlap = 538.969
PHY-3002 : Step(5): len = 342744, overlap = 621.75
PHY-3002 : Step(6): len = 297874, overlap = 674.125
PHY-3002 : Step(7): len = 247902, overlap = 754.844
PHY-3002 : Step(8): len = 220317, overlap = 778.281
PHY-3002 : Step(9): len = 186463, overlap = 826.781
PHY-3002 : Step(10): len = 170517, overlap = 843.5
PHY-3002 : Step(11): len = 148202, overlap = 859.406
PHY-3002 : Step(12): len = 138560, overlap = 879.594
PHY-3002 : Step(13): len = 126237, overlap = 893.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.05202e-06
PHY-3002 : Step(14): len = 143732, overlap = 845.875
PHY-3002 : Step(15): len = 181300, overlap = 743.094
PHY-3002 : Step(16): len = 188866, overlap = 677.656
PHY-3002 : Step(17): len = 196917, overlap = 667.719
PHY-3002 : Step(18): len = 195689, overlap = 650.281
PHY-3002 : Step(19): len = 194771, overlap = 619.312
PHY-3002 : Step(20): len = 191465, overlap = 588.094
PHY-3002 : Step(21): len = 189662, overlap = 593.281
PHY-3002 : Step(22): len = 187105, overlap = 614.312
PHY-3002 : Step(23): len = 184749, overlap = 607.156
PHY-3002 : Step(24): len = 182467, overlap = 605.531
PHY-3002 : Step(25): len = 180953, overlap = 607.625
PHY-3002 : Step(26): len = 178896, overlap = 609.531
PHY-3002 : Step(27): len = 177394, overlap = 598.969
PHY-3002 : Step(28): len = 175976, overlap = 602.75
PHY-3002 : Step(29): len = 175067, overlap = 627.312
PHY-3002 : Step(30): len = 173491, overlap = 629.344
PHY-3002 : Step(31): len = 172209, overlap = 630.594
PHY-3002 : Step(32): len = 170558, overlap = 627.438
PHY-3002 : Step(33): len = 170108, overlap = 608.844
PHY-3002 : Step(34): len = 170141, overlap = 597.062
PHY-3002 : Step(35): len = 169985, overlap = 601.344
PHY-3002 : Step(36): len = 169059, overlap = 594.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.10405e-06
PHY-3002 : Step(37): len = 175334, overlap = 593.188
PHY-3002 : Step(38): len = 189215, overlap = 586.875
PHY-3002 : Step(39): len = 197362, overlap = 577.781
PHY-3002 : Step(40): len = 201950, overlap = 566.438
PHY-3002 : Step(41): len = 203403, overlap = 561.5
PHY-3002 : Step(42): len = 203094, overlap = 555.875
PHY-3002 : Step(43): len = 201061, overlap = 547.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.2081e-06
PHY-3002 : Step(44): len = 212060, overlap = 539.531
PHY-3002 : Step(45): len = 226834, overlap = 524.031
PHY-3002 : Step(46): len = 233878, overlap = 488.375
PHY-3002 : Step(47): len = 237019, overlap = 451.625
PHY-3002 : Step(48): len = 236682, overlap = 438
PHY-3002 : Step(49): len = 236315, overlap = 437.5
PHY-3002 : Step(50): len = 234846, overlap = 434.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.64162e-05
PHY-3002 : Step(51): len = 249960, overlap = 390.719
PHY-3002 : Step(52): len = 269494, overlap = 363.094
PHY-3002 : Step(53): len = 280228, overlap = 362.406
PHY-3002 : Step(54): len = 282714, overlap = 368.75
PHY-3002 : Step(55): len = 281083, overlap = 384.906
PHY-3002 : Step(56): len = 279521, overlap = 389.344
PHY-3002 : Step(57): len = 277517, overlap = 391.312
PHY-3002 : Step(58): len = 276112, overlap = 388.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.28324e-05
PHY-3002 : Step(59): len = 290740, overlap = 344.25
PHY-3002 : Step(60): len = 308518, overlap = 281.656
PHY-3002 : Step(61): len = 320214, overlap = 237.531
PHY-3002 : Step(62): len = 325706, overlap = 230.812
PHY-3002 : Step(63): len = 327253, overlap = 234.156
PHY-3002 : Step(64): len = 327433, overlap = 241.938
PHY-3002 : Step(65): len = 324815, overlap = 243.25
PHY-3002 : Step(66): len = 323961, overlap = 245.875
PHY-3002 : Step(67): len = 322829, overlap = 246.969
PHY-3002 : Step(68): len = 322408, overlap = 237.094
PHY-3002 : Step(69): len = 321175, overlap = 236.219
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.56648e-05
PHY-3002 : Step(70): len = 334687, overlap = 217.781
PHY-3002 : Step(71): len = 348553, overlap = 185.969
PHY-3002 : Step(72): len = 353551, overlap = 179.781
PHY-3002 : Step(73): len = 358442, overlap = 170.688
PHY-3002 : Step(74): len = 362802, overlap = 169.75
PHY-3002 : Step(75): len = 364721, overlap = 164.531
PHY-3002 : Step(76): len = 361733, overlap = 176.656
PHY-3002 : Step(77): len = 361964, overlap = 191.375
PHY-3002 : Step(78): len = 362587, overlap = 178.688
PHY-3002 : Step(79): len = 363666, overlap = 166.375
PHY-3002 : Step(80): len = 361747, overlap = 165.938
PHY-3002 : Step(81): len = 362374, overlap = 157.25
PHY-3002 : Step(82): len = 363587, overlap = 148.469
PHY-3002 : Step(83): len = 364291, overlap = 146.375
PHY-3002 : Step(84): len = 362371, overlap = 164.125
PHY-3002 : Step(85): len = 362643, overlap = 170.938
PHY-3002 : Step(86): len = 363384, overlap = 169.25
PHY-3002 : Step(87): len = 364394, overlap = 171.25
PHY-3002 : Step(88): len = 362857, overlap = 173.938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00013133
PHY-3002 : Step(89): len = 375913, overlap = 168
PHY-3002 : Step(90): len = 384454, overlap = 142.594
PHY-3002 : Step(91): len = 385959, overlap = 144.031
PHY-3002 : Step(92): len = 388153, overlap = 127.406
PHY-3002 : Step(93): len = 391093, overlap = 127.031
PHY-3002 : Step(94): len = 392856, overlap = 120.688
PHY-3002 : Step(95): len = 392113, overlap = 126.031
PHY-3002 : Step(96): len = 392436, overlap = 131.781
PHY-3002 : Step(97): len = 393284, overlap = 131
PHY-3002 : Step(98): len = 394141, overlap = 137.281
PHY-3002 : Step(99): len = 393346, overlap = 135.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000258885
PHY-3002 : Step(100): len = 401813, overlap = 127.094
PHY-3002 : Step(101): len = 407393, overlap = 121.594
PHY-3002 : Step(102): len = 407245, overlap = 123.594
PHY-3002 : Step(103): len = 408700, overlap = 126.219
PHY-3002 : Step(104): len = 412951, overlap = 114.969
PHY-3002 : Step(105): len = 415808, overlap = 109.5
PHY-3002 : Step(106): len = 414077, overlap = 112.781
PHY-3002 : Step(107): len = 413732, overlap = 110.625
PHY-3002 : Step(108): len = 414702, overlap = 108.688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000517769
PHY-3002 : Step(109): len = 421006, overlap = 103.375
PHY-3002 : Step(110): len = 425061, overlap = 105.125
PHY-3002 : Step(111): len = 425056, overlap = 115
PHY-3002 : Step(112): len = 426228, overlap = 114.469
PHY-3002 : Step(113): len = 430068, overlap = 104.562
PHY-3002 : Step(114): len = 432941, overlap = 102.406
PHY-3002 : Step(115): len = 433219, overlap = 99.0625
PHY-3002 : Step(116): len = 433628, overlap = 104.75
PHY-3002 : Step(117): len = 434751, overlap = 104.281
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00103554
PHY-3002 : Step(118): len = 438516, overlap = 96.25
PHY-3002 : Step(119): len = 441378, overlap = 96.1875
PHY-3002 : Step(120): len = 441631, overlap = 97.5
PHY-3002 : Step(121): len = 442122, overlap = 94.9375
PHY-3002 : Step(122): len = 443627, overlap = 95.0312
PHY-3002 : Step(123): len = 446294, overlap = 93.2188
PHY-3002 : Step(124): len = 446788, overlap = 90.6875
PHY-3002 : Step(125): len = 447619, overlap = 93.5312
PHY-3002 : Step(126): len = 448918, overlap = 92.1875
PHY-3002 : Step(127): len = 450303, overlap = 96.0625
PHY-3002 : Step(128): len = 450498, overlap = 96.9062
PHY-3002 : Step(129): len = 450876, overlap = 92.3438
PHY-3002 : Step(130): len = 451503, overlap = 88.7812
PHY-3002 : Step(131): len = 451967, overlap = 87.5
PHY-3002 : Step(132): len = 451862, overlap = 82.9375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00190527
PHY-3002 : Step(133): len = 453927, overlap = 80.9062
PHY-3002 : Step(134): len = 456077, overlap = 81.8438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015755s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (99.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11593.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 611320, over cnt = 1301(3%), over = 6938, worst = 38
PHY-1001 : End global iterations;  0.319114s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (73.4%)

PHY-1001 : Congestion index: top1 = 80.62, top5 = 59.36, top10 = 50.30, top15 = 44.67.
PHY-3001 : End congestion estimation;  0.429553s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (72.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11591 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.428772s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (18.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000160865
PHY-3002 : Step(135): len = 514070, overlap = 41.0938
PHY-3002 : Step(136): len = 516196, overlap = 33.75
PHY-3002 : Step(137): len = 511905, overlap = 33.6875
PHY-3002 : Step(138): len = 510140, overlap = 31.0312
PHY-3002 : Step(139): len = 509934, overlap = 29
PHY-3002 : Step(140): len = 510213, overlap = 24.6875
PHY-3002 : Step(141): len = 510302, overlap = 22.4062
PHY-3002 : Step(142): len = 510791, overlap = 21.9062
PHY-3002 : Step(143): len = 511446, overlap = 18.8125
PHY-3002 : Step(144): len = 511573, overlap = 13.8438
PHY-3002 : Step(145): len = 509229, overlap = 13.7188
PHY-3002 : Step(146): len = 507815, overlap = 13.9375
PHY-3002 : Step(147): len = 505803, overlap = 12.6875
PHY-3002 : Step(148): len = 503299, overlap = 10.7812
PHY-3002 : Step(149): len = 501171, overlap = 12.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000321729
PHY-3002 : Step(150): len = 502174, overlap = 11.25
PHY-3002 : Step(151): len = 506200, overlap = 11.0938
PHY-3002 : Step(152): len = 508960, overlap = 10
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000643458
PHY-3002 : Step(153): len = 511971, overlap = 9.03125
PHY-3002 : Step(154): len = 518594, overlap = 5.78125
PHY-3002 : Step(155): len = 527651, overlap = 2.5625
PHY-3002 : Step(156): len = 527216, overlap = 2.0625
PHY-3002 : Step(157): len = 525075, overlap = 1.0625
PHY-3002 : Step(158): len = 523459, overlap = 0.625
PHY-3002 : Step(159): len = 522364, overlap = 0.9375
PHY-3002 : Step(160): len = 521971, overlap = 1.5
PHY-3002 : Step(161): len = 522657, overlap = 1.5625
PHY-3002 : Step(162): len = 522144, overlap = 1.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 124/11593.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 617120, over cnt = 1783(5%), over = 7184, worst = 40
PHY-1001 : End global iterations;  0.404629s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (61.8%)

PHY-1001 : Congestion index: top1 = 73.45, top5 = 55.97, top10 = 48.57, top15 = 44.09.
PHY-3001 : End congestion estimation;  0.534206s wall, 0.312500s user + 0.046875s system = 0.359375s CPU (67.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11591 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.441604s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (49.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000168837
PHY-3002 : Step(163): len = 519631, overlap = 116.312
PHY-3002 : Step(164): len = 520702, overlap = 77.5
PHY-3002 : Step(165): len = 516299, overlap = 76.8438
PHY-3002 : Step(166): len = 513500, overlap = 62.5
PHY-3002 : Step(167): len = 509647, overlap = 61.9375
PHY-3002 : Step(168): len = 507224, overlap = 54.5
PHY-3002 : Step(169): len = 504083, overlap = 51.5312
PHY-3002 : Step(170): len = 500554, overlap = 54.875
PHY-3002 : Step(171): len = 497353, overlap = 60.8125
PHY-3002 : Step(172): len = 494540, overlap = 62.8438
PHY-3002 : Step(173): len = 492314, overlap = 61.7812
PHY-3002 : Step(174): len = 490323, overlap = 60.75
PHY-3002 : Step(175): len = 488156, overlap = 62.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000337675
PHY-3002 : Step(176): len = 489122, overlap = 58.9688
PHY-3002 : Step(177): len = 491561, overlap = 52.4375
PHY-3002 : Step(178): len = 492450, overlap = 52.0312
PHY-3002 : Step(179): len = 494171, overlap = 50.3125
PHY-3002 : Step(180): len = 496055, overlap = 46.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000675349
PHY-3002 : Step(181): len = 497294, overlap = 45.3438
PHY-3002 : Step(182): len = 499543, overlap = 43.0625
PHY-3002 : Step(183): len = 505322, overlap = 37.4062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 48775, tnet num: 11591, tinst num: 10327, tnode num: 59179, tedge num: 79688.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 280.38 peak overflow 2.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 335/11593.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 607368, over cnt = 1900(5%), over = 6141, worst = 28
PHY-1001 : End global iterations;  0.468539s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (100.0%)

PHY-1001 : Congestion index: top1 = 63.23, top5 = 50.10, top10 = 44.34, top15 = 41.01.
PHY-1001 : End incremental global routing;  0.606829s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (87.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11591 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.433129s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (32.5%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10216 has valid locations, 77 needs to be replaced
PHY-3001 : design contains 10397 instances, 6386 luts, 3130 seqs, 749 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 511057
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9745/11663.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 612880, over cnt = 1905(5%), over = 6154, worst = 28
PHY-1001 : End global iterations;  0.081794s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (57.3%)

PHY-1001 : Congestion index: top1 = 62.84, top5 = 50.06, top10 = 44.39, top15 = 41.06.
PHY-3001 : End congestion estimation;  0.236626s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (72.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 49020, tnet num: 11661, tinst num: 10397, tnode num: 59529, tedge num: 80038.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11661 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.226915s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (20.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(184): len = 510844, overlap = 0
PHY-3002 : Step(185): len = 510724, overlap = 0
PHY-3002 : Step(186): len = 510763, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9762/11663.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 612240, over cnt = 1910(5%), over = 6173, worst = 28
PHY-1001 : End global iterations;  0.075569s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (62.0%)

PHY-1001 : Congestion index: top1 = 63.28, top5 = 50.23, top10 = 44.49, top15 = 41.12.
PHY-3001 : End congestion estimation;  0.229266s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (68.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11661 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.482143s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (29.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000765549
PHY-3002 : Step(187): len = 510774, overlap = 38.1562
PHY-3002 : Step(188): len = 510894, overlap = 38.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0015311
PHY-3002 : Step(189): len = 510873, overlap = 37.9688
PHY-3002 : Step(190): len = 511001, overlap = 37.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0030622
PHY-3002 : Step(191): len = 510993, overlap = 37.6875
PHY-3002 : Step(192): len = 511020, overlap = 37.5938
PHY-3001 : Final: Len = 511020, Over = 37.5938
PHY-3001 : End incremental placement;  2.555581s wall, 0.859375s user + 0.093750s system = 0.953125s CPU (37.3%)

OPT-1001 : Total overflow 282.03 peak overflow 2.53
OPT-1001 : End high-fanout net optimization;  3.853590s wall, 1.515625s user + 0.125000s system = 1.640625s CPU (42.6%)

OPT-1001 : Current memory(MB): used = 523, reserve = 510, peak = 533.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9763/11663.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 612280, over cnt = 1902(5%), over = 6058, worst = 28
PHY-1002 : len = 639344, over cnt = 1238(3%), over = 3002, worst = 22
PHY-1002 : len = 663160, over cnt = 330(0%), over = 728, worst = 13
PHY-1002 : len = 667232, over cnt = 110(0%), over = 260, worst = 11
PHY-1002 : len = 670272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.687797s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (63.6%)

PHY-1001 : Congestion index: top1 = 52.05, top5 = 44.91, top10 = 41.29, top15 = 38.84.
OPT-1001 : End congestion update;  0.846082s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (62.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11661 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.374868s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (83.4%)

OPT-0007 : Start: WNS -3468 TNS -717265 NUM_FEPS 422
OPT-0007 : Iter 1: improved WNS -3111 TNS -407249 NUM_FEPS 422 with 35 cells processed and 4066 slack improved
OPT-0007 : Iter 2: improved WNS -3111 TNS -407149 NUM_FEPS 422 with 2 cells processed and 100 slack improved
OPT-1001 : End global optimization;  1.240703s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (69.3%)

OPT-1001 : Current memory(MB): used = 521, reserve = 508, peak = 533.
OPT-1001 : End physical optimization;  6.137608s wall, 2.828125s user + 0.125000s system = 2.953125s CPU (48.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6386 LUT to BLE ...
SYN-4008 : Packed 6386 LUT and 1340 SEQ to BLE.
SYN-4003 : Packing 1790 remaining SEQ's ...
SYN-4005 : Packed 1374 SEQ with LUT/SLICE
SYN-4006 : 3797 single LUT's are left
SYN-4006 : 416 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6802/7929 primitive instances ...
PHY-3001 : End packing;  0.458186s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (64.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4611 instances
RUN-1001 : 2239 mslices, 2238 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10588 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5640 nets have 2 pins
RUN-1001 : 3464 nets have [3 - 5] pins
RUN-1001 : 895 nets have [6 - 10] pins
RUN-1001 : 336 nets have [11 - 20] pins
RUN-1001 : 245 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4609 instances, 4477 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 531650, Over = 90.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5318/10588.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 671808, over cnt = 1159(3%), over = 1755, worst = 9
PHY-1002 : len = 677720, over cnt = 609(1%), over = 786, worst = 8
PHY-1002 : len = 684032, over cnt = 171(0%), over = 196, worst = 3
PHY-1002 : len = 685864, over cnt = 37(0%), over = 39, worst = 3
PHY-1002 : len = 686392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.736066s wall, 0.531250s user + 0.046875s system = 0.578125s CPU (78.5%)

PHY-1001 : Congestion index: top1 = 54.03, top5 = 46.25, top10 = 41.88, top15 = 39.16.
PHY-3001 : End congestion estimation;  0.948639s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (74.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 45847, tnet num: 10586, tinst num: 4609, tnode num: 54162, tedge num: 77611.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10586 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.350707s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (72.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.52362e-05
PHY-3002 : Step(193): len = 522803, overlap = 97.25
PHY-3002 : Step(194): len = 517334, overlap = 108.25
PHY-3002 : Step(195): len = 514110, overlap = 109
PHY-3002 : Step(196): len = 511869, overlap = 119.75
PHY-3002 : Step(197): len = 511124, overlap = 127.75
PHY-3002 : Step(198): len = 510924, overlap = 134
PHY-3002 : Step(199): len = 510233, overlap = 134
PHY-3002 : Step(200): len = 510333, overlap = 136
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000130472
PHY-3002 : Step(201): len = 514171, overlap = 128.25
PHY-3002 : Step(202): len = 521355, overlap = 114.5
PHY-3002 : Step(203): len = 522679, overlap = 110
PHY-3002 : Step(204): len = 524165, overlap = 106
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000260945
PHY-3002 : Step(205): len = 529938, overlap = 99
PHY-3002 : Step(206): len = 538262, overlap = 87.25
PHY-3002 : Step(207): len = 543823, overlap = 79.25
PHY-3002 : Step(208): len = 545233, overlap = 74.75
PHY-3002 : Step(209): len = 545711, overlap = 73.5
PHY-3002 : Step(210): len = 546543, overlap = 71.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.986957s wall, 0.156250s user + 0.453125s system = 0.609375s CPU (61.7%)

PHY-3001 : Trial Legalized: Len = 585555
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 618/10588.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 702376, over cnt = 1530(4%), over = 2611, worst = 7
PHY-1002 : len = 711920, over cnt = 855(2%), over = 1301, worst = 7
PHY-1002 : len = 725224, over cnt = 152(0%), over = 208, worst = 5
PHY-1002 : len = 726528, over cnt = 64(0%), over = 88, worst = 5
PHY-1002 : len = 727664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.053883s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (53.4%)

PHY-1001 : Congestion index: top1 = 51.59, top5 = 45.64, top10 = 42.37, top15 = 40.02.
PHY-3001 : End congestion estimation;  1.274772s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (60.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10586 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.443280s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (70.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00016207
PHY-3002 : Step(211): len = 572775, overlap = 8.25
PHY-3002 : Step(212): len = 564455, overlap = 18.5
PHY-3002 : Step(213): len = 556581, overlap = 32.75
PHY-3002 : Step(214): len = 550182, overlap = 41
PHY-3002 : Step(215): len = 546655, overlap = 48.5
PHY-3002 : Step(216): len = 544834, overlap = 51.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000324141
PHY-3002 : Step(217): len = 550615, overlap = 47
PHY-3002 : Step(218): len = 553768, overlap = 46.5
PHY-3002 : Step(219): len = 554877, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000635669
PHY-3002 : Step(220): len = 560254, overlap = 39.5
PHY-3002 : Step(221): len = 567445, overlap = 36
PHY-3002 : Step(222): len = 571829, overlap = 36.25
PHY-3002 : Step(223): len = 575039, overlap = 38
PHY-3002 : Step(224): len = 577784, overlap = 34.75
PHY-3002 : Step(225): len = 579358, overlap = 33
PHY-3002 : Step(226): len = 580394, overlap = 35.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011718s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.3%)

PHY-3001 : Legalized: Len = 593769, Over = 0
PHY-3001 : Spreading special nets. 39 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031670s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.7%)

PHY-3001 : 56 instances has been re-located, deltaX = 15, deltaY = 27, maxDist = 1.
PHY-3001 : Final: Len = 594489, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 45847, tnet num: 10586, tinst num: 4609, tnode num: 54162, tedge num: 77611.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.035641s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (31.7%)

RUN-1004 : used memory is 496 MB, reserved memory is 496 MB, peak memory is 546 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2306/10588.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 719488, over cnt = 1392(3%), over = 2210, worst = 7
PHY-1002 : len = 725864, over cnt = 910(2%), over = 1330, worst = 7
PHY-1002 : len = 735944, over cnt = 320(0%), over = 456, worst = 5
PHY-1002 : len = 737728, over cnt = 206(0%), over = 296, worst = 5
PHY-1002 : len = 741944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.995221s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (62.8%)

PHY-1001 : Congestion index: top1 = 50.54, top5 = 44.15, top10 = 40.63, top15 = 38.40.
PHY-1001 : End incremental global routing;  1.213331s wall, 0.750000s user + 0.031250s system = 0.781250s CPU (64.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10586 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.488721s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (51.2%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4503 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 4615 instances, 4483 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 595767
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9739/10594.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 743464, over cnt = 17(0%), over = 21, worst = 3
PHY-1002 : len = 743496, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 743552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.283840s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (27.5%)

PHY-1001 : Congestion index: top1 = 50.54, top5 = 44.21, top10 = 40.68, top15 = 38.44.
PHY-3001 : End congestion estimation;  0.489788s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (28.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 45907, tnet num: 10592, tinst num: 4615, tnode num: 54240, tedge num: 77701.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.016829s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (24.6%)

RUN-1004 : used memory is 524 MB, reserved memory is 520 MB, peak memory is 553 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10592 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.472643s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (24.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(227): len = 595159, overlap = 0
PHY-3002 : Step(228): len = 595064, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9734/10594.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 742712, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 742784, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 742784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.274673s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (5.7%)

PHY-1001 : Congestion index: top1 = 50.54, top5 = 44.13, top10 = 40.61, top15 = 38.40.
PHY-3001 : End congestion estimation;  0.481008s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (22.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10592 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.460794s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (37.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.98955e-05
PHY-3002 : Step(229): len = 595066, overlap = 0.5
PHY-3002 : Step(230): len = 595066, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004078s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 595080, Over = 0
PHY-3001 : End spreading;  0.025973s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.2%)

PHY-3001 : Final: Len = 595080, Over = 0
PHY-3001 : End incremental placement;  3.190474s wall, 0.984375s user + 0.062500s system = 1.046875s CPU (32.8%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.180649s wall, 2.171875s user + 0.109375s system = 2.281250s CPU (44.0%)

OPT-1001 : Current memory(MB): used = 560, reserve = 552, peak = 562.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9735/10594.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 742736, over cnt = 13(0%), over = 20, worst = 4
PHY-1002 : len = 742832, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 742872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.287166s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (59.9%)

PHY-1001 : Congestion index: top1 = 50.54, top5 = 44.15, top10 = 40.60, top15 = 38.38.
OPT-1001 : End congestion update;  0.504482s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (52.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10592 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.370395s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (54.8%)

OPT-0007 : Start: WNS -3317 TNS -273569 NUM_FEPS 305
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4511 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4615 instances, 4483 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 609130, Over = 0
PHY-3001 : Spreading special nets. 13 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030630s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.0%)

PHY-3001 : 18 instances has been re-located, deltaX = 3, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 609268, Over = 0
PHY-3001 : End incremental legalization;  0.217357s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (28.8%)

OPT-0007 : Iter 1: improved WNS -3317 TNS -226063 NUM_FEPS 305 with 169 cells processed and 32366 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4511 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4615 instances, 4483 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 614442, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028528s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.5%)

PHY-3001 : 11 instances has been re-located, deltaX = 2, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 614510, Over = 0
PHY-3001 : End incremental legalization;  0.220298s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (49.6%)

OPT-0007 : Iter 2: improved WNS -3267 TNS -208003 NUM_FEPS 306 with 73 cells processed and 17284 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4511 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4615 instances, 4483 slices, 145 macros(749 instances: 491 mslices 258 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 615488, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028342s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.3%)

PHY-3001 : 16 instances has been re-located, deltaX = 8, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 615536, Over = 0
PHY-3001 : End incremental legalization;  0.210730s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (59.3%)

OPT-0007 : Iter 3: improved WNS -3267 TNS -198702 NUM_FEPS 306 with 54 cells processed and 6074 slack improved
OPT-0007 : Iter 4: improved WNS -3267 TNS -198702 NUM_FEPS 306 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  2.020199s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (52.6%)

OPT-1001 : Current memory(MB): used = 561, reserve = 553, peak = 563.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10592 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.377813s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (70.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9132/10594.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 763112, over cnt = 178(0%), over = 313, worst = 8
PHY-1002 : len = 764856, over cnt = 76(0%), over = 98, worst = 4
PHY-1002 : len = 766056, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 766240, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 766304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.619064s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (37.9%)

PHY-1001 : Congestion index: top1 = 52.16, top5 = 45.83, top10 = 42.20, top15 = 39.76.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10592 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.382530s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (12.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3267 TNS -199087 NUM_FEPS 306
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.862069
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3267ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10594 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10594 nets
OPT-1001 : End physical optimization;  10.027493s wall, 4.140625s user + 0.125000s system = 4.265625s CPU (42.5%)

RUN-1003 : finish command "place" in  30.535432s wall, 13.984375s user + 1.734375s system = 15.718750s CPU (51.5%)

RUN-1004 : used memory is 490 MB, reserved memory is 478 MB, peak memory is 563 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.174134s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (63.9%)

RUN-1004 : used memory is 491 MB, reserved memory is 479 MB, peak memory is 563 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4617 instances
RUN-1001 : 2239 mslices, 2244 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10594 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5638 nets have 2 pins
RUN-1001 : 3468 nets have [3 - 5] pins
RUN-1001 : 896 nets have [6 - 10] pins
RUN-1001 : 336 nets have [11 - 20] pins
RUN-1001 : 248 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 45907, tnet num: 10592, tinst num: 4615, tnode num: 54240, tedge num: 77701.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2239 mslices, 2244 lslices, 102 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10592 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 729424, over cnt = 1532(4%), over = 2559, worst = 9
PHY-1002 : len = 737848, over cnt = 1005(2%), over = 1518, worst = 6
PHY-1002 : len = 745744, over cnt = 549(1%), over = 844, worst = 6
PHY-1002 : len = 757072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.809385s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (59.8%)

PHY-1001 : Congestion index: top1 = 50.82, top5 = 44.80, top10 = 41.44, top15 = 39.14.
PHY-1001 : End global routing;  1.001233s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (60.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 555, reserve = 548, peak = 564.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 818, reserve = 811, peak = 818.
PHY-1001 : End build detailed router design. 2.865702s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (49.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 128048, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.228724s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (43.2%)

PHY-1001 : Current memory(MB): used = 853, reserve = 847, peak = 853.
PHY-1001 : End phase 1; 1.234239s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (43.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.93987e+06, over cnt = 988(0%), over = 995, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 856, reserve = 849, peak = 856.
PHY-1001 : End initial routed; 31.092376s wall, 20.796875s user + 0.171875s system = 20.968750s CPU (67.4%)

PHY-1001 : Update timing.....
PHY-1001 : 323/9940(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.366   |  -1013.947  |  359  
RUN-1001 :   Hold   |   0.111   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.626531s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (72.0%)

PHY-1001 : Current memory(MB): used = 863, reserve = 857, peak = 863.
PHY-1001 : End phase 2; 32.718973s wall, 21.968750s user + 0.171875s system = 22.140625s CPU (67.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 32 pins with SWNS -4.191ns STNS -1008.459ns FEP 359.
PHY-1001 : End OPT Iter 1; 0.206006s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (83.4%)

PHY-1022 : len = 1.9401e+06, over cnt = 1017(0%), over = 1026, worst = 3, crit = 0
PHY-1001 : End optimize timing; 0.352038s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (84.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.90763e+06, over cnt = 216(0%), over = 218, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.453137s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (98.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.90627e+06, over cnt = 33(0%), over = 33, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.326498s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (71.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.90632e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.264349s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (70.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.90637e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.203340s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (76.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.90641e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.105966s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (73.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.90641e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.309610s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (90.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.90641e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.409064s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (76.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.90636e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.112178s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (83.6%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.90638e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.113890s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (82.3%)

PHY-1001 : Update timing.....
PHY-1001 : 318/9940(3%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.191   |  -1012.108  |  359  
RUN-1001 :   Hold   |   0.111   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.642080s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (51.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 298 feed throughs used by 177 nets
PHY-1001 : End commit to database; 1.177896s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (54.4%)

PHY-1001 : Current memory(MB): used = 930, reserve = 926, peak = 930.
PHY-1001 : End phase 3; 6.693165s wall, 4.718750s user + 0.046875s system = 4.765625s CPU (71.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 35 pins with SWNS -4.041ns STNS -974.659ns FEP 359.
PHY-1001 : End OPT Iter 1; 0.237805s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (65.7%)

PHY-1022 : len = 1.90646e+06, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.376509s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (53.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.041ns, -974.659ns, 359}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.90642e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.116673s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (53.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.90642e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.101823s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (76.7%)

PHY-1001 : Update timing.....
PHY-1001 : 318/9940(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.041   |  -977.127  |  359  
RUN-1001 :   Hold   |   0.111   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.633069s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (85.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 301 feed throughs used by 180 nets
PHY-1001 : End commit to database; 1.242618s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (79.2%)

PHY-1001 : Current memory(MB): used = 937, reserve = 933, peak = 937.
PHY-1001 : End phase 4; 3.500478s wall, 2.750000s user + 0.000000s system = 2.750000s CPU (78.6%)

PHY-1003 : Routed, final wirelength = 1.90642e+06
PHY-1001 : Current memory(MB): used = 940, reserve = 936, peak = 940.
PHY-1001 : End export database. 0.032773s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.4%)

PHY-1001 : End detail routing;  47.288386s wall, 31.578125s user + 0.250000s system = 31.828125s CPU (67.3%)

RUN-1003 : finish command "route" in  49.757846s wall, 32.703125s user + 0.281250s system = 32.984375s CPU (66.3%)

RUN-1004 : used memory is 939 MB, reserved memory is 936 MB, peak memory is 940 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                     8254   out of  19600   42.11%
#reg                     3299   out of  19600   16.83%
#le                      8666
  #lut only              5367   out of   8666   61.93%
  #reg only               412   out of   8666    4.75%
  #lut&reg               2887   out of   8666   33.31%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1728
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    260
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    247
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 88
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    57


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8666   |7505    |749     |3313    |25      |3       |
|  ISP                       |AHBISP                                          |1486   |858     |356     |823     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |592    |276     |142     |345     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |72     |30      |18      |47      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |7      |7       |0       |7       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |67     |32      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |68     |31      |18      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |71     |49      |18      |45      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |7      |7       |0       |7       |2       |0       |
|    u_CC                    |CC                                              |128    |108     |20      |65      |0       |0       |
|    u_bypass                |bypass                                          |132    |92      |40      |37      |0       |0       |
|    u_demosaic              |demosaic                                        |429    |202     |142     |272     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |94     |39      |31      |65      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |84     |39      |27      |56      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |79     |33      |27      |53      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |84     |39      |33      |63      |0       |0       |
|    u_gamma                 |gamma                                           |36     |36      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |6      |6       |0       |0       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |18     |11      |7       |7       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |18     |11      |7       |7       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |9      |9       |0       |9       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |24     |24      |0       |21      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |2      |2       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |4      |4       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |25     |18      |0       |23      |0       |0       |
|  U_APB_UART                |APB_UART                                        |4      |4       |0       |4       |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |3      |3       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |17     |15      |0       |11      |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |136    |86      |21      |104     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |6      |6       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |40     |26      |0       |40      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |28     |25      |0       |28      |0       |0       |
|  kb                        |Keyboard                                        |86     |70      |16      |46      |0       |0       |
|  sd_reader                 |sd_reader                                       |712    |605     |100     |324     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |331    |295     |34      |144     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |741    |553     |119     |426     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |419    |282     |73      |290     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |146    |107     |21      |118     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |16     |16      |0       |16      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |35     |33      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |41     |28      |0       |41      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |173    |97      |30      |135     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |27     |10      |0       |27      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |38     |24      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |38     |31      |0       |38      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |322    |271     |46      |136     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |52     |40      |12      |26      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |56     |56      |0       |13      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |44     |35      |4       |32      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |106    |88      |18      |35      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |64     |52      |12      |30      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5092   |5028    |51      |1379    |0       |3       |
|  u_rs232                   |rs232                                           |80     |72      |8       |50      |0       |0       |
|    uart_rx_inst            |uart_rx                                         |48     |44      |4       |34      |0       |0       |
|    uart_tx_inst            |uart_tx                                         |32     |28      |4       |16      |0       |0       |
|  vga_ctrl_inst             |vga_ctrl                                        |154    |89      |65      |26      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5591  
    #2          2       2191  
    #3          3       627   
    #4          4       649   
    #5        5-10      956   
    #6        11-50     506   
    #7       51-100      16   
    #8       101-500     2    
  Average     3.12            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.446262s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (99.4%)

RUN-1004 : used memory is 937 MB, reserved memory is 933 MB, peak memory is 992 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 45907, tnet num: 10592, tinst num: 4615, tnode num: 54240, tedge num: 77701.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10592 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4615
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10594, pip num: 122374
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 301
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3139 valid insts, and 331425 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.989712s wall, 82.671875s user + 0.812500s system = 83.484375s CPU (464.1%)

RUN-1004 : used memory is 941 MB, reserved memory is 941 MB, peak memory is 1125 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240628_102335.log"
