// Seed: 3463875342
module module_0 ();
  logic [7:0] id_2;
  id_3(
      -1'b0, 1, -1, id_2[1], 1, 1
  );
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input uwire id_2,
    output supply0 id_3,
    input wor id_4,
    output wire id_5,
    input wand id_6,
    output wand id_7,
    input wand id_8,
    input wor id_9,
    output wor id_10,
    input supply0 id_11,
    input supply1 id_12
);
  wire id_14, id_15;
  module_0 modCall_1 ();
  wire id_16;
endmodule
