// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py
// RUN: %clang_cc1 -triple riscv64 -target-feature +experimental-p -emit-llvm %s -o - \
// RUN:     -disable-O0-optnone | opt -S -passes=mem2reg \
// RUN:     | FileCheck %s  -check-prefix=RV64P

#include <riscv_simd.h>

// RV64P-LABEL: @pslli_b(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.pslli.b.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t pslli_b(uint64_t rs1, int64_t rs2) {
  return __riscv_pslli_b(rs1, 1);
}

// RV64P-LABEL: @pslli_h(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.pslli.h.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t pslli_h(uint64_t rs1, int64_t rs2) {
  return __riscv_pslli_h(rs1, 1);
}

// RV64P-LABEL: @pslli_w(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.pslli.w.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t pslli_w(uint64_t rs1, int64_t rs2) {
  return __riscv_pslli_w(rs1, 1);
}

// RV64P-LABEL: @psslai_h(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.psslai.h.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t psslai_h(uint64_t rs1, int64_t rs2) {
  return __riscv_psslai_h(rs1, 1);
}

// RV64P-LABEL: @psslai_w(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.psslai.w.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t psslai_w(uint64_t rs1, int64_t rs2) {
  return __riscv_psslai_w(rs1, 1);
}

// RV64P-LABEL: @psll_bs(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.psll.bs.i64(i64 [[RS1:%.*]], i64 [[RS2:%.*]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t psll_bs(uint64_t rs1, uint64_t rs2) {
  return __riscv_psll_bs(rs1, rs2);
}

// RV64P-LABEL: @psll_hs(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.psll.hs.i64(i64 [[RS1:%.*]], i64 [[RS2:%.*]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t psll_hs(uint64_t rs1, uint64_t rs2) {
  return __riscv_psll_hs(rs1, rs2);
}

// RV64P-LABEL: @psll_ws(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.psll.ws.i64(i64 [[RS1:%.*]], i64 [[RS2:%.*]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t psll_ws(uint64_t rs1, uint64_t rs2) {
  return __riscv_psll_ws(rs1, rs2);
}

// RV64P-LABEL: @padd_bs(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.padd.bs.i64(i64 [[RS1:%.*]], i64 [[RS2:%.*]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t padd_bs(uint64_t rs1, uint64_t rs2) {
  return __riscv_padd_bs(rs1, rs2);
}

// RV64P-LABEL: @padd_hs(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.padd.hs.i64(i64 [[RS1:%.*]], i64 [[RS2:%.*]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t padd_hs(uint64_t rs1, uint64_t rs2) {
  return __riscv_padd_hs(rs1, rs2);
}

// RV64P-LABEL: @padd_ws(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.padd.ws.i64(i64 [[RS1:%.*]], i64 [[RS2:%.*]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t padd_ws(uint64_t rs1, uint64_t rs2) {
  return __riscv_padd_ws(rs1, rs2);
}

// RV64P-LABEL: @pusati_h(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.pusati.h.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t pusati_h(uint64_t rs1, int64_t rs2) {
  return __riscv_pusati_h(rs1, 1);
}

// RV64P-LABEL: @pusati_w(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.pusati.w.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t pusati_w(uint64_t rs1, int64_t rs2) {
  return __riscv_pusati_w(rs1, 1);
}

// RV64P-LABEL: @usati(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.usati.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t usati(uint64_t rs1, int64_t rs2) {
  return __riscv_usati(rs1, 1);
}

// RV64P-LABEL: @psrai_b(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.psrai.b.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t psrai_b(uint64_t rs1, int64_t rs2) {
  return __riscv_psrai_b(rs1, 1);
}

// RV64P-LABEL: @psrai_h(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.psrai.h.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t psrai_h(uint64_t rs1, int64_t rs2) {
  return __riscv_psrai_h(rs1, 1);
}

// RV64P-LABEL: @psrai_w(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.psrai.w.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t psrai_w(uint64_t rs1, int64_t rs2) {
  return __riscv_psrai_w(rs1, 1);
}

// RV64P-LABEL: @psrari_h(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.psrari.h.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t psrari_h(uint64_t rs1, int64_t rs2) {
  return __riscv_psrari_h(rs1, 1);
}

// RV64P-LABEL: @psrari_w(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.psrari.w.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t psrari_w(uint64_t rs1, int64_t rs2) {
  return __riscv_psrari_w(rs1, 1);
}

// RV64P-LABEL: @srari(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.srari.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
int64_t srari(int64_t rs1, int64_t rs2) {
  return __riscv_srari(rs1, 1);
}

// RV64P-LABEL: @psati_h(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.psati.h.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t psati_h(uint64_t rs1, int64_t rs2) {
  return __riscv_psati_h(rs1, 1);
}

// RV64P-LABEL: @psati_w(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.psati.w.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
uint64_t psati_w(uint64_t rs1, int64_t rs2) {
  return __riscv_psati_w(rs1, 1);
}

// RV64P-LABEL: @sati(
// RV64P-NEXT:  entry:
// RV64P-NEXT:    [[CONV_I:%.*]] = sext i32 1 to i64
// RV64P-NEXT:    [[TMP0:%.*]] = call i64 @llvm.riscv.sati.i64.i64(i64 [[RS1:%.*]], i64 [[CONV_I]])
// RV64P-NEXT:    ret i64 [[TMP0]]
//
int64_t sati(int64_t rs1, int64_t rs2) {
  return __riscv_sati(rs1, 1);
}
