<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="1.3" title="leon3mp" device="XC6VLX240T-1ff1156" default_implementation="leon3mp">
    <Options/>
    <Implementation title="leon3mp" dir="lattice" description="leon3mp" default_strategy="Timing">
        <Options/>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/stdlib/version.vhd" type="VHDL" type_short="VHDL">
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/stdlib/config_types.vhd" type="VHDL" type_short="VHDL">
            <Options lib="grlib"/>
        </Source>
        <Source name="grlib_config.vhd" type="VHDL" type_short="VHDL">
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/stdlib/stdlib.vhd" type="VHDL" type_short="VHDL">
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/stdlib/stdio.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/stdlib/testlib.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/util/util.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/sparc/sparc.vhd" type="VHDL" type_short="VHDL">
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/sparc/sparc_disas.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/sparc/cpu_disas.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/modgen/multlib.vhd" type="VHDL" type_short="VHDL">
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/amba.vhd" type="VHDL" type_short="VHDL">
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/devices.vhd" type="VHDL" type_short="VHDL">
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/defmst.vhd" type="VHDL" type_short="VHDL">
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/apbctrl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/ahbctrl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/dma2ahb_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/dma2ahb.vhd" type="VHDL" type_short="VHDL">
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/ahbmst.vhd" type="VHDL" type_short="VHDL">
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/dma2ahb_tp.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/amba_tp.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="grlib"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/tech/unisim/ise/unisim_VPKG.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="unisim"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/tech/unisim/ise/unisim_VCOMP.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="unisim"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/tech/unisim/ise/simple_simprim.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="unisim"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/tech/unisim/ise/unisim_VITAL.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="unisim"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/synplify/sim/synplify.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="synplify"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/synplify/sim/synattr.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="synplify"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/gencomp/gencomp.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/gencomp/netcomp.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/memory_inferred.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/ddr_inferred.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/mul_inferred.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/ddr_phy_inferred.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/ddrphy_datapath.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/sim_pll.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/lpddr2_phy_inferred.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/memory_virtex.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/memory_unisim.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/buffer_unisim.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/pads_unisim.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/clkgen_virtex.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/clkgen_unisim.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/tap_unisim.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/ddr_unisim.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/ddr_phy_unisim.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/sysmon_unisim.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/mul_unisim.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/spictrl_unisim.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/allclkgen.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/allddr.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/allmem.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/allmul.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/allpads.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/alltap.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkgen.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkmux.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkinv.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkand.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/ddr_ireg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/ddr_oreg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/ddrphy.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram64.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram_2p.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram_dp.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncfifo_2p.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/regfile_3p.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/tap.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/techbuf.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/nandtree.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkpad.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkpad_ds.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/inpad.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/inpad_ds.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/iodpad.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/iopad.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/iopad_ds.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/lvds_combo.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/odpad.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/outpad.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/outpad_ds.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/toutpad.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/skew_outpad.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/grlfpw_net.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/grfpw_net.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/leon4_net.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/mul_61x61.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/cpu_disas_net.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/ringosc.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/system_monitor.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/grgates.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/inpad_ddr.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/outpad_ddr.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/iopad_ddr.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram128bw.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram256bw.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram128.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram156bw.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/techmult.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/spictrl_net.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/scanreg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncrambw.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram_2pbw.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/sdram_phy.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncreg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkinv.vhd" type="VHDL" type_short="VHDL">
            <Options lib="techmap"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/comp/ethcomp.vhd" type="VHDL" type_short="VHDL">
            <Options lib="eth"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/greth_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="eth"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/eth_rstgen.vhd" type="VHDL" type_short="VHDL">
            <Options lib="eth"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/eth_edcl_ahb_mst.vhd" type="VHDL" type_short="VHDL">
            <Options lib="eth"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/eth_ahb_mst.vhd" type="VHDL" type_short="VHDL">
            <Options lib="eth"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/greth_tx.vhd" type="VHDL" type_short="VHDL">
            <Options lib="eth"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/greth_rx.vhd" type="VHDL" type_short="VHDL">
            <Options lib="eth"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/grethc.vhd" type="VHDL" type_short="VHDL">
            <Options lib="eth"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/wrapper/greth_gen.vhd" type="VHDL" type_short="VHDL">
            <Options lib="eth"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/wrapper/greth_gbit_gen.vhd" type="VHDL" type_short="VHDL">
            <Options lib="eth"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/opencores/i2c/i2c_master_bit_ctrl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="opencores"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/opencores/i2c/i2c_master_byte_ctrl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="opencores"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/opencores/i2c/i2coc.vhd" type="VHDL" type_short="VHDL">
            <Options lib="opencores"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/arith/arith.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/arith/mul32.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/arith/div32.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/memctrl/memctrl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/memctrl/sdctrl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/memctrl/sdctrl64.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/memctrl/sdmctrl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/memctrl/srctrl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmuconfig.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmuiface.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/libmmu.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmutlbcam.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmulrue.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmulru.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmutlb.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmutw.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmu.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/leon3/leon3.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/leon3/grfpushwx.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/irqmp/irqmp.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/l2cache/v2-pkg/l2cache.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/misc.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/rstgen.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/gptimer.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbram.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbdpram.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbtrace_mmb.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbtrace_mb.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbtrace.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/grgpio.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbstat.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/logan.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/apbps2.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/charrom_package.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/charrom.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/apbvga.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/svgactrl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/grsysmon.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/grgpreg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahb_mst_iface.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/grgprbank.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/net/net.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/pci.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/pcipads.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/pcitrace/pcitrace.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pcilib.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pciahbmst.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pci_target.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pci_mt.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/dmactrl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pci_mtf.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pcidma.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/ptf/pt_pkg.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/ptf/pt_pci_master.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/ptf/pt_pci_target.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/ptf/pt_pci_arb.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/uart.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/libdcom.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/apbuart.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/dcom.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/dcom_uart.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/ahbuart.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/sim.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/sram.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/sram16.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/phy.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/ahbrep.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/delay_wire.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/pwm_check.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/ddrram.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/ddr2ram.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/ddr3ram.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/jtag.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/libjtagcom.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/jtagcom.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/ahbjtag.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/ahbjtag_bsd.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/bscanregs.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/bscanregsbd.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/jtagcom2.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/jtagtst.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/ethernet_mac.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/greth.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/greth_mb.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/greth_gbit.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/greth_gbit_mb.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/grethm.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/rgmii.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddrpkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddrintpkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddrphy_wrap.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddrspa.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr2spa.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr2buf.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr2spax.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr2spax_ahb.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr2spax_ddr.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr1spax.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr1spax_ddr.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ahb2mig_series7_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ahb2mig_series7.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ahb2avl_async.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ahb2avl_async_be.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2cmst.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2cmst_gen.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2cslv.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c2ahbx.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c2ahb.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c2ahb_apb.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c2ahb_gen.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c2ahb_apb_gen.vhd" type="VHDL" type_short="VHDL">
            <Options lib="gaisler"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/memoryctrl/memoryctrl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="esa"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/memoryctrl/mctrl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="esa"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/pci/pcicomp.vhd" type="VHDL" type_short="VHDL">
            <Options lib="esa"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/pci/pci_arb_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="esa"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/pci/pci_arb.vhd" type="VHDL" type_short="VHDL">
            <Options lib="esa"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/pci/pciarb.vhd" type="VHDL" type_short="VHDL">
            <Options lib="esa"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/utilities/conversions.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="fmf"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/utilities/gen_utils.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="fmf"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/flash/flash.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="fmf"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/flash/s25fl064a.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="fmf"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/flash/m25p80.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="fmf"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/fifo/idt7202.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="fmf"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/micron/sdram/components.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="micron"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/micron/sdram/mt48lc16m16a2.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="micron"/>
        </Source>
        <Source name="rvex-lib/rvex/common/common_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/utils/utils_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/utils/utils_sync.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/utils/utils_fracDiv.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/utils/utils_crc.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/utils/utils_uart_rxBit.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/utils/utils_uart_rxByte.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/utils/utils_uart_tx.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/utils/utils_uart.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/utils/utils_optiprims.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/utils/simUtils_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/utils/simUtils_mem_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/utils/simUtils_scanner_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/bus/bus_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/bus/bus_addrConv_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/bus/bus_ramBlock_singlePort.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/bus/bus_ramBlock.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/bus/bus_arbiter.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/bus/bus_demux.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/bus/bus_crossClock.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/bus/bus_stage.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_version_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_pipeline_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_ctrlRegs_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_intIface_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_opcodeDatapath_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_opcodeAlu_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_opcodeBranch_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_opcodeMemory_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_opcodeMultiplier_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_opcode_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_trap_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_asDisas_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_alu.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_brku.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_br.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_cfgCtrl_decode.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_cfgCtrl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_forward.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_contextPipelaneIFace.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_contextRegLogic.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_ctrlRegs_busSwitch.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_ctrlRegs_contextLaneSwitch.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_ctrlRegs.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_dmemSwitch.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_globalRegLogic.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_gpRegs_mem.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_gpRegs_sim.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_gpRegs_simple.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_gpRegs.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_limmRouting.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_memu.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_mulu.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_pipelane.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_stopBitRouting.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_trapRouting.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_pipelanes.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_instructionBuffer.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_trace.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_listOpcodes_tb.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/core/core_cfgCtrl_tb.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/cache/cache_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/cache/cache_data_blockData.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/cache/cache_data_blockTag.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/cache/cache_data_blockValid.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/cache/cache_data_mainCtrl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/cache/cache_data_block.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/cache/cache_data.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/cache/cache_instr_blockData.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/cache/cache_instr_blockTag.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/cache/cache_instr_blockValid.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/cache/cache_instr_missCtrl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/cache/cache_instr_block.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/cache/cache_instr.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/cache/cache.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/gaisler/bus2ahb.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/gaisler/ahb2bus.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/gaisler/ahb_snoop.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/periph/periph_uart_packetHandler.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/periph/periph_uart_packetBuffer.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/periph/periph_uart_packetControl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/periph/periph_uart_fifo.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/periph/periph_uart_busIface.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/periph/periph_uart_switch.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/periph/periph_uart.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/periph/periph_irq.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/periph/periph_trace.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/system/rvsys_grlib_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/system/rvsys_grlib_rctrl.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/system/rvsys_grlib.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/system/rvsys_standalone_pkg.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/system/rvsys_standalone_core.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/system/rvsys_standalone_cachedCore.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="rvex-lib/rvex/system/rvsys_standalone.vhd" type="VHDL" type_short="VHDL">
            <Options lib="rvex"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/work/debug/debug.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="work"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/work/debug/grtestmod.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="work"/>
        </Source>
        <Source name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/work/debug/cpu_disas.vhd" type="VHDL" type_short="VHDL" syn_sim="SimOnly" excluded="TRUE" >
            <Options lib="work"/>
        </Source>
        <Source name="ahb2mig_ml605.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="config.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="ahbrom.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="svga2ch7301c.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="gtxclk.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="ptag.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="gracectrl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="leon3mp.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="leon3mp.ucf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="default.sdc" type="Synplify Design Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
</BaliProject>
