/*
 * r8a7373 processor support - PFC hardware block
 *
 * Copyright (C) 2010, 2011 Renesas Solutions Corp.
 * Copyright (C) 2010
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; version 2 of the
 * License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA
 */
#include <linux/gpio.h>
#include <linux/io.h>
#include <linux/kernel.h>
#include <linux/pinctrl/pinconf-generic.h>
#include <mach/irqs.h>
#include <mach/r8a7373.h>

#include "core.h"
#include "sh_pfc.h"

#define CPU_ALL_PORT(fn, pfx, sfx)		\
	PORT_10(fn, pfx, sfx),			\
	PORT_10(fn, pfx##1, sfx),		\
	PORT_10(fn, pfx##2, sfx),		\
	PORT_10(fn, pfx##3, sfx),		\
	PORT_1(fn, pfx##40, sfx),		\
	PORT_1(fn, pfx##41, sfx),		\
	PORT_1(fn, pfx##42, sfx),		\
	PORT_1(fn, pfx##43, sfx),		\
	PORT_1(fn, pfx##44, sfx),		\
	PORT_1(fn, pfx##45, sfx),		\
	PORT_1(fn, pfx##46, sfx),		\
	PORT_1(fn, pfx##47, sfx),		\
	PORT_1(fn, pfx##48, sfx),		\
	/* #49 to #63 are not a GPIO */		\
	PORT_1(fn, pfx##64, sfx),		\
	PORT_1(fn, pfx##65, sfx),		\
	PORT_1(fn, pfx##66, sfx),		\
	PORT_1(fn, pfx##67, sfx),		\
	PORT_1(fn, pfx##68, sfx),		\
	PORT_1(fn, pfx##69, sfx),		\
	PORT_10(fn, pfx##7, sfx),		\
	PORT_10(fn, pfx##8, sfx),		\
	PORT_1(fn, pfx##90, sfx),		\
	PORT_1(fn, pfx##91, sfx),		\
	/* #92 to #95 are not a GPIO */		\
	PORT_1(fn, pfx##96, sfx),		\
	PORT_1(fn, pfx##97, sfx),		\
	PORT_1(fn, pfx##98, sfx),		\
	PORT_1(fn, pfx##99, sfx),		\
	PORT_10(fn, pfx##10, sfx),		\
	PORT_1(fn, pfx##110, sfx),		\
	/* #111 to #127 are not a GPIO */	\
	PORT_1(fn, pfx##128, sfx),		\
	PORT_1(fn, pfx##129, sfx),		\
	PORT_1(fn, pfx##130, sfx),		\
	PORT_1(fn, pfx##131, sfx),		\
	/* #132 are not a GPIO */		\
	PORT_1(fn, pfx##133, sfx),		\
	PORT_1(fn, pfx##134, sfx),		\
	PORT_1(fn, pfx##135, sfx),		\
	PORT_1(fn, pfx##136, sfx),		\
	PORT_1(fn, pfx##137, sfx),		\
	PORT_1(fn, pfx##138, sfx),		\
	PORT_1(fn, pfx##139, sfx),		\
	PORT_1(fn, pfx##140, sfx),		\
	PORT_1(fn, pfx##141, sfx),		\
	PORT_1(fn, pfx##142, sfx),		\
	/* #143 to #197 are not a GPIO */	\
	PORT_1(fn, pfx##198, sfx),		\
	PORT_1(fn, pfx##199, sfx),		\
	PORT_10(fn, pfx##20, sfx),		\
	PORT_10(fn, pfx##21, sfx),		\
	/* #220 to #223 are not a GPIO */	\
	PORT_1(fn, pfx##224, sfx),		\
	PORT_1(fn, pfx##225, sfx),		\
	PORT_1(fn, pfx##226, sfx),		\
	PORT_1(fn, pfx##227, sfx),		\
	PORT_1(fn, pfx##228, sfx),		\
	PORT_1(fn, pfx##229, sfx),		\
	PORT_10(fn, pfx##23, sfx),		\
	PORT_10(fn, pfx##24, sfx),		\
	PORT_10(fn, pfx##25, sfx),		\
	PORT_10(fn, pfx##26, sfx),		\
	PORT_1(fn, pfx##270, sfx),		\
	PORT_1(fn, pfx##271, sfx),		\
	PORT_1(fn, pfx##272, sfx),		\
	PORT_1(fn, pfx##273, sfx),		\
	PORT_1(fn, pfx##274, sfx),		\
	PORT_1(fn, pfx##275, sfx),		\
	PORT_1(fn, pfx##276, sfx),		\
	PORT_1(fn, pfx##277, sfx),		\
	/* #278 to #287 are not a GPIO */	\
	PORT_1(fn, pfx##288, sfx),		\
	PORT_1(fn, pfx##289, sfx),		\
	PORT_10(fn, pfx##29, sfx),		\
	PORT_10(fn, pfx##30, sfx),		\
	PORT_1(fn, pfx##310, sfx),		\
	PORT_1(fn, pfx##311, sfx),		\
	PORT_1(fn, pfx##312, sfx),		\
	/* #313 to #319 are not a GPIO */	\
	PORT_1(fn, pfx##320, sfx),		\
	PORT_1(fn, pfx##321, sfx),		\
	PORT_1(fn, pfx##322, sfx),		\
	PORT_1(fn, pfx##323, sfx),		\
	PORT_1(fn, pfx##324, sfx),		\
	PORT_1(fn, pfx##325, sfx),		\
	PORT_1(fn, pfx##326, sfx),		\
	PORT_1(fn, pfx##327, sfx)

enum {
	PINMUX_RESERVED = 0,

	/* PORT0_DATA -> PORT327_DATA */
	PINMUX_DATA_BEGIN,
	PORT_ALL(DATA),
	PINMUX_DATA_END,

	/* PORT0_IN -> PORT327_IN */
	PINMUX_INPUT_BEGIN,
	PORT_ALL(IN),
	PINMUX_INPUT_END,

	/* PORT0_OUT -> PORT327_OUT */
	PINMUX_OUTPUT_BEGIN,
	PORT_ALL(OUT),
	PINMUX_OUTPUT_END,

	PINMUX_FUNCTION_BEGIN,
	PORT_ALL(FN_IN),		/* PORT0_FN_IN -> PORT327_FN_IN */
	PORT_ALL(FN_OUT),		/* PORT0_FN_OUT -> PORT327_FN_OUT */
	PORT_ALL(FN0),			/* PORT0_FN0 -> PORT327_FN0 */
	PORT_ALL(FN1),			/* PORT0_FN1 -> PORT327_FN1 */
	PORT_ALL(FN2),			/* PORT0_FN2 -> PORT327_FN2 */
	PORT_ALL(FN3),			/* PORT0_FN3 -> PORT327_FN3 */
	PORT_ALL(FN4),			/* PORT0_FN4 -> PORT327_FN4 */
	PORT_ALL(FN5),			/* PORT0_FN5 -> PORT327_FN5 */

	MSEL3CR_MSEL28_0, MSEL3CR_MSEL28_1,
	MSEL3CR_MSEL27_0, MSEL3CR_MSEL27_1,
	MSEL3CR_MSEL26_0, MSEL3CR_MSEL26_1,
	MSEL3CR_MSEL15_0, MSEL3CR_MSEL15_1,
	MSEL3CR_MSEL6_0, MSEL3CR_MSEL6_1,
	MSEL3CR_MSEL4_0, MSEL3CR_MSEL4_1,
	MSEL3CR_MSEL3_0, MSEL3CR_MSEL3_1,
	MSEL3CR_MSEL1_0, MSEL3CR_MSEL1_1,
	MSEL3CR_MSEL0_0, MSEL3CR_MSEL0_1,
	MSEL4CR_MSEL30_0, MSEL4CR_MSEL30_1,
	MSEL4CR_MSEL14_0, MSEL4CR_MSEL14_1,
	MSEL4CR_MSEL13_0, MSEL4CR_MSEL13_1,
	MSEL4CR_MSEL4_0, MSEL4CR_MSEL4_1,
	MSEL4CR_MSEL1_0, MSEL4CR_MSEL1_1,
	PINMUX_FUNCTION_END,

	PINMUX_MARK_BEGIN,

#define F1(a)	a##_MARK
#define F2(a)	a##_MARK
#define F3(a)	a##_MARK
#define F4(a)	a##_MARK
#define F5(a)	a##_MARK
#define IRQ(a)	IRQ##a##_MARK

	/* Hardware manual Table 9-1 (Function 0-5) */
	F1(LCDD0), IRQ(0),	/* Port0 */
	F1(LCDD1), IRQ(1),
	F1(LCDD2), IRQ(2),
	F1(LCDD3), IRQ(3),
	F1(LCDD4), IRQ(4),
	F1(LCDD5), IRQ(5),
	F1(LCDD6), IRQ(6),
	F1(LCDD7), IRQ(7),
	F1(LCDD8), IRQ(8),
	F1(LCDD9), IRQ(9),
	F1(LCDD10), IRQ(10),
	F1(LCDD11), IRQ(11),
	F1(LCDD12), IRQ(12),
	F1(LCDD13), IRQ(13),
	F1(LCDD14), F4(SF_IRQ_00), IRQ(14),
	F1(LCDD15), IRQ(15),
	F1(LCDD16), IRQ(16),
	F1(LCDD17), IRQ(17),
	F1(LCDD18), F3(MSIOF0_SS2), IRQ(18),
	F1(LCDD19), F3(MSIOF1_SS2), F4(MSIOF5_SS2), IRQ(19),
	F1(LCDD20), F3(MSIOF2_SS2), IRQ(20),
	F1(LCDD21), F3(MSIOF3_SS2), IRQ(21),
	F1(LCDD22), F3(PORT22_SCIFA3_TXD), IRQ(22),
	F1(LCDD23), F3(PORT23_SCIFA3_RXD), IRQ(23),
	F1(LCDHSYN), F2(LCDCS_), IRQ(24),
	F1(LCDVSYN), IRQ(25),	/* Port25 */
	F1(LCDDCK), F2(LCDWR_), IRQ(26),
	F1(LCDDISP), F2(LCDRS), IRQ(27),
	F1(LCDRD_N), IRQ(28),
	F1(LCDLCLK), F3(SLIM_CLK), IRQ(29),
	F1(LCDDON), F3(SLIM_DATA), IRQ(30),
	F1(SCIFA0_RTS_), F2(SCIFA2_RTS_), F5(SIM0_DET), IRQ(31),
	F1(SCIFA0_CTS_), F2(SCIFA2_CTS_), F4(SF_IRQ_01), F5(SIM1_DET), IRQ(32),
	F1(SCIFA0_SCK), F2(SCIFA2_SCK), F5(SIM0_PWRON), IRQ(33),
	F1(SCIFA1_RTS_), F2(SCIFA3_RTS_), F5(SIM1_PWRON), IRQ(34),
	F1(SCIFA1_CTS_), F2(SCIFA3_CTS_), F5(SIM0_VOLTSEL0), IRQ(35),
	F1(SCIFA1_SCK), F2(SCIFA3_SCK), F3(PORT36_TPU0TO0), F5(SIM0_VOLTSEL1),
	IRQ(36),
	F1(SCIFB0_RTS_), F3(TPU0TO1), F4(SCIFB3_RTS_), F5(SIM1_VOLTSEL0),
	IRQ(37),
	F1(SCIFB0_CTS_), F2(SCIFB2_SCK), F3(TPU0TO2), F4(SCIFB3_CTS_),
	F5(SIM1_VOLTSEL1), IRQ(38),
	F1(SCIFB0_SCK), F2(SCIFB1_SCK), F3(TPU0TO3), F4(SCIFB3_SCK), IRQ(39),
	F1(TS_SDAT), F2(MSIOF2_TXD),	/* Port40 */
	F1(TS_SPSYNC), F2(MSIOF2_RXD),
	F1(TS_SCK), F2(MSIOF2_SCK),
	F1(TS_SDEN), F2(MSIOF2_SYNC),
	F1(KEYIN0),
	F1(KEYIN1),
	F1(KEYIN2),
	F1(KEYIN3),
	F1(KEYIN4),	/* Port48 */
	/* Port49 to Port63 are not available */
	F1(SIM1_RST),
	F1(SIM1_CLK),
	F1(SIM1_IO),
	F1(SIM0_RST),
	F1(SIM0_CLK),
	F1(SIM0_IO),
	F1(IC_DP),
	F1(IC_DM),
	F1(HSI_RX_FLAG), F2(SCIFB2_TXD), F3(MSIOF3_TXD), F5(PORT72_GIO_OUT4),
	F1(HSI_RX_DATA), F2(SCIFB2_RXD), F3(MSIOF3_RXD), F5(PORT73_GIO_OUT5),
	F1(HSI_TX_READY), F2(SCIFB2_RTS), F3(MSIOF3_SCK), F5(PORT74_GIO_OUT0),
	F1(HSI_RX_WAKE), F2(SCIFB2_CTS), F3(MSIOF3_SYNC), F5(GenIO4), IRQ(59),
	F1(HSI_TX_FLAG), F2(SCIFB1_RTS), F5(PORT76_GIO_OUT1),
	F1(HSI_TX_DATA), F2(SCIFB1_CTS), F5(PORT77_GIO_OUT2),
	F1(HSI_RX_READY), F2(SCIFB1_TXD), F5(PORT78_GIO_OUT3),
	F1(HSI_TX_WAKE), F2(SCIFB1_RXD), F5(GenIO8),
	F1(MSIOF0_TXD),	/* Port80 */
	F1(MSIOF0_RXD),
	F1(MSIOF0_SCK), F2(I2C_SCL2H),
	F1(MSIOF0_SYNC), F2(I2C_SDA2H),
	F1(MSIOF1_TXD), F2(I2C_SCL0H), F3(SF_I2C_SCL0H), F4(MSIOF5_TXD),
	F1(MSIOF1_RXD), F2(I2C_SDA0H), F3(SF_I2C_SDA0H), F4(MSIOF5_RXD),
	F1(MSIOF1_SCK), F2(I2C_SCL1H), F3(SF_I2C_SCL1H), F4(MSIOF5_SCK),
	F1(MSIOF1_SYNC), F2(I2C_SDA1H), F3(SF_I2C_SDA1H), F4(MSIOF5_SYNC),
	F1(MSIOF0_SS1), F2(SCIFA2_TXD),
	F1(MSIOF1_SS1), F2(SCIFA2_RXD), F4(MSIOF5_SS1),
	F1(MSIOF2_SS1), F2(PORT90_SCIFA3_TXD),	/* Port90 */
	F1(MSIOF3_SS1), F2(PORT91_SCIFA3_RXD),
	/* Port92 to Port95 are not available */
	F1(KEYIN5), IRQ(40),
	F1(KEYIN6), IRQ(41),
	F1(KEYIN7), IRQ(42),
	F2(KEYOUT0),
	F2(KEYOUT1),	/* Port100 */
	F2(KEYOUT2),
	F2(KEYOUT3),
	F2(KEYOUT4),
	F2(KEYOUT5), IRQ(43),
	F2(KEYOUT6), IRQ(44),
	F2(KEYOUT7), F5(RFANAEN), IRQ(45),
	F1(KEYIN8), F2(KEYOUT8), F4(SF_IRQ_04), IRQ(46),
	F1(KEYIN9), F2(KEYOUT9), F4(SF_IRQ_05), IRQ(47),
	F1(KEYIN10), F2(KEYOUT10), F4(SF_IRQ_06), IRQ(48),
	F1(KEYIN11), F2(KEYOUT11), F4(SF_IRQ_07), IRQ(49),
	/* Port111 to Port127 are not available */
	F1(SCIFA0_TXD),
	F1(SCIFA0_RXD),
	F1(SCIFA1_TXD),
	F1(SCIFA1_RXD),
	/* Port 132 is not available */
	F1(MD3),
	F1(MD4),
	F1(MD6),
	F1(MD7),
	F1(SCIFB0_TXD),
	F1(SCIFB0_RXD),
	F1(DIGRFEN),
	F1(GPS_TIMESTAMP),	/* Port140 */
	F1(TXP),
	F1(TXP2),
	/* Port143 to Port197 are not available */
	F1(GenIO0),
	IRQ(63),
	F1(SCIFB3_TXD),	/* PORT200 */
	F1(SCIFB3_RXD),
	F1(SIM0_BSICOMP), IRQ(60),
	F1(ULPI_DATA0), F2(MTSB_TX0),
	F1(ULPI_DATA1), F2(MTSB_TX1),
	F1(ULPI_DATA2), F2(MTSB_TX2),
	F1(ULPI_DATA3), F2(MTSB_TX3),
	F1(ULPI_DATA4), F2(MTSB_RX0),
	F1(ULPI_DATA5), F2(MTSB_RX1),
	F1(ULPI_DATA6), F2(MTSB_RX2),
	F1(ULPI_DATA7), F2(MTSB_RX3),	/* Port210 */
	F1(ULPI_CLK), F2(MTSB_TXC),
	F1(ULPI_STP), F2(MTSB_RXC),
	F1(ULPI_DIR),
	F1(ULPI_NXT), IRQ(61),
	F1(VIO_CKO1),
	F1(VIO_CKO2),
	F1(VIO_CKO3),
	F1(VIO_CKO4),
	F1(VIO_CKO5),
	/* Port220 to Port223 are not available */
	F1(RD_N), IRQ(52),
	F1(WE0_N), F2(PORT225_TPU0TO0), F5(PORT225_RDWR), IRQ(53),
	F1(WE1_N), F4(SF_PORT_01), F5(SIM0_GPO0), IRQ(54),
	F1(CS0_N), F5(SIM0_GPO1), IRQ(55),
	F1(CS2_N), F2(PWMO), F4(TPU1TO0), F5(SIM0_GPO2),
	F1(CS4_N), F2(VIO_VD), F5(SIM1_GPO0),
	F1(WAIT_N), F2(VIO_CLK), F5(SIM1_GPO1),
	F1(PORT231_RDWR), F2(VIO_HD), F5(SIM1_GPO2),
	F1(D15), F2(VIO_D9), F5(GIO_OUT15),
	F1(D14), F2(VIO_D8), F5(GIO_OUT14),
	F1(D13), F2(VIO_D7), F5(GIO_OUT13),
	F1(D12), F2(VIO_D6), F5(GIO_OUT12),
	F1(D11), F2(VIO_D5), F5(GIO_OUT11),
	F1(D10), F2(VIO_D4), F5(GIO_OUT10),
	F1(D9), F2(VIO_D3), F5(GIO_OUT9),
	F1(D8), F2(VIO_D2), F5(GIO_OUT8),
	F1(D7), F2(VIO_D1), F5(GIO_OUT7),	/* Port240 */
	F1(D6), F2(VIO_D0), F5(GIO_OUT6),
	F1(D5), F5(PORT242_GIO_OUT5),
	F1(D4), F5(PORT243_GIO_OUT4),
	F1(D3), F5(PORT244_GIO_OUT3),
	F1(D2), F5(PORT245_GIO_OUT2),
	F1(D1), F5(PORT246_GIO_OUT1),
	F1(D0), F5(PORT247_GIO_OUT0),
	F1(CKO), F2(MMCCLK1),
	F1(A10), F2(MMCD1_7),
	F1(A9), F2(MMCD1_6),
	F1(A8), F2(MMCD1_5),
	F1(A7), F2(MMCD1_4),
	F1(A6), F2(MMCD1_3),
	F1(A5), F2(MMCD1_2),
	F1(A4), F2(MMCD1_1),
	F1(A3), F2(MMCD1_0),
	F1(A2), F2(MMCCMD1),
	F1(A1), IRQ(56),
	F1(A0), F2(BS), IRQ(57),
	F1(FSIACK), F2(PORT260_ISP_IRIS1),	/* Port260 */
	F1(FSIAISLD),
	F1(FSIAOMC), F4(PORT262_ISP_IRIS0),
	F1(FSIAOLR), F2(FSIAILR),
	F1(FSIAOBT), F2(FSIAIBT),
	F1(FSIAOSLD),
	F1(FSIBISLD),
	F1(FSIBOLR), F2(FSIBILR),
	F1(FSIBOMC), F4(PORT268_ISP_SHUTTER1),
	F1(FSIBOBT), F2(FSIBIBT),
	F1(FSIBOSLD), F2(FSIASPDIF),
	F1(FSIBCK), F3(SF_IRQ_03), F4(PORT271_ISP_SHUTTER0),
	F1(VINT), F4(PORT272_ISP_STROBE), IRQ(58),
	F1(PORT273_ISP_IRIS1), F2(I2C_SCL3H),
	F1(PORT274_ISP_IRIS0), F2(I2C_SDA3H),
	F1(PORT275_ISP_SHUTTER1),
	F1(PORT276_ISP_SHUTTER0),
	F1(PORT277_ISP_STROBE),
	/* Port278 to Port287 are not available */
	F1(SDHICLK1), F3(STMCLK_2),
	F1(SDHID1_0), F3(STMDATA0_2),
	F1(SDHID1_1), F3(STMDATA1_2), IRQ(51),
	F1(SDHID1_2), F3(STMDATA2_2),
	F1(SDHID1_3), F3(STMDATA3_2),
	F1(SDHICMD1), F3(STMSIDI_2),
	F1(SDHICLK2), F2(MSIOF4_SCK), F4(MSIOF6_SCK),
	F1(SDHID2_0), F2(MSIOF4_TXD), F4(MSIOF6_TXD),
	F1(SDHID2_1), F2(MSIOF4_SS2), F3(SF_IRQ_02), F4(MSIOF6_SS2), IRQ(62),
	F1(SDHID2_2), F2(MSIOF4_RXD), F4(MSIOF6_RXD),
	F1(SDHID2_3), F2(MSIOF4_SYNC), F4(MSIOF6_SYNC),
	F1(SDHICMD2), F2(MSIOF4_SS1), F3(SF_PORT_00), F4(MSIOF6_SS1),
	F1(MMCD0_0),	/* Port300 */
	F1(MMCD0_1),
	F1(MMCD0_2),
	F1(MMCD0_3),
	F1(MMCD0_4),
	F1(MMCD0_5),
	F1(MMCD0_6),
	F1(MMCD0_7),
	F1(MMCCMD0),
	F1(MMCCLK0),
	F1(MMCRST),
	F1(PDM0_DATA),
	F1(PDM1_DATA),
	F1(SDHID0_0), F3(STMDATA0_1),
	F1(SDHID0_1), F3(STMDATA1_1),
	F1(SDHID0_2), F3(STMDATA2_1),
	F1(SDHID0_3), F3(STMDATA3_1),
	F1(SDHICMD0), F3(STMSIDI_1),
	F1(SDHIWP0),
	F1(SDHICLK0), F3(STMCLK_1),
	F1(SDHICD0), IRQ(50),

	/* MSEL3 special cases */
	SDHI_IO_POWER_OFF_MARK,
	SDHI_IO_POWER_ON_MARK,
	SIM0_IO_POWER_OFF_MARK,
	SIM0_IO_POWER_ON_MARK,
	SIM1_IO_POWER_OFF_MARK,
	SIM1_IO_POWER_ON_MARK,
	DEBUG_MON_KEYSC_MARK,
	DEBUG_MON_BSC_MARK,
	LDDR_PORT_LCDC0_MARK,
	LDDR_PORT_LCDC1_MARK,
	ICDP_ICDM_OUTDISABLE_MARK,
	ICDP_ICDM_ICUSB_MARK,
	HSI_INTERNAL_CON_MARK,
	HSI_HSI0_SEL_MARK,
	HSI_HSI1_SEL_MARK,

	/* MSEL4 special cases */
	SLIM_ISO_MODE_MARK,
	SLIM_PUSH_MODE_MARK,
	I2C2_I2C2_MARK,
	I2C2_SF_I2C2_MARK,
	I2C3_I2C3_MARK,
	I2C3_SF_I2C3_MARK,
	RESETA_ENABLE_PU_MARK,
	RESETA_DISABLE_PU_MARK,
	ASEBRK_PD_MARK,
	ASEBRK_PU_MARK,
	PINMUX_MARK_END,
};


#define _PORT_DATA(pfx, sfx)	PORT_DATA_IO(pfx)
#define PINMUX_DATA_ALL()	CPU_ALL_PORT(_PORT_DATA, , unused)

static pinmux_enum_t pinmux_data[] = {
	/* specify valid pin states for each pin in GPIO mode */
	PINMUX_DATA_ALL(),

	/* Table 9-1 (Function 0-5) */
	/* Port0 */
	PINMUX_DATA(LCDD0_MARK, PORT0_FN1),
	PINMUX_DATA(IRQ0_MARK, PORT0_FN0),
	/* Port1 */
	PINMUX_DATA(LCDD1_MARK, PORT1_FN1),
	PINMUX_DATA(IRQ1_MARK, PORT1_FN0),
	/* Port2 */
	PINMUX_DATA(LCDD2_MARK, PORT2_FN1),
	PINMUX_DATA(IRQ2_MARK, PORT2_FN0),
	/* Port3 */
	PINMUX_DATA(LCDD3_MARK, PORT3_FN1),
	PINMUX_DATA(IRQ3_MARK, PORT3_FN0),
	/* Port4 */
	PINMUX_DATA(LCDD4_MARK, PORT4_FN1),
	PINMUX_DATA(IRQ4_MARK, PORT4_FN0),
	/* Port5 */
	PINMUX_DATA(LCDD5_MARK, PORT5_FN1),
	PINMUX_DATA(IRQ5_MARK, PORT5_FN0),
	/* Portx */
	PINMUX_DATA(LCDD6_MARK, PORT6_FN1),
	PINMUX_DATA(IRQ6_MARK, PORT6_FN0),
	/* Portx */
	PINMUX_DATA(LCDD7_MARK, PORT7_FN1),
	PINMUX_DATA(IRQ7_MARK, PORT7_FN0),
	/* Portx */
	PINMUX_DATA(LCDD8_MARK, PORT8_FN1),
	PINMUX_DATA(IRQ8_MARK, PORT8_FN0),
	/* Portx */
	PINMUX_DATA(LCDD9_MARK, PORT9_FN1),
	PINMUX_DATA(IRQ9_MARK, PORT9_FN0),
	/* Portx */
	PINMUX_DATA(LCDD10_MARK, PORT10_FN1),
	PINMUX_DATA(IRQ10_MARK, PORT10_FN0),
	/* Portx */
	PINMUX_DATA(LCDD11_MARK, PORT11_FN1),
	PINMUX_DATA(IRQ11_MARK, PORT11_FN0),
	/* Portx */
	PINMUX_DATA(LCDD12_MARK, PORT12_FN1),
	PINMUX_DATA(IRQ12_MARK, PORT12_FN0),
	/* Portx */
	PINMUX_DATA(LCDD13_MARK, PORT13_FN1),
	PINMUX_DATA(IRQ13_MARK, PORT13_FN0),
	/* Portx */
	PINMUX_DATA(LCDD14_MARK, PORT14_FN1),
	PINMUX_DATA(SF_IRQ_00_MARK, PORT14_FN4),
	PINMUX_DATA(IRQ14_MARK, PORT14_FN0),
	/* Portx */
	PINMUX_DATA(LCDD15_MARK, PORT15_FN1),
	PINMUX_DATA(IRQ15_MARK, PORT15_FN0),
	/* Portx */
	PINMUX_DATA(LCDD16_MARK, PORT16_FN1),
	PINMUX_DATA(IRQ16_MARK, PORT16_FN0),
	/* Portx */
	PINMUX_DATA(LCDD17_MARK, PORT17_FN1),
	PINMUX_DATA(IRQ17_MARK, PORT17_FN0),
	/* Portx */
	PINMUX_DATA(LCDD18_MARK, PORT18_FN1),
	PINMUX_DATA(MSIOF0_SS2_MARK, PORT18_FN3),
	PINMUX_DATA(IRQ18_MARK, PORT18_FN0),
	/* Portx */
	PINMUX_DATA(LCDD19_MARK, PORT19_FN1),
	PINMUX_DATA(MSIOF1_SS2_MARK, PORT19_FN3),
	PINMUX_DATA(MSIOF5_SS2_MARK, PORT19_FN4),
	PINMUX_DATA(IRQ19_MARK, PORT19_FN0),
	/* Portx */
	PINMUX_DATA(LCDD20_MARK, PORT20_FN1),
	PINMUX_DATA(MSIOF2_SS2_MARK, PORT20_FN3),
	PINMUX_DATA(IRQ20_MARK, PORT20_FN0),
	/* Portx */
	PINMUX_DATA(LCDD21_MARK, PORT21_FN1),
	PINMUX_DATA(MSIOF3_SS2_MARK, PORT21_FN3),
	PINMUX_DATA(IRQ21_MARK, PORT21_FN0),
	/* Portx */
	PINMUX_DATA(LCDD22_MARK, PORT22_FN1),
	PINMUX_DATA(PORT22_SCIFA3_TXD_MARK, PORT22_FN3, MSEL3CR_MSEL4_1),
	PINMUX_DATA(IRQ22_MARK, PORT22_FN0),
	/* Portx */
	PINMUX_DATA(LCDD23_MARK, PORT23_FN1),
	PINMUX_DATA(PORT23_SCIFA3_RXD_MARK, PORT23_FN3, MSEL3CR_MSEL4_1),
	PINMUX_DATA(IRQ23_MARK, PORT23_FN0),
	/* Portx */
	PINMUX_DATA(LCDHSYN_MARK, PORT24_FN1),
	PINMUX_DATA(LCDCS__MARK, PORT24_FN2),
	PINMUX_DATA(IRQ24_MARK, PORT24_FN0),
	/* Portx */
	PINMUX_DATA(LCDVSYN_MARK, PORT25_FN1),
	PINMUX_DATA(IRQ25_MARK, PORT25_FN0),
	/* Portx */
	PINMUX_DATA(LCDDCK_MARK, PORT26_FN1),
	PINMUX_DATA(LCDWR__MARK, PORT26_FN2),
	PINMUX_DATA(IRQ26_MARK, PORT26_FN0),
	/* Portx */
	PINMUX_DATA(LCDDISP_MARK, PORT27_FN1),
	PINMUX_DATA(LCDRS_MARK, PORT27_FN2),
	PINMUX_DATA(IRQ27_MARK, PORT27_FN0),
	/* Portx */
	PINMUX_DATA(LCDRD_N_MARK, PORT28_FN1),
	PINMUX_DATA(IRQ28_MARK, PORT28_FN0),
	/* Portx */
	PINMUX_DATA(LCDLCLK_MARK, PORT29_FN1),
	PINMUX_DATA(SLIM_CLK_MARK, PORT29_FN3),
	PINMUX_DATA(IRQ29_MARK, PORT29_FN0),
	/* Portx */
	PINMUX_DATA(LCDDON_MARK, PORT30_FN1),
	PINMUX_DATA(SLIM_DATA_MARK, PORT30_FN3),
	PINMUX_DATA(IRQ30_MARK, PORT30_FN0),
	/* Portx */
	PINMUX_DATA(SCIFA0_RTS__MARK, PORT31_FN1),
	PINMUX_DATA(SCIFA2_RTS__MARK, PORT31_FN2),
	PINMUX_DATA(SIM0_DET_MARK, PORT31_FN5),
	PINMUX_DATA(IRQ31_MARK, PORT31_FN0),
	/* Portx */
	PINMUX_DATA(SCIFA0_CTS__MARK, PORT32_FN1),
	PINMUX_DATA(SCIFA2_CTS__MARK, PORT32_FN2),
	PINMUX_DATA(SF_IRQ_01_MARK, PORT32_FN4),
	PINMUX_DATA(SIM1_DET_MARK, PORT32_FN5),
	PINMUX_DATA(IRQ32_MARK, PORT32_FN0),
	/* Portx */
	PINMUX_DATA(SCIFA0_SCK_MARK, PORT33_FN1),
	PINMUX_DATA(SCIFA2_SCK_MARK, PORT33_FN2),
	PINMUX_DATA(SIM0_PWRON_MARK, PORT33_FN5),
	PINMUX_DATA(IRQ33_MARK, PORT33_FN0),
	/* Portx */
	PINMUX_DATA(SCIFA1_RTS__MARK, PORT34_FN1),
	PINMUX_DATA(SCIFA3_RTS__MARK, PORT34_FN2),
	PINMUX_DATA(SIM1_PWRON_MARK, PORT34_FN5),
	PINMUX_DATA(IRQ34_MARK, PORT34_FN0),
	/* Portx */
	PINMUX_DATA(SCIFA1_CTS__MARK, PORT35_FN1),
	PINMUX_DATA(SCIFA3_CTS__MARK, PORT35_FN2),
	PINMUX_DATA(SIM0_VOLTSEL0_MARK, PORT35_FN5),
	PINMUX_DATA(IRQ35_MARK, PORT35_FN0),
	/* Portx */
	PINMUX_DATA(SCIFA1_SCK_MARK, PORT36_FN1),
	PINMUX_DATA(SCIFA3_SCK_MARK, PORT36_FN2),
	PINMUX_DATA(PORT36_TPU0TO0_MARK, PORT36_FN3),
	PINMUX_DATA(SIM0_VOLTSEL1_MARK, PORT36_FN5),
	PINMUX_DATA(IRQ36_MARK, PORT36_FN0),
	/* Portx */
	PINMUX_DATA(SCIFB0_RTS__MARK, PORT37_FN1),
	PINMUX_DATA(TPU0TO1_MARK, PORT37_FN3),
	PINMUX_DATA(SCIFB3_RTS__MARK, PORT37_FN4),
	PINMUX_DATA(SIM1_VOLTSEL0_MARK, PORT37_FN5),
	PINMUX_DATA(IRQ37_MARK, PORT37_FN0),
	/* Portx */
	PINMUX_DATA(SCIFB0_CTS__MARK, PORT38_FN1),
	PINMUX_DATA(SCIFB2_SCK_MARK, PORT38_FN2),
	PINMUX_DATA(TPU0TO2_MARK, PORT38_FN3),
	PINMUX_DATA(SCIFB3_CTS__MARK, PORT38_FN4),
	PINMUX_DATA(SIM1_VOLTSEL1_MARK, PORT38_FN5),
	PINMUX_DATA(IRQ38_MARK, PORT38_FN0),
	/* Portx */
	PINMUX_DATA(SCIFB0_SCK_MARK, PORT39_FN1),
	PINMUX_DATA(SCIFB1_SCK_MARK, PORT39_FN2),
	PINMUX_DATA(TPU0TO3_MARK, PORT39_FN3),
	PINMUX_DATA(SCIFB3_SCK_MARK, PORT39_FN4),
	PINMUX_DATA(IRQ39_MARK, PORT39_FN0),
	/* Portx */
	PINMUX_DATA(TS_SDAT_MARK, PORT40_FN1), \
	PINMUX_DATA(MSIOF2_TXD_MARK, PORT40_FN2),
	/* Portx */
	PINMUX_DATA(TS_SPSYNC_MARK, PORT41_FN1), \
	PINMUX_DATA(MSIOF2_RXD_MARK, PORT41_FN2),
	/* Portx */
	PINMUX_DATA(TS_SCK_MARK, PORT42_FN1), \
	PINMUX_DATA(MSIOF2_SCK_MARK, PORT42_FN2),
	/* Portx */
	PINMUX_DATA(TS_SDEN_MARK, PORT43_FN1), \
	PINMUX_DATA(MSIOF2_SYNC_MARK, PORT43_FN2),
	/* Portx */
	PINMUX_DATA(KEYIN0_MARK, PORT44_FN1),
	/* Portx */
	PINMUX_DATA(KEYIN1_MARK, PORT45_FN1),
	/* Portx */
	PINMUX_DATA(KEYIN2_MARK, PORT46_FN1),
	/* Portx */
	PINMUX_DATA(KEYIN3_MARK, PORT47_FN1),
	/* Portx */
	PINMUX_DATA(KEYIN4_MARK, PORT48_FN1),
	/* Portx */
	PINMUX_DATA(SIM0_RST_MARK, PORT64_FN1),
	/* Portx */
	PINMUX_DATA(SIM0_CLK_MARK, PORT65_FN1),
	/* Portx */
	PINMUX_DATA(SIM0_IO_MARK, PORT66_FN1),
	/* Portx */
	PINMUX_DATA(SIM1_RST_MARK, PORT67_FN1),
	/* Portx */
	PINMUX_DATA(SIM1_CLK_MARK, PORT68_FN1),
	/* Portx */
	PINMUX_DATA(SIM1_IO_MARK, PORT69_FN1),
	/* Portx */
	PINMUX_DATA(IC_DP_MARK, PORT70_FN1),
	/* Portx */
	PINMUX_DATA(IC_DM_MARK, PORT71_FN1),
	/* Portx */
	PINMUX_DATA(HSI_RX_FLAG_MARK, PORT72_FN1), \
	PINMUX_DATA(SCIFB2_TXD_MARK, PORT72_FN2), \
	PINMUX_DATA(MSIOF3_TXD_MARK, PORT72_FN3), \
	PINMUX_DATA(PORT72_GIO_OUT4_MARK, PORT72_FN5),
	/* Portx */
	PINMUX_DATA(HSI_RX_DATA_MARK, PORT73_FN1), \
	PINMUX_DATA(SCIFB2_RXD_MARK, PORT73_FN2), \
	PINMUX_DATA(MSIOF3_RXD_MARK, PORT73_FN3), \
	PINMUX_DATA(PORT73_GIO_OUT5_MARK, PORT73_FN5),
	/* Portx */
	PINMUX_DATA(HSI_TX_READY_MARK, PORT74_FN1), \
	PINMUX_DATA(SCIFB2_RTS_MARK, PORT74_FN2), \
	PINMUX_DATA(MSIOF3_SCK_MARK, PORT74_FN3), \
	/* Portx */
	PINMUX_DATA(PORT74_GIO_OUT0_MARK, PORT74_FN5),
	/* Portx */
	PINMUX_DATA(HSI_RX_WAKE_MARK, PORT75_FN1), \
	PINMUX_DATA(SCIFB2_CTS_MARK, PORT75_FN2), \
	PINMUX_DATA(MSIOF3_SYNC_MARK, PORT75_FN3), \
	PINMUX_DATA(GenIO4_MARK, PORT75_FN5),
	PINMUX_DATA(IRQ59_MARK, PORT75_FN0),
	/* Portx */
	PINMUX_DATA(HSI_TX_FLAG_MARK, PORT76_FN1), \
	PINMUX_DATA(SCIFB1_RTS_MARK, PORT76_FN2), \
	PINMUX_DATA(PORT76_GIO_OUT1_MARK, PORT76_FN5),
	/* Portx */
	PINMUX_DATA(HSI_TX_DATA_MARK, PORT77_FN1), \
	PINMUX_DATA(SCIFB1_CTS_MARK, PORT77_FN2), \
	PINMUX_DATA(PORT77_GIO_OUT2_MARK, PORT77_FN5),
	/* Portx */
	PINMUX_DATA(HSI_RX_READY_MARK, PORT78_FN1), \
	PINMUX_DATA(SCIFB1_TXD_MARK, PORT78_FN2), \
	PINMUX_DATA(PORT78_GIO_OUT3_MARK, PORT78_FN5),
	/* Portx */
	PINMUX_DATA(HSI_TX_WAKE_MARK, PORT79_FN1), \
	PINMUX_DATA(SCIFB1_RXD_MARK, PORT79_FN2), \
	PINMUX_DATA(GenIO8_MARK, PORT79_FN5),
	/* Portx */
	PINMUX_DATA(MSIOF0_TXD_MARK, PORT80_FN1),
	/* Portx */
	PINMUX_DATA(MSIOF0_RXD_MARK, PORT81_FN1),
	/* Portx */
	PINMUX_DATA(MSIOF0_SCK_MARK, PORT82_FN1), \
	PINMUX_DATA(I2C_SCL2H_MARK, PORT82_FN2),
	/* Portx */
	PINMUX_DATA(MSIOF0_SYNC_MARK, PORT83_FN1), \
	PINMUX_DATA(I2C_SDA2H_MARK, PORT83_FN2),
	/* Portx */
	PINMUX_DATA(MSIOF1_TXD_MARK, PORT84_FN1), \
	PINMUX_DATA(I2C_SCL0H_MARK, PORT84_FN2), \
	PINMUX_DATA(SF_I2C_SCL0H_MARK, PORT84_FN3), \
	PINMUX_DATA(MSIOF5_TXD_MARK, PORT84_FN4),
	/* Portx */
	PINMUX_DATA(MSIOF1_RXD_MARK, PORT85_FN1), \
	PINMUX_DATA(I2C_SDA0H_MARK, PORT85_FN2), \
	PINMUX_DATA(SF_I2C_SDA0H_MARK, PORT85_FN3), \
	PINMUX_DATA(MSIOF5_RXD_MARK, PORT85_FN4),
	/* Portx */
	PINMUX_DATA(MSIOF1_SCK_MARK, PORT86_FN1), \
	PINMUX_DATA(I2C_SCL1H_MARK, PORT86_FN2), \
	PINMUX_DATA(SF_I2C_SCL1H_MARK, PORT86_FN3), \
	PINMUX_DATA(MSIOF5_SCK_MARK, PORT86_FN4),
	/* Portx */
	PINMUX_DATA(MSIOF1_SYNC_MARK, PORT87_FN1), \
	PINMUX_DATA(I2C_SDA1H_MARK, PORT87_FN2), \
	PINMUX_DATA(SF_I2C_SDA1H_MARK, PORT87_FN3), \
	PINMUX_DATA(MSIOF5_SYNC_MARK, PORT87_FN4),
	/* Portx */
	PINMUX_DATA(MSIOF0_SS1_MARK, PORT88_FN1), \
	PINMUX_DATA(SCIFA2_TXD_MARK, PORT88_FN2),
	/* Portx */
	PINMUX_DATA(MSIOF1_SS1_MARK, PORT89_FN1), \
	PINMUX_DATA(SCIFA2_RXD_MARK, PORT89_FN2), \
	PINMUX_DATA(MSIOF5_SS1_MARK, PORT89_FN4),
	/* Portx */
	PINMUX_DATA(MSIOF2_SS1_MARK, PORT90_FN1), \
	PINMUX_DATA(PORT90_SCIFA3_TXD_MARK, PORT90_FN2, MSEL3CR_MSEL4_0),
	/* Portx */
	PINMUX_DATA(MSIOF3_SS1_MARK, PORT91_FN1), \
	PINMUX_DATA(PORT91_SCIFA3_RXD_MARK, PORT91_FN2, MSEL3CR_MSEL4_0),
	/* Portx */
	PINMUX_DATA(KEYIN5_MARK, PORT96_FN1),
	PINMUX_DATA(IRQ40_MARK, PORT96_FN0),
	/* Portx */
	PINMUX_DATA(KEYIN6_MARK, PORT97_FN1),
	PINMUX_DATA(IRQ41_MARK, PORT97_FN0),
	/* Portx */
	PINMUX_DATA(KEYIN7_MARK, PORT98_FN1),
	PINMUX_DATA(IRQ42_MARK, PORT98_FN0),
	/* Portx */
	PINMUX_DATA(KEYOUT0_MARK, PORT99_FN2),
	/* Portx */
	PINMUX_DATA(KEYOUT1_MARK, PORT100_FN2),
	/* Portx */
	PINMUX_DATA(KEYOUT2_MARK, PORT101_FN2),
	/* Portx */
	PINMUX_DATA(KEYOUT3_MARK, PORT102_FN2),
	/* Portx */
	PINMUX_DATA(KEYOUT4_MARK, PORT103_FN2),
	/* Portx */
	PINMUX_DATA(KEYOUT5_MARK, PORT104_FN2),
	PINMUX_DATA(IRQ43_MARK, PORT104_FN0),
	/* Portx */
	PINMUX_DATA(KEYOUT6_MARK, PORT105_FN2),
	PINMUX_DATA(IRQ44_MARK, PORT105_FN0),
	/* Portx */
	PINMUX_DATA(KEYOUT7_MARK, PORT106_FN2), \
	PINMUX_DATA(RFANAEN_MARK, PORT106_FN5),
	PINMUX_DATA(IRQ45_MARK, PORT106_FN0),
	/* Portx */
	PINMUX_DATA(KEYIN8_MARK, PORT107_FN1), \
	PINMUX_DATA(KEYOUT8_MARK, PORT107_FN2), \
	PINMUX_DATA(SF_IRQ_04_MARK, PORT107_FN4),
	PINMUX_DATA(IRQ46_MARK, PORT107_FN0),
	/* Portx */
	PINMUX_DATA(KEYIN9_MARK, PORT108_FN1), \
	PINMUX_DATA(KEYOUT9_MARK, PORT108_FN2), \
	PINMUX_DATA(SF_IRQ_05_MARK, PORT108_FN4),
	PINMUX_DATA(IRQ47_MARK, PORT108_FN0),
	/* Portx */
	PINMUX_DATA(KEYIN10_MARK, PORT109_FN1), \
	PINMUX_DATA(KEYOUT10_MARK, PORT109_FN2), \
	PINMUX_DATA(SF_IRQ_06_MARK, PORT109_FN4),
	PINMUX_DATA(IRQ48_MARK, PORT109_FN0),
	/* Portx */
	PINMUX_DATA(KEYIN11_MARK, PORT110_FN1), \
	PINMUX_DATA(KEYOUT11_MARK, PORT110_FN2), \
	PINMUX_DATA(SF_IRQ_07_MARK, PORT110_FN4),
	PINMUX_DATA(IRQ49_MARK, PORT110_FN0),
	/* Portx */
	PINMUX_DATA(SCIFA0_TXD_MARK, PORT128_FN1),
	/* Portx */
	PINMUX_DATA(SCIFA0_RXD_MARK, PORT129_FN1),
	/* Portx */
	PINMUX_DATA(SCIFA1_TXD_MARK, PORT130_FN1),
	/* Portx */
	PINMUX_DATA(SCIFA1_RXD_MARK, PORT131_FN1),
	/* Portx */
	PINMUX_DATA(MD3_MARK, PORT133_FN1),
	/* Portx */
	PINMUX_DATA(MD4_MARK, PORT134_FN1),
	/* Portx */
	PINMUX_DATA(MD6_MARK, PORT135_FN1),
	/* Portx */
	PINMUX_DATA(MD7_MARK, PORT136_FN1),
	/* Portx */
	PINMUX_DATA(SCIFB0_TXD_MARK, PORT137_FN1),
	/* Portx */
	PINMUX_DATA(SCIFB0_RXD_MARK, PORT138_FN1),
	/* Portx */
	PINMUX_DATA(DIGRFEN_MARK, PORT139_FN1),
	/* Portx */
	PINMUX_DATA(GPS_TIMESTAMP_MARK, PORT140_FN1),
	/* Portx */
	PINMUX_DATA(TXP_MARK, PORT141_FN1),
	/* Portx */
	PINMUX_DATA(TXP2_MARK, PORT142_FN1),
	/* Portx */
	PINMUX_DATA(GenIO0_MARK, PORT198_FN1),
	/* Portx */
	PINMUX_DATA(IRQ63_MARK, PORT199_FN0),
	/* Portx */
	PINMUX_DATA(SCIFB3_TXD_MARK, PORT200_FN1),
	/* Portx */
	PINMUX_DATA(SCIFB3_RXD_MARK, PORT201_FN1),
	/* Portx */
	PINMUX_DATA(SIM0_BSICOMP_MARK, PORT202_FN1),
	PINMUX_DATA(IRQ60_MARK, PORT202_FN0),
	/* Portx */
	PINMUX_DATA(ULPI_DATA0_MARK, PORT203_FN1), \
	PINMUX_DATA(MTSB_TX0_MARK, PORT203_FN2),
	/* Portx */
	PINMUX_DATA(ULPI_DATA1_MARK, PORT204_FN1), \
	PINMUX_DATA(MTSB_TX1_MARK, PORT204_FN2),
	/* Portx */
	PINMUX_DATA(ULPI_DATA2_MARK, PORT205_FN1), \
	PINMUX_DATA(MTSB_TX2_MARK, PORT205_FN2),
	/* Portx */
	PINMUX_DATA(ULPI_DATA3_MARK, PORT206_FN1), \
	PINMUX_DATA(MTSB_TX3_MARK, PORT206_FN2),
	/* Portx */
	PINMUX_DATA(ULPI_DATA4_MARK, PORT207_FN1), \
	PINMUX_DATA(MTSB_RX0_MARK, PORT207_FN2),
	/* Portx */
	PINMUX_DATA(ULPI_DATA5_MARK, PORT208_FN1), \
	PINMUX_DATA(MTSB_RX1_MARK, PORT208_FN2),
	/* Portx */
	PINMUX_DATA(ULPI_DATA6_MARK, PORT209_FN1), \
	PINMUX_DATA(MTSB_RX2_MARK, PORT209_FN2),
	/* Portx */
	PINMUX_DATA(ULPI_DATA7_MARK, PORT210_FN1), \
	PINMUX_DATA(MTSB_RX3_MARK, PORT210_FN2),
	/* Portx */
	PINMUX_DATA(ULPI_CLK_MARK, PORT211_FN1), \
	PINMUX_DATA(MTSB_TXC_MARK, PORT211_FN2),
	/* Portx */
	PINMUX_DATA(ULPI_STP_MARK, PORT212_FN1), \
	PINMUX_DATA(MTSB_RXC_MARK, PORT212_FN2),
	/* Portx */
	PINMUX_DATA(ULPI_DIR_MARK, PORT213_FN1),
	/* Portx */
	PINMUX_DATA(ULPI_NXT_MARK, PORT214_FN1),
	PINMUX_DATA(IRQ61_MARK, PORT214_FN0),
	/* Portx */
	PINMUX_DATA(VIO_CKO1_MARK, PORT215_FN1),
	/* Portx */
	PINMUX_DATA(VIO_CKO2_MARK, PORT216_FN1),
	/* Portx */
	PINMUX_DATA(VIO_CKO3_MARK, PORT217_FN1),
	/* Portx */
	PINMUX_DATA(VIO_CKO4_MARK, PORT218_FN1),
	/* Portx */
	PINMUX_DATA(VIO_CKO5_MARK, PORT219_FN1),
	/* Portx */
	PINMUX_DATA(RD_N_MARK, PORT224_FN1),
	PINMUX_DATA(IRQ52_MARK, PORT224_FN0),
	/* Portx */
	PINMUX_DATA(WE0_N_MARK, PORT225_FN1), \
	PINMUX_DATA(PORT225_TPU0TO0_MARK, PORT225_FN2), \
	PINMUX_DATA(PORT225_RDWR_MARK, PORT225_FN5),
	PINMUX_DATA(IRQ53_MARK, PORT225_FN0),

	PINMUX_DATA(WE1_N_MARK, PORT226_FN1), \
	PINMUX_DATA(SF_PORT_01_MARK, PORT226_FN4), \
	PINMUX_DATA(SIM0_GPO0_MARK, PORT226_FN5),
	PINMUX_DATA(IRQ54_MARK, PORT226_FN0),
	/* Portx */
	PINMUX_DATA(CS0_N_MARK, PORT227_FN1), \
	PINMUX_DATA(SIM0_GPO1_MARK, PORT227_FN5),
	PINMUX_DATA(IRQ54_MARK, PORT227_FN0),
	/* Portx */
	PINMUX_DATA(CS2_N_MARK, PORT228_FN1), \
	PINMUX_DATA(PWMO_MARK, PORT228_FN2), \
	PINMUX_DATA(TPU1TO0_MARK, PORT228_FN4), \
	PINMUX_DATA(SIM0_GPO2_MARK, PORT228_FN5),
	/* Portx */
	PINMUX_DATA(CS4_N_MARK, PORT229_FN1), \
	PINMUX_DATA(VIO_VD_MARK, PORT229_FN2), \
	PINMUX_DATA(SIM1_GPO0_MARK, PORT229_FN5),
	/* Portx */
	PINMUX_DATA(WAIT_N_MARK, PORT230_FN1), \
	PINMUX_DATA(VIO_CLK_MARK, PORT230_FN2), \
	PINMUX_DATA(SIM1_GPO1_MARK, PORT230_FN5),
	/* Portx */
	PINMUX_DATA(PORT231_RDWR_MARK, PORT231_FN1), \
	PINMUX_DATA(VIO_HD_MARK, PORT231_FN2), \
	PINMUX_DATA(SIM1_GPO2_MARK, PORT231_FN5),
	/* Portx */
	PINMUX_DATA(D15_MARK, PORT232_FN1), \
	PINMUX_DATA(VIO_D9_MARK, PORT232_FN2), \
	PINMUX_DATA(GIO_OUT15_MARK, PORT232_FN5),
	/* Portx */
	PINMUX_DATA(D14_MARK, PORT233_FN1), \
	PINMUX_DATA(VIO_D8_MARK, PORT233_FN2), \
	PINMUX_DATA(GIO_OUT14_MARK, PORT233_FN5),
	/* Portx */
	PINMUX_DATA(D13_MARK, PORT234_FN1), \
	PINMUX_DATA(VIO_D7_MARK, PORT234_FN2), \
	PINMUX_DATA(GIO_OUT13_MARK, PORT234_FN5),
	/* Portx */
	PINMUX_DATA(D12_MARK, PORT235_FN1), \
	PINMUX_DATA(VIO_D6_MARK, PORT235_FN2), \
	PINMUX_DATA(GIO_OUT12_MARK, PORT235_FN5),
	/* Portx */
	PINMUX_DATA(D11_MARK, PORT236_FN1), \
	PINMUX_DATA(VIO_D5_MARK, PORT236_FN2), \
	PINMUX_DATA(GIO_OUT11_MARK, PORT236_FN5),
	/* Portx */
	PINMUX_DATA(D10_MARK, PORT237_FN1), \
	PINMUX_DATA(VIO_D4_MARK, PORT237_FN2), \
	PINMUX_DATA(GIO_OUT10_MARK, PORT237_FN5),
	/* Portx */
	PINMUX_DATA(D9_MARK, PORT238_FN1), \
	PINMUX_DATA(VIO_D3_MARK, PORT238_FN2), \
	PINMUX_DATA(GIO_OUT9_MARK, PORT238_FN5),
	/* Portx */
	PINMUX_DATA(D8_MARK, PORT239_FN1), \
	PINMUX_DATA(VIO_D2_MARK, PORT239_FN2), \
	PINMUX_DATA(GIO_OUT8_MARK, PORT239_FN5),
	/* Portx */
	PINMUX_DATA(D7_MARK, PORT240_FN1), \
	PINMUX_DATA(VIO_D1_MARK, PORT240_FN2), \
	PINMUX_DATA(GIO_OUT7_MARK, PORT240_FN5),
	/* Portx */
	PINMUX_DATA(D6_MARK, PORT241_FN1), \
	PINMUX_DATA(VIO_D0_MARK, PORT241_FN2), \
	PINMUX_DATA(GIO_OUT6_MARK, PORT241_FN5),
	/* Portx */
	PINMUX_DATA(D5_MARK, PORT242_FN1), \
	PINMUX_DATA(PORT242_GIO_OUT5_MARK, PORT242_FN5),
	/* Portx */
	PINMUX_DATA(D4_MARK, PORT243_FN1), \
	PINMUX_DATA(PORT243_GIO_OUT4_MARK, PORT243_FN5),
	/* Portx */
	PINMUX_DATA(D3_MARK, PORT244_FN1), \
	PINMUX_DATA(PORT244_GIO_OUT3_MARK, PORT244_FN5),
	/* Portx */
	PINMUX_DATA(D2_MARK, PORT245_FN1), \
	PINMUX_DATA(PORT245_GIO_OUT2_MARK, PORT245_FN5),
	/* Portx */
	PINMUX_DATA(D1_MARK, PORT246_FN1), \
	PINMUX_DATA(PORT246_GIO_OUT1_MARK, PORT246_FN5),
	/* Portx */
	PINMUX_DATA(D0_MARK, PORT247_FN1), \
	PINMUX_DATA(PORT247_GIO_OUT0_MARK, PORT247_FN5),
	/* Portx */
	PINMUX_DATA(CKO_MARK, PORT248_FN1), \
	PINMUX_DATA(MMCCLK1_MARK, PORT248_FN2),
	/* Portx */
	PINMUX_DATA(A10_MARK, PORT249_FN1), \
	PINMUX_DATA(MMCD1_7_MARK, PORT249_FN2),
	/* Portx */
	PINMUX_DATA(A9_MARK, PORT250_FN1), \
	PINMUX_DATA(MMCD1_6_MARK, PORT250_FN2),
	/* Portx */
	PINMUX_DATA(A8_MARK, PORT251_FN1), \
	PINMUX_DATA(MMCD1_5_MARK, PORT251_FN2),
	/* Portx */
	PINMUX_DATA(A7_MARK, PORT252_FN1), \
	PINMUX_DATA(MMCD1_4_MARK, PORT252_FN2),
	/* Portx */
	PINMUX_DATA(A6_MARK, PORT253_FN1), \
	PINMUX_DATA(MMCD1_3_MARK, PORT253_FN2),
	/* Portx */
	PINMUX_DATA(A5_MARK, PORT254_FN1), \
	PINMUX_DATA(MMCD1_2_MARK, PORT254_FN2),
	/* Portx */
	PINMUX_DATA(A4_MARK, PORT255_FN1), \
	PINMUX_DATA(MMCD1_1_MARK, PORT255_FN2),
	/* Portx */
	PINMUX_DATA(A3_MARK, PORT256_FN1), \
	PINMUX_DATA(MMCD1_0_MARK, PORT256_FN2),
	/* Portx */
	PINMUX_DATA(A2_MARK, PORT257_FN1), \
	PINMUX_DATA(MMCCMD1_MARK, PORT257_FN2),
	/* Portx */
	PINMUX_DATA(A1_MARK, PORT258_FN1),
	PINMUX_DATA(IRQ56_MARK, PORT258_FN0),
	/* Portx */
	PINMUX_DATA(A0_MARK, PORT259_FN1), \
	PINMUX_DATA(BS_MARK, PORT259_FN2),
	PINMUX_DATA(IRQ57_MARK, PORT259_FN0),
	/* Portx */
	PINMUX_DATA(FSIACK_MARK, PORT260_FN1), \
	PINMUX_DATA(PORT260_ISP_IRIS1_MARK, PORT260_FN4),
	/* Portx */
	PINMUX_DATA(FSIAISLD_MARK, PORT261_FN1),
	/* Portx */
	PINMUX_DATA(FSIAOMC_MARK, PORT262_FN1), \
	PINMUX_DATA(PORT262_ISP_IRIS0_MARK, PORT262_FN4),
	/* Portx */
	PINMUX_DATA(FSIAOLR_MARK, PORT263_FN1), \
	PINMUX_DATA(FSIAILR_MARK, PORT263_FN2),
	/* Portx */
	PINMUX_DATA(FSIAOBT_MARK, PORT264_FN1), \
	PINMUX_DATA(FSIAIBT_MARK, PORT264_FN2),
	/* Portx */
	PINMUX_DATA(FSIAOSLD_MARK, PORT265_FN1),
	/* Portx */
	PINMUX_DATA(FSIBISLD_MARK, PORT266_FN1),
	/* Portx */
	PINMUX_DATA(FSIBOLR_MARK, PORT267_FN1), \
	PINMUX_DATA(FSIBILR_MARK, PORT267_FN2),
	/* Portx */
	PINMUX_DATA(FSIBOMC_MARK, PORT268_FN1), \
	PINMUX_DATA(PORT268_ISP_SHUTTER1_MARK, PORT268_FN4),
	/* Portx */
	PINMUX_DATA(FSIBOBT_MARK, PORT269_FN1), \
	PINMUX_DATA(FSIBIBT_MARK, PORT269_FN2),
	/* Portx */
	PINMUX_DATA(FSIBOSLD_MARK, PORT270_FN1), \
	PINMUX_DATA(FSIASPDIF_MARK, PORT270_FN2),
	/* Portx */
	PINMUX_DATA(FSIBCK_MARK, PORT271_FN1), \
	PINMUX_DATA(SF_IRQ_03_MARK, PORT271_FN3), \
	PINMUX_DATA(PORT271_ISP_SHUTTER0_MARK, PORT271_FN4),
	/* Portx */
	PINMUX_DATA(VINT_MARK, PORT272_FN1), \
	PINMUX_DATA(PORT272_ISP_STROBE_MARK, PORT272_FN4),
	PINMUX_DATA(IRQ58_MARK, PORT272_FN0),
	/* Portx */
	PINMUX_DATA(PORT273_ISP_IRIS1_MARK, PORT273_FN1), \
	PINMUX_DATA(I2C_SCL3H_MARK, PORT273_FN2),
	/* Portx */
	PINMUX_DATA(PORT274_ISP_IRIS0_MARK, PORT274_FN1), \
	PINMUX_DATA(I2C_SDA3H_MARK, PORT274_FN2),
	/* Portx */
	PINMUX_DATA(PORT275_ISP_SHUTTER1_MARK, PORT275_FN1),
	/* Portx */
	PINMUX_DATA(PORT276_ISP_SHUTTER0_MARK, PORT276_FN1),
	/* Portx */
	PINMUX_DATA(PORT277_ISP_STROBE_MARK, PORT277_FN1),
	/* Portx */
	PINMUX_DATA(SDHICLK1_MARK, PORT288_FN1), \
	PINMUX_DATA(STMCLK_2_MARK, PORT288_FN3),
	/* Portx */
	PINMUX_DATA(SDHID1_0_MARK, PORT289_FN1), \
	PINMUX_DATA(STMDATA0_2_MARK, PORT289_FN3),
	/* Portx */
	PINMUX_DATA(SDHID1_1_MARK, PORT290_FN1), \
	PINMUX_DATA(STMDATA1_2_MARK, PORT290_FN3),
	PINMUX_DATA(IRQ51_MARK, PORT290_FN0),
	/* Portx */
	PINMUX_DATA(SDHID1_2_MARK, PORT291_FN1), \
	PINMUX_DATA(STMDATA2_2_MARK, PORT291_FN3),
	/* Portx */
	PINMUX_DATA(SDHID1_3_MARK, PORT292_FN1), \
	PINMUX_DATA(STMDATA3_2_MARK, PORT292_FN3),
	/* Portx */
	PINMUX_DATA(SDHICMD1_MARK, PORT293_FN1), \
	PINMUX_DATA(STMSIDI_2_MARK, PORT293_FN3),
	/* Portx */
	PINMUX_DATA(SDHICLK2_MARK, PORT294_FN1), \
	PINMUX_DATA(MSIOF4_SCK_MARK, PORT294_FN2), \
	PINMUX_DATA(MSIOF6_SCK_MARK, PORT294_FN4),
	/* Portx */
	PINMUX_DATA(SDHID2_0_MARK, PORT295_FN1), \
	PINMUX_DATA(MSIOF4_TXD_MARK, PORT295_FN2), \
	PINMUX_DATA(MSIOF6_TXD_MARK, PORT295_FN4),
	/* Portx */
	PINMUX_DATA(SDHID2_1_MARK, PORT296_FN1), \
	PINMUX_DATA(MSIOF4_SS2_MARK, PORT296_FN2), \
	PINMUX_DATA(SF_IRQ_02_MARK, PORT296_FN3), \
	PINMUX_DATA(MSIOF6_SS2_MARK, PORT296_FN4),
	PINMUX_DATA(IRQ62_MARK, PORT296_FN0),
	/* Portx */
	PINMUX_DATA(SDHID2_2_MARK, PORT297_FN1), \
	PINMUX_DATA(MSIOF4_RXD_MARK, PORT297_FN2), \
	PINMUX_DATA(MSIOF6_RXD_MARK, PORT297_FN4),
	/* Portx */
	PINMUX_DATA(SDHID2_3_MARK, PORT298_FN1), \
	PINMUX_DATA(MSIOF4_SYNC_MARK, PORT298_FN2), \
	PINMUX_DATA(MSIOF6_SYNC_MARK, PORT298_FN4),
	/* Portx */
	PINMUX_DATA(SDHICMD2_MARK, PORT299_FN1), \
	PINMUX_DATA(MSIOF4_SS1_MARK, PORT299_FN2), \
	PINMUX_DATA(SF_PORT_00_MARK, PORT299_FN3), \
	PINMUX_DATA(MSIOF6_SS1_MARK, PORT299_FN4),
	/* Portx */
	PINMUX_DATA(MMCD0_0_MARK, PORT300_FN1),
	/* Portx */
	PINMUX_DATA(MMCD0_1_MARK, PORT301_FN1),
	/* Portx */
	PINMUX_DATA(MMCD0_2_MARK, PORT302_FN1),
	/* Portx */
	PINMUX_DATA(MMCD0_3_MARK, PORT303_FN1),
	/* Portx */
	PINMUX_DATA(MMCD0_4_MARK, PORT304_FN1),
	/* Portx */
	PINMUX_DATA(MMCD0_5_MARK, PORT305_FN1),
	/* Portx */
	PINMUX_DATA(MMCD0_6_MARK, PORT306_FN1),
	/* Portx */
	PINMUX_DATA(MMCD0_7_MARK, PORT307_FN1),
	/* Portx */
	PINMUX_DATA(MMCCMD0_MARK, PORT308_FN1),
	/* Portx */
	PINMUX_DATA(MMCCLK0_MARK, PORT309_FN1),
	/* Portx */
	PINMUX_DATA(MMCRST_MARK, PORT310_FN1),
	/* Portx */
	PINMUX_DATA(PDM0_DATA_MARK, PORT311_FN1),
	/* Portx */
	PINMUX_DATA(PDM1_DATA_MARK, PORT312_FN1),
	/* Portx */
	PINMUX_DATA(SDHID0_0_MARK, PORT320_FN1), \
	PINMUX_DATA(STMDATA0_1_MARK, PORT320_FN3),
	/* Portx */
	PINMUX_DATA(SDHID0_1_MARK, PORT321_FN1), \
	PINMUX_DATA(STMDATA1_1_MARK, PORT321_FN3),
	/* Portx */
	PINMUX_DATA(SDHID0_2_MARK, PORT322_FN1), \
	PINMUX_DATA(STMDATA2_1_MARK, PORT322_FN3),
	/* Portx */
	PINMUX_DATA(SDHID0_3_MARK, PORT323_FN1), \
	PINMUX_DATA(STMDATA3_1_MARK, PORT323_FN3),
	/* Portx */
	PINMUX_DATA(SDHICMD0_MARK, PORT324_FN1), \
	PINMUX_DATA(STMSIDI_1_MARK, PORT324_FN3),
	/* Portx */
	PINMUX_DATA(SDHIWP0_MARK, PORT325_FN1),
	/* Portx */
	PINMUX_DATA(SDHICLK0_MARK, PORT326_FN1), \
	PINMUX_DATA(STMCLK_1_MARK, PORT326_FN3),
	/* Portx */
	PINMUX_DATA(SDHICD0_MARK, PORT327_FN1),
	PINMUX_DATA(IRQ50_MARK, PORT327_FN0),

	/* MSEL3 special cases */
	PINMUX_DATA(SDHI_IO_POWER_OFF_MARK, MSEL3CR_MSEL28_0),
	PINMUX_DATA(SDHI_IO_POWER_ON_MARK, MSEL3CR_MSEL28_1),
	PINMUX_DATA(SIM0_IO_POWER_OFF_MARK, MSEL3CR_MSEL27_0),
	PINMUX_DATA(SIM0_IO_POWER_ON_MARK, MSEL3CR_MSEL27_1),
	PINMUX_DATA(SIM1_IO_POWER_OFF_MARK, MSEL3CR_MSEL26_0),
	PINMUX_DATA(SIM1_IO_POWER_ON_MARK, MSEL3CR_MSEL26_1),
	PINMUX_DATA(DEBUG_MON_KEYSC_MARK, MSEL3CR_MSEL15_0),
	PINMUX_DATA(DEBUG_MON_BSC_MARK, MSEL3CR_MSEL15_1),
	PINMUX_DATA(LDDR_PORT_LCDC0_MARK, MSEL3CR_MSEL6_0),
	PINMUX_DATA(LDDR_PORT_LCDC1_MARK, MSEL3CR_MSEL6_1),
	PINMUX_DATA(ICDP_ICDM_OUTDISABLE_MARK, MSEL3CR_MSEL3_0),
	PINMUX_DATA(ICDP_ICDM_ICUSB_MARK, MSEL3CR_MSEL3_1),
	PINMUX_DATA(HSI_INTERNAL_CON_MARK, MSEL3CR_MSEL1_0),
	PINMUX_DATA(HSI_HSI0_SEL_MARK, MSEL3CR_MSEL1_1, MSEL3CR_MSEL0_0),
	PINMUX_DATA(HSI_HSI1_SEL_MARK, MSEL3CR_MSEL1_1, MSEL3CR_MSEL0_1),

	/* MSEL4 special cases */
	PINMUX_DATA(SLIM_ISO_MODE_MARK, MSEL4CR_MSEL30_0),
	PINMUX_DATA(SLIM_PUSH_MODE_MARK, MSEL4CR_MSEL30_1),
	PINMUX_DATA(I2C2_I2C2_MARK, MSEL4CR_MSEL14_0),
	PINMUX_DATA(I2C2_SF_I2C2_MARK, MSEL4CR_MSEL14_1),
	PINMUX_DATA(I2C3_I2C3_MARK, MSEL4CR_MSEL13_0),
	PINMUX_DATA(I2C3_SF_I2C3_MARK, MSEL4CR_MSEL13_1),
	PINMUX_DATA(RESETA_ENABLE_PU_MARK, MSEL4CR_MSEL4_0),
	PINMUX_DATA(RESETA_DISABLE_PU_MARK, MSEL4CR_MSEL4_1),
	PINMUX_DATA(ASEBRK_PD_MARK, MSEL4CR_MSEL1_0),
	PINMUX_DATA(ASEBRK_PU_MARK, MSEL4CR_MSEL1_1),
};

#define R8A7373_PIN(pin, cfgs)			\
	{					\
		.name = __stringify(PORT##pin),	\
		.enum_id = PORT##pin##_DATA,	\
		.configs = cfgs,		\
	}

#define __O		(SH_PFC_PIN_CFG_OUTPUT)
#define __I		(SH_PFC_PIN_CFG_INPUT)
#define __PU		(SH_PFC_PIN_CFG_PULL_UP)
#define __PD		(SH_PFC_PIN_CFG_PULL_DOWN)
#define __IO		(SH_PFC_PIN_CFG_INPUT | SH_PFC_PIN_CFG_OUTPUT)
#define __PUD		(SH_PFC_PIN_CFG_PULL_DOWN | SH_PFC_PIN_CFG_PULL_UP)

#define R8A7373_PIN_O(pin)		R8A7373_PIN(pin, __O)
#define R8A7373_PIN_I(pin)		R8A7373_PIN(pin, __O)
#define R8A7373_PIN_I_PU(pin)		R8A7373_PIN(pin, __I | __PU)
#define R8A7373_PIN_O_PU(pin)		R8A7373_PIN(pin, __O | __PU)
#define R8A7373_PIN_I_PD(pin)		R8A7373_PIN(pin, __I | __PD)
#define R8A7373_PIN_O_PD(pin)		R8A7373_PIN(pin, __O | __PD)
#define R8A7373_PIN_IO_PU_PD(pin)	R8A7373_PIN(pin, __IO | __PUD)

static struct sh_pfc_pin pinmux_pins[] = {
	R8A7373_PIN_IO_PU_PD(0),
	R8A7373_PIN_IO_PU_PD(1),
	R8A7373_PIN_IO_PU_PD(2),
	R8A7373_PIN_IO_PU_PD(3),
	R8A7373_PIN_IO_PU_PD(4),
	R8A7373_PIN_IO_PU_PD(5),
	R8A7373_PIN_IO_PU_PD(6),
	R8A7373_PIN_IO_PU_PD(7),
	R8A7373_PIN_IO_PU_PD(8),
	R8A7373_PIN_IO_PU_PD(9),
	R8A7373_PIN_IO_PU_PD(10),
	R8A7373_PIN_IO_PU_PD(11),
	R8A7373_PIN_IO_PU_PD(12),
	R8A7373_PIN_IO_PU_PD(13),
	R8A7373_PIN_IO_PU_PD(14),
	R8A7373_PIN_IO_PU_PD(15),
	R8A7373_PIN_IO_PU_PD(16),
	R8A7373_PIN_IO_PU_PD(17),
	R8A7373_PIN_IO_PU_PD(18),
	R8A7373_PIN_IO_PU_PD(19),
	R8A7373_PIN_IO_PU_PD(20),
	R8A7373_PIN_IO_PU_PD(21),
	R8A7373_PIN_IO_PU_PD(22),
	R8A7373_PIN_IO_PU_PD(23),
	R8A7373_PIN_IO_PU_PD(24),
	R8A7373_PIN_IO_PU_PD(25),
	R8A7373_PIN_IO_PU_PD(26),
	R8A7373_PIN_IO_PU_PD(27),
	R8A7373_PIN_IO_PU_PD(28),
	R8A7373_PIN_IO_PU_PD(29),
	R8A7373_PIN_IO_PU_PD(30),
	R8A7373_PIN_IO_PU_PD(31),
	R8A7373_PIN_IO_PU_PD(32),
	R8A7373_PIN_IO_PU_PD(33),
	R8A7373_PIN_IO_PU_PD(34),
	R8A7373_PIN_IO_PU_PD(35),
	R8A7373_PIN_IO_PU_PD(36),
	R8A7373_PIN_IO_PU_PD(37),
	R8A7373_PIN_IO_PU_PD(38),
	R8A7373_PIN_IO_PU_PD(39),
	R8A7373_PIN_IO_PU_PD(40),
	R8A7373_PIN_IO_PU_PD(41),
	R8A7373_PIN_IO_PU_PD(42),
	R8A7373_PIN_IO_PU_PD(43),
	R8A7373_PIN_IO_PU_PD(44),
	R8A7373_PIN_IO_PU_PD(45),
	R8A7373_PIN_IO_PU_PD(46),
	R8A7373_PIN_IO_PU_PD(47),
	R8A7373_PIN_IO_PU_PD(48),
	R8A7373_PIN_IO_PU_PD(64),
	R8A7373_PIN_IO_PU_PD(65),
	R8A7373_PIN_IO_PU_PD(66),
	R8A7373_PIN_IO_PU_PD(67),
	R8A7373_PIN_IO_PU_PD(68),
	R8A7373_PIN_IO_PU_PD(69),
	R8A7373_PIN_IO_PU_PD(70),
	R8A7373_PIN_IO_PU_PD(71),
	R8A7373_PIN_IO_PU_PD(72),
	R8A7373_PIN_IO_PU_PD(73),
	R8A7373_PIN_IO_PU_PD(74),
	R8A7373_PIN_IO_PU_PD(75),
	R8A7373_PIN_IO_PU_PD(76),
	R8A7373_PIN_IO_PU_PD(77),
	R8A7373_PIN_IO_PU_PD(78),
	R8A7373_PIN_IO_PU_PD(79),
	R8A7373_PIN_IO_PU_PD(80),
	R8A7373_PIN_IO_PU_PD(81),
	R8A7373_PIN_IO_PU_PD(82),
	R8A7373_PIN_IO_PU_PD(83),
	R8A7373_PIN_IO_PU_PD(84),
	R8A7373_PIN_IO_PU_PD(85),
	R8A7373_PIN_IO_PU_PD(86),
	R8A7373_PIN_IO_PU_PD(87),
	R8A7373_PIN_IO_PU_PD(88),
	R8A7373_PIN_IO_PU_PD(89),
	R8A7373_PIN_IO_PU_PD(90),
	R8A7373_PIN_IO_PU_PD(91),
	R8A7373_PIN_IO_PU_PD(96),
	R8A7373_PIN_IO_PU_PD(97),
	R8A7373_PIN_IO_PU_PD(98),
	R8A7373_PIN_IO_PU_PD(99),
	R8A7373_PIN_IO_PU_PD(100),
	R8A7373_PIN_IO_PU_PD(101),
	R8A7373_PIN_IO_PU_PD(102),
	R8A7373_PIN_IO_PU_PD(103),
	R8A7373_PIN_IO_PU_PD(104),
	R8A7373_PIN_IO_PU_PD(105),
	R8A7373_PIN_IO_PU_PD(106),
	R8A7373_PIN_IO_PU_PD(107),
	R8A7373_PIN_IO_PU_PD(108),
	R8A7373_PIN_IO_PU_PD(109),
	R8A7373_PIN_IO_PU_PD(110),
	R8A7373_PIN_IO_PU_PD(128),
	R8A7373_PIN_IO_PU_PD(129),
	R8A7373_PIN_IO_PU_PD(130),
	R8A7373_PIN_IO_PU_PD(131),
	R8A7373_PIN_IO_PU_PD(133),
	R8A7373_PIN_IO_PU_PD(134),
	R8A7373_PIN_IO_PU_PD(135),
	R8A7373_PIN_IO_PU_PD(136),
	R8A7373_PIN_IO_PU_PD(137),
	R8A7373_PIN_IO_PU_PD(138),
	R8A7373_PIN_O(139),
	R8A7373_PIN_IO_PU_PD(140),
	R8A7373_PIN_IO_PU_PD(141),
	R8A7373_PIN_IO_PU_PD(142),
	R8A7373_PIN_IO_PU_PD(198),
	R8A7373_PIN_IO_PU_PD(199),
	R8A7373_PIN_IO_PU_PD(200),
	R8A7373_PIN_IO_PU_PD(201),
	R8A7373_PIN_IO_PU_PD(202),
	R8A7373_PIN_IO_PU_PD(203),
	R8A7373_PIN_IO_PU_PD(204),
	R8A7373_PIN_IO_PU_PD(205),
	R8A7373_PIN_IO_PU_PD(206),
	R8A7373_PIN_IO_PU_PD(207),
	R8A7373_PIN_IO_PU_PD(208),
	R8A7373_PIN_IO_PU_PD(209),
	R8A7373_PIN_IO_PU_PD(210),
	R8A7373_PIN_IO_PU_PD(211),
	R8A7373_PIN_IO_PU_PD(212),
	R8A7373_PIN_IO_PU_PD(213),
	R8A7373_PIN_IO_PU_PD(214),
	R8A7373_PIN_IO_PU_PD(215),
	R8A7373_PIN_IO_PU_PD(216),
	R8A7373_PIN_IO_PU_PD(217),
	R8A7373_PIN_IO_PU_PD(218),
	R8A7373_PIN_IO_PU_PD(219),
	R8A7373_PIN_IO_PU_PD(224),
	R8A7373_PIN_IO_PU_PD(225),
	R8A7373_PIN_IO_PU_PD(226),
	R8A7373_PIN_IO_PU_PD(227),
	R8A7373_PIN_IO_PU_PD(228),
	R8A7373_PIN_IO_PU_PD(229),
	R8A7373_PIN_IO_PU_PD(230),
	R8A7373_PIN_IO_PU_PD(231),
	R8A7373_PIN_IO_PU_PD(232),
	R8A7373_PIN_IO_PU_PD(233),
	R8A7373_PIN_IO_PU_PD(234),
	R8A7373_PIN_IO_PU_PD(235),
	R8A7373_PIN_IO_PU_PD(236),
	R8A7373_PIN_IO_PU_PD(237),
	R8A7373_PIN_IO_PU_PD(238),
	R8A7373_PIN_IO_PU_PD(239),
	R8A7373_PIN_IO_PU_PD(240),
	R8A7373_PIN_IO_PU_PD(241),
	R8A7373_PIN_IO_PU_PD(242),
	R8A7373_PIN_IO_PU_PD(243),
	R8A7373_PIN_IO_PU_PD(244),
	R8A7373_PIN_IO_PU_PD(245),
	R8A7373_PIN_IO_PU_PD(246),
	R8A7373_PIN_IO_PU_PD(247),
	R8A7373_PIN_IO_PU_PD(248),
	R8A7373_PIN_IO_PU_PD(249),
	R8A7373_PIN_IO_PU_PD(250),
	R8A7373_PIN_IO_PU_PD(251),
	R8A7373_PIN_IO_PU_PD(252),
	R8A7373_PIN_IO_PU_PD(253),
	R8A7373_PIN_IO_PU_PD(254),
	R8A7373_PIN_IO_PU_PD(255),
	R8A7373_PIN_IO_PU_PD(256),
	R8A7373_PIN_IO_PU_PD(257),
	R8A7373_PIN_IO_PU_PD(258),
	R8A7373_PIN_IO_PU_PD(259),
	R8A7373_PIN_IO_PU_PD(260),
	R8A7373_PIN_IO_PU_PD(261),
	R8A7373_PIN_IO_PU_PD(262),
	R8A7373_PIN_IO_PU_PD(263),
	R8A7373_PIN_IO_PU_PD(264),
	R8A7373_PIN_IO_PU_PD(265),
	R8A7373_PIN_IO_PU_PD(266),
	R8A7373_PIN_IO_PU_PD(267),
	R8A7373_PIN_IO_PU_PD(268),
	R8A7373_PIN_IO_PU_PD(269),
	R8A7373_PIN_IO_PU_PD(270),
	R8A7373_PIN_IO_PU_PD(271),
	R8A7373_PIN_IO_PU_PD(272),
	R8A7373_PIN_IO_PU_PD(273),
	R8A7373_PIN_IO_PU_PD(274),
	R8A7373_PIN_IO_PU_PD(275),
	R8A7373_PIN_IO_PU_PD(276),
	R8A7373_PIN_IO_PU_PD(277),
	R8A7373_PIN_IO_PU_PD(288),
	R8A7373_PIN_IO_PU_PD(289),
	R8A7373_PIN_IO_PU_PD(290),
	R8A7373_PIN_IO_PU_PD(291),
	R8A7373_PIN_IO_PU_PD(292),
	R8A7373_PIN_IO_PU_PD(293),
	R8A7373_PIN_IO_PU_PD(294),
	R8A7373_PIN_IO_PU_PD(295),
	R8A7373_PIN_IO_PU_PD(296),
	R8A7373_PIN_IO_PU_PD(297),
	R8A7373_PIN_IO_PU_PD(298),
	R8A7373_PIN_IO_PU_PD(299),
	R8A7373_PIN_IO_PU_PD(300),
	R8A7373_PIN_IO_PU_PD(301),
	R8A7373_PIN_IO_PU_PD(302),
	R8A7373_PIN_IO_PU_PD(303),
	R8A7373_PIN_IO_PU_PD(304),
	R8A7373_PIN_IO_PU_PD(305),
	R8A7373_PIN_IO_PU_PD(306),
	R8A7373_PIN_IO_PU_PD(307),
	R8A7373_PIN_IO_PU_PD(308),
	R8A7373_PIN_IO_PU_PD(309),
	R8A7373_PIN_IO_PU_PD(310),
	R8A7373_PIN_IO_PU_PD(311),
	R8A7373_PIN_IO_PU_PD(312),
	R8A7373_PIN_IO_PU_PD(320),
	R8A7373_PIN_IO_PU_PD(321),
	R8A7373_PIN_IO_PU_PD(322),
	R8A7373_PIN_IO_PU_PD(323),
	R8A7373_PIN_IO_PU_PD(324),
	R8A7373_PIN_IO_PU_PD(325),
	R8A7373_PIN_IO_PU_PD(326),
	R8A7373_PIN_IO_PU_PD(327),
};


static const struct pinmux_range pinmux_ranges[] = {
	{.begin = 0, .end = 48,},
	{.begin = 64, .end = 91,},
	{.begin = 96, .end = 110,},
	{.begin = 128, .end = 131,},
	{.begin = 133, .end = 142,},
	{.begin = 198, .end = 219,},
	{.begin = 224, .end = 277,},
	{.begin = 288, .end = 312,},
	{.begin = 320, .end = 327,},
};

/* ----------------------------------------------------------------------- */
#define IRQC_PINS_MUX(pin, irq_mark)				\
static const unsigned int irqc_irq##irq_mark##_pins[] = {	\
	pin,							\
};								\
static const unsigned int irqc_irq##irq_mark##_mux[] = {	\
	IRQ##irq_mark##_MARK,					\
}
IRQC_PINS_MUX(0, 0);
IRQC_PINS_MUX(1, 1);
IRQC_PINS_MUX(2, 2);
IRQC_PINS_MUX(3, 3);
IRQC_PINS_MUX(4, 4);
IRQC_PINS_MUX(5, 5);
IRQC_PINS_MUX(6, 6);
IRQC_PINS_MUX(7, 7);
IRQC_PINS_MUX(8, 8);
IRQC_PINS_MUX(9, 9);
IRQC_PINS_MUX(10, 10);
IRQC_PINS_MUX(11, 11);
IRQC_PINS_MUX(12, 12);
IRQC_PINS_MUX(13, 13);
IRQC_PINS_MUX(14, 14);
IRQC_PINS_MUX(15, 15);
IRQC_PINS_MUX(16, 16);
IRQC_PINS_MUX(17, 17);
IRQC_PINS_MUX(18, 18);
IRQC_PINS_MUX(19, 19);
IRQC_PINS_MUX(20, 20);
IRQC_PINS_MUX(21, 21);
IRQC_PINS_MUX(22, 22);
IRQC_PINS_MUX(23, 23);
IRQC_PINS_MUX(24, 24);
IRQC_PINS_MUX(25, 25);
IRQC_PINS_MUX(26, 26);
IRQC_PINS_MUX(27, 27);
IRQC_PINS_MUX(28, 28);
IRQC_PINS_MUX(29, 29);
IRQC_PINS_MUX(30, 30);
IRQC_PINS_MUX(31, 31);
IRQC_PINS_MUX(32, 32);
IRQC_PINS_MUX(33, 33);
IRQC_PINS_MUX(34, 34);
IRQC_PINS_MUX(35, 35);
IRQC_PINS_MUX(36, 36);
IRQC_PINS_MUX(37, 37);
IRQC_PINS_MUX(38, 38);
IRQC_PINS_MUX(39, 39);
IRQC_PINS_MUX(75, 59);
IRQC_PINS_MUX(96, 40);
IRQC_PINS_MUX(97, 41);
IRQC_PINS_MUX(98, 42);
IRQC_PINS_MUX(104, 43);
IRQC_PINS_MUX(105, 44);
IRQC_PINS_MUX(106, 45);
IRQC_PINS_MUX(107, 46);
IRQC_PINS_MUX(108, 47);
IRQC_PINS_MUX(109, 48);
IRQC_PINS_MUX(110, 49);
IRQC_PINS_MUX(199, 63);
IRQC_PINS_MUX(202, 60);
IRQC_PINS_MUX(214, 61);
IRQC_PINS_MUX(224, 52);
IRQC_PINS_MUX(225, 53);
IRQC_PINS_MUX(226, 54);
IRQC_PINS_MUX(227, 55);
IRQC_PINS_MUX(258, 56);
IRQC_PINS_MUX(259, 57);
IRQC_PINS_MUX(272, 58);
IRQC_PINS_MUX(290, 51);
IRQC_PINS_MUX(296, 62);
IRQC_PINS_MUX(327, 50);
/* - SCIFA0 ------------------------------------------------------------*/
static const unsigned int scifa0_data_pins[] = {
	/* SCIFA0_RXD, SCIFA0_TXD */
	129, 128,
};

static const unsigned int scifa0_data_mux[] = {
	SCIFA0_RXD_MARK, SCIFA0_TXD_MARK,
};

static const unsigned int scifa0_clk_pins[] = {
	/* SCIFA0_SCK */
	33,
};

static const unsigned int scifa0_clk_mux[] = {
	SCIFA0_SCK_MARK,
};

static const unsigned int scifa0_ctrl_pins[] = {
	/* SCIFA0_RTS, SCIFA0_CTS */
	31, 32,
};

static const unsigned int scifa0_ctrl_mux[] = {
	SCIFA0_RTS__MARK, SCIFA0_CTS__MARK,
};
/* - I2C-7 ------------------------------------------------------------*/
static const unsigned int i2c7_data_pins[] = {
	/* I2C_SCL3H, I2C_SDA3H */
	273, 274,
};

static const unsigned int i2c7_data_mux[] = {
	I2C_SCL3H_MARK, I2C_SDA3H_MARK,
};
/* -------------------------------------------------------------------- */
static const struct sh_pfc_pin_group pinmux_groups[] = {
	SH_PFC_PIN_GROUP(irqc_irq0),
	SH_PFC_PIN_GROUP(irqc_irq1),
	SH_PFC_PIN_GROUP(irqc_irq2),
	SH_PFC_PIN_GROUP(irqc_irq3),
	SH_PFC_PIN_GROUP(irqc_irq4),
	SH_PFC_PIN_GROUP(irqc_irq5),
	SH_PFC_PIN_GROUP(irqc_irq6),
	SH_PFC_PIN_GROUP(irqc_irq7),
	SH_PFC_PIN_GROUP(irqc_irq8),
	SH_PFC_PIN_GROUP(irqc_irq9),
	SH_PFC_PIN_GROUP(irqc_irq10),
	SH_PFC_PIN_GROUP(irqc_irq11),
	SH_PFC_PIN_GROUP(irqc_irq12),
	SH_PFC_PIN_GROUP(irqc_irq13),
	SH_PFC_PIN_GROUP(irqc_irq14),
	SH_PFC_PIN_GROUP(irqc_irq15),
	SH_PFC_PIN_GROUP(irqc_irq16),
	SH_PFC_PIN_GROUP(irqc_irq17),
	SH_PFC_PIN_GROUP(irqc_irq18),
	SH_PFC_PIN_GROUP(irqc_irq19),
	SH_PFC_PIN_GROUP(irqc_irq20),
	SH_PFC_PIN_GROUP(irqc_irq21),
	SH_PFC_PIN_GROUP(irqc_irq22),
	SH_PFC_PIN_GROUP(irqc_irq23),
	SH_PFC_PIN_GROUP(irqc_irq24),
	SH_PFC_PIN_GROUP(irqc_irq25),
	SH_PFC_PIN_GROUP(irqc_irq26),
	SH_PFC_PIN_GROUP(irqc_irq27),
	SH_PFC_PIN_GROUP(irqc_irq28),
	SH_PFC_PIN_GROUP(irqc_irq29),
	SH_PFC_PIN_GROUP(irqc_irq30),
	SH_PFC_PIN_GROUP(irqc_irq31),
	SH_PFC_PIN_GROUP(irqc_irq32),
	SH_PFC_PIN_GROUP(irqc_irq33),
	SH_PFC_PIN_GROUP(irqc_irq34),
	SH_PFC_PIN_GROUP(irqc_irq35),
	SH_PFC_PIN_GROUP(irqc_irq36),
	SH_PFC_PIN_GROUP(irqc_irq37),
	SH_PFC_PIN_GROUP(irqc_irq38),
	SH_PFC_PIN_GROUP(irqc_irq39),
	SH_PFC_PIN_GROUP(irqc_irq40),
	SH_PFC_PIN_GROUP(irqc_irq41),
	SH_PFC_PIN_GROUP(irqc_irq42),
	SH_PFC_PIN_GROUP(irqc_irq43),
	SH_PFC_PIN_GROUP(irqc_irq44),
	SH_PFC_PIN_GROUP(irqc_irq45),
	SH_PFC_PIN_GROUP(irqc_irq46),
	SH_PFC_PIN_GROUP(irqc_irq47),
	SH_PFC_PIN_GROUP(irqc_irq48),
	SH_PFC_PIN_GROUP(irqc_irq49),
	SH_PFC_PIN_GROUP(irqc_irq50),
	SH_PFC_PIN_GROUP(irqc_irq51),
	SH_PFC_PIN_GROUP(irqc_irq52),
	SH_PFC_PIN_GROUP(irqc_irq53),
	SH_PFC_PIN_GROUP(irqc_irq54),
	SH_PFC_PIN_GROUP(irqc_irq55),
	SH_PFC_PIN_GROUP(irqc_irq56),
	SH_PFC_PIN_GROUP(irqc_irq57),
	SH_PFC_PIN_GROUP(irqc_irq58),
	SH_PFC_PIN_GROUP(irqc_irq59),
	SH_PFC_PIN_GROUP(irqc_irq60),
	SH_PFC_PIN_GROUP(irqc_irq61),
	SH_PFC_PIN_GROUP(irqc_irq62),
	SH_PFC_PIN_GROUP(irqc_irq63),
	SH_PFC_PIN_GROUP(scifa0_data),
	SH_PFC_PIN_GROUP(scifa0_clk),
	SH_PFC_PIN_GROUP(scifa0_ctrl),
	SH_PFC_PIN_GROUP(i2c7_data),
};

static const char * const irqc_groups[] = {
	"irqc_irq0",
	"irqc_irq1",
	"irqc_irq2",
	"irqc_irq3",
	"irqc_irq4",
	"irqc_irq5",
	"irqc_irq6",
	"irqc_irq7",
	"irqc_irq8",
	"irqc_irq9",
	"irqc_irq10",
	"irqc_irq11",
	"irqc_irq12",
	"irqc_irq13",
	"irqc_irq14",
	"irqc_irq15",
	"irqc_irq16",
	"irqc_irq17",
	"irqc_irq18",
	"irqc_irq19",
	"irqc_irq20",
	"irqc_irq21",
	"irqc_irq22",
	"irqc_irq23",
	"irqc_irq24",
	"irqc_irq25",
	"irqc_irq26",
	"irqc_irq27",
	"irqc_irq28",
	"irqc_irq29",
	"irqc_irq30",
	"irqc_irq31",
	"irqc_irq32",
	"irqc_irq33",
	"irqc_irq34",
	"irqc_irq35",
	"irqc_irq36",
	"irqc_irq37",
	"irqc_irq38",
	"irqc_irq39",
	"irqc_irq40",
	"irqc_irq41",
	"irqc_irq42",
	"irqc_irq43",
	"irqc_irq44",
	"irqc_irq45",
	"irqc_irq46",
	"irqc_irq47",
	"irqc_irq48",
	"irqc_irq49",
	"irqc_irq50",
	"irqc_irq51",
	"irqc_irq52",
	"irqc_irq53",
	"irqc_irq54",
	"irqc_irq55",
	"irqc_irq56",
	"irqc_irq57",
	"irqc_irq58",
	"irqc_irq59",
	"irqc_irq60",
	"irqc_irq61",
	"irqc_irq62",
	"irqc_irq63",
};

static const char * const scifa0_groups[] = {
	"scifa0_data",
	"scifa0_clk",
	"scifa0_ctrl",
};

static const char * const i2c7_groups[] = {
	"i2c7_data"
};

static const struct sh_pfc_function pinmux_functions[] = {
	SH_PFC_FUNCTION(irqc),
	SH_PFC_FUNCTION(scifa0),
	SH_PFC_FUNCTION(i2c7),
};

#define PINMUX_FN_BASE  GPIO_FN_LCDD0

static const struct pinmux_func pinmux_func_gpios[] = {
	GPIO_FN(LCDD0), GPIO_FN(IRQ0),	/* Port0 */
	GPIO_FN(LCDD1), GPIO_FN(IRQ1),
	GPIO_FN(LCDD2), GPIO_FN(IRQ2),
	GPIO_FN(LCDD3), GPIO_FN(IRQ3),
	GPIO_FN(LCDD4), GPIO_FN(IRQ4),
	GPIO_FN(LCDD5), GPIO_FN(IRQ5),
	GPIO_FN(LCDD6), GPIO_FN(IRQ6),
	GPIO_FN(LCDD7), GPIO_FN(IRQ7),
	GPIO_FN(LCDD8), GPIO_FN(IRQ8),
	GPIO_FN(LCDD9), GPIO_FN(IRQ9),
	GPIO_FN(LCDD10), GPIO_FN(IRQ10),
	GPIO_FN(LCDD11), GPIO_FN(IRQ11),
	GPIO_FN(LCDD12), GPIO_FN(IRQ12),
	GPIO_FN(LCDD13), GPIO_FN(IRQ13),
	GPIO_FN(LCDD14), GPIO_FN(SF_IRQ_00), GPIO_FN(IRQ14),
	GPIO_FN(LCDD15), GPIO_FN(IRQ15),
	GPIO_FN(LCDD16), GPIO_FN(IRQ16),
	GPIO_FN(LCDD17), GPIO_FN(IRQ17),
	GPIO_FN(LCDD18), GPIO_FN(MSIOF0_SS2), GPIO_FN(IRQ18),
	GPIO_FN(LCDD19), GPIO_FN(MSIOF1_SS2), GPIO_FN(MSIOF5_SS2),
	GPIO_FN(IRQ19),
	GPIO_FN(LCDD20), GPIO_FN(MSIOF2_SS2), GPIO_FN(IRQ20),
	GPIO_FN(LCDD21), GPIO_FN(MSIOF3_SS2), GPIO_FN(IRQ21),
	GPIO_FN(LCDD22), GPIO_FN(PORT22_SCIFA3_TXD), GPIO_FN(IRQ22),
	GPIO_FN(LCDD23), GPIO_FN(PORT23_SCIFA3_RXD), GPIO_FN(IRQ23),
	GPIO_FN(LCDHSYN), GPIO_FN(LCDCS_), GPIO_FN(IRQ24),
	GPIO_FN(LCDVSYN), GPIO_FN(IRQ25),	/* Port25 */
	GPIO_FN(LCDDCK), GPIO_FN(LCDWR_), GPIO_FN(IRQ26),
	GPIO_FN(LCDDISP), GPIO_FN(LCDRS), GPIO_FN(IRQ27),
	GPIO_FN(LCDRD_N), GPIO_FN(IRQ28),
	GPIO_FN(LCDLCLK), GPIO_FN(SLIM_CLK), GPIO_FN(IRQ29),
	GPIO_FN(LCDDON), GPIO_FN(SLIM_DATA), GPIO_FN(IRQ30),
	GPIO_FN(SCIFA0_RTS_), GPIO_FN(SCIFA2_RTS_), GPIO_FN(SIM0_DET),
	GPIO_FN(IRQ31),
	GPIO_FN(SCIFA0_CTS_), GPIO_FN(SCIFA2_CTS_), GPIO_FN(SF_IRQ_01),
	GPIO_FN(SIM1_DET), GPIO_FN(IRQ32),
	GPIO_FN(SCIFA0_SCK), GPIO_FN(SCIFA2_SCK), GPIO_FN(SIM0_PWRON),
	GPIO_FN(IRQ33),
	GPIO_FN(SCIFA1_RTS_), GPIO_FN(SCIFA3_RTS_), GPIO_FN(SIM1_PWRON),
	GPIO_FN(IRQ34),
	GPIO_FN(SCIFA1_CTS_), GPIO_FN(SCIFA3_CTS_), GPIO_FN(SIM0_VOLTSEL0),
	GPIO_FN(IRQ35),
	GPIO_FN(SCIFA1_SCK), GPIO_FN(SCIFA3_SCK), GPIO_FN(PORT36_TPU0TO0),
	GPIO_FN(SIM0_VOLTSEL1),
	GPIO_FN(IRQ36),
	GPIO_FN(SCIFB0_RTS_), GPIO_FN(TPU0TO1), GPIO_FN(SCIFB3_RTS_),
	GPIO_FN(SIM1_VOLTSEL0),	GPIO_FN(IRQ37),
	GPIO_FN(SCIFB0_CTS_), GPIO_FN(SCIFB2_SCK), GPIO_FN(TPU0TO2),
	GPIO_FN(SCIFB3_CTS_),
	GPIO_FN(SIM1_VOLTSEL1), GPIO_FN(IRQ38),
	GPIO_FN(SCIFB0_SCK), GPIO_FN(SCIFB1_SCK), GPIO_FN(TPU0TO3),
	GPIO_FN(SCIFB3_SCK), GPIO_FN(IRQ39),
	GPIO_FN(TS_SDAT), GPIO_FN(MSIOF2_TXD),	/* Port40 */
	GPIO_FN(TS_SPSYNC), GPIO_FN(MSIOF2_RXD),
	GPIO_FN(TS_SCK), GPIO_FN(MSIOF2_SCK),
	GPIO_FN(TS_SDEN), GPIO_FN(MSIOF2_SYNC),
	GPIO_FN(KEYIN0),
	GPIO_FN(KEYIN1),
	GPIO_FN(KEYIN2),
	GPIO_FN(KEYIN3),
	GPIO_FN(KEYIN4),	/* Port48 */
	/* Port49 to Port63 are not available */
	GPIO_FN(SIM1_RST),
	GPIO_FN(SIM1_CLK),
	GPIO_FN(SIM1_IO),
	GPIO_FN(SIM0_RST),
	GPIO_FN(SIM0_CLK),
	GPIO_FN(SIM0_IO),
	GPIO_FN(IC_DP),
	GPIO_FN(IC_DM),
	GPIO_FN(HSI_RX_FLAG), GPIO_FN(SCIFB2_TXD), GPIO_FN(MSIOF3_TXD),
	GPIO_FN(PORT72_GIO_OUT4),
	GPIO_FN(HSI_RX_DATA), GPIO_FN(SCIFB2_RXD), GPIO_FN(MSIOF3_RXD),
	GPIO_FN(PORT73_GIO_OUT5),
	GPIO_FN(HSI_TX_READY), GPIO_FN(SCIFB2_RTS), GPIO_FN(MSIOF3_SCK),
	GPIO_FN(PORT74_GIO_OUT0),
	GPIO_FN(HSI_RX_WAKE), GPIO_FN(SCIFB2_CTS), GPIO_FN(MSIOF3_SYNC),
	GPIO_FN(GenIO4), GPIO_FN(IRQ59),
	GPIO_FN(HSI_TX_FLAG), GPIO_FN(SCIFB1_RTS), GPIO_FN(PORT76_GIO_OUT1),
	GPIO_FN(HSI_TX_DATA), GPIO_FN(SCIFB1_CTS), GPIO_FN(PORT77_GIO_OUT2),
	GPIO_FN(HSI_RX_READY), GPIO_FN(SCIFB1_TXD), GPIO_FN(PORT78_GIO_OUT3),
	GPIO_FN(HSI_TX_WAKE), GPIO_FN(SCIFB1_RXD), GPIO_FN(GenIO8),
	GPIO_FN(MSIOF0_TXD),	/* Port80 */
	GPIO_FN(MSIOF0_RXD),
	GPIO_FN(MSIOF0_SCK), GPIO_FN(I2C_SCL2H),
	GPIO_FN(MSIOF0_SYNC), GPIO_FN(I2C_SDA2H),
	GPIO_FN(MSIOF1_TXD), GPIO_FN(I2C_SCL0H), GPIO_FN(SF_I2C_SCL0H),
	GPIO_FN(MSIOF5_TXD),
	GPIO_FN(MSIOF1_RXD), GPIO_FN(I2C_SDA0H), GPIO_FN(SF_I2C_SDA0H),
	GPIO_FN(MSIOF5_RXD),
	GPIO_FN(MSIOF1_SCK), GPIO_FN(I2C_SCL1H), GPIO_FN(SF_I2C_SCL1H),
	GPIO_FN(MSIOF5_SCK),
	GPIO_FN(MSIOF1_SYNC), GPIO_FN(I2C_SDA1H), GPIO_FN(SF_I2C_SDA1H),
	GPIO_FN(MSIOF5_SYNC),
	GPIO_FN(MSIOF0_SS1), GPIO_FN(SCIFA2_TXD),
	GPIO_FN(MSIOF1_SS1), GPIO_FN(SCIFA2_RXD), GPIO_FN(MSIOF5_SS1),
	GPIO_FN(MSIOF2_SS1), GPIO_FN(PORT90_SCIFA3_TXD),	/* Port90 */
	GPIO_FN(MSIOF3_SS1), GPIO_FN(PORT91_SCIFA3_RXD),
	/* Port92 to Port95 are not available */
	GPIO_FN(KEYIN5), GPIO_FN(IRQ40),
	GPIO_FN(KEYIN6), GPIO_FN(IRQ41),
	GPIO_FN(KEYIN7), GPIO_FN(IRQ42),
	GPIO_FN(KEYOUT0),
	GPIO_FN(KEYOUT1),	/* Port100 */
	GPIO_FN(KEYOUT2),
	GPIO_FN(KEYOUT3),
	GPIO_FN(KEYOUT4),
	GPIO_FN(KEYOUT5), GPIO_FN(IRQ43),
	GPIO_FN(KEYOUT6), GPIO_FN(IRQ44),
	GPIO_FN(KEYOUT7), GPIO_FN(RFANAEN), GPIO_FN(IRQ45),
	GPIO_FN(KEYIN8), GPIO_FN(KEYOUT8), GPIO_FN(SF_IRQ_04), GPIO_FN(IRQ46),
	GPIO_FN(KEYIN9), GPIO_FN(KEYOUT9), GPIO_FN(SF_IRQ_05), GPIO_FN(IRQ47),
	GPIO_FN(KEYIN10), GPIO_FN(KEYOUT10), GPIO_FN(SF_IRQ_06), GPIO_FN(IRQ48),
	GPIO_FN(KEYIN11), GPIO_FN(KEYOUT11), GPIO_FN(SF_IRQ_07), GPIO_FN(IRQ49),
	/* Port111 to Port127 are not available */
	GPIO_FN(SCIFA0_TXD),
	GPIO_FN(SCIFA0_RXD),
	GPIO_FN(SCIFA1_TXD),
	GPIO_FN(SCIFA1_RXD),
	/* Port 132 is not available */
	GPIO_FN(MD3),
	GPIO_FN(MD4),
	GPIO_FN(MD6),
	GPIO_FN(MD7),
	GPIO_FN(SCIFB0_TXD),
	GPIO_FN(SCIFB0_RXD),
	GPIO_FN(DIGRFEN),
	GPIO_FN(GPS_TIMESTAMP),	/* Port140 */
	GPIO_FN(TXP),
	GPIO_FN(TXP2),
	/* Port143 to Port197 are not available */
	GPIO_FN(GenIO0),
	GPIO_FN(IRQ63),
	GPIO_FN(SCIFB3_TXD),	/* PORT200 */
	GPIO_FN(SCIFB3_RXD),
	GPIO_FN(SIM0_BSICOMP), GPIO_FN(IRQ60),
	GPIO_FN(ULPI_DATA0), GPIO_FN(MTSB_TX0),
	GPIO_FN(ULPI_DATA1), GPIO_FN(MTSB_TX1),
	GPIO_FN(ULPI_DATA2), GPIO_FN(MTSB_TX2),
	GPIO_FN(ULPI_DATA3), GPIO_FN(MTSB_TX3),
	GPIO_FN(ULPI_DATA4), GPIO_FN(MTSB_RX0),
	GPIO_FN(ULPI_DATA5), GPIO_FN(MTSB_RX1),
	GPIO_FN(ULPI_DATA6), GPIO_FN(MTSB_RX2),
	GPIO_FN(ULPI_DATA7), GPIO_FN(MTSB_RX3),	/* Port210 */
	GPIO_FN(ULPI_CLK), GPIO_FN(MTSB_TXC),
	GPIO_FN(ULPI_STP), GPIO_FN(MTSB_RXC),
	GPIO_FN(ULPI_DIR),
	GPIO_FN(ULPI_NXT), GPIO_FN(IRQ61),
	GPIO_FN(VIO_CKO1),
	GPIO_FN(VIO_CKO2),
	GPIO_FN(VIO_CKO3),
	GPIO_FN(VIO_CKO4),
	GPIO_FN(VIO_CKO5),
	/* Port220 to Port223 are not available */
	GPIO_FN(RD_N), GPIO_FN(IRQ52),
	GPIO_FN(WE0_N), GPIO_FN(PORT225_TPU0TO0), GPIO_FN(PORT225_RDWR),
	GPIO_FN(IRQ53),
	GPIO_FN(WE1_N), GPIO_FN(SF_PORT_01), GPIO_FN(SIM0_GPO0), GPIO_FN(IRQ54),
	GPIO_FN(CS0_N), GPIO_FN(SIM0_GPO1), GPIO_FN(IRQ55),
	GPIO_FN(CS2_N), GPIO_FN(PWMO), GPIO_FN(TPU1TO0), GPIO_FN(SIM0_GPO2),
	GPIO_FN(CS4_N), GPIO_FN(VIO_VD), GPIO_FN(SIM1_GPO0),
	GPIO_FN(WAIT_N), GPIO_FN(VIO_CLK), GPIO_FN(SIM1_GPO1),
	GPIO_FN(PORT231_RDWR), GPIO_FN(VIO_HD), GPIO_FN(SIM1_GPO2),
	GPIO_FN(D15), GPIO_FN(VIO_D9), GPIO_FN(GIO_OUT15),
	GPIO_FN(D14), GPIO_FN(VIO_D8), GPIO_FN(GIO_OUT14),
	GPIO_FN(D13), GPIO_FN(VIO_D7), GPIO_FN(GIO_OUT13),
	GPIO_FN(D12), GPIO_FN(VIO_D6), GPIO_FN(GIO_OUT12),
	GPIO_FN(D11), GPIO_FN(VIO_D5), GPIO_FN(GIO_OUT11),
	GPIO_FN(D10), GPIO_FN(VIO_D4), GPIO_FN(GIO_OUT10),
	GPIO_FN(D9), GPIO_FN(VIO_D3), GPIO_FN(GIO_OUT9),
	GPIO_FN(D8), GPIO_FN(VIO_D2), GPIO_FN(GIO_OUT8),
	GPIO_FN(D7), GPIO_FN(VIO_D1), GPIO_FN(GIO_OUT7),	/* Port240 */
	GPIO_FN(D6), GPIO_FN(VIO_D0), GPIO_FN(GIO_OUT6),
	GPIO_FN(D5), GPIO_FN(PORT242_GIO_OUT5),
	GPIO_FN(D4), GPIO_FN(PORT243_GIO_OUT4),
	GPIO_FN(D3), GPIO_FN(PORT244_GIO_OUT3),
	GPIO_FN(D2), GPIO_FN(PORT245_GIO_OUT2),
	GPIO_FN(D1), GPIO_FN(PORT246_GIO_OUT1),
	GPIO_FN(D0), GPIO_FN(PORT247_GIO_OUT0),
	GPIO_FN(CKO), GPIO_FN(MMCCLK1),
	GPIO_FN(A10), GPIO_FN(MMCD1_7),
	GPIO_FN(A9), GPIO_FN(MMCD1_6),
	GPIO_FN(A8), GPIO_FN(MMCD1_5),
	GPIO_FN(A7), GPIO_FN(MMCD1_4),
	GPIO_FN(A6), GPIO_FN(MMCD1_3),
	GPIO_FN(A5), GPIO_FN(MMCD1_2),
	GPIO_FN(A4), GPIO_FN(MMCD1_1),
	GPIO_FN(A3), GPIO_FN(MMCD1_0),
	GPIO_FN(A2), GPIO_FN(MMCCMD1),
	GPIO_FN(A1), GPIO_FN(IRQ56),
	GPIO_FN(A0), GPIO_FN(BS), GPIO_FN(IRQ57),
	GPIO_FN(FSIACK), GPIO_FN(PORT260_ISP_IRIS1),	/* Port260 */
	GPIO_FN(FSIAISLD),
	GPIO_FN(FSIAOMC), GPIO_FN(PORT262_ISP_IRIS0),
	GPIO_FN(FSIAOLR), GPIO_FN(FSIAILR),
	GPIO_FN(FSIAOBT), GPIO_FN(FSIAIBT),
	GPIO_FN(FSIAOSLD),
	GPIO_FN(FSIBISLD),
	GPIO_FN(FSIBOLR), GPIO_FN(FSIBILR),
	GPIO_FN(FSIBOMC), GPIO_FN(PORT268_ISP_SHUTTER1),
	GPIO_FN(FSIBOBT), GPIO_FN(FSIBIBT),
	GPIO_FN(FSIBOSLD), GPIO_FN(FSIASPDIF),
	GPIO_FN(FSIBCK), GPIO_FN(SF_IRQ_03), GPIO_FN(PORT271_ISP_SHUTTER0),
	GPIO_FN(VINT), GPIO_FN(PORT272_ISP_STROBE), GPIO_FN(IRQ58),
	GPIO_FN(PORT273_ISP_IRIS1), GPIO_FN(I2C_SCL3H),
	GPIO_FN(PORT274_ISP_IRIS0), GPIO_FN(I2C_SDA3H),
	GPIO_FN(PORT275_ISP_SHUTTER1),
	GPIO_FN(PORT276_ISP_SHUTTER0),
	GPIO_FN(PORT277_ISP_STROBE),
	/* Port278 to Port287 are not available */
	GPIO_FN(SDHICLK1), GPIO_FN(STMCLK_2),
	GPIO_FN(SDHID1_0), GPIO_FN(STMDATA0_2),
	GPIO_FN(SDHID1_1), GPIO_FN(STMDATA1_2), GPIO_FN(IRQ51),
	GPIO_FN(SDHID1_2), GPIO_FN(STMDATA2_2),
	GPIO_FN(SDHID1_3), GPIO_FN(STMDATA3_2),
	GPIO_FN(SDHICMD1), GPIO_FN(STMSIDI_2),
	GPIO_FN(SDHICLK2), GPIO_FN(MSIOF4_SCK), GPIO_FN(MSIOF6_SCK),
	GPIO_FN(SDHID2_0), GPIO_FN(MSIOF4_TXD), GPIO_FN(MSIOF6_TXD),
	GPIO_FN(SDHID2_1), GPIO_FN(MSIOF4_SS2), GPIO_FN(SF_IRQ_02),
	GPIO_FN(MSIOF6_SS2), GPIO_FN(IRQ62),
	GPIO_FN(SDHID2_2), GPIO_FN(MSIOF4_RXD), GPIO_FN(MSIOF6_RXD),
	GPIO_FN(SDHID2_3), GPIO_FN(MSIOF4_SYNC), GPIO_FN(MSIOF6_SYNC),
	GPIO_FN(SDHICMD2), GPIO_FN(MSIOF4_SS1), GPIO_FN(SF_PORT_00),
	GPIO_FN(MSIOF6_SS1),
	GPIO_FN(MMCD0_0),	/* Port300 */
	GPIO_FN(MMCD0_1),
	GPIO_FN(MMCD0_2),
	GPIO_FN(MMCD0_3),
	GPIO_FN(MMCD0_4),
	GPIO_FN(MMCD0_5),
	GPIO_FN(MMCD0_6),
	GPIO_FN(MMCD0_7),
	GPIO_FN(MMCCMD0),
	GPIO_FN(MMCCLK0),
	GPIO_FN(MMCRST),
	GPIO_FN(PDM0_DATA),
	GPIO_FN(PDM1_DATA),
	GPIO_FN(SDHID0_0), GPIO_FN(STMDATA0_1),
	GPIO_FN(SDHID0_1), GPIO_FN(STMDATA1_1),
	GPIO_FN(SDHID0_2), GPIO_FN(STMDATA2_1),
	GPIO_FN(SDHID0_3), GPIO_FN(STMDATA3_1),
	GPIO_FN(SDHICMD0), GPIO_FN(STMSIDI_1),
	GPIO_FN(SDHIWP0),
	GPIO_FN(SDHICLK0), GPIO_FN(STMCLK_1),
	GPIO_FN(SDHICD0), GPIO_FN(IRQ50),

};

/* In R-Mobile U2, we don't have Function 6 and 7 supported */
#undef PORTCR
#define PORTCR(nr, reg)	\
	{ PINMUX_CFG_REG_VAR("PORT" nr "CR", reg, 8, 2, 2, 4) {	\
		_PCRH(PORT##nr##_IN, 0, 0, PORT##nr##_OUT),	\
		PORT##nr##_FN0, PORT##nr##_FN1,	PORT##nr##_FN2,	\
		PORT##nr##_FN3,	PORT##nr##_FN4, PORT##nr##_FN5}	\
	}

static struct pinmux_cfg_reg pinmux_config_regs[] = {
	PORTCR(0, 0xe6050000), /* PORT0CR */
	PORTCR(1, 0xe6050001), /* PORT1CR */
	PORTCR(2, 0xe6050002), /* PORT2CR */
	PORTCR(3, 0xe6050003), /* PORT3CR */
	PORTCR(4, 0xe6050004), /* PORT4CR */
	PORTCR(5, 0xe6050005), /* PORT5CR */
	PORTCR(6, 0xe6050006), /* PORT6CR */
	PORTCR(7, 0xe6050007), /* PORT7CR */
	PORTCR(8, 0xe6050008), /* PORT8CR */
	PORTCR(9, 0xe6050009), /* PORT9CR */
	PORTCR(10, 0xe605000a), /* PORT10CR */
	PORTCR(11, 0xe605000b), /* PORT11CR */
	PORTCR(12, 0xe605000c), /* PORT12CR */
	PORTCR(13, 0xe605000d), /* PORT13CR */
	PORTCR(14, 0xe605000e), /* PORT14CR */
	PORTCR(15, 0xe605000f), /* PORT15CR */
	PORTCR(16, 0xe6050010), /* PORT16CR */
	PORTCR(17, 0xe6050011), /* PORT17CR */
	PORTCR(18, 0xe6050012), /* PORT18CR */
	PORTCR(19, 0xe6050013), /* PORT19CR */
	PORTCR(20, 0xe6050014), /* PORT20CR */
	PORTCR(21, 0xe6050015), /* PORT21CR */
	PORTCR(22, 0xe6050016), /* PORT22CR */
	PORTCR(23, 0xe6050017), /* PORT23CR */
	PORTCR(24, 0xe6050018), /* PORT24CR */
	PORTCR(25, 0xe6050019), /* PORT25CR */
	PORTCR(26, 0xe605001a), /* PORT26CR */
	PORTCR(27, 0xe605001b), /* PORT27CR */
	PORTCR(28, 0xe605001c), /* PORT28CR */
	PORTCR(29, 0xe605001d), /* PORT29CR */
	PORTCR(30, 0xe605001e), /* PORT30CR */
	PORTCR(31, 0xe605001f), /* PORT31CR */
	PORTCR(32, 0xe6050020), /* PORT32CR */
	PORTCR(33, 0xe6050021), /* PORT33CR */
	PORTCR(34, 0xe6050022), /* PORT34CR */
	PORTCR(35, 0xe6050023), /* PORT35CR */
	PORTCR(36, 0xe6050024), /* PORT36CR */
	PORTCR(37, 0xe6050025), /* PORT37CR */
	PORTCR(38, 0xe6050026), /* PORT38CR */
	PORTCR(39, 0xe6050027), /* PORT39CR */
	PORTCR(40, 0xe6050028), /* PORT40CR */
	PORTCR(41, 0xe6050029), /* PORT41CR */
	PORTCR(42, 0xe605002a), /* PORT42CR */
	PORTCR(43, 0xe605002b), /* PORT43CR */
	PORTCR(44, 0xe605002c), /* PORT44CR */
	PORTCR(45, 0xe605002d), /* PORT45CR */
	PORTCR(46, 0xe605002e), /* PORT46CR */
	PORTCR(47, 0xe605002f), /* PORT47CR */
	PORTCR(48, 0xe6050030), /* PORT48CR */

	PORTCR(64, 0xe6050040), /* PORT64CR */
	PORTCR(65, 0xe6050041), /* PORT65CR */
	PORTCR(66, 0xe6050042), /* PORT66CR */
	PORTCR(67, 0xe6050043), /* PORT67CR */
	PORTCR(68, 0xe6050044), /* PORT68CR */
	PORTCR(69, 0xe6050045), /* PORT69CR */
	PORTCR(70, 0xe6050046), /* PORT70CR */
	PORTCR(71, 0xe6050047), /* PORT71CR */
	PORTCR(72, 0xe6050048), /* PORT72CR */
	PORTCR(73, 0xe6050049), /* PORT73CR */
	PORTCR(74, 0xe605004a), /* PORT74CR */
	PORTCR(75, 0xe605004b), /* PORT75CR */
	PORTCR(76, 0xe605004c), /* PORT76CR */
	PORTCR(77, 0xe605004d), /* PORT77CR */
	PORTCR(78, 0xe605004e), /* PORT78CR */
	PORTCR(79, 0xe605004f), /* PORT79CR */
	PORTCR(80, 0xe6050050), /* PORT80CR */
	PORTCR(81, 0xe6050051), /* PORT81CR */
	PORTCR(82, 0xe6050052), /* PORT82CR */
	PORTCR(83, 0xe6050053), /* PORT83CR */
	PORTCR(84, 0xe6050054), /* PORT84CR */
	PORTCR(85, 0xe6050055), /* PORT85CR */
	PORTCR(86, 0xe6050056), /* PORT86CR */
	PORTCR(87, 0xe6050057), /* PORT87CR */
	PORTCR(88, 0xe6050058), /* PORT88CR */
	PORTCR(89, 0xe6050059), /* PORT89CR */
	PORTCR(90, 0xe605005a), /* PORT90CR */
	PORTCR(91, 0xe605005b), /* PORT91CR */

	PORTCR(96, 0xe6050060), /* PORT96CR */
	PORTCR(97, 0xe6050061), /* PORT97CR */
	PORTCR(98, 0xe6050062), /* PORT98CR */
	PORTCR(99, 0xe6050063), /* PORT99CR */
	PORTCR(100, 0xe6050064), /* PORT100CR */
	PORTCR(101, 0xe6050065), /* PORT101CR */
	PORTCR(102, 0xe6050066), /* PORT102CR */
	PORTCR(103, 0xe6050067), /* PORT103CR */
	PORTCR(104, 0xe6050068), /* PORT104CR */
	PORTCR(105, 0xe6050069), /* PORT105CR */
	PORTCR(106, 0xe605006a), /* PORT106CR */
	PORTCR(107, 0xe605006b), /* PORT107CR */
	PORTCR(108, 0xe605006c), /* PORT108CR */
	PORTCR(109, 0xe605006d), /* PORT109CR */
	PORTCR(110, 0xe605006e), /* PORT110CR */

	PORTCR(128, 0xe6051080), /* PORT128CR */
	PORTCR(129, 0xe6051081), /* PORT129CR */
	PORTCR(130, 0xe6051082), /* PORT130CR */
	PORTCR(131, 0xe6051083), /* PORT131CR */

	PORTCR(133, 0xe6051085), /* PORT133CR */
	PORTCR(134, 0xe6051086), /* PORT134CR */
	PORTCR(135, 0xe6051087), /* PORT135CR */
	PORTCR(136, 0xe6051088), /* PORT136CR */
	PORTCR(137, 0xe6051089), /* PORT137CR */
	PORTCR(138, 0xe605108a), /* PORT138CR */
	PORTCR(139, 0xe605108b), /* PORT139CR */
	PORTCR(140, 0xe605108c), /* PORT140CR */
	PORTCR(141, 0xe605108d), /* PORT141CR */
	PORTCR(142, 0xe605108e), /* PORT142CR */

	PORTCR(198, 0xe60520c6), /* PORT198CR */
	PORTCR(199, 0xe60520c7), /* PORT199CR */
	PORTCR(200, 0xe60520c8), /* PORT200CR */
	PORTCR(201, 0xe60520c9), /* PORT201CR */
	PORTCR(202, 0xe60520ca), /* PORT202CR */
	PORTCR(203, 0xe60520cb), /* PORT203CR */
	PORTCR(204, 0xe60520cc), /* PORT204CR */
	PORTCR(205, 0xe60520cd), /* PORT205CR */
	PORTCR(206, 0xe60520ce), /* PORT206CR */
	PORTCR(207, 0xe60520cf), /* PORT207CR */
	PORTCR(208, 0xe60520d0), /* PORT208CR */
	PORTCR(209, 0xe60520d1), /* PORT209CR */
	PORTCR(210, 0xe60520d2), /* PORT210CR */
	PORTCR(211, 0xe60520d3), /* PORT211CR */
	PORTCR(212, 0xe60520d4), /* PORT212CR */
	PORTCR(213, 0xe60520d5), /* PORT213CR */
	PORTCR(214, 0xe60520d6), /* PORT214CR */
	PORTCR(215, 0xe60520d7), /* PORT215CR */
	PORTCR(216, 0xe60520d8), /* PORT216CR */
	PORTCR(217, 0xe60520d9), /* PORT217CR */
	PORTCR(218, 0xe60520da), /* PORT218CR */
	PORTCR(219, 0xe60520db), /* PORT219CR */

	PORTCR(224, 0xe60520e0), /* PORT224CR */
	PORTCR(225, 0xe60520e1), /* PORT225CR */
	PORTCR(226, 0xe60520e2), /* PORT226CR */
	PORTCR(227, 0xe60520e3), /* PORT227CR */
	PORTCR(228, 0xe60520e4), /* PORT228CR */
	PORTCR(229, 0xe60520e5), /* PORT229CR */
	PORTCR(230, 0xe60520e6), /* PORT230CR */
	PORTCR(231, 0xe60520e7), /* PORT231CR */
	PORTCR(232, 0xe60520e8), /* PORT232CR */
	PORTCR(233, 0xe60520e9), /* PORT233CR */
	PORTCR(234, 0xe60520ea), /* PORT234CR */
	PORTCR(235, 0xe60520eb), /* PORT235CR */
	PORTCR(236, 0xe60520ec), /* PORT236CR */
	PORTCR(237, 0xe60520ed), /* PORT237CR */
	PORTCR(238, 0xe60520ee), /* PORT238CR */
	PORTCR(239, 0xe60520ef), /* PORT239CR */
	PORTCR(240, 0xe60520f0), /* PORT240CR */
	PORTCR(241, 0xe60520f1), /* PORT241CR */
	PORTCR(242, 0xe60520f2), /* PORT242CR */
	PORTCR(243, 0xe60520f3), /* PORT243CR */
	PORTCR(244, 0xe60520f4), /* PORT244CR */
	PORTCR(245, 0xe60520f5), /* PORT245CR */
	PORTCR(246, 0xe60520f6), /* PORT246CR */
	PORTCR(247, 0xe60520f7), /* PORT247CR */
	PORTCR(248, 0xe60520f8), /* PORT248CR */
	PORTCR(249, 0xe60520f9), /* PORT249CR */
	PORTCR(250, 0xe60520fa), /* PORT250CR */
	PORTCR(251, 0xe60520fb), /* PORT251CR */
	PORTCR(252, 0xe60520fc), /* PORT252CR */
	PORTCR(253, 0xe60520fd), /* PORT253CR */
	PORTCR(254, 0xe60520fe), /* PORT254CR */
	PORTCR(255, 0xe60520ff), /* PORT255CR */
	PORTCR(256, 0xe6052100), /* PORT256CR */
	PORTCR(257, 0xe6052101), /* PORT257CR */
	PORTCR(258, 0xe6052102), /* PORT258CR */
	PORTCR(259, 0xe6052103), /* PORT259CR */
	PORTCR(260, 0xe6052104), /* PORT260CR */
	PORTCR(261, 0xe6052105), /* PORT261CR */
	PORTCR(262, 0xe6052106), /* PORT262CR */
	PORTCR(263, 0xe6052107), /* PORT263CR */
	PORTCR(264, 0xe6052108), /* PORT264CR */
	PORTCR(265, 0xe6052109), /* PORT265CR */
	PORTCR(266, 0xe605210a), /* PORT266CR */
	PORTCR(267, 0xe605210b), /* PORT267CR */
	PORTCR(268, 0xe605210c), /* PORT268CR */
	PORTCR(269, 0xe605210d), /* PORT269CR */
	PORTCR(270, 0xe605210e), /* PORT270CR */
	PORTCR(271, 0xe605210f), /* PORT271CR */
	PORTCR(272, 0xe6052110), /* PORT272CR */
	PORTCR(273, 0xe6052111), /* PORT273CR */
	PORTCR(274, 0xe6052112), /* PORT274CR */
	PORTCR(275, 0xe6052113), /* PORT275CR */
	PORTCR(276, 0xe6052114), /* PORT276CR */
	PORTCR(277, 0xe6052115), /* PORT277CR */

	PORTCR(288, 0xe6052120), /* PORT288CR */
	PORTCR(289, 0xe6052121), /* PORT289CR */
	PORTCR(290, 0xe6052122), /* PORT290CR */
	PORTCR(291, 0xe6052123), /* PORT291CR */
	PORTCR(292, 0xe6052124), /* PORT292CR */
	PORTCR(293, 0xe6052125), /* PORT293CR */
	PORTCR(294, 0xe6052126), /* PORT294CR */
	PORTCR(295, 0xe6052127), /* PORT295CR */
	PORTCR(296, 0xe6052128), /* PORT296CR */
	PORTCR(297, 0xe6052129), /* PORT297CR */
	PORTCR(298, 0xe605212a), /* PORT298CR */
	PORTCR(299, 0xe605212b), /* PORT299CR */
	PORTCR(300, 0xe605212c), /* PORT300CR */
	PORTCR(301, 0xe605212d), /* PORT301CR */
	PORTCR(302, 0xe605212e), /* PORT302CR */
	PORTCR(303, 0xe605212f), /* PORT303CR */
	PORTCR(304, 0xe6052130), /* PORT304CR */
	PORTCR(305, 0xe6052131), /* PORT305CR */
	PORTCR(306, 0xe6052132), /* PORT306CR */
	PORTCR(307, 0xe6052133), /* PORT307CR */
	PORTCR(308, 0xe6052134), /* PORT308CR */
	PORTCR(309, 0xe6052135), /* PORT309CR */
	PORTCR(310, 0xe6052136), /* PORT310CR */
	PORTCR(311, 0xe6052137), /* PORT311CR */
	PORTCR(312, 0xe6052138), /* PORT312CR */

	PORTCR(320, 0xe6052140), /* PORT320CR */
	PORTCR(321, 0xe6052141), /* PORT321CR */
	PORTCR(322, 0xe6052142), /* PORT322CR */
	PORTCR(323, 0xe6052143), /* PORT323CR */
	PORTCR(324, 0xe6052144), /* PORT324CR */
	PORTCR(325, 0xe6052145), /* PORT325CR */
	PORTCR(326, 0xe6052146), /* PORT326CR */
	PORTCR(327, 0xe6052147), /* PORT327CR */

	{ PINMUX_CFG_REG("MSEL3CR", 0xe6058020, 32, 1) {
			0, 0,
			0, 0,
			0, 0,
			MSEL3CR_MSEL28_0, MSEL3CR_MSEL28_1,
			MSEL3CR_MSEL27_0, MSEL3CR_MSEL27_1,
			MSEL3CR_MSEL26_0, MSEL3CR_MSEL26_1,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			MSEL3CR_MSEL15_0, MSEL3CR_MSEL15_1,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			MSEL3CR_MSEL6_0, MSEL3CR_MSEL6_1,
			0, 0,
			MSEL3CR_MSEL4_0, MSEL3CR_MSEL4_1,
			MSEL3CR_MSEL3_0, MSEL3CR_MSEL3_1,
			0, 0,
			MSEL3CR_MSEL1_0, MSEL3CR_MSEL1_1,
			MSEL3CR_MSEL0_0, MSEL3CR_MSEL0_1,
		}
	},

	{ PINMUX_CFG_REG("MSEL4CR", 0xe6058024, 32, 1) {
			0, 0,
			MSEL4CR_MSEL30_0, MSEL4CR_MSEL30_1,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			MSEL4CR_MSEL14_0, MSEL4CR_MSEL14_1,
			MSEL4CR_MSEL13_0, MSEL4CR_MSEL13_1,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			0, 0,
			MSEL4CR_MSEL4_0, MSEL4CR_MSEL4_1,
			0, 0,
			0, 0,
			MSEL4CR_MSEL1_0, MSEL4CR_MSEL1_1,
			0, 0,
		}
	},
	{ },
};


static struct pinmux_data_reg pinmux_data_regs[] = {
	{ PINMUX_DATA_REG("PORTL031_000DR", 0xe6054000, 32) {
			PORT31_DATA, PORT30_DATA, PORT29_DATA, PORT28_DATA,
			PORT27_DATA, PORT26_DATA, PORT25_DATA, PORT24_DATA,
			PORT23_DATA, PORT22_DATA, PORT21_DATA, PORT20_DATA,
			PORT19_DATA, PORT18_DATA, PORT17_DATA, PORT16_DATA,
			PORT15_DATA, PORT14_DATA, PORT13_DATA, PORT12_DATA,
			PORT11_DATA, PORT10_DATA, PORT9_DATA, PORT8_DATA,
			PORT7_DATA, PORT6_DATA, PORT5_DATA, PORT4_DATA,
			PORT3_DATA, PORT2_DATA, PORT1_DATA, PORT0_DATA}
	},
	{ PINMUX_DATA_REG("PORTL063_032DR", 0xe6054004, 32) {
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, PORT48_DATA,
			PORT47_DATA, PORT46_DATA, PORT45_DATA, PORT44_DATA,
			PORT43_DATA, PORT42_DATA, PORT41_DATA, PORT40_DATA,
			PORT39_DATA, PORT38_DATA, PORT37_DATA, PORT36_DATA,
			PORT35_DATA, PORT34_DATA, PORT33_DATA, PORT32_DATA}
	},
	{ PINMUX_DATA_REG("PORTL095_064DR", 0xe6054008, 32) {
			0, 0, 0, 0,
			PORT91_DATA, PORT90_DATA, PORT89_DATA, PORT88_DATA,
			PORT87_DATA, PORT86_DATA, PORT85_DATA, PORT84_DATA,
			PORT83_DATA, PORT82_DATA, PORT81_DATA, PORT80_DATA,
			PORT79_DATA, PORT78_DATA, PORT77_DATA, PORT76_DATA,
			PORT75_DATA, PORT74_DATA, PORT73_DATA, PORT72_DATA,
			PORT71_DATA, PORT70_DATA, PORT69_DATA, PORT68_DATA,
			PORT67_DATA, PORT66_DATA, PORT65_DATA, PORT64_DATA}
	},
	{ PINMUX_DATA_REG("PORTD127_096DR", 0xe605400c, 32) {
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, PORT110_DATA, PORT109_DATA, PORT108_DATA,
			PORT107_DATA, PORT106_DATA, PORT105_DATA, PORT104_DATA,
			PORT103_DATA, PORT102_DATA, PORT101_DATA, PORT100_DATA,
			PORT99_DATA, PORT98_DATA, PORT97_DATA, PORT96_DATA}
	},
	{ PINMUX_DATA_REG("PORTD159_128DR", 0xe6055000, 32) {
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, PORT142_DATA, PORT141_DATA, PORT140_DATA,
			PORT139_DATA, PORT138_DATA, PORT137_DATA, PORT136_DATA,
			PORT135_DATA, PORT134_DATA, PORT133_DATA, 0,
			PORT131_DATA, PORT130_DATA, PORT129_DATA, PORT128_DATA}
	},
	{ PINMUX_DATA_REG("PORTR223_192DR", 0xe6056000, 32) {
			0, 0, 0, 0,
			PORT219_DATA, PORT218_DATA, PORT217_DATA, PORT216_DATA,
			PORT215_DATA, PORT214_DATA, PORT213_DATA, PORT212_DATA,
			PORT211_DATA, PORT210_DATA, PORT209_DATA, PORT208_DATA,
			PORT207_DATA, PORT206_DATA, PORT205_DATA, PORT204_DATA,
			PORT203_DATA, PORT202_DATA, PORT201_DATA, PORT200_DATA,
			PORT199_DATA, PORT198_DATA, 0, 0,
			0, 0, 0, 0}
	},
	{ PINMUX_DATA_REG("PORTR255_224DR", 0xe6056004, 32) {
			PORT255_DATA, PORT254_DATA, PORT253_DATA, PORT252_DATA,
			PORT251_DATA, PORT250_DATA, PORT249_DATA, PORT248_DATA,
			PORT247_DATA, PORT246_DATA, PORT245_DATA, PORT244_DATA,
			PORT243_DATA, PORT242_DATA, PORT241_DATA, PORT240_DATA,
			PORT239_DATA, PORT238_DATA, PORT237_DATA, PORT236_DATA,
			PORT235_DATA, PORT234_DATA, PORT233_DATA, PORT232_DATA,
			PORT231_DATA, PORT230_DATA, PORT229_DATA, PORT228_DATA,
			PORT227_DATA, PORT226_DATA, PORT225_DATA, PORT224_DATA}
	},
	{ PINMUX_DATA_REG("PORTR287_256DR", 0xe6056008, 32) {
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, PORT277_DATA, PORT276_DATA,
			PORT275_DATA, PORT274_DATA, PORT273_DATA, PORT272_DATA,
			PORT271_DATA, PORT270_DATA, PORT269_DATA, PORT268_DATA,
			PORT267_DATA, PORT266_DATA, PORT265_DATA, PORT264_DATA,
			PORT263_DATA, PORT262_DATA, PORT261_DATA, PORT260_DATA,
			PORT259_DATA, PORT258_DATA, PORT257_DATA, PORT256_DATA}
	},
	{ PINMUX_DATA_REG("PORTR319_288DR", 0xe605600c, 32) {
			0, 0, 0, 0,
			0, 0, 0, PORT312_DATA,
			PORT311_DATA, PORT310_DATA, PORT309_DATA, PORT308_DATA,
			PORT307_DATA, PORT306_DATA, PORT305_DATA, PORT304_DATA,
			PORT303_DATA, PORT302_DATA, PORT301_DATA, PORT300_DATA,
			PORT299_DATA, PORT298_DATA, PORT297_DATA, PORT296_DATA,
			PORT295_DATA, PORT294_DATA, PORT293_DATA, PORT292_DATA,
			PORT291_DATA, PORT290_DATA, PORT289_DATA, PORT288_DATA}
	},
	{ PINMUX_DATA_REG("PORTU351_320DR", 0xe6056010, 32) {
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			0, 0, 0, 0,
			PORT327_DATA, PORT326_DATA, PORT325_DATA, PORT324_DATA,
			PORT323_DATA, PORT322_DATA, PORT321_DATA, PORT320_DATA}
	},
	{ },
};

static struct pinmux_irq pinmux_irqs[] = {
	PINMUX_IRQ(irq_pin(0), PORT0_FN0),
	PINMUX_IRQ(irq_pin(1), PORT1_FN0),
	PINMUX_IRQ(irq_pin(2), PORT2_FN0),
	PINMUX_IRQ(irq_pin(3), PORT3_FN0),
	PINMUX_IRQ(irq_pin(4), PORT4_FN0),
	PINMUX_IRQ(irq_pin(5), PORT5_FN0),
	PINMUX_IRQ(irq_pin(6), PORT6_FN0),
	PINMUX_IRQ(irq_pin(7), PORT7_FN0),
	PINMUX_IRQ(irq_pin(8), PORT8_FN0),
	PINMUX_IRQ(irq_pin(9), PORT9_FN0),
	PINMUX_IRQ(irq_pin(10), PORT10_FN0),
	PINMUX_IRQ(irq_pin(11), PORT11_FN0),
	PINMUX_IRQ(irq_pin(12), PORT12_FN0),
	PINMUX_IRQ(irq_pin(13), PORT13_FN0),
	PINMUX_IRQ(irq_pin(14), PORT14_FN0),
	PINMUX_IRQ(irq_pin(15), PORT15_FN0),
	PINMUX_IRQ(irq_pin(16), PORT16_FN0),
	PINMUX_IRQ(irq_pin(17), PORT17_FN0),
	PINMUX_IRQ(irq_pin(18), PORT18_FN0),
	PINMUX_IRQ(irq_pin(19), PORT19_FN0),
	PINMUX_IRQ(irq_pin(20), PORT20_FN0),
	PINMUX_IRQ(irq_pin(21), PORT21_FN0),
	PINMUX_IRQ(irq_pin(22), PORT22_FN0),
	PINMUX_IRQ(irq_pin(23), PORT23_FN0),
	PINMUX_IRQ(irq_pin(24), PORT24_FN0),
	PINMUX_IRQ(irq_pin(25), PORT25_FN0),
	PINMUX_IRQ(irq_pin(26), PORT26_FN0),
	PINMUX_IRQ(irq_pin(27), PORT27_FN0),
	PINMUX_IRQ(irq_pin(28), PORT28_FN0),
	PINMUX_IRQ(irq_pin(29), PORT29_FN0),
	PINMUX_IRQ(irq_pin(30), PORT30_FN0),
	PINMUX_IRQ(irq_pin(31), PORT31_FN0),
	PINMUX_IRQ(irq_pin(32), PORT32_FN0),
	PINMUX_IRQ(irq_pin(33), PORT33_FN0),
	PINMUX_IRQ(irq_pin(34), PORT34_FN0),
	PINMUX_IRQ(irq_pin(35), PORT35_FN0),
	PINMUX_IRQ(irq_pin(36), PORT36_FN0),
	PINMUX_IRQ(irq_pin(37), PORT37_FN0),
	PINMUX_IRQ(irq_pin(38), PORT38_FN0),
	PINMUX_IRQ(irq_pin(39), PORT39_FN0),
	PINMUX_IRQ(irq_pin(59), PORT75_FN0),
	PINMUX_IRQ(irq_pin(40), PORT96_FN0),
	PINMUX_IRQ(irq_pin(41), PORT97_FN0),
	PINMUX_IRQ(irq_pin(42), PORT98_FN0),
	PINMUX_IRQ(irq_pin(43), PORT104_FN0),
	PINMUX_IRQ(irq_pin(44), PORT105_FN0),
	PINMUX_IRQ(irq_pin(45), PORT106_FN0),
	PINMUX_IRQ(irq_pin(46), PORT107_FN0),
	PINMUX_IRQ(irq_pin(47), PORT108_FN0),
	PINMUX_IRQ(irq_pin(48), PORT109_FN0),
	PINMUX_IRQ(irq_pin(49), PORT110_FN0),
	PINMUX_IRQ(irq_pin(63), PORT199_FN0),
	PINMUX_IRQ(irq_pin(60), PORT202_FN0),
	PINMUX_IRQ(irq_pin(61), PORT214_FN0),
	PINMUX_IRQ(irq_pin(52), PORT224_FN0),
	PINMUX_IRQ(irq_pin(53), PORT225_FN0),
	PINMUX_IRQ(irq_pin(54), PORT226_FN0),
	PINMUX_IRQ(irq_pin(55), PORT227_FN0),
	PINMUX_IRQ(irq_pin(56), PORT258_FN0),
	PINMUX_IRQ(irq_pin(57), PORT259_FN0),
	PINMUX_IRQ(irq_pin(58), PORT272_FN0),
	PINMUX_IRQ(irq_pin(51), PORT290_FN0),
	PINMUX_IRQ(irq_pin(62), PORT296_FN0),
	PINMUX_IRQ(irq_pin(50), PORT327_FN0),
};

static const unsigned int r8a7373_portcr_offsets[] = {
	0x00000000, 0x00000000, 0x00000000, 0x00000000,
	0x00001000, 0x00002000, 0x00002000, 0x00002000,
	0x00002000,0x00002000,
};

#define PORTCR_PULMD_OFF (0 << 6)
#define PORTCR_PULMD_DOWN (2 << 6)
#define PORTCR_PULMD_UP (3 << 6)
#define PORTCR_PULMD_MASK (3 << 6)

static unsigned int r8a7373_pinmux_get_bias(struct sh_pfc *pfc,
					    unsigned int pin)
{
	void __iomem *addr;

	addr = pfc->window->virt + r8a7373_portcr_offsets[pin >> 5] + pin;

	switch (ioread8(addr) & PORTCR_PULMD_MASK) {
	case PORTCR_PULMD_UP:
		return PIN_CONFIG_BIAS_PULL_UP;

	case PORTCR_PULMD_DOWN:
		return PIN_CONFIG_BIAS_PULL_DOWN;

	case PORTCR_PULMD_OFF:
	default:
		return PIN_CONFIG_BIAS_DISABLE;
	}
}

static void r8a7373_pinmux_set_bias(struct sh_pfc *pfc, unsigned int pin,
							unsigned int bias)
{
	void __iomem *addr;
	u32 value;

	addr = pfc->window->virt + r8a7373_portcr_offsets[pin >> 5] + pin;
	value = ioread8(addr) & ~PORTCR_PULMD_MASK;

	switch (bias) {
	case PIN_CONFIG_BIAS_PULL_UP:
		value |= PORTCR_PULMD_UP;
		break;
	case PIN_CONFIG_BIAS_PULL_DOWN:
		value |= PORTCR_PULMD_DOWN;
		break;
	}

	iowrite8(value, addr);
}

static const struct sh_pfc_soc_operations r8a7373_pinmux_ops = {
	.get_bias = r8a7373_pinmux_get_bias,
	.set_bias = r8a7373_pinmux_set_bias,
};


const struct sh_pfc_soc_info r8a7373_pinmux_info = {
	.name			= "r8a7373_pfc",
	.ops			= &r8a7373_pinmux_ops,

	.input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END },
	.output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END },
	.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },

	.pins			= pinmux_pins,
	.nr_pins		= ARRAY_SIZE(pinmux_pins),

	.ranges			= pinmux_ranges,
	.nr_ranges		= ARRAY_SIZE(pinmux_ranges),

	.groups			= pinmux_groups,
	.nr_groups		= ARRAY_SIZE(pinmux_groups),

	.functions		= pinmux_functions,
	.nr_functions		= ARRAY_SIZE(pinmux_functions),

	.func_gpios		= pinmux_func_gpios,
	.nr_func_gpios		= ARRAY_SIZE(pinmux_func_gpios),

	.cfg_regs		= pinmux_config_regs,
	.data_regs		= pinmux_data_regs,

	.gpio_data		= pinmux_data,
	.gpio_data_size	= ARRAY_SIZE(pinmux_data),

	.gpio_irq		= pinmux_irqs,
	.gpio_irq_size		= ARRAY_SIZE(pinmux_irqs),
};
