
ECSE-362 Lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000156c  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08001728  08001728  00002728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001790  08001790  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001790  08001790  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001790  08001790  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001790  08001790  00002790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001794  08001794  00002794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001798  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080017a4  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080017a4  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004d19  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001142  00000000  00000000  00007d55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000588  00000000  00000000  00008e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003f1  00000000  00000000  00009420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001c87  00000000  00000000  00009811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005b36  00000000  00000000  0000b498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fea66  00000000  00000000  00010fce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  0010fa34  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001434  00000000  00000000  0010faec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00110f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00000363  00000000  00000000  00110f89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  001112ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08001710 	.word	0x08001710

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	08001710 	.word	0x08001710

080001fc <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 80001fc:	b5b0      	push	{r4, r5, r7, lr}
 80001fe:	b08e      	sub	sp, #56	@ 0x38
 8000200:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000202:	f000 f92e 	bl	8000462 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000206:	f000 f82d 	bl	8000264 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800020a:	f000 f87d 	bl	8000308 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  float max = 0;
 800020e:	f04f 0300 	mov.w	r3, #0
 8000212:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t maxIndex;
  //the max us 88.49 at index 5
  float array[10] = {48.21, 79.48, 24.27, 28.82, 78.24, 88.49, 31.19, 5.52,
 8000214:	4b11      	ldr	r3, [pc, #68]	@ (800025c <main+0x60>)
 8000216:	1d3c      	adds	r4, r7, #4
 8000218:	461d      	mov	r5, r3
 800021a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800021c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800021e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000220:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000222:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000226:	e884 0003 	stmia.w	r4, {r0, r1}
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  ITM_Port32(31) = 1;
 800022a:	4b0d      	ldr	r3, [pc, #52]	@ (8000260 <main+0x64>)
 800022c:	2201      	movs	r2, #1
 800022e:	601a      	str	r2, [r3, #0]
	  for (uint32_t i=0; i<1000; i++){
 8000230:	2300      	movs	r3, #0
 8000232:	637b      	str	r3, [r7, #52]	@ 0x34
 8000234:	e00a      	b.n	800024c <main+0x50>
		  //cMax(&array, 10, &max, &maxIndex);
		  //asmMax(&array, 10, &max, &maxIndex);
		  arm_max_f32(&array, 10, &max, &maxIndex);
 8000236:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800023a:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800023e:	1d38      	adds	r0, r7, #4
 8000240:	210a      	movs	r1, #10
 8000242:	f001 f9cd 	bl	80015e0 <arm_max_f32>
	  for (uint32_t i=0; i<1000; i++){
 8000246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000248:	3301      	adds	r3, #1
 800024a:	637b      	str	r3, [r7, #52]	@ 0x34
 800024c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800024e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000252:	d3f0      	bcc.n	8000236 <main+0x3a>
	  }
	  ITM_Port32(31) = 2;
 8000254:	4b02      	ldr	r3, [pc, #8]	@ (8000260 <main+0x64>)
 8000256:	2202      	movs	r2, #2
 8000258:	601a      	str	r2, [r3, #0]
	  ITM_Port32(31) = 1;
 800025a:	e7e6      	b.n	800022a <main+0x2e>
 800025c:	08001728 	.word	0x08001728
 8000260:	e000007c 	.word	0xe000007c

08000264 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b096      	sub	sp, #88	@ 0x58
 8000268:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800026a:	f107 0314 	add.w	r3, r7, #20
 800026e:	2244      	movs	r2, #68	@ 0x44
 8000270:	2100      	movs	r1, #0
 8000272:	4618      	mov	r0, r3
 8000274:	f001 fa20 	bl	80016b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000278:	463b      	mov	r3, r7
 800027a:	2200      	movs	r2, #0
 800027c:	601a      	str	r2, [r3, #0]
 800027e:	605a      	str	r2, [r3, #4]
 8000280:	609a      	str	r2, [r3, #8]
 8000282:	60da      	str	r2, [r3, #12]
 8000284:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000286:	2000      	movs	r0, #0
 8000288:	f000 fa66 	bl	8000758 <HAL_PWREx_ControlVoltageScaling>
 800028c:	4603      	mov	r3, r0
 800028e:	2b00      	cmp	r3, #0
 8000290:	d001      	beq.n	8000296 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000292:	f000 f851 	bl	8000338 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000296:	2310      	movs	r3, #16
 8000298:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800029a:	2301      	movs	r3, #1
 800029c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800029e:	2300      	movs	r3, #0
 80002a0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80002a2:	2360      	movs	r3, #96	@ 0x60
 80002a4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002a6:	2302      	movs	r3, #2
 80002a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80002aa:	2301      	movs	r3, #1
 80002ac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80002ae:	2301      	movs	r3, #1
 80002b0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80002b2:	233c      	movs	r3, #60	@ 0x3c
 80002b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002b6:	2302      	movs	r3, #2
 80002b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002ba:	2302      	movs	r3, #2
 80002bc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002be:	2302      	movs	r3, #2
 80002c0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c2:	f107 0314 	add.w	r3, r7, #20
 80002c6:	4618      	mov	r0, r3
 80002c8:	f000 faea 	bl	80008a0 <HAL_RCC_OscConfig>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80002d2:	f000 f831 	bl	8000338 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d6:	230f      	movs	r3, #15
 80002d8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002da:	2303      	movs	r3, #3
 80002dc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002de:	2300      	movs	r3, #0
 80002e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002e2:	2300      	movs	r3, #0
 80002e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002e6:	2300      	movs	r3, #0
 80002e8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80002ea:	463b      	mov	r3, r7
 80002ec:	2105      	movs	r1, #5
 80002ee:	4618      	mov	r0, r3
 80002f0:	f000 fef0 	bl	80010d4 <HAL_RCC_ClockConfig>
 80002f4:	4603      	mov	r3, r0
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80002fa:	f000 f81d 	bl	8000338 <Error_Handler>
  }
}
 80002fe:	bf00      	nop
 8000300:	3758      	adds	r7, #88	@ 0x58
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
	...

08000308 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000308:	b480      	push	{r7}
 800030a:	b083      	sub	sp, #12
 800030c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800030e:	4b09      	ldr	r3, [pc, #36]	@ (8000334 <MX_GPIO_Init+0x2c>)
 8000310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000312:	4a08      	ldr	r2, [pc, #32]	@ (8000334 <MX_GPIO_Init+0x2c>)
 8000314:	f043 0302 	orr.w	r3, r3, #2
 8000318:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800031a:	4b06      	ldr	r3, [pc, #24]	@ (8000334 <MX_GPIO_Init+0x2c>)
 800031c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800031e:	f003 0302 	and.w	r3, r3, #2
 8000322:	607b      	str	r3, [r7, #4]
 8000324:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000326:	bf00      	nop
 8000328:	370c      	adds	r7, #12
 800032a:	46bd      	mov	sp, r7
 800032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000330:	4770      	bx	lr
 8000332:	bf00      	nop
 8000334:	40021000 	.word	0x40021000

08000338 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800033c:	b672      	cpsid	i
}
 800033e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000340:	bf00      	nop
 8000342:	e7fd      	b.n	8000340 <Error_Handler+0x8>

08000344 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000344:	b480      	push	{r7}
 8000346:	b083      	sub	sp, #12
 8000348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800034a:	4b0f      	ldr	r3, [pc, #60]	@ (8000388 <HAL_MspInit+0x44>)
 800034c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800034e:	4a0e      	ldr	r2, [pc, #56]	@ (8000388 <HAL_MspInit+0x44>)
 8000350:	f043 0301 	orr.w	r3, r3, #1
 8000354:	6613      	str	r3, [r2, #96]	@ 0x60
 8000356:	4b0c      	ldr	r3, [pc, #48]	@ (8000388 <HAL_MspInit+0x44>)
 8000358:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800035a:	f003 0301 	and.w	r3, r3, #1
 800035e:	607b      	str	r3, [r7, #4]
 8000360:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000362:	4b09      	ldr	r3, [pc, #36]	@ (8000388 <HAL_MspInit+0x44>)
 8000364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000366:	4a08      	ldr	r2, [pc, #32]	@ (8000388 <HAL_MspInit+0x44>)
 8000368:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800036c:	6593      	str	r3, [r2, #88]	@ 0x58
 800036e:	4b06      	ldr	r3, [pc, #24]	@ (8000388 <HAL_MspInit+0x44>)
 8000370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000372:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000376:	603b      	str	r3, [r7, #0]
 8000378:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800037a:	bf00      	nop
 800037c:	370c      	adds	r7, #12
 800037e:	46bd      	mov	sp, r7
 8000380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000384:	4770      	bx	lr
 8000386:	bf00      	nop
 8000388:	40021000 	.word	0x40021000

0800038c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000390:	bf00      	nop
 8000392:	e7fd      	b.n	8000390 <NMI_Handler+0x4>

08000394 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000398:	bf00      	nop
 800039a:	e7fd      	b.n	8000398 <HardFault_Handler+0x4>

0800039c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003a0:	bf00      	nop
 80003a2:	e7fd      	b.n	80003a0 <MemManage_Handler+0x4>

080003a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003a8:	bf00      	nop
 80003aa:	e7fd      	b.n	80003a8 <BusFault_Handler+0x4>

080003ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003b0:	bf00      	nop
 80003b2:	e7fd      	b.n	80003b0 <UsageFault_Handler+0x4>

080003b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003b8:	bf00      	nop
 80003ba:	46bd      	mov	sp, r7
 80003bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c0:	4770      	bx	lr

080003c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003c2:	b480      	push	{r7}
 80003c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003c6:	bf00      	nop
 80003c8:	46bd      	mov	sp, r7
 80003ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ce:	4770      	bx	lr

080003d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003d4:	bf00      	nop
 80003d6:	46bd      	mov	sp, r7
 80003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003dc:	4770      	bx	lr

080003de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003de:	b580      	push	{r7, lr}
 80003e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003e2:	f000 f893 	bl	800050c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003e6:	bf00      	nop
 80003e8:	bd80      	pop	{r7, pc}
	...

080003ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80003f0:	4b06      	ldr	r3, [pc, #24]	@ (800040c <SystemInit+0x20>)
 80003f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003f6:	4a05      	ldr	r2, [pc, #20]	@ (800040c <SystemInit+0x20>)
 80003f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000400:	bf00      	nop
 8000402:	46bd      	mov	sp, r7
 8000404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000408:	4770      	bx	lr
 800040a:	bf00      	nop
 800040c:	e000ed00 	.word	0xe000ed00

08000410 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000410:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000448 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000414:	f7ff ffea 	bl	80003ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000418:	480c      	ldr	r0, [pc, #48]	@ (800044c <LoopForever+0x6>)
  ldr r1, =_edata
 800041a:	490d      	ldr	r1, [pc, #52]	@ (8000450 <LoopForever+0xa>)
  ldr r2, =_sidata
 800041c:	4a0d      	ldr	r2, [pc, #52]	@ (8000454 <LoopForever+0xe>)
  movs r3, #0
 800041e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000420:	e002      	b.n	8000428 <LoopCopyDataInit>

08000422 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000422:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000424:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000426:	3304      	adds	r3, #4

08000428 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000428:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800042a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800042c:	d3f9      	bcc.n	8000422 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800042e:	4a0a      	ldr	r2, [pc, #40]	@ (8000458 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000430:	4c0a      	ldr	r4, [pc, #40]	@ (800045c <LoopForever+0x16>)
  movs r3, #0
 8000432:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000434:	e001      	b.n	800043a <LoopFillZerobss>

08000436 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000436:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000438:	3204      	adds	r2, #4

0800043a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800043a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800043c:	d3fb      	bcc.n	8000436 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800043e:	f001 f943 	bl	80016c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000442:	f7ff fedb 	bl	80001fc <main>

08000446 <LoopForever>:

LoopForever:
    b LoopForever
 8000446:	e7fe      	b.n	8000446 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000448:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800044c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000450:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000454:	08001798 	.word	0x08001798
  ldr r2, =_sbss
 8000458:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800045c:	2000002c 	.word	0x2000002c

08000460 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000460:	e7fe      	b.n	8000460 <ADC1_IRQHandler>

08000462 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000462:	b580      	push	{r7, lr}
 8000464:	b082      	sub	sp, #8
 8000466:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000468:	2300      	movs	r3, #0
 800046a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800046c:	2003      	movs	r0, #3
 800046e:	f000 f91f 	bl	80006b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000472:	2000      	movs	r0, #0
 8000474:	f000 f80e 	bl	8000494 <HAL_InitTick>
 8000478:	4603      	mov	r3, r0
 800047a:	2b00      	cmp	r3, #0
 800047c:	d002      	beq.n	8000484 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800047e:	2301      	movs	r3, #1
 8000480:	71fb      	strb	r3, [r7, #7]
 8000482:	e001      	b.n	8000488 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000484:	f7ff ff5e 	bl	8000344 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000488:	79fb      	ldrb	r3, [r7, #7]
}
 800048a:	4618      	mov	r0, r3
 800048c:	3708      	adds	r7, #8
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
	...

08000494 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b084      	sub	sp, #16
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800049c:	2300      	movs	r3, #0
 800049e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80004a0:	4b17      	ldr	r3, [pc, #92]	@ (8000500 <HAL_InitTick+0x6c>)
 80004a2:	781b      	ldrb	r3, [r3, #0]
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d023      	beq.n	80004f0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80004a8:	4b16      	ldr	r3, [pc, #88]	@ (8000504 <HAL_InitTick+0x70>)
 80004aa:	681a      	ldr	r2, [r3, #0]
 80004ac:	4b14      	ldr	r3, [pc, #80]	@ (8000500 <HAL_InitTick+0x6c>)
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	4619      	mov	r1, r3
 80004b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80004ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80004be:	4618      	mov	r0, r3
 80004c0:	f000 f91d 	bl	80006fe <HAL_SYSTICK_Config>
 80004c4:	4603      	mov	r3, r0
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d10f      	bne.n	80004ea <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	2b0f      	cmp	r3, #15
 80004ce:	d809      	bhi.n	80004e4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004d0:	2200      	movs	r2, #0
 80004d2:	6879      	ldr	r1, [r7, #4]
 80004d4:	f04f 30ff 	mov.w	r0, #4294967295
 80004d8:	f000 f8f5 	bl	80006c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80004dc:	4a0a      	ldr	r2, [pc, #40]	@ (8000508 <HAL_InitTick+0x74>)
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	6013      	str	r3, [r2, #0]
 80004e2:	e007      	b.n	80004f4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80004e4:	2301      	movs	r3, #1
 80004e6:	73fb      	strb	r3, [r7, #15]
 80004e8:	e004      	b.n	80004f4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80004ea:	2301      	movs	r3, #1
 80004ec:	73fb      	strb	r3, [r7, #15]
 80004ee:	e001      	b.n	80004f4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80004f0:	2301      	movs	r3, #1
 80004f2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80004f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80004f6:	4618      	mov	r0, r3
 80004f8:	3710      	adds	r7, #16
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	20000008 	.word	0x20000008
 8000504:	20000000 	.word	0x20000000
 8000508:	20000004 	.word	0x20000004

0800050c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000510:	4b06      	ldr	r3, [pc, #24]	@ (800052c <HAL_IncTick+0x20>)
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	461a      	mov	r2, r3
 8000516:	4b06      	ldr	r3, [pc, #24]	@ (8000530 <HAL_IncTick+0x24>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	4413      	add	r3, r2
 800051c:	4a04      	ldr	r2, [pc, #16]	@ (8000530 <HAL_IncTick+0x24>)
 800051e:	6013      	str	r3, [r2, #0]
}
 8000520:	bf00      	nop
 8000522:	46bd      	mov	sp, r7
 8000524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000528:	4770      	bx	lr
 800052a:	bf00      	nop
 800052c:	20000008 	.word	0x20000008
 8000530:	20000028 	.word	0x20000028

08000534 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000534:	b480      	push	{r7}
 8000536:	af00      	add	r7, sp, #0
  return uwTick;
 8000538:	4b03      	ldr	r3, [pc, #12]	@ (8000548 <HAL_GetTick+0x14>)
 800053a:	681b      	ldr	r3, [r3, #0]
}
 800053c:	4618      	mov	r0, r3
 800053e:	46bd      	mov	sp, r7
 8000540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop
 8000548:	20000028 	.word	0x20000028

0800054c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800054c:	b480      	push	{r7}
 800054e:	b085      	sub	sp, #20
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	f003 0307 	and.w	r3, r3, #7
 800055a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800055c:	4b0c      	ldr	r3, [pc, #48]	@ (8000590 <__NVIC_SetPriorityGrouping+0x44>)
 800055e:	68db      	ldr	r3, [r3, #12]
 8000560:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000562:	68ba      	ldr	r2, [r7, #8]
 8000564:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000568:	4013      	ands	r3, r2
 800056a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000570:	68bb      	ldr	r3, [r7, #8]
 8000572:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000574:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000578:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800057c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800057e:	4a04      	ldr	r2, [pc, #16]	@ (8000590 <__NVIC_SetPriorityGrouping+0x44>)
 8000580:	68bb      	ldr	r3, [r7, #8]
 8000582:	60d3      	str	r3, [r2, #12]
}
 8000584:	bf00      	nop
 8000586:	3714      	adds	r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058e:	4770      	bx	lr
 8000590:	e000ed00 	.word	0xe000ed00

08000594 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000594:	b480      	push	{r7}
 8000596:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000598:	4b04      	ldr	r3, [pc, #16]	@ (80005ac <__NVIC_GetPriorityGrouping+0x18>)
 800059a:	68db      	ldr	r3, [r3, #12]
 800059c:	0a1b      	lsrs	r3, r3, #8
 800059e:	f003 0307 	and.w	r3, r3, #7
}
 80005a2:	4618      	mov	r0, r3
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr
 80005ac:	e000ed00 	.word	0xe000ed00

080005b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	6039      	str	r1, [r7, #0]
 80005ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	db0a      	blt.n	80005da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	b2da      	uxtb	r2, r3
 80005c8:	490c      	ldr	r1, [pc, #48]	@ (80005fc <__NVIC_SetPriority+0x4c>)
 80005ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ce:	0112      	lsls	r2, r2, #4
 80005d0:	b2d2      	uxtb	r2, r2
 80005d2:	440b      	add	r3, r1
 80005d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005d8:	e00a      	b.n	80005f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005da:	683b      	ldr	r3, [r7, #0]
 80005dc:	b2da      	uxtb	r2, r3
 80005de:	4908      	ldr	r1, [pc, #32]	@ (8000600 <__NVIC_SetPriority+0x50>)
 80005e0:	79fb      	ldrb	r3, [r7, #7]
 80005e2:	f003 030f 	and.w	r3, r3, #15
 80005e6:	3b04      	subs	r3, #4
 80005e8:	0112      	lsls	r2, r2, #4
 80005ea:	b2d2      	uxtb	r2, r2
 80005ec:	440b      	add	r3, r1
 80005ee:	761a      	strb	r2, [r3, #24]
}
 80005f0:	bf00      	nop
 80005f2:	370c      	adds	r7, #12
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr
 80005fc:	e000e100 	.word	0xe000e100
 8000600:	e000ed00 	.word	0xe000ed00

08000604 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000604:	b480      	push	{r7}
 8000606:	b089      	sub	sp, #36	@ 0x24
 8000608:	af00      	add	r7, sp, #0
 800060a:	60f8      	str	r0, [r7, #12]
 800060c:	60b9      	str	r1, [r7, #8]
 800060e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	f003 0307 	and.w	r3, r3, #7
 8000616:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000618:	69fb      	ldr	r3, [r7, #28]
 800061a:	f1c3 0307 	rsb	r3, r3, #7
 800061e:	2b04      	cmp	r3, #4
 8000620:	bf28      	it	cs
 8000622:	2304      	movcs	r3, #4
 8000624:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000626:	69fb      	ldr	r3, [r7, #28]
 8000628:	3304      	adds	r3, #4
 800062a:	2b06      	cmp	r3, #6
 800062c:	d902      	bls.n	8000634 <NVIC_EncodePriority+0x30>
 800062e:	69fb      	ldr	r3, [r7, #28]
 8000630:	3b03      	subs	r3, #3
 8000632:	e000      	b.n	8000636 <NVIC_EncodePriority+0x32>
 8000634:	2300      	movs	r3, #0
 8000636:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000638:	f04f 32ff 	mov.w	r2, #4294967295
 800063c:	69bb      	ldr	r3, [r7, #24]
 800063e:	fa02 f303 	lsl.w	r3, r2, r3
 8000642:	43da      	mvns	r2, r3
 8000644:	68bb      	ldr	r3, [r7, #8]
 8000646:	401a      	ands	r2, r3
 8000648:	697b      	ldr	r3, [r7, #20]
 800064a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800064c:	f04f 31ff 	mov.w	r1, #4294967295
 8000650:	697b      	ldr	r3, [r7, #20]
 8000652:	fa01 f303 	lsl.w	r3, r1, r3
 8000656:	43d9      	mvns	r1, r3
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800065c:	4313      	orrs	r3, r2
         );
}
 800065e:	4618      	mov	r0, r3
 8000660:	3724      	adds	r7, #36	@ 0x24
 8000662:	46bd      	mov	sp, r7
 8000664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000668:	4770      	bx	lr
	...

0800066c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	3b01      	subs	r3, #1
 8000678:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800067c:	d301      	bcc.n	8000682 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800067e:	2301      	movs	r3, #1
 8000680:	e00f      	b.n	80006a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000682:	4a0a      	ldr	r2, [pc, #40]	@ (80006ac <SysTick_Config+0x40>)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	3b01      	subs	r3, #1
 8000688:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800068a:	210f      	movs	r1, #15
 800068c:	f04f 30ff 	mov.w	r0, #4294967295
 8000690:	f7ff ff8e 	bl	80005b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000694:	4b05      	ldr	r3, [pc, #20]	@ (80006ac <SysTick_Config+0x40>)
 8000696:	2200      	movs	r2, #0
 8000698:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800069a:	4b04      	ldr	r3, [pc, #16]	@ (80006ac <SysTick_Config+0x40>)
 800069c:	2207      	movs	r2, #7
 800069e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006a0:	2300      	movs	r3, #0
}
 80006a2:	4618      	mov	r0, r3
 80006a4:	3708      	adds	r7, #8
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	e000e010 	.word	0xe000e010

080006b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006b8:	6878      	ldr	r0, [r7, #4]
 80006ba:	f7ff ff47 	bl	800054c <__NVIC_SetPriorityGrouping>
}
 80006be:	bf00      	nop
 80006c0:	3708      	adds	r7, #8
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}

080006c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006c6:	b580      	push	{r7, lr}
 80006c8:	b086      	sub	sp, #24
 80006ca:	af00      	add	r7, sp, #0
 80006cc:	4603      	mov	r3, r0
 80006ce:	60b9      	str	r1, [r7, #8]
 80006d0:	607a      	str	r2, [r7, #4]
 80006d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80006d4:	2300      	movs	r3, #0
 80006d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80006d8:	f7ff ff5c 	bl	8000594 <__NVIC_GetPriorityGrouping>
 80006dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006de:	687a      	ldr	r2, [r7, #4]
 80006e0:	68b9      	ldr	r1, [r7, #8]
 80006e2:	6978      	ldr	r0, [r7, #20]
 80006e4:	f7ff ff8e 	bl	8000604 <NVIC_EncodePriority>
 80006e8:	4602      	mov	r2, r0
 80006ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006ee:	4611      	mov	r1, r2
 80006f0:	4618      	mov	r0, r3
 80006f2:	f7ff ff5d 	bl	80005b0 <__NVIC_SetPriority>
}
 80006f6:	bf00      	nop
 80006f8:	3718      	adds	r7, #24
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}

080006fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006fe:	b580      	push	{r7, lr}
 8000700:	b082      	sub	sp, #8
 8000702:	af00      	add	r7, sp, #0
 8000704:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000706:	6878      	ldr	r0, [r7, #4]
 8000708:	f7ff ffb0 	bl	800066c <SysTick_Config>
 800070c:	4603      	mov	r3, r0
}
 800070e:	4618      	mov	r0, r3
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
	...

08000718 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800071c:	4b0d      	ldr	r3, [pc, #52]	@ (8000754 <HAL_PWREx_GetVoltageRange+0x3c>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000724:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000728:	d102      	bne.n	8000730 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800072a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800072e:	e00b      	b.n	8000748 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8000730:	4b08      	ldr	r3, [pc, #32]	@ (8000754 <HAL_PWREx_GetVoltageRange+0x3c>)
 8000732:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000736:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800073a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800073e:	d102      	bne.n	8000746 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8000740:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000744:	e000      	b.n	8000748 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8000746:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8000748:	4618      	mov	r0, r3
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr
 8000752:	bf00      	nop
 8000754:	40007000 	.word	0x40007000

08000758 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000758:	b480      	push	{r7}
 800075a:	b085      	sub	sp, #20
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	2b00      	cmp	r3, #0
 8000764:	d141      	bne.n	80007ea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000766:	4b4b      	ldr	r3, [pc, #300]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800076e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000772:	d131      	bne.n	80007d8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000774:	4b47      	ldr	r3, [pc, #284]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000776:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800077a:	4a46      	ldr	r2, [pc, #280]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800077c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000780:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000784:	4b43      	ldr	r3, [pc, #268]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800078c:	4a41      	ldr	r2, [pc, #260]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800078e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000792:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000794:	4b40      	ldr	r3, [pc, #256]	@ (8000898 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	2232      	movs	r2, #50	@ 0x32
 800079a:	fb02 f303 	mul.w	r3, r2, r3
 800079e:	4a3f      	ldr	r2, [pc, #252]	@ (800089c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80007a0:	fba2 2303 	umull	r2, r3, r2, r3
 80007a4:	0c9b      	lsrs	r3, r3, #18
 80007a6:	3301      	adds	r3, #1
 80007a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007aa:	e002      	b.n	80007b2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	3b01      	subs	r3, #1
 80007b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80007b2:	4b38      	ldr	r3, [pc, #224]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007b4:	695b      	ldr	r3, [r3, #20]
 80007b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80007ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007be:	d102      	bne.n	80007c6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d1f2      	bne.n	80007ac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80007c6:	4b33      	ldr	r3, [pc, #204]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007c8:	695b      	ldr	r3, [r3, #20]
 80007ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80007ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007d2:	d158      	bne.n	8000886 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80007d4:	2303      	movs	r3, #3
 80007d6:	e057      	b.n	8000888 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80007d8:	4b2e      	ldr	r3, [pc, #184]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80007de:	4a2d      	ldr	r2, [pc, #180]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80007e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80007e8:	e04d      	b.n	8000886 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80007f0:	d141      	bne.n	8000876 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80007f2:	4b28      	ldr	r3, [pc, #160]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80007fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80007fe:	d131      	bne.n	8000864 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000800:	4b24      	ldr	r3, [pc, #144]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000802:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000806:	4a23      	ldr	r2, [pc, #140]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000808:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800080c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000810:	4b20      	ldr	r3, [pc, #128]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000818:	4a1e      	ldr	r2, [pc, #120]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800081a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800081e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000820:	4b1d      	ldr	r3, [pc, #116]	@ (8000898 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	2232      	movs	r2, #50	@ 0x32
 8000826:	fb02 f303 	mul.w	r3, r2, r3
 800082a:	4a1c      	ldr	r2, [pc, #112]	@ (800089c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800082c:	fba2 2303 	umull	r2, r3, r2, r3
 8000830:	0c9b      	lsrs	r3, r3, #18
 8000832:	3301      	adds	r3, #1
 8000834:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000836:	e002      	b.n	800083e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	3b01      	subs	r3, #1
 800083c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800083e:	4b15      	ldr	r3, [pc, #84]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000840:	695b      	ldr	r3, [r3, #20]
 8000842:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000846:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800084a:	d102      	bne.n	8000852 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d1f2      	bne.n	8000838 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000852:	4b10      	ldr	r3, [pc, #64]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000854:	695b      	ldr	r3, [r3, #20]
 8000856:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800085a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800085e:	d112      	bne.n	8000886 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000860:	2303      	movs	r3, #3
 8000862:	e011      	b.n	8000888 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000864:	4b0b      	ldr	r3, [pc, #44]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000866:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800086a:	4a0a      	ldr	r2, [pc, #40]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800086c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000870:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8000874:	e007      	b.n	8000886 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000876:	4b07      	ldr	r3, [pc, #28]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800087e:	4a05      	ldr	r2, [pc, #20]	@ (8000894 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000880:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000884:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000886:	2300      	movs	r3, #0
}
 8000888:	4618      	mov	r0, r3
 800088a:	3714      	adds	r7, #20
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr
 8000894:	40007000 	.word	0x40007000
 8000898:	20000000 	.word	0x20000000
 800089c:	431bde83 	.word	0x431bde83

080008a0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b088      	sub	sp, #32
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d102      	bne.n	80008b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80008ae:	2301      	movs	r3, #1
 80008b0:	f000 bc08 	b.w	80010c4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80008b4:	4b96      	ldr	r3, [pc, #600]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 80008b6:	689b      	ldr	r3, [r3, #8]
 80008b8:	f003 030c 	and.w	r3, r3, #12
 80008bc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80008be:	4b94      	ldr	r3, [pc, #592]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 80008c0:	68db      	ldr	r3, [r3, #12]
 80008c2:	f003 0303 	and.w	r3, r3, #3
 80008c6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	f003 0310 	and.w	r3, r3, #16
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	f000 80e4 	beq.w	8000a9e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80008d6:	69bb      	ldr	r3, [r7, #24]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d007      	beq.n	80008ec <HAL_RCC_OscConfig+0x4c>
 80008dc:	69bb      	ldr	r3, [r7, #24]
 80008de:	2b0c      	cmp	r3, #12
 80008e0:	f040 808b 	bne.w	80009fa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80008e4:	697b      	ldr	r3, [r7, #20]
 80008e6:	2b01      	cmp	r3, #1
 80008e8:	f040 8087 	bne.w	80009fa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80008ec:	4b88      	ldr	r3, [pc, #544]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f003 0302 	and.w	r3, r3, #2
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d005      	beq.n	8000904 <HAL_RCC_OscConfig+0x64>
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	699b      	ldr	r3, [r3, #24]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d101      	bne.n	8000904 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000900:	2301      	movs	r3, #1
 8000902:	e3df      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	6a1a      	ldr	r2, [r3, #32]
 8000908:	4b81      	ldr	r3, [pc, #516]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f003 0308 	and.w	r3, r3, #8
 8000910:	2b00      	cmp	r3, #0
 8000912:	d004      	beq.n	800091e <HAL_RCC_OscConfig+0x7e>
 8000914:	4b7e      	ldr	r3, [pc, #504]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800091c:	e005      	b.n	800092a <HAL_RCC_OscConfig+0x8a>
 800091e:	4b7c      	ldr	r3, [pc, #496]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000920:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000924:	091b      	lsrs	r3, r3, #4
 8000926:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800092a:	4293      	cmp	r3, r2
 800092c:	d223      	bcs.n	8000976 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	6a1b      	ldr	r3, [r3, #32]
 8000932:	4618      	mov	r0, r3
 8000934:	f000 fd94 	bl	8001460 <RCC_SetFlashLatencyFromMSIRange>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800093e:	2301      	movs	r3, #1
 8000940:	e3c0      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000942:	4b73      	ldr	r3, [pc, #460]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4a72      	ldr	r2, [pc, #456]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000948:	f043 0308 	orr.w	r3, r3, #8
 800094c:	6013      	str	r3, [r2, #0]
 800094e:	4b70      	ldr	r3, [pc, #448]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	6a1b      	ldr	r3, [r3, #32]
 800095a:	496d      	ldr	r1, [pc, #436]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 800095c:	4313      	orrs	r3, r2
 800095e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000960:	4b6b      	ldr	r3, [pc, #428]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	69db      	ldr	r3, [r3, #28]
 800096c:	021b      	lsls	r3, r3, #8
 800096e:	4968      	ldr	r1, [pc, #416]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000970:	4313      	orrs	r3, r2
 8000972:	604b      	str	r3, [r1, #4]
 8000974:	e025      	b.n	80009c2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000976:	4b66      	ldr	r3, [pc, #408]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4a65      	ldr	r2, [pc, #404]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 800097c:	f043 0308 	orr.w	r3, r3, #8
 8000980:	6013      	str	r3, [r2, #0]
 8000982:	4b63      	ldr	r3, [pc, #396]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	6a1b      	ldr	r3, [r3, #32]
 800098e:	4960      	ldr	r1, [pc, #384]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000990:	4313      	orrs	r3, r2
 8000992:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000994:	4b5e      	ldr	r3, [pc, #376]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000996:	685b      	ldr	r3, [r3, #4]
 8000998:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	69db      	ldr	r3, [r3, #28]
 80009a0:	021b      	lsls	r3, r3, #8
 80009a2:	495b      	ldr	r1, [pc, #364]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 80009a4:	4313      	orrs	r3, r2
 80009a6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80009a8:	69bb      	ldr	r3, [r7, #24]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d109      	bne.n	80009c2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	6a1b      	ldr	r3, [r3, #32]
 80009b2:	4618      	mov	r0, r3
 80009b4:	f000 fd54 	bl	8001460 <RCC_SetFlashLatencyFromMSIRange>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80009be:	2301      	movs	r3, #1
 80009c0:	e380      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80009c2:	f000 fcc1 	bl	8001348 <HAL_RCC_GetSysClockFreq>
 80009c6:	4602      	mov	r2, r0
 80009c8:	4b51      	ldr	r3, [pc, #324]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 80009ca:	689b      	ldr	r3, [r3, #8]
 80009cc:	091b      	lsrs	r3, r3, #4
 80009ce:	f003 030f 	and.w	r3, r3, #15
 80009d2:	4950      	ldr	r1, [pc, #320]	@ (8000b14 <HAL_RCC_OscConfig+0x274>)
 80009d4:	5ccb      	ldrb	r3, [r1, r3]
 80009d6:	f003 031f 	and.w	r3, r3, #31
 80009da:	fa22 f303 	lsr.w	r3, r2, r3
 80009de:	4a4e      	ldr	r2, [pc, #312]	@ (8000b18 <HAL_RCC_OscConfig+0x278>)
 80009e0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80009e2:	4b4e      	ldr	r3, [pc, #312]	@ (8000b1c <HAL_RCC_OscConfig+0x27c>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	4618      	mov	r0, r3
 80009e8:	f7ff fd54 	bl	8000494 <HAL_InitTick>
 80009ec:	4603      	mov	r3, r0
 80009ee:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80009f0:	7bfb      	ldrb	r3, [r7, #15]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d052      	beq.n	8000a9c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80009f6:	7bfb      	ldrb	r3, [r7, #15]
 80009f8:	e364      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	699b      	ldr	r3, [r3, #24]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d032      	beq.n	8000a68 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000a02:	4b43      	ldr	r3, [pc, #268]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4a42      	ldr	r2, [pc, #264]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000a08:	f043 0301 	orr.w	r3, r3, #1
 8000a0c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000a0e:	f7ff fd91 	bl	8000534 <HAL_GetTick>
 8000a12:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000a14:	e008      	b.n	8000a28 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000a16:	f7ff fd8d 	bl	8000534 <HAL_GetTick>
 8000a1a:	4602      	mov	r2, r0
 8000a1c:	693b      	ldr	r3, [r7, #16]
 8000a1e:	1ad3      	subs	r3, r2, r3
 8000a20:	2b02      	cmp	r3, #2
 8000a22:	d901      	bls.n	8000a28 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000a24:	2303      	movs	r3, #3
 8000a26:	e34d      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000a28:	4b39      	ldr	r3, [pc, #228]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	f003 0302 	and.w	r3, r3, #2
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d0f0      	beq.n	8000a16 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000a34:	4b36      	ldr	r3, [pc, #216]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a35      	ldr	r2, [pc, #212]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000a3a:	f043 0308 	orr.w	r3, r3, #8
 8000a3e:	6013      	str	r3, [r2, #0]
 8000a40:	4b33      	ldr	r3, [pc, #204]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	6a1b      	ldr	r3, [r3, #32]
 8000a4c:	4930      	ldr	r1, [pc, #192]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000a4e:	4313      	orrs	r3, r2
 8000a50:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000a52:	4b2f      	ldr	r3, [pc, #188]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	69db      	ldr	r3, [r3, #28]
 8000a5e:	021b      	lsls	r3, r3, #8
 8000a60:	492b      	ldr	r1, [pc, #172]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000a62:	4313      	orrs	r3, r2
 8000a64:	604b      	str	r3, [r1, #4]
 8000a66:	e01a      	b.n	8000a9e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000a68:	4b29      	ldr	r3, [pc, #164]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a28      	ldr	r2, [pc, #160]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000a6e:	f023 0301 	bic.w	r3, r3, #1
 8000a72:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000a74:	f7ff fd5e 	bl	8000534 <HAL_GetTick>
 8000a78:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000a7a:	e008      	b.n	8000a8e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000a7c:	f7ff fd5a 	bl	8000534 <HAL_GetTick>
 8000a80:	4602      	mov	r2, r0
 8000a82:	693b      	ldr	r3, [r7, #16]
 8000a84:	1ad3      	subs	r3, r2, r3
 8000a86:	2b02      	cmp	r3, #2
 8000a88:	d901      	bls.n	8000a8e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000a8a:	2303      	movs	r3, #3
 8000a8c:	e31a      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000a8e:	4b20      	ldr	r3, [pc, #128]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	f003 0302 	and.w	r3, r3, #2
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d1f0      	bne.n	8000a7c <HAL_RCC_OscConfig+0x1dc>
 8000a9a:	e000      	b.n	8000a9e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000a9c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f003 0301 	and.w	r3, r3, #1
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d073      	beq.n	8000b92 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000aaa:	69bb      	ldr	r3, [r7, #24]
 8000aac:	2b08      	cmp	r3, #8
 8000aae:	d005      	beq.n	8000abc <HAL_RCC_OscConfig+0x21c>
 8000ab0:	69bb      	ldr	r3, [r7, #24]
 8000ab2:	2b0c      	cmp	r3, #12
 8000ab4:	d10e      	bne.n	8000ad4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000ab6:	697b      	ldr	r3, [r7, #20]
 8000ab8:	2b03      	cmp	r3, #3
 8000aba:	d10b      	bne.n	8000ad4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000abc:	4b14      	ldr	r3, [pc, #80]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d063      	beq.n	8000b90 <HAL_RCC_OscConfig+0x2f0>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d15f      	bne.n	8000b90 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	e2f7      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000adc:	d106      	bne.n	8000aec <HAL_RCC_OscConfig+0x24c>
 8000ade:	4b0c      	ldr	r3, [pc, #48]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4a0b      	ldr	r2, [pc, #44]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000ae4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ae8:	6013      	str	r3, [r2, #0]
 8000aea:	e025      	b.n	8000b38 <HAL_RCC_OscConfig+0x298>
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000af4:	d114      	bne.n	8000b20 <HAL_RCC_OscConfig+0x280>
 8000af6:	4b06      	ldr	r3, [pc, #24]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4a05      	ldr	r2, [pc, #20]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000afc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b00:	6013      	str	r3, [r2, #0]
 8000b02:	4b03      	ldr	r3, [pc, #12]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a02      	ldr	r2, [pc, #8]	@ (8000b10 <HAL_RCC_OscConfig+0x270>)
 8000b08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b0c:	6013      	str	r3, [r2, #0]
 8000b0e:	e013      	b.n	8000b38 <HAL_RCC_OscConfig+0x298>
 8000b10:	40021000 	.word	0x40021000
 8000b14:	08001750 	.word	0x08001750
 8000b18:	20000000 	.word	0x20000000
 8000b1c:	20000004 	.word	0x20000004
 8000b20:	4ba0      	ldr	r3, [pc, #640]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a9f      	ldr	r2, [pc, #636]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000b26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b2a:	6013      	str	r3, [r2, #0]
 8000b2c:	4b9d      	ldr	r3, [pc, #628]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a9c      	ldr	r2, [pc, #624]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000b32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d013      	beq.n	8000b68 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b40:	f7ff fcf8 	bl	8000534 <HAL_GetTick>
 8000b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000b46:	e008      	b.n	8000b5a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b48:	f7ff fcf4 	bl	8000534 <HAL_GetTick>
 8000b4c:	4602      	mov	r2, r0
 8000b4e:	693b      	ldr	r3, [r7, #16]
 8000b50:	1ad3      	subs	r3, r2, r3
 8000b52:	2b64      	cmp	r3, #100	@ 0x64
 8000b54:	d901      	bls.n	8000b5a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000b56:	2303      	movs	r3, #3
 8000b58:	e2b4      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000b5a:	4b92      	ldr	r3, [pc, #584]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d0f0      	beq.n	8000b48 <HAL_RCC_OscConfig+0x2a8>
 8000b66:	e014      	b.n	8000b92 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b68:	f7ff fce4 	bl	8000534 <HAL_GetTick>
 8000b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000b6e:	e008      	b.n	8000b82 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b70:	f7ff fce0 	bl	8000534 <HAL_GetTick>
 8000b74:	4602      	mov	r2, r0
 8000b76:	693b      	ldr	r3, [r7, #16]
 8000b78:	1ad3      	subs	r3, r2, r3
 8000b7a:	2b64      	cmp	r3, #100	@ 0x64
 8000b7c:	d901      	bls.n	8000b82 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000b7e:	2303      	movs	r3, #3
 8000b80:	e2a0      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000b82:	4b88      	ldr	r3, [pc, #544]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d1f0      	bne.n	8000b70 <HAL_RCC_OscConfig+0x2d0>
 8000b8e:	e000      	b.n	8000b92 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	f003 0302 	and.w	r3, r3, #2
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d060      	beq.n	8000c60 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000b9e:	69bb      	ldr	r3, [r7, #24]
 8000ba0:	2b04      	cmp	r3, #4
 8000ba2:	d005      	beq.n	8000bb0 <HAL_RCC_OscConfig+0x310>
 8000ba4:	69bb      	ldr	r3, [r7, #24]
 8000ba6:	2b0c      	cmp	r3, #12
 8000ba8:	d119      	bne.n	8000bde <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	2b02      	cmp	r3, #2
 8000bae:	d116      	bne.n	8000bde <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000bb0:	4b7c      	ldr	r3, [pc, #496]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d005      	beq.n	8000bc8 <HAL_RCC_OscConfig+0x328>
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d101      	bne.n	8000bc8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	e27d      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bc8:	4b76      	ldr	r3, [pc, #472]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	691b      	ldr	r3, [r3, #16]
 8000bd4:	061b      	lsls	r3, r3, #24
 8000bd6:	4973      	ldr	r1, [pc, #460]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000bdc:	e040      	b.n	8000c60 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	68db      	ldr	r3, [r3, #12]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d023      	beq.n	8000c2e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000be6:	4b6f      	ldr	r3, [pc, #444]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4a6e      	ldr	r2, [pc, #440]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000bec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bf0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bf2:	f7ff fc9f 	bl	8000534 <HAL_GetTick>
 8000bf6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000bf8:	e008      	b.n	8000c0c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bfa:	f7ff fc9b 	bl	8000534 <HAL_GetTick>
 8000bfe:	4602      	mov	r2, r0
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	1ad3      	subs	r3, r2, r3
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d901      	bls.n	8000c0c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000c08:	2303      	movs	r3, #3
 8000c0a:	e25b      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000c0c:	4b65      	ldr	r3, [pc, #404]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d0f0      	beq.n	8000bfa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c18:	4b62      	ldr	r3, [pc, #392]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000c1a:	685b      	ldr	r3, [r3, #4]
 8000c1c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	691b      	ldr	r3, [r3, #16]
 8000c24:	061b      	lsls	r3, r3, #24
 8000c26:	495f      	ldr	r1, [pc, #380]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000c28:	4313      	orrs	r3, r2
 8000c2a:	604b      	str	r3, [r1, #4]
 8000c2c:	e018      	b.n	8000c60 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c2e:	4b5d      	ldr	r3, [pc, #372]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a5c      	ldr	r2, [pc, #368]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000c34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000c38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c3a:	f7ff fc7b 	bl	8000534 <HAL_GetTick>
 8000c3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000c40:	e008      	b.n	8000c54 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c42:	f7ff fc77 	bl	8000534 <HAL_GetTick>
 8000c46:	4602      	mov	r2, r0
 8000c48:	693b      	ldr	r3, [r7, #16]
 8000c4a:	1ad3      	subs	r3, r2, r3
 8000c4c:	2b02      	cmp	r3, #2
 8000c4e:	d901      	bls.n	8000c54 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000c50:	2303      	movs	r3, #3
 8000c52:	e237      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000c54:	4b53      	ldr	r3, [pc, #332]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d1f0      	bne.n	8000c42 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f003 0308 	and.w	r3, r3, #8
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d03c      	beq.n	8000ce6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	695b      	ldr	r3, [r3, #20]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d01c      	beq.n	8000cae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c74:	4b4b      	ldr	r3, [pc, #300]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000c76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c7a:	4a4a      	ldr	r2, [pc, #296]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000c7c:	f043 0301 	orr.w	r3, r3, #1
 8000c80:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c84:	f7ff fc56 	bl	8000534 <HAL_GetTick>
 8000c88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000c8a:	e008      	b.n	8000c9e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c8c:	f7ff fc52 	bl	8000534 <HAL_GetTick>
 8000c90:	4602      	mov	r2, r0
 8000c92:	693b      	ldr	r3, [r7, #16]
 8000c94:	1ad3      	subs	r3, r2, r3
 8000c96:	2b02      	cmp	r3, #2
 8000c98:	d901      	bls.n	8000c9e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000c9a:	2303      	movs	r3, #3
 8000c9c:	e212      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000c9e:	4b41      	ldr	r3, [pc, #260]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000ca0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ca4:	f003 0302 	and.w	r3, r3, #2
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d0ef      	beq.n	8000c8c <HAL_RCC_OscConfig+0x3ec>
 8000cac:	e01b      	b.n	8000ce6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000cae:	4b3d      	ldr	r3, [pc, #244]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000cb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000cb4:	4a3b      	ldr	r2, [pc, #236]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000cb6:	f023 0301 	bic.w	r3, r3, #1
 8000cba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000cbe:	f7ff fc39 	bl	8000534 <HAL_GetTick>
 8000cc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000cc4:	e008      	b.n	8000cd8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cc6:	f7ff fc35 	bl	8000534 <HAL_GetTick>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	1ad3      	subs	r3, r2, r3
 8000cd0:	2b02      	cmp	r3, #2
 8000cd2:	d901      	bls.n	8000cd8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000cd4:	2303      	movs	r3, #3
 8000cd6:	e1f5      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000cd8:	4b32      	ldr	r3, [pc, #200]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000cda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000cde:	f003 0302 	and.w	r3, r3, #2
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d1ef      	bne.n	8000cc6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f003 0304 	and.w	r3, r3, #4
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	f000 80a6 	beq.w	8000e40 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000cf8:	4b2a      	ldr	r3, [pc, #168]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000cfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d10d      	bne.n	8000d20 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d04:	4b27      	ldr	r3, [pc, #156]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d08:	4a26      	ldr	r2, [pc, #152]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000d0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d10:	4b24      	ldr	r3, [pc, #144]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d18:	60bb      	str	r3, [r7, #8]
 8000d1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d20:	4b21      	ldr	r3, [pc, #132]	@ (8000da8 <HAL_RCC_OscConfig+0x508>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d118      	bne.n	8000d5e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000d2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000da8 <HAL_RCC_OscConfig+0x508>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a1d      	ldr	r2, [pc, #116]	@ (8000da8 <HAL_RCC_OscConfig+0x508>)
 8000d32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d36:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d38:	f7ff fbfc 	bl	8000534 <HAL_GetTick>
 8000d3c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d3e:	e008      	b.n	8000d52 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d40:	f7ff fbf8 	bl	8000534 <HAL_GetTick>
 8000d44:	4602      	mov	r2, r0
 8000d46:	693b      	ldr	r3, [r7, #16]
 8000d48:	1ad3      	subs	r3, r2, r3
 8000d4a:	2b02      	cmp	r3, #2
 8000d4c:	d901      	bls.n	8000d52 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000d4e:	2303      	movs	r3, #3
 8000d50:	e1b8      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d52:	4b15      	ldr	r3, [pc, #84]	@ (8000da8 <HAL_RCC_OscConfig+0x508>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d0f0      	beq.n	8000d40 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d108      	bne.n	8000d78 <HAL_RCC_OscConfig+0x4d8>
 8000d66:	4b0f      	ldr	r3, [pc, #60]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000d6e:	f043 0301 	orr.w	r3, r3, #1
 8000d72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000d76:	e029      	b.n	8000dcc <HAL_RCC_OscConfig+0x52c>
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	689b      	ldr	r3, [r3, #8]
 8000d7c:	2b05      	cmp	r3, #5
 8000d7e:	d115      	bne.n	8000dac <HAL_RCC_OscConfig+0x50c>
 8000d80:	4b08      	ldr	r3, [pc, #32]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000d86:	4a07      	ldr	r2, [pc, #28]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000d88:	f043 0304 	orr.w	r3, r3, #4
 8000d8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000d90:	4b04      	ldr	r3, [pc, #16]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000d96:	4a03      	ldr	r2, [pc, #12]	@ (8000da4 <HAL_RCC_OscConfig+0x504>)
 8000d98:	f043 0301 	orr.w	r3, r3, #1
 8000d9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000da0:	e014      	b.n	8000dcc <HAL_RCC_OscConfig+0x52c>
 8000da2:	bf00      	nop
 8000da4:	40021000 	.word	0x40021000
 8000da8:	40007000 	.word	0x40007000
 8000dac:	4b9d      	ldr	r3, [pc, #628]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000db2:	4a9c      	ldr	r2, [pc, #624]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000db4:	f023 0301 	bic.w	r3, r3, #1
 8000db8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000dbc:	4b99      	ldr	r3, [pc, #612]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000dc2:	4a98      	ldr	r2, [pc, #608]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000dc4:	f023 0304 	bic.w	r3, r3, #4
 8000dc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	689b      	ldr	r3, [r3, #8]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d016      	beq.n	8000e02 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000dd4:	f7ff fbae 	bl	8000534 <HAL_GetTick>
 8000dd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000dda:	e00a      	b.n	8000df2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ddc:	f7ff fbaa 	bl	8000534 <HAL_GetTick>
 8000de0:	4602      	mov	r2, r0
 8000de2:	693b      	ldr	r3, [r7, #16]
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d901      	bls.n	8000df2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8000dee:	2303      	movs	r3, #3
 8000df0:	e168      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000df2:	4b8c      	ldr	r3, [pc, #560]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000df8:	f003 0302 	and.w	r3, r3, #2
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d0ed      	beq.n	8000ddc <HAL_RCC_OscConfig+0x53c>
 8000e00:	e015      	b.n	8000e2e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e02:	f7ff fb97 	bl	8000534 <HAL_GetTick>
 8000e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000e08:	e00a      	b.n	8000e20 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e0a:	f7ff fb93 	bl	8000534 <HAL_GetTick>
 8000e0e:	4602      	mov	r2, r0
 8000e10:	693b      	ldr	r3, [r7, #16]
 8000e12:	1ad3      	subs	r3, r2, r3
 8000e14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	d901      	bls.n	8000e20 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	e151      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000e20:	4b80      	ldr	r3, [pc, #512]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e26:	f003 0302 	and.w	r3, r3, #2
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d1ed      	bne.n	8000e0a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000e2e:	7ffb      	ldrb	r3, [r7, #31]
 8000e30:	2b01      	cmp	r3, #1
 8000e32:	d105      	bne.n	8000e40 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e34:	4b7b      	ldr	r3, [pc, #492]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e38:	4a7a      	ldr	r2, [pc, #488]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000e3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000e3e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f003 0320 	and.w	r3, r3, #32
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d03c      	beq.n	8000ec6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d01c      	beq.n	8000e8e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000e54:	4b73      	ldr	r3, [pc, #460]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000e56:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000e5a:	4a72      	ldr	r2, [pc, #456]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000e5c:	f043 0301 	orr.w	r3, r3, #1
 8000e60:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e64:	f7ff fb66 	bl	8000534 <HAL_GetTick>
 8000e68:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000e6a:	e008      	b.n	8000e7e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000e6c:	f7ff fb62 	bl	8000534 <HAL_GetTick>
 8000e70:	4602      	mov	r2, r0
 8000e72:	693b      	ldr	r3, [r7, #16]
 8000e74:	1ad3      	subs	r3, r2, r3
 8000e76:	2b02      	cmp	r3, #2
 8000e78:	d901      	bls.n	8000e7e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	e122      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000e7e:	4b69      	ldr	r3, [pc, #420]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000e80:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000e84:	f003 0302 	and.w	r3, r3, #2
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d0ef      	beq.n	8000e6c <HAL_RCC_OscConfig+0x5cc>
 8000e8c:	e01b      	b.n	8000ec6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000e8e:	4b65      	ldr	r3, [pc, #404]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000e90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000e94:	4a63      	ldr	r2, [pc, #396]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000e96:	f023 0301 	bic.w	r3, r3, #1
 8000e9a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e9e:	f7ff fb49 	bl	8000534 <HAL_GetTick>
 8000ea2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000ea4:	e008      	b.n	8000eb8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000ea6:	f7ff fb45 	bl	8000534 <HAL_GetTick>
 8000eaa:	4602      	mov	r2, r0
 8000eac:	693b      	ldr	r3, [r7, #16]
 8000eae:	1ad3      	subs	r3, r2, r3
 8000eb0:	2b02      	cmp	r3, #2
 8000eb2:	d901      	bls.n	8000eb8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8000eb4:	2303      	movs	r3, #3
 8000eb6:	e105      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000eb8:	4b5a      	ldr	r3, [pc, #360]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000eba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000ebe:	f003 0302 	and.w	r3, r3, #2
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d1ef      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	f000 80f9 	beq.w	80010c2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ed4:	2b02      	cmp	r3, #2
 8000ed6:	f040 80cf 	bne.w	8001078 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8000eda:	4b52      	ldr	r3, [pc, #328]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000edc:	68db      	ldr	r3, [r3, #12]
 8000ede:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	f003 0203 	and.w	r2, r3, #3
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000eea:	429a      	cmp	r2, r3
 8000eec:	d12c      	bne.n	8000f48 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef8:	3b01      	subs	r3, #1
 8000efa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000efc:	429a      	cmp	r2, r3
 8000efe:	d123      	bne.n	8000f48 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f0a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	d11b      	bne.n	8000f48 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f1a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d113      	bne.n	8000f48 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f2a:	085b      	lsrs	r3, r3, #1
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d109      	bne.n	8000f48 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f3e:	085b      	lsrs	r3, r3, #1
 8000f40:	3b01      	subs	r3, #1
 8000f42:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d071      	beq.n	800102c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000f48:	69bb      	ldr	r3, [r7, #24]
 8000f4a:	2b0c      	cmp	r3, #12
 8000f4c:	d068      	beq.n	8001020 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8000f4e:	4b35      	ldr	r3, [pc, #212]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d105      	bne.n	8000f66 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8000f5a:	4b32      	ldr	r3, [pc, #200]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
 8000f68:	e0ac      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8000f6a:	4b2e      	ldr	r3, [pc, #184]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4a2d      	ldr	r2, [pc, #180]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000f70:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000f74:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000f76:	f7ff fadd 	bl	8000534 <HAL_GetTick>
 8000f7a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000f7c:	e008      	b.n	8000f90 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f7e:	f7ff fad9 	bl	8000534 <HAL_GetTick>
 8000f82:	4602      	mov	r2, r0
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d901      	bls.n	8000f90 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	e099      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000f90:	4b24      	ldr	r3, [pc, #144]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d1f0      	bne.n	8000f7e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f9c:	4b21      	ldr	r3, [pc, #132]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000f9e:	68da      	ldr	r2, [r3, #12]
 8000fa0:	4b21      	ldr	r3, [pc, #132]	@ (8001028 <HAL_RCC_OscConfig+0x788>)
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	687a      	ldr	r2, [r7, #4]
 8000fa6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8000fac:	3a01      	subs	r2, #1
 8000fae:	0112      	lsls	r2, r2, #4
 8000fb0:	4311      	orrs	r1, r2
 8000fb2:	687a      	ldr	r2, [r7, #4]
 8000fb4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000fb6:	0212      	lsls	r2, r2, #8
 8000fb8:	4311      	orrs	r1, r2
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8000fbe:	0852      	lsrs	r2, r2, #1
 8000fc0:	3a01      	subs	r2, #1
 8000fc2:	0552      	lsls	r2, r2, #21
 8000fc4:	4311      	orrs	r1, r2
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000fca:	0852      	lsrs	r2, r2, #1
 8000fcc:	3a01      	subs	r2, #1
 8000fce:	0652      	lsls	r2, r2, #25
 8000fd0:	4311      	orrs	r1, r2
 8000fd2:	687a      	ldr	r2, [r7, #4]
 8000fd4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8000fd6:	06d2      	lsls	r2, r2, #27
 8000fd8:	430a      	orrs	r2, r1
 8000fda:	4912      	ldr	r1, [pc, #72]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8000fe0:	4b10      	ldr	r3, [pc, #64]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a0f      	ldr	r2, [pc, #60]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000fe6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000fea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000fec:	4b0d      	ldr	r3, [pc, #52]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000fee:	68db      	ldr	r3, [r3, #12]
 8000ff0:	4a0c      	ldr	r2, [pc, #48]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8000ff2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000ff6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000ff8:	f7ff fa9c 	bl	8000534 <HAL_GetTick>
 8000ffc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000ffe:	e008      	b.n	8001012 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001000:	f7ff fa98 	bl	8000534 <HAL_GetTick>
 8001004:	4602      	mov	r2, r0
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	2b02      	cmp	r3, #2
 800100c:	d901      	bls.n	8001012 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800100e:	2303      	movs	r3, #3
 8001010:	e058      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001012:	4b04      	ldr	r3, [pc, #16]	@ (8001024 <HAL_RCC_OscConfig+0x784>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d0f0      	beq.n	8001000 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800101e:	e050      	b.n	80010c2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001020:	2301      	movs	r3, #1
 8001022:	e04f      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
 8001024:	40021000 	.word	0x40021000
 8001028:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800102c:	4b27      	ldr	r3, [pc, #156]	@ (80010cc <HAL_RCC_OscConfig+0x82c>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001034:	2b00      	cmp	r3, #0
 8001036:	d144      	bne.n	80010c2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001038:	4b24      	ldr	r3, [pc, #144]	@ (80010cc <HAL_RCC_OscConfig+0x82c>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a23      	ldr	r2, [pc, #140]	@ (80010cc <HAL_RCC_OscConfig+0x82c>)
 800103e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001042:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001044:	4b21      	ldr	r3, [pc, #132]	@ (80010cc <HAL_RCC_OscConfig+0x82c>)
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	4a20      	ldr	r2, [pc, #128]	@ (80010cc <HAL_RCC_OscConfig+0x82c>)
 800104a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800104e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001050:	f7ff fa70 	bl	8000534 <HAL_GetTick>
 8001054:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001056:	e008      	b.n	800106a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001058:	f7ff fa6c 	bl	8000534 <HAL_GetTick>
 800105c:	4602      	mov	r2, r0
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	2b02      	cmp	r3, #2
 8001064:	d901      	bls.n	800106a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001066:	2303      	movs	r3, #3
 8001068:	e02c      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800106a:	4b18      	ldr	r3, [pc, #96]	@ (80010cc <HAL_RCC_OscConfig+0x82c>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001072:	2b00      	cmp	r3, #0
 8001074:	d0f0      	beq.n	8001058 <HAL_RCC_OscConfig+0x7b8>
 8001076:	e024      	b.n	80010c2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001078:	69bb      	ldr	r3, [r7, #24]
 800107a:	2b0c      	cmp	r3, #12
 800107c:	d01f      	beq.n	80010be <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800107e:	4b13      	ldr	r3, [pc, #76]	@ (80010cc <HAL_RCC_OscConfig+0x82c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a12      	ldr	r2, [pc, #72]	@ (80010cc <HAL_RCC_OscConfig+0x82c>)
 8001084:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001088:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800108a:	f7ff fa53 	bl	8000534 <HAL_GetTick>
 800108e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001090:	e008      	b.n	80010a4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001092:	f7ff fa4f 	bl	8000534 <HAL_GetTick>
 8001096:	4602      	mov	r2, r0
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	2b02      	cmp	r3, #2
 800109e:	d901      	bls.n	80010a4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	e00f      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010a4:	4b09      	ldr	r3, [pc, #36]	@ (80010cc <HAL_RCC_OscConfig+0x82c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d1f0      	bne.n	8001092 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80010b0:	4b06      	ldr	r3, [pc, #24]	@ (80010cc <HAL_RCC_OscConfig+0x82c>)
 80010b2:	68da      	ldr	r2, [r3, #12]
 80010b4:	4905      	ldr	r1, [pc, #20]	@ (80010cc <HAL_RCC_OscConfig+0x82c>)
 80010b6:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <HAL_RCC_OscConfig+0x830>)
 80010b8:	4013      	ands	r3, r2
 80010ba:	60cb      	str	r3, [r1, #12]
 80010bc:	e001      	b.n	80010c2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	e000      	b.n	80010c4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80010c2:	2300      	movs	r3, #0
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	3720      	adds	r7, #32
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40021000 	.word	0x40021000
 80010d0:	feeefffc 	.word	0xfeeefffc

080010d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b086      	sub	sp, #24
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80010de:	2300      	movs	r3, #0
 80010e0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d101      	bne.n	80010ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
 80010ea:	e11d      	b.n	8001328 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010ec:	4b90      	ldr	r3, [pc, #576]	@ (8001330 <HAL_RCC_ClockConfig+0x25c>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f003 030f 	and.w	r3, r3, #15
 80010f4:	683a      	ldr	r2, [r7, #0]
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d910      	bls.n	800111c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010fa:	4b8d      	ldr	r3, [pc, #564]	@ (8001330 <HAL_RCC_ClockConfig+0x25c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f023 020f 	bic.w	r2, r3, #15
 8001102:	498b      	ldr	r1, [pc, #556]	@ (8001330 <HAL_RCC_ClockConfig+0x25c>)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	4313      	orrs	r3, r2
 8001108:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800110a:	4b89      	ldr	r3, [pc, #548]	@ (8001330 <HAL_RCC_ClockConfig+0x25c>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f003 030f 	and.w	r3, r3, #15
 8001112:	683a      	ldr	r2, [r7, #0]
 8001114:	429a      	cmp	r2, r3
 8001116:	d001      	beq.n	800111c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001118:	2301      	movs	r3, #1
 800111a:	e105      	b.n	8001328 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f003 0302 	and.w	r3, r3, #2
 8001124:	2b00      	cmp	r3, #0
 8001126:	d010      	beq.n	800114a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	689a      	ldr	r2, [r3, #8]
 800112c:	4b81      	ldr	r3, [pc, #516]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 800112e:	689b      	ldr	r3, [r3, #8]
 8001130:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001134:	429a      	cmp	r2, r3
 8001136:	d908      	bls.n	800114a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001138:	4b7e      	ldr	r3, [pc, #504]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 800113a:	689b      	ldr	r3, [r3, #8]
 800113c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	497b      	ldr	r1, [pc, #492]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 8001146:	4313      	orrs	r3, r2
 8001148:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f003 0301 	and.w	r3, r3, #1
 8001152:	2b00      	cmp	r3, #0
 8001154:	d079      	beq.n	800124a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	2b03      	cmp	r3, #3
 800115c:	d11e      	bne.n	800119c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800115e:	4b75      	ldr	r3, [pc, #468]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d101      	bne.n	800116e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e0dc      	b.n	8001328 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800116e:	f000 f9d1 	bl	8001514 <RCC_GetSysClockFreqFromPLLSource>
 8001172:	4603      	mov	r3, r0
 8001174:	4a70      	ldr	r2, [pc, #448]	@ (8001338 <HAL_RCC_ClockConfig+0x264>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d946      	bls.n	8001208 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800117a:	4b6e      	ldr	r3, [pc, #440]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d140      	bne.n	8001208 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001186:	4b6b      	ldr	r3, [pc, #428]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 8001188:	689b      	ldr	r3, [r3, #8]
 800118a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800118e:	4a69      	ldr	r2, [pc, #420]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 8001190:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001194:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001196:	2380      	movs	r3, #128	@ 0x80
 8001198:	617b      	str	r3, [r7, #20]
 800119a:	e035      	b.n	8001208 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	2b02      	cmp	r3, #2
 80011a2:	d107      	bne.n	80011b4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011a4:	4b63      	ldr	r3, [pc, #396]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d115      	bne.n	80011dc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e0b9      	b.n	8001328 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d107      	bne.n	80011cc <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80011bc:	4b5d      	ldr	r3, [pc, #372]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f003 0302 	and.w	r3, r3, #2
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d109      	bne.n	80011dc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80011c8:	2301      	movs	r3, #1
 80011ca:	e0ad      	b.n	8001328 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011cc:	4b59      	ldr	r3, [pc, #356]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d101      	bne.n	80011dc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e0a5      	b.n	8001328 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80011dc:	f000 f8b4 	bl	8001348 <HAL_RCC_GetSysClockFreq>
 80011e0:	4603      	mov	r3, r0
 80011e2:	4a55      	ldr	r2, [pc, #340]	@ (8001338 <HAL_RCC_ClockConfig+0x264>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d90f      	bls.n	8001208 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80011e8:	4b52      	ldr	r3, [pc, #328]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d109      	bne.n	8001208 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80011f4:	4b4f      	ldr	r3, [pc, #316]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80011fc:	4a4d      	ldr	r2, [pc, #308]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 80011fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001202:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001204:	2380      	movs	r3, #128	@ 0x80
 8001206:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001208:	4b4a      	ldr	r3, [pc, #296]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	f023 0203 	bic.w	r2, r3, #3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	4947      	ldr	r1, [pc, #284]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 8001216:	4313      	orrs	r3, r2
 8001218:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800121a:	f7ff f98b 	bl	8000534 <HAL_GetTick>
 800121e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001220:	e00a      	b.n	8001238 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001222:	f7ff f987 	bl	8000534 <HAL_GetTick>
 8001226:	4602      	mov	r2, r0
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	1ad3      	subs	r3, r2, r3
 800122c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001230:	4293      	cmp	r3, r2
 8001232:	d901      	bls.n	8001238 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8001234:	2303      	movs	r3, #3
 8001236:	e077      	b.n	8001328 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001238:	4b3e      	ldr	r3, [pc, #248]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	f003 020c 	and.w	r2, r3, #12
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	429a      	cmp	r2, r3
 8001248:	d1eb      	bne.n	8001222 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	2b80      	cmp	r3, #128	@ 0x80
 800124e:	d105      	bne.n	800125c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001250:	4b38      	ldr	r3, [pc, #224]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	4a37      	ldr	r2, [pc, #220]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 8001256:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800125a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 0302 	and.w	r3, r3, #2
 8001264:	2b00      	cmp	r3, #0
 8001266:	d010      	beq.n	800128a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	689a      	ldr	r2, [r3, #8]
 800126c:	4b31      	ldr	r3, [pc, #196]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001274:	429a      	cmp	r2, r3
 8001276:	d208      	bcs.n	800128a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001278:	4b2e      	ldr	r3, [pc, #184]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 800127a:	689b      	ldr	r3, [r3, #8]
 800127c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	492b      	ldr	r1, [pc, #172]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 8001286:	4313      	orrs	r3, r2
 8001288:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800128a:	4b29      	ldr	r3, [pc, #164]	@ (8001330 <HAL_RCC_ClockConfig+0x25c>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f003 030f 	and.w	r3, r3, #15
 8001292:	683a      	ldr	r2, [r7, #0]
 8001294:	429a      	cmp	r2, r3
 8001296:	d210      	bcs.n	80012ba <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001298:	4b25      	ldr	r3, [pc, #148]	@ (8001330 <HAL_RCC_ClockConfig+0x25c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f023 020f 	bic.w	r2, r3, #15
 80012a0:	4923      	ldr	r1, [pc, #140]	@ (8001330 <HAL_RCC_ClockConfig+0x25c>)
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012a8:	4b21      	ldr	r3, [pc, #132]	@ (8001330 <HAL_RCC_ClockConfig+0x25c>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f003 030f 	and.w	r3, r3, #15
 80012b0:	683a      	ldr	r2, [r7, #0]
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d001      	beq.n	80012ba <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e036      	b.n	8001328 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 0304 	and.w	r3, r3, #4
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d008      	beq.n	80012d8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	68db      	ldr	r3, [r3, #12]
 80012d2:	4918      	ldr	r1, [pc, #96]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 80012d4:	4313      	orrs	r3, r2
 80012d6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f003 0308 	and.w	r3, r3, #8
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d009      	beq.n	80012f8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80012e4:	4b13      	ldr	r3, [pc, #76]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	691b      	ldr	r3, [r3, #16]
 80012f0:	00db      	lsls	r3, r3, #3
 80012f2:	4910      	ldr	r1, [pc, #64]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 80012f4:	4313      	orrs	r3, r2
 80012f6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80012f8:	f000 f826 	bl	8001348 <HAL_RCC_GetSysClockFreq>
 80012fc:	4602      	mov	r2, r0
 80012fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001334 <HAL_RCC_ClockConfig+0x260>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	091b      	lsrs	r3, r3, #4
 8001304:	f003 030f 	and.w	r3, r3, #15
 8001308:	490c      	ldr	r1, [pc, #48]	@ (800133c <HAL_RCC_ClockConfig+0x268>)
 800130a:	5ccb      	ldrb	r3, [r1, r3]
 800130c:	f003 031f 	and.w	r3, r3, #31
 8001310:	fa22 f303 	lsr.w	r3, r2, r3
 8001314:	4a0a      	ldr	r2, [pc, #40]	@ (8001340 <HAL_RCC_ClockConfig+0x26c>)
 8001316:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001318:	4b0a      	ldr	r3, [pc, #40]	@ (8001344 <HAL_RCC_ClockConfig+0x270>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff f8b9 	bl	8000494 <HAL_InitTick>
 8001322:	4603      	mov	r3, r0
 8001324:	73fb      	strb	r3, [r7, #15]

  return status;
 8001326:	7bfb      	ldrb	r3, [r7, #15]
}
 8001328:	4618      	mov	r0, r3
 800132a:	3718      	adds	r7, #24
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40022000 	.word	0x40022000
 8001334:	40021000 	.word	0x40021000
 8001338:	04c4b400 	.word	0x04c4b400
 800133c:	08001750 	.word	0x08001750
 8001340:	20000000 	.word	0x20000000
 8001344:	20000004 	.word	0x20000004

08001348 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001348:	b480      	push	{r7}
 800134a:	b089      	sub	sp, #36	@ 0x24
 800134c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800134e:	2300      	movs	r3, #0
 8001350:	61fb      	str	r3, [r7, #28]
 8001352:	2300      	movs	r3, #0
 8001354:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001356:	4b3e      	ldr	r3, [pc, #248]	@ (8001450 <HAL_RCC_GetSysClockFreq+0x108>)
 8001358:	689b      	ldr	r3, [r3, #8]
 800135a:	f003 030c 	and.w	r3, r3, #12
 800135e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001360:	4b3b      	ldr	r3, [pc, #236]	@ (8001450 <HAL_RCC_GetSysClockFreq+0x108>)
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	f003 0303 	and.w	r3, r3, #3
 8001368:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d005      	beq.n	800137c <HAL_RCC_GetSysClockFreq+0x34>
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	2b0c      	cmp	r3, #12
 8001374:	d121      	bne.n	80013ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	2b01      	cmp	r3, #1
 800137a:	d11e      	bne.n	80013ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800137c:	4b34      	ldr	r3, [pc, #208]	@ (8001450 <HAL_RCC_GetSysClockFreq+0x108>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f003 0308 	and.w	r3, r3, #8
 8001384:	2b00      	cmp	r3, #0
 8001386:	d107      	bne.n	8001398 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001388:	4b31      	ldr	r3, [pc, #196]	@ (8001450 <HAL_RCC_GetSysClockFreq+0x108>)
 800138a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800138e:	0a1b      	lsrs	r3, r3, #8
 8001390:	f003 030f 	and.w	r3, r3, #15
 8001394:	61fb      	str	r3, [r7, #28]
 8001396:	e005      	b.n	80013a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001398:	4b2d      	ldr	r3, [pc, #180]	@ (8001450 <HAL_RCC_GetSysClockFreq+0x108>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	091b      	lsrs	r3, r3, #4
 800139e:	f003 030f 	and.w	r3, r3, #15
 80013a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80013a4:	4a2b      	ldr	r2, [pc, #172]	@ (8001454 <HAL_RCC_GetSysClockFreq+0x10c>)
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d10d      	bne.n	80013d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80013b4:	69fb      	ldr	r3, [r7, #28]
 80013b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013b8:	e00a      	b.n	80013d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	2b04      	cmp	r3, #4
 80013be:	d102      	bne.n	80013c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80013c0:	4b25      	ldr	r3, [pc, #148]	@ (8001458 <HAL_RCC_GetSysClockFreq+0x110>)
 80013c2:	61bb      	str	r3, [r7, #24]
 80013c4:	e004      	b.n	80013d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80013c6:	693b      	ldr	r3, [r7, #16]
 80013c8:	2b08      	cmp	r3, #8
 80013ca:	d101      	bne.n	80013d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80013cc:	4b23      	ldr	r3, [pc, #140]	@ (800145c <HAL_RCC_GetSysClockFreq+0x114>)
 80013ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	2b0c      	cmp	r3, #12
 80013d4:	d134      	bne.n	8001440 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80013d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001450 <HAL_RCC_GetSysClockFreq+0x108>)
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	f003 0303 	and.w	r3, r3, #3
 80013de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d003      	beq.n	80013ee <HAL_RCC_GetSysClockFreq+0xa6>
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	2b03      	cmp	r3, #3
 80013ea:	d003      	beq.n	80013f4 <HAL_RCC_GetSysClockFreq+0xac>
 80013ec:	e005      	b.n	80013fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80013ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001458 <HAL_RCC_GetSysClockFreq+0x110>)
 80013f0:	617b      	str	r3, [r7, #20]
      break;
 80013f2:	e005      	b.n	8001400 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80013f4:	4b19      	ldr	r3, [pc, #100]	@ (800145c <HAL_RCC_GetSysClockFreq+0x114>)
 80013f6:	617b      	str	r3, [r7, #20]
      break;
 80013f8:	e002      	b.n	8001400 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	617b      	str	r3, [r7, #20]
      break;
 80013fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001400:	4b13      	ldr	r3, [pc, #76]	@ (8001450 <HAL_RCC_GetSysClockFreq+0x108>)
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	091b      	lsrs	r3, r3, #4
 8001406:	f003 030f 	and.w	r3, r3, #15
 800140a:	3301      	adds	r3, #1
 800140c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800140e:	4b10      	ldr	r3, [pc, #64]	@ (8001450 <HAL_RCC_GetSysClockFreq+0x108>)
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	0a1b      	lsrs	r3, r3, #8
 8001414:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001418:	697a      	ldr	r2, [r7, #20]
 800141a:	fb03 f202 	mul.w	r2, r3, r2
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	fbb2 f3f3 	udiv	r3, r2, r3
 8001424:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001426:	4b0a      	ldr	r3, [pc, #40]	@ (8001450 <HAL_RCC_GetSysClockFreq+0x108>)
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	0e5b      	lsrs	r3, r3, #25
 800142c:	f003 0303 	and.w	r3, r3, #3
 8001430:	3301      	adds	r3, #1
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001436:	697a      	ldr	r2, [r7, #20]
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	fbb2 f3f3 	udiv	r3, r2, r3
 800143e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001440:	69bb      	ldr	r3, [r7, #24]
}
 8001442:	4618      	mov	r0, r3
 8001444:	3724      	adds	r7, #36	@ 0x24
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	40021000 	.word	0x40021000
 8001454:	08001760 	.word	0x08001760
 8001458:	00f42400 	.word	0x00f42400
 800145c:	007a1200 	.word	0x007a1200

08001460 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001468:	2300      	movs	r3, #0
 800146a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800146c:	4b27      	ldr	r3, [pc, #156]	@ (800150c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800146e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001470:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001474:	2b00      	cmp	r3, #0
 8001476:	d003      	beq.n	8001480 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001478:	f7ff f94e 	bl	8000718 <HAL_PWREx_GetVoltageRange>
 800147c:	6178      	str	r0, [r7, #20]
 800147e:	e014      	b.n	80014aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001480:	4b22      	ldr	r3, [pc, #136]	@ (800150c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001482:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001484:	4a21      	ldr	r2, [pc, #132]	@ (800150c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001486:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800148a:	6593      	str	r3, [r2, #88]	@ 0x58
 800148c:	4b1f      	ldr	r3, [pc, #124]	@ (800150c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800148e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001490:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001498:	f7ff f93e 	bl	8000718 <HAL_PWREx_GetVoltageRange>
 800149c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800149e:	4b1b      	ldr	r3, [pc, #108]	@ (800150c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80014a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014a2:	4a1a      	ldr	r2, [pc, #104]	@ (800150c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80014a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80014a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80014b0:	d10b      	bne.n	80014ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2b80      	cmp	r3, #128	@ 0x80
 80014b6:	d913      	bls.n	80014e0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2ba0      	cmp	r3, #160	@ 0xa0
 80014bc:	d902      	bls.n	80014c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80014be:	2302      	movs	r3, #2
 80014c0:	613b      	str	r3, [r7, #16]
 80014c2:	e00d      	b.n	80014e0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80014c4:	2301      	movs	r3, #1
 80014c6:	613b      	str	r3, [r7, #16]
 80014c8:	e00a      	b.n	80014e0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80014ce:	d902      	bls.n	80014d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80014d0:	2302      	movs	r3, #2
 80014d2:	613b      	str	r3, [r7, #16]
 80014d4:	e004      	b.n	80014e0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2b70      	cmp	r3, #112	@ 0x70
 80014da:	d101      	bne.n	80014e0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80014dc:	2301      	movs	r3, #1
 80014de:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80014e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001510 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f023 020f 	bic.w	r2, r3, #15
 80014e8:	4909      	ldr	r1, [pc, #36]	@ (8001510 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80014f0:	4b07      	ldr	r3, [pc, #28]	@ (8001510 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 030f 	and.w	r3, r3, #15
 80014f8:	693a      	ldr	r2, [r7, #16]
 80014fa:	429a      	cmp	r2, r3
 80014fc:	d001      	beq.n	8001502 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e000      	b.n	8001504 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8001502:	2300      	movs	r3, #0
}
 8001504:	4618      	mov	r0, r3
 8001506:	3718      	adds	r7, #24
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40021000 	.word	0x40021000
 8001510:	40022000 	.word	0x40022000

08001514 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001514:	b480      	push	{r7}
 8001516:	b087      	sub	sp, #28
 8001518:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800151a:	4b2d      	ldr	r3, [pc, #180]	@ (80015d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800151c:	68db      	ldr	r3, [r3, #12]
 800151e:	f003 0303 	and.w	r3, r3, #3
 8001522:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2b03      	cmp	r3, #3
 8001528:	d00b      	beq.n	8001542 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2b03      	cmp	r3, #3
 800152e:	d825      	bhi.n	800157c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	2b01      	cmp	r3, #1
 8001534:	d008      	beq.n	8001548 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	2b02      	cmp	r3, #2
 800153a:	d11f      	bne.n	800157c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800153c:	4b25      	ldr	r3, [pc, #148]	@ (80015d4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800153e:	613b      	str	r3, [r7, #16]
    break;
 8001540:	e01f      	b.n	8001582 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8001542:	4b25      	ldr	r3, [pc, #148]	@ (80015d8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8001544:	613b      	str	r3, [r7, #16]
    break;
 8001546:	e01c      	b.n	8001582 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001548:	4b21      	ldr	r3, [pc, #132]	@ (80015d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f003 0308 	and.w	r3, r3, #8
 8001550:	2b00      	cmp	r3, #0
 8001552:	d107      	bne.n	8001564 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001554:	4b1e      	ldr	r3, [pc, #120]	@ (80015d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001556:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800155a:	0a1b      	lsrs	r3, r3, #8
 800155c:	f003 030f 	and.w	r3, r3, #15
 8001560:	617b      	str	r3, [r7, #20]
 8001562:	e005      	b.n	8001570 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001564:	4b1a      	ldr	r3, [pc, #104]	@ (80015d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	091b      	lsrs	r3, r3, #4
 800156a:	f003 030f 	and.w	r3, r3, #15
 800156e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8001570:	4a1a      	ldr	r2, [pc, #104]	@ (80015dc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001578:	613b      	str	r3, [r7, #16]
    break;
 800157a:	e002      	b.n	8001582 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800157c:	2300      	movs	r3, #0
 800157e:	613b      	str	r3, [r7, #16]
    break;
 8001580:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001582:	4b13      	ldr	r3, [pc, #76]	@ (80015d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	091b      	lsrs	r3, r3, #4
 8001588:	f003 030f 	and.w	r3, r3, #15
 800158c:	3301      	adds	r3, #1
 800158e:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001590:	4b0f      	ldr	r3, [pc, #60]	@ (80015d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	0a1b      	lsrs	r3, r3, #8
 8001596:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	fb03 f202 	mul.w	r2, r3, r2
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80015a8:	4b09      	ldr	r3, [pc, #36]	@ (80015d0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	0e5b      	lsrs	r3, r3, #25
 80015ae:	f003 0303 	and.w	r3, r3, #3
 80015b2:	3301      	adds	r3, #1
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80015b8:	693a      	ldr	r2, [r7, #16]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80015c0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80015c2:	683b      	ldr	r3, [r7, #0]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	371c      	adds	r7, #28
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr
 80015d0:	40021000 	.word	0x40021000
 80015d4:	00f42400 	.word	0x00f42400
 80015d8:	007a1200 	.word	0x007a1200
 80015dc:	08001760 	.word	0x08001760

080015e0 <arm_max_f32>:
 80015e0:	f101 3cff 	add.w	ip, r1, #4294967295
 80015e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015e6:	4607      	mov	r7, r0
 80015e8:	ea5f 0e9c 	movs.w	lr, ip, lsr #2
 80015ec:	ecf7 7a01 	vldmia	r7!, {s15}
 80015f0:	d060      	beq.n	80016b4 <arm_max_f32+0xd4>
 80015f2:	2400      	movs	r4, #0
 80015f4:	3014      	adds	r0, #20
 80015f6:	4625      	mov	r5, r4
 80015f8:	ea4f 068e 	mov.w	r6, lr, lsl #2
 80015fc:	ed10 7a04 	vldr	s14, [r0, #-16]
 8001600:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001608:	bf48      	it	mi
 800160a:	eef0 7a47 	vmovmi.f32	s15, s14
 800160e:	ed10 7a03 	vldr	s14, [r0, #-12]
 8001612:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001616:	bf48      	it	mi
 8001618:	1c65      	addmi	r5, r4, #1
 800161a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800161e:	bf48      	it	mi
 8001620:	eef0 7a47 	vmovmi.f32	s15, s14
 8001624:	ed10 7a02 	vldr	s14, [r0, #-8]
 8001628:	eef4 7ac7 	vcmpe.f32	s15, s14
 800162c:	bf48      	it	mi
 800162e:	1ca5      	addmi	r5, r4, #2
 8001630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001634:	bf48      	it	mi
 8001636:	eef0 7a47 	vmovmi.f32	s15, s14
 800163a:	ed10 7a01 	vldr	s14, [r0, #-4]
 800163e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001642:	bf48      	it	mi
 8001644:	1ce5      	addmi	r5, r4, #3
 8001646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164a:	f104 0404 	add.w	r4, r4, #4
 800164e:	bf44      	itt	mi
 8001650:	eef0 7a47 	vmovmi.f32	s15, s14
 8001654:	4625      	movmi	r5, r4
 8001656:	42a6      	cmp	r6, r4
 8001658:	f100 0010 	add.w	r0, r0, #16
 800165c:	d1ce      	bne.n	80015fc <arm_max_f32+0x1c>
 800165e:	eb07 170e 	add.w	r7, r7, lr, lsl #4
 8001662:	f01c 0003 	ands.w	r0, ip, #3
 8001666:	d021      	beq.n	80016ac <arm_max_f32+0xcc>
 8001668:	ed97 7a00 	vldr	s14, [r7]
 800166c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001670:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001674:	bfc4      	itt	gt
 8001676:	eef0 7a47 	vmovgt.f32	s15, s14
 800167a:	1a0d      	subgt	r5, r1, r0
 800167c:	3801      	subs	r0, #1
 800167e:	d015      	beq.n	80016ac <arm_max_f32+0xcc>
 8001680:	ed97 7a01 	vldr	s14, [r7, #4]
 8001684:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800168c:	bf44      	itt	mi
 800168e:	eef0 7a47 	vmovmi.f32	s15, s14
 8001692:	1a0d      	submi	r5, r1, r0
 8001694:	2801      	cmp	r0, #1
 8001696:	d009      	beq.n	80016ac <arm_max_f32+0xcc>
 8001698:	ed97 7a02 	vldr	s14, [r7, #8]
 800169c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a4:	bfc4      	itt	gt
 80016a6:	eef0 7a47 	vmovgt.f32	s15, s14
 80016aa:	4665      	movgt	r5, ip
 80016ac:	edc2 7a00 	vstr	s15, [r2]
 80016b0:	601d      	str	r5, [r3, #0]
 80016b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016b4:	4675      	mov	r5, lr
 80016b6:	e7d4      	b.n	8001662 <arm_max_f32+0x82>

080016b8 <memset>:
 80016b8:	4402      	add	r2, r0
 80016ba:	4603      	mov	r3, r0
 80016bc:	4293      	cmp	r3, r2
 80016be:	d100      	bne.n	80016c2 <memset+0xa>
 80016c0:	4770      	bx	lr
 80016c2:	f803 1b01 	strb.w	r1, [r3], #1
 80016c6:	e7f9      	b.n	80016bc <memset+0x4>

080016c8 <__libc_init_array>:
 80016c8:	b570      	push	{r4, r5, r6, lr}
 80016ca:	4d0d      	ldr	r5, [pc, #52]	@ (8001700 <__libc_init_array+0x38>)
 80016cc:	4c0d      	ldr	r4, [pc, #52]	@ (8001704 <__libc_init_array+0x3c>)
 80016ce:	1b64      	subs	r4, r4, r5
 80016d0:	10a4      	asrs	r4, r4, #2
 80016d2:	2600      	movs	r6, #0
 80016d4:	42a6      	cmp	r6, r4
 80016d6:	d109      	bne.n	80016ec <__libc_init_array+0x24>
 80016d8:	4d0b      	ldr	r5, [pc, #44]	@ (8001708 <__libc_init_array+0x40>)
 80016da:	4c0c      	ldr	r4, [pc, #48]	@ (800170c <__libc_init_array+0x44>)
 80016dc:	f000 f818 	bl	8001710 <_init>
 80016e0:	1b64      	subs	r4, r4, r5
 80016e2:	10a4      	asrs	r4, r4, #2
 80016e4:	2600      	movs	r6, #0
 80016e6:	42a6      	cmp	r6, r4
 80016e8:	d105      	bne.n	80016f6 <__libc_init_array+0x2e>
 80016ea:	bd70      	pop	{r4, r5, r6, pc}
 80016ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80016f0:	4798      	blx	r3
 80016f2:	3601      	adds	r6, #1
 80016f4:	e7ee      	b.n	80016d4 <__libc_init_array+0xc>
 80016f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80016fa:	4798      	blx	r3
 80016fc:	3601      	adds	r6, #1
 80016fe:	e7f2      	b.n	80016e6 <__libc_init_array+0x1e>
 8001700:	08001790 	.word	0x08001790
 8001704:	08001790 	.word	0x08001790
 8001708:	08001790 	.word	0x08001790
 800170c:	08001794 	.word	0x08001794

08001710 <_init>:
 8001710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001712:	bf00      	nop
 8001714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001716:	bc08      	pop	{r3}
 8001718:	469e      	mov	lr, r3
 800171a:	4770      	bx	lr

0800171c <_fini>:
 800171c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800171e:	bf00      	nop
 8001720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001722:	bc08      	pop	{r3}
 8001724:	469e      	mov	lr, r3
 8001726:	4770      	bx	lr
