Index,KernelName,gpu-id,grd,wgr,lds,scr,arch_vgpr,accum_vgpr,sgpr,wave_size,SQ_CYCLES,SQ_BUSY_CYCLES,SQ_BUSY_CU_CYCLES,SQ_WAVES,SQ_WAVE_CYCLES,SQC_TC_INST_REQ,SQC_TC_DATA_READ_REQ,SQC_TC_DATA_WRITE_REQ,GRBM_COUNT,GRBM_GUI_ACTIVE,TCP_GATE_EN1_sum,TCP_GATE_EN2_sum,TCP_TD_TCP_STALL_CYCLES_sum,TCP_TCR_TCP_STALL_CYCLES_sum,TA_TA_BUSY_sum,TA_BUFFER_WAVEFRONTS_sum,TD_TD_BUSY_sum,TD_TC_STALL_sum,SPI_CSN_WINDOW_VALID,SPI_CSN_BUSY,CPC_CPC_STAT_BUSY,CPC_CPC_STAT_IDLE,CPF_CPF_STAT_BUSY,CPF_CPF_STAT_STALL,TCC_CYCLE_sum,TCC_BUSY_sum,TCC_PROBE_sum,TCC_PROBE_ALL_sum,wave_size_1,SQC_TC_DATA_ATOMIC_REQ,SQC_TC_STALL,SQC_TC_REQ,SQC_DCACHE_REQ_READ_16,SQC_ICACHE_REQ,SQC_ICACHE_HITS,SQC_ICACHE_MISSES,SQC_ICACHE_MISSES_DUPLICATE,GRBM_SPI_BUSY,TCP_READ_TAGCONFLICT_STALL_CYCLES_sum,TCP_WRITE_TAGCONFLICT_STALL_CYCLES_sum,TCP_ATOMIC_TAGCONFLICT_STALL_CYCLES_sum,TCP_TA_TCP_STATE_READ_sum,TA_BUFFER_READ_WAVEFRONTS_sum,TA_BUFFER_WRITE_WAVEFRONTS_sum,TD_SPI_STALL_sum,TD_LOAD_WAVEFRONT_sum,SPI_CSN_NUM_THREADGROUPS,SPI_CSN_WAVE,CPC_CPC_TCIU_BUSY,CPC_CPC_TCIU_IDLE,CPF_CPF_TCIU_BUSY,CPF_CPF_TCIU_STALL,TCC_NC_REQ_sum,TCC_UC_REQ_sum,TCC_CC_REQ_sum,TCC_RW_REQ_sum,wave_size_2,SQC_DCACHE_INPUT_VALID_READYB,SQC_DCACHE_ATOMIC,SQC_DCACHE_REQ_READ_8,SQC_DCACHE_REQ,SQC_DCACHE_HITS,SQC_DCACHE_MISSES,SQC_DCACHE_MISSES_DUPLICATE,SQC_DCACHE_REQ_READ_1,TCP_VOLATILE_sum,TCP_TOTAL_ACCESSES_sum,TCP_TOTAL_READ_sum,TCP_TOTAL_WRITE_sum,TA_BUFFER_ATOMIC_WAVEFRONTS_sum,TA_BUFFER_TOTAL_CYCLES_sum,TD_ATOMIC_WAVEFRONT_sum,TD_STORE_WAVEFRONT_sum,SPI_RA_REQ_NO_ALLOC,SPI_RA_REQ_NO_ALLOC_CSN,CPC_CPC_STAT_STALL,CPC_UTCL1_STALL_ON_TRANSLATION,CPF_CPF_STAT_IDLE,CPF_CPF_TCIU_IDLE,TCC_REQ_sum,TCC_STREAMING_REQ_sum,TCC_HIT_sum,TCC_MISS_sum,wave_size_3,SQC_DCACHE_REQ_READ_2,SQC_DCACHE_REQ_READ_4,SQ_INSTS_VALU_CVT,SQ_INSTS_VMEM_WR,SQ_INSTS_VMEM_RD,SQ_INSTS_VMEM,SQ_INSTS_SALU,SQ_INSTS_VSKIPPED,TCP_TOTAL_ATOMIC_WITH_RET_sum,TCP_TOTAL_ATOMIC_WITHOUT_RET_sum,TCP_TOTAL_WRITEBACK_INVALIDATES_sum,TCP_TOTAL_CACHE_ACCESSES_sum,TA_BUFFER_COALESCED_READ_CYCLES_sum,TA_BUFFER_COALESCED_WRITE_CYCLES_sum,TD_COALESCABLE_WAVEFRONT_sum,SPI_RA_RES_STALL_CSN,SPI_RA_TMP_STALL_CSN,CPC_CPC_UTCL2IU_BUSY,CPC_CPC_UTCL2IU_IDLE,CPF_CMP_UTCL1_STALL_ON_TRANSLATION,TCC_READ_sum,TCC_WRITE_sum,TCC_ATOMIC_sum,TCC_WRITEBACK_sum,wave_size_4,SQ_INSTS,SQ_INSTS_VALU,SQ_INSTS_VALU_ADD_F16,SQ_INSTS_VALU_MUL_F16,SQ_INSTS_VALU_FMA_F16,SQ_INSTS_VALU_TRANS_F16,SQ_INSTS_VALU_ADD_F32,SQ_INSTS_VALU_MUL_F32,TCP_UTCL1_TRANSLATION_MISS_sum,TCP_UTCL1_TRANSLATION_HIT_sum,TCP_UTCL1_PERMISSION_MISS_sum,TCP_UTCL1_REQUEST_sum,TA_ADDR_STALLED_BY_TC_CYCLES_sum,TA_TOTAL_WAVEFRONTS_sum,SPI_RA_WAVE_SIMD_FULL_CSN,SPI_RA_VGPR_SIMD_FULL_CSN,CPC_CPC_UTCL2IU_STALL,CPC_ME1_BUSY_FOR_PACKET_DECODE,TCC_EA_WRREQ_sum,TCC_EA_WRREQ_64B_sum,TCC_EA_WR_UNCACHED_32B_sum,TCC_EA_WRREQ_STALL_sum,wave_size_5,SQ_INSTS_VALU_FMA_F32,SQ_INSTS_VALU_TRANS_F32,SQ_INSTS_VALU_ADD_F64,SQ_INSTS_VALU_MUL_F64,SQ_INSTS_VALU_FMA_F64,SQ_INSTS_VALU_TRANS_F64,SQ_INSTS_VALU_INT32,SQ_INSTS_VALU_INT64,TCP_TCP_LATENCY_sum,TCP_TCC_READ_REQ_LATENCY_sum,TCP_TCC_WRITE_REQ_LATENCY_sum,TCP_TCC_READ_REQ_sum,TA_ADDR_STALLED_BY_TD_CYCLES_sum,TA_DATA_STALLED_BY_TC_CYCLES_sum,SPI_RA_SGPR_SIMD_FULL_CSN,SPI_RA_LDS_CU_FULL_CSN,CPC_ME1_DC0_SPI_BUSY,TCC_EA_WRREQ_IO_CREDIT_STALL_sum,TCC_EA_WRREQ_GMI_CREDIT_STALL_sum,TCC_EA_WRREQ_DRAM_CREDIT_STALL_sum,TCC_TOO_MANY_EA_WRREQS_STALL_sum,wave_size_6,SQ_INSTS_SMEM,SQ_INSTS_FLAT,SQ_INSTS_LDS,SQ_INSTS_GDS,SQ_INSTS_EXP_GDS,SQ_INSTS_BRANCH,SQ_INSTS_SENDMSG,SQ_WAIT_ANY,TCP_TCC_WRITE_REQ_sum,TCP_TCC_ATOMIC_WITH_RET_REQ_sum,TCP_TCC_ATOMIC_WITHOUT_RET_REQ_sum,TCP_TCC_NC_READ_REQ_sum,TA_FLAT_WAVEFRONTS_sum,TA_FLAT_READ_WAVEFRONTS_sum,SPI_RA_BAR_CU_FULL_CSN,SPI_RA_TGLIM_CU_FULL_CSN,TCC_EA_ATOMIC_sum,TCC_EA_RDREQ_sum,TCC_EA_RDREQ_32B_sum,TCC_EA_RD_UNCACHED_32B_sum,wave_size_7,SQ_WAIT_INST_ANY,SQ_ACTIVE_INST_ANY,SQ_ACTIVE_INST_VMEM,SQ_ACTIVE_INST_LDS,SQ_ACTIVE_INST_VALU,SQ_ACTIVE_INST_SCA,SQ_ACTIVE_INST_EXP_GDS,SQ_ACTIVE_INST_MISC,TCP_TCC_NC_WRITE_REQ_sum,TCP_TCC_NC_ATOMIC_REQ_sum,TCP_TCC_UC_READ_REQ_sum,TCP_TCC_UC_WRITE_REQ_sum,TA_FLAT_WRITE_WAVEFRONTS_sum,TA_FLAT_ATOMIC_WAVEFRONTS_sum,SPI_RA_WVLIM_STALL_CSN,SPI_SWC_CSC_WR,TCC_EA_RDREQ_IO_CREDIT_STALL_sum,TCC_EA_RDREQ_GMI_CREDIT_STALL_sum,TCC_EA_RDREQ_DRAM_CREDIT_STALL_sum,TCC_TAG_STALL_sum,wave_size_8,SQ_ACTIVE_INST_FLAT,SQ_INST_CYCLES_VMEM_WR,SQ_INST_CYCLES_VMEM_RD,SQ_INST_CYCLES_SMEM,SQ_INST_CYCLES_SALU,SQ_THREAD_CYCLES_VALU,SQ_IFETCH,SQ_LDS_BANK_CONFLICT,TCP_TCC_UC_ATOMIC_REQ_sum,TCP_TCC_CC_READ_REQ_sum,TCP_TCC_CC_WRITE_REQ_sum,TCP_TCC_CC_ATOMIC_REQ_sum,SPI_VWC_CSC_WR,SPI_RA_BULKY_CU_FULL_CSN,TCC_NORMAL_WRITEBACK_sum,TCC_ALL_TC_OP_WB_WRITEBACK_sum,TCC_NORMAL_EVICT_sum,TCC_ALL_TC_OP_INV_EVICT_sum,wave_size_9,SQ_LDS_ADDR_CONFLICT,SQ_LDS_UNALIGNED_STALL,SQ_WAVES_EQ_64,SQ_WAVES_LT_64,SQ_WAVES_LT_48,SQ_WAVES_LT_32,SQ_WAVES_LT_16,SQ_ITEMS,TCP_TCC_RW_READ_REQ_sum,TCP_TCC_RW_WRITE_REQ_sum,TCP_TCC_RW_ATOMIC_REQ_sum,TCP_PENDING_STALL_CYCLES_sum,TCC_EA_RDREQ_DRAM_sum,TCC_EA_WRREQ_DRAM_sum,TCC_EA_RDREQ_LEVEL_sum,TCC_EA_WRREQ_LEVEL_sum,wave_size_10,SQ_LDS_MEM_VIOLATIONS,SQ_LDS_ATOMIC_RETURN,SQ_LDS_IDX_ACTIVE,SQ_WAVES_RESTORED,SQ_WAVES_SAVED,SQ_INSTS_SMEM_NORM,SQ_INSTS_MFMA,SQ_INSTS_VALU_MFMA_I8,TCC_EA_ATOMIC_LEVEL_sum,wave_size_11,SQ_INSTS_VALU_MFMA_F16,SQ_INSTS_VALU_MFMA_BF16,SQ_INSTS_VALU_MFMA_F32,SQ_INSTS_VALU_MFMA_F64,SQ_VALU_MFMA_BUSY_CYCLES,SQ_INSTS_FLAT_LDS_ONLY,SQ_INSTS_VALU_MFMA_MOPS_I8,SQ_INSTS_VALU_MFMA_MOPS_F16,TCC_ATOMIC[0],TCC_CYCLE[0],TCC_EA_ATOMIC[0],TCC_EA_ATOMIC_LEVEL[0],TCC_ATOMIC[1],TCC_CYCLE[1],TCC_EA_ATOMIC[1],TCC_EA_ATOMIC_LEVEL[1],TCC_ATOMIC[2],TCC_CYCLE[2],TCC_EA_ATOMIC[2],TCC_EA_ATOMIC_LEVEL[2],TCC_ATOMIC[3],TCC_CYCLE[3],TCC_EA_ATOMIC[3],TCC_EA_ATOMIC_LEVEL[3],TCC_ATOMIC[4],TCC_CYCLE[4],TCC_EA_ATOMIC[4],TCC_EA_ATOMIC_LEVEL[4],TCC_ATOMIC[5],TCC_CYCLE[5],TCC_EA_ATOMIC[5],TCC_EA_ATOMIC_LEVEL[5],TCC_ATOMIC[6],TCC_CYCLE[6],TCC_EA_ATOMIC[6],TCC_EA_ATOMIC_LEVEL[6],TCC_ATOMIC[7],TCC_CYCLE[7],TCC_EA_ATOMIC[7],TCC_EA_ATOMIC_LEVEL[7],TCC_ATOMIC[8],TCC_CYCLE[8],TCC_EA_ATOMIC[8],TCC_EA_ATOMIC_LEVEL[8],TCC_ATOMIC[9],TCC_CYCLE[9],TCC_EA_ATOMIC[9],TCC_EA_ATOMIC_LEVEL[9],TCC_ATOMIC[10],TCC_CYCLE[10],TCC_EA_ATOMIC[10],TCC_EA_ATOMIC_LEVEL[10],TCC_ATOMIC[11],TCC_CYCLE[11],TCC_EA_ATOMIC[11],TCC_EA_ATOMIC_LEVEL[11],TCC_ATOMIC[12],TCC_CYCLE[12],TCC_EA_ATOMIC[12],TCC_EA_ATOMIC_LEVEL[12],TCC_ATOMIC[13],TCC_CYCLE[13],TCC_EA_ATOMIC[13],TCC_EA_ATOMIC_LEVEL[13],TCC_ATOMIC[14],TCC_CYCLE[14],TCC_EA_ATOMIC[14],TCC_EA_ATOMIC_LEVEL[14],TCC_ATOMIC[15],TCC_CYCLE[15],TCC_EA_ATOMIC[15],TCC_EA_ATOMIC_LEVEL[15],TCC_ATOMIC[16],TCC_CYCLE[16],TCC_EA_ATOMIC[16],TCC_EA_ATOMIC_LEVEL[16],TCC_ATOMIC[17],TCC_CYCLE[17],TCC_EA_ATOMIC[17],TCC_EA_ATOMIC_LEVEL[17],TCC_ATOMIC[18],TCC_CYCLE[18],TCC_EA_ATOMIC[18],TCC_EA_ATOMIC_LEVEL[18],TCC_ATOMIC[19],TCC_CYCLE[19],TCC_EA_ATOMIC[19],TCC_EA_ATOMIC_LEVEL[19],TCC_ATOMIC[20],TCC_CYCLE[20],TCC_EA_ATOMIC[20],TCC_EA_ATOMIC_LEVEL[20],TCC_ATOMIC[21],TCC_CYCLE[21],TCC_EA_ATOMIC[21],TCC_EA_ATOMIC_LEVEL[21],TCC_ATOMIC[22],TCC_CYCLE[22],TCC_EA_ATOMIC[22],TCC_EA_ATOMIC_LEVEL[22],TCC_ATOMIC[23],TCC_CYCLE[23],TCC_EA_ATOMIC[23],TCC_EA_ATOMIC_LEVEL[23],TCC_ATOMIC[24],TCC_CYCLE[24],TCC_EA_ATOMIC[24],TCC_EA_ATOMIC_LEVEL[24],TCC_ATOMIC[25],TCC_CYCLE[25],TCC_EA_ATOMIC[25],TCC_EA_ATOMIC_LEVEL[25],TCC_ATOMIC[26],TCC_CYCLE[26],TCC_EA_ATOMIC[26],TCC_EA_ATOMIC_LEVEL[26],TCC_ATOMIC[27],TCC_CYCLE[27],TCC_EA_ATOMIC[27],TCC_EA_ATOMIC_LEVEL[27],TCC_ATOMIC[28],TCC_CYCLE[28],TCC_EA_ATOMIC[28],TCC_EA_ATOMIC_LEVEL[28],TCC_ATOMIC[29],TCC_CYCLE[29],TCC_EA_ATOMIC[29],TCC_EA_ATOMIC_LEVEL[29],TCC_ATOMIC[30],TCC_CYCLE[30],TCC_EA_ATOMIC[30],TCC_EA_ATOMIC_LEVEL[30],TCC_ATOMIC[31],TCC_CYCLE[31],TCC_EA_ATOMIC[31],TCC_EA_ATOMIC_LEVEL[31],wave_size_12,SQ_INSTS_VALU_MFMA_MOPS_BF16,SQ_INSTS_VALU_MFMA_MOPS_F32,SQ_INSTS_VALU_MFMA_MOPS_F64,TCC_EA_RDREQ[0],TCC_EA_RDREQ_32B[0],TCC_EA_RDREQ_DRAM_CREDIT_STALL[0],TCC_EA_RDREQ_GMI_CREDIT_STALL[0],TCC_EA_RDREQ[1],TCC_EA_RDREQ_32B[1],TCC_EA_RDREQ_DRAM_CREDIT_STALL[1],TCC_EA_RDREQ_GMI_CREDIT_STALL[1],TCC_EA_RDREQ[2],TCC_EA_RDREQ_32B[2],TCC_EA_RDREQ_DRAM_CREDIT_STALL[2],TCC_EA_RDREQ_GMI_CREDIT_STALL[2],TCC_EA_RDREQ[3],TCC_EA_RDREQ_32B[3],TCC_EA_RDREQ_DRAM_CREDIT_STALL[3],TCC_EA_RDREQ_GMI_CREDIT_STALL[3],TCC_EA_RDREQ[4],TCC_EA_RDREQ_32B[4],TCC_EA_RDREQ_DRAM_CREDIT_STALL[4],TCC_EA_RDREQ_GMI_CREDIT_STALL[4],TCC_EA_RDREQ[5],TCC_EA_RDREQ_32B[5],TCC_EA_RDREQ_DRAM_CREDIT_STALL[5],TCC_EA_RDREQ_GMI_CREDIT_STALL[5],TCC_EA_RDREQ[6],TCC_EA_RDREQ_32B[6],TCC_EA_RDREQ_DRAM_CREDIT_STALL[6],TCC_EA_RDREQ_GMI_CREDIT_STALL[6],TCC_EA_RDREQ[7],TCC_EA_RDREQ_32B[7],TCC_EA_RDREQ_DRAM_CREDIT_STALL[7],TCC_EA_RDREQ_GMI_CREDIT_STALL[7],TCC_EA_RDREQ[8],TCC_EA_RDREQ_32B[8],TCC_EA_RDREQ_DRAM_CREDIT_STALL[8],TCC_EA_RDREQ_GMI_CREDIT_STALL[8],TCC_EA_RDREQ[9],TCC_EA_RDREQ_32B[9],TCC_EA_RDREQ_DRAM_CREDIT_STALL[9],TCC_EA_RDREQ_GMI_CREDIT_STALL[9],TCC_EA_RDREQ[10],TCC_EA_RDREQ_32B[10],TCC_EA_RDREQ_DRAM_CREDIT_STALL[10],TCC_EA_RDREQ_GMI_CREDIT_STALL[10],TCC_EA_RDREQ[11],TCC_EA_RDREQ_32B[11],TCC_EA_RDREQ_DRAM_CREDIT_STALL[11],TCC_EA_RDREQ_GMI_CREDIT_STALL[11],TCC_EA_RDREQ[12],TCC_EA_RDREQ_32B[12],TCC_EA_RDREQ_DRAM_CREDIT_STALL[12],TCC_EA_RDREQ_GMI_CREDIT_STALL[12],TCC_EA_RDREQ[13],TCC_EA_RDREQ_32B[13],TCC_EA_RDREQ_DRAM_CREDIT_STALL[13],TCC_EA_RDREQ_GMI_CREDIT_STALL[13],TCC_EA_RDREQ[14],TCC_EA_RDREQ_32B[14],TCC_EA_RDREQ_DRAM_CREDIT_STALL[14],TCC_EA_RDREQ_GMI_CREDIT_STALL[14],TCC_EA_RDREQ[15],TCC_EA_RDREQ_32B[15],TCC_EA_RDREQ_DRAM_CREDIT_STALL[15],TCC_EA_RDREQ_GMI_CREDIT_STALL[15],TCC_EA_RDREQ[16],TCC_EA_RDREQ_32B[16],TCC_EA_RDREQ_DRAM_CREDIT_STALL[16],TCC_EA_RDREQ_GMI_CREDIT_STALL[16],TCC_EA_RDREQ[17],TCC_EA_RDREQ_32B[17],TCC_EA_RDREQ_DRAM_CREDIT_STALL[17],TCC_EA_RDREQ_GMI_CREDIT_STALL[17],TCC_EA_RDREQ[18],TCC_EA_RDREQ_32B[18],TCC_EA_RDREQ_DRAM_CREDIT_STALL[18],TCC_EA_RDREQ_GMI_CREDIT_STALL[18],TCC_EA_RDREQ[19],TCC_EA_RDREQ_32B[19],TCC_EA_RDREQ_DRAM_CREDIT_STALL[19],TCC_EA_RDREQ_GMI_CREDIT_STALL[19],TCC_EA_RDREQ[20],TCC_EA_RDREQ_32B[20],TCC_EA_RDREQ_DRAM_CREDIT_STALL[20],TCC_EA_RDREQ_GMI_CREDIT_STALL[20],TCC_EA_RDREQ[21],TCC_EA_RDREQ_32B[21],TCC_EA_RDREQ_DRAM_CREDIT_STALL[21],TCC_EA_RDREQ_GMI_CREDIT_STALL[21],TCC_EA_RDREQ[22],TCC_EA_RDREQ_32B[22],TCC_EA_RDREQ_DRAM_CREDIT_STALL[22],TCC_EA_RDREQ_GMI_CREDIT_STALL[22],TCC_EA_RDREQ[23],TCC_EA_RDREQ_32B[23],TCC_EA_RDREQ_DRAM_CREDIT_STALL[23],TCC_EA_RDREQ_GMI_CREDIT_STALL[23],TCC_EA_RDREQ[24],TCC_EA_RDREQ_32B[24],TCC_EA_RDREQ_DRAM_CREDIT_STALL[24],TCC_EA_RDREQ_GMI_CREDIT_STALL[24],TCC_EA_RDREQ[25],TCC_EA_RDREQ_32B[25],TCC_EA_RDREQ_DRAM_CREDIT_STALL[25],TCC_EA_RDREQ_GMI_CREDIT_STALL[25],TCC_EA_RDREQ[26],TCC_EA_RDREQ_32B[26],TCC_EA_RDREQ_DRAM_CREDIT_STALL[26],TCC_EA_RDREQ_GMI_CREDIT_STALL[26],TCC_EA_RDREQ[27],TCC_EA_RDREQ_32B[27],TCC_EA_RDREQ_DRAM_CREDIT_STALL[27],TCC_EA_RDREQ_GMI_CREDIT_STALL[27],TCC_EA_RDREQ[28],TCC_EA_RDREQ_32B[28],TCC_EA_RDREQ_DRAM_CREDIT_STALL[28],TCC_EA_RDREQ_GMI_CREDIT_STALL[28],TCC_EA_RDREQ[29],TCC_EA_RDREQ_32B[29],TCC_EA_RDREQ_DRAM_CREDIT_STALL[29],TCC_EA_RDREQ_GMI_CREDIT_STALL[29],TCC_EA_RDREQ[30],TCC_EA_RDREQ_32B[30],TCC_EA_RDREQ_DRAM_CREDIT_STALL[30],TCC_EA_RDREQ_GMI_CREDIT_STALL[30],TCC_EA_RDREQ[31],TCC_EA_RDREQ_32B[31],TCC_EA_RDREQ_DRAM_CREDIT_STALL[31],TCC_EA_RDREQ_GMI_CREDIT_STALL[31],wave_size_13,TCC_EA_RDREQ_IO_CREDIT_STALL[0],TCC_EA_RDREQ_LEVEL[0],TCC_EA_WRREQ[0],TCC_EA_WRREQ_64B[0],TCC_EA_RDREQ_IO_CREDIT_STALL[1],TCC_EA_RDREQ_LEVEL[1],TCC_EA_WRREQ[1],TCC_EA_WRREQ_64B[1],TCC_EA_RDREQ_IO_CREDIT_STALL[2],TCC_EA_RDREQ_LEVEL[2],TCC_EA_WRREQ[2],TCC_EA_WRREQ_64B[2],TCC_EA_RDREQ_IO_CREDIT_STALL[3],TCC_EA_RDREQ_LEVEL[3],TCC_EA_WRREQ[3],TCC_EA_WRREQ_64B[3],TCC_EA_RDREQ_IO_CREDIT_STALL[4],TCC_EA_RDREQ_LEVEL[4],TCC_EA_WRREQ[4],TCC_EA_WRREQ_64B[4],TCC_EA_RDREQ_IO_CREDIT_STALL[5],TCC_EA_RDREQ_LEVEL[5],TCC_EA_WRREQ[5],TCC_EA_WRREQ_64B[5],TCC_EA_RDREQ_IO_CREDIT_STALL[6],TCC_EA_RDREQ_LEVEL[6],TCC_EA_WRREQ[6],TCC_EA_WRREQ_64B[6],TCC_EA_RDREQ_IO_CREDIT_STALL[7],TCC_EA_RDREQ_LEVEL[7],TCC_EA_WRREQ[7],TCC_EA_WRREQ_64B[7],TCC_EA_RDREQ_IO_CREDIT_STALL[8],TCC_EA_RDREQ_LEVEL[8],TCC_EA_WRREQ[8],TCC_EA_WRREQ_64B[8],TCC_EA_RDREQ_IO_CREDIT_STALL[9],TCC_EA_RDREQ_LEVEL[9],TCC_EA_WRREQ[9],TCC_EA_WRREQ_64B[9],TCC_EA_RDREQ_IO_CREDIT_STALL[10],TCC_EA_RDREQ_LEVEL[10],TCC_EA_WRREQ[10],TCC_EA_WRREQ_64B[10],TCC_EA_RDREQ_IO_CREDIT_STALL[11],TCC_EA_RDREQ_LEVEL[11],TCC_EA_WRREQ[11],TCC_EA_WRREQ_64B[11],TCC_EA_RDREQ_IO_CREDIT_STALL[12],TCC_EA_RDREQ_LEVEL[12],TCC_EA_WRREQ[12],TCC_EA_WRREQ_64B[12],TCC_EA_RDREQ_IO_CREDIT_STALL[13],TCC_EA_RDREQ_LEVEL[13],TCC_EA_WRREQ[13],TCC_EA_WRREQ_64B[13],TCC_EA_RDREQ_IO_CREDIT_STALL[14],TCC_EA_RDREQ_LEVEL[14],TCC_EA_WRREQ[14],TCC_EA_WRREQ_64B[14],TCC_EA_RDREQ_IO_CREDIT_STALL[15],TCC_EA_RDREQ_LEVEL[15],TCC_EA_WRREQ[15],TCC_EA_WRREQ_64B[15],TCC_EA_RDREQ_IO_CREDIT_STALL[16],TCC_EA_RDREQ_LEVEL[16],TCC_EA_WRREQ[16],TCC_EA_WRREQ_64B[16],TCC_EA_RDREQ_IO_CREDIT_STALL[17],TCC_EA_RDREQ_LEVEL[17],TCC_EA_WRREQ[17],TCC_EA_WRREQ_64B[17],TCC_EA_RDREQ_IO_CREDIT_STALL[18],TCC_EA_RDREQ_LEVEL[18],TCC_EA_WRREQ[18],TCC_EA_WRREQ_64B[18],TCC_EA_RDREQ_IO_CREDIT_STALL[19],TCC_EA_RDREQ_LEVEL[19],TCC_EA_WRREQ[19],TCC_EA_WRREQ_64B[19],TCC_EA_RDREQ_IO_CREDIT_STALL[20],TCC_EA_RDREQ_LEVEL[20],TCC_EA_WRREQ[20],TCC_EA_WRREQ_64B[20],TCC_EA_RDREQ_IO_CREDIT_STALL[21],TCC_EA_RDREQ_LEVEL[21],TCC_EA_WRREQ[21],TCC_EA_WRREQ_64B[21],TCC_EA_RDREQ_IO_CREDIT_STALL[22],TCC_EA_RDREQ_LEVEL[22],TCC_EA_WRREQ[22],TCC_EA_WRREQ_64B[22],TCC_EA_RDREQ_IO_CREDIT_STALL[23],TCC_EA_RDREQ_LEVEL[23],TCC_EA_WRREQ[23],TCC_EA_WRREQ_64B[23],TCC_EA_RDREQ_IO_CREDIT_STALL[24],TCC_EA_RDREQ_LEVEL[24],TCC_EA_WRREQ[24],TCC_EA_WRREQ_64B[24],TCC_EA_RDREQ_IO_CREDIT_STALL[25],TCC_EA_RDREQ_LEVEL[25],TCC_EA_WRREQ[25],TCC_EA_WRREQ_64B[25],TCC_EA_RDREQ_IO_CREDIT_STALL[26],TCC_EA_RDREQ_LEVEL[26],TCC_EA_WRREQ[26],TCC_EA_WRREQ_64B[26],TCC_EA_RDREQ_IO_CREDIT_STALL[27],TCC_EA_RDREQ_LEVEL[27],TCC_EA_WRREQ[27],TCC_EA_WRREQ_64B[27],TCC_EA_RDREQ_IO_CREDIT_STALL[28],TCC_EA_RDREQ_LEVEL[28],TCC_EA_WRREQ[28],TCC_EA_WRREQ_64B[28],TCC_EA_RDREQ_IO_CREDIT_STALL[29],TCC_EA_RDREQ_LEVEL[29],TCC_EA_WRREQ[29],TCC_EA_WRREQ_64B[29],TCC_EA_RDREQ_IO_CREDIT_STALL[30],TCC_EA_RDREQ_LEVEL[30],TCC_EA_WRREQ[30],TCC_EA_WRREQ_64B[30],TCC_EA_RDREQ_IO_CREDIT_STALL[31],TCC_EA_RDREQ_LEVEL[31],TCC_EA_WRREQ[31],TCC_EA_WRREQ_64B[31],wave_size_14,TCC_EA_WRREQ_DRAM_CREDIT_STALL[0],TCC_EA_WRREQ_GMI_CREDIT_STALL[0],TCC_EA_WRREQ_IO_CREDIT_STALL[0],TCC_EA_WRREQ_LEVEL[0],TCC_EA_WRREQ_DRAM_CREDIT_STALL[1],TCC_EA_WRREQ_GMI_CREDIT_STALL[1],TCC_EA_WRREQ_IO_CREDIT_STALL[1],TCC_EA_WRREQ_LEVEL[1],TCC_EA_WRREQ_DRAM_CREDIT_STALL[2],TCC_EA_WRREQ_GMI_CREDIT_STALL[2],TCC_EA_WRREQ_IO_CREDIT_STALL[2],TCC_EA_WRREQ_LEVEL[2],TCC_EA_WRREQ_DRAM_CREDIT_STALL[3],TCC_EA_WRREQ_GMI_CREDIT_STALL[3],TCC_EA_WRREQ_IO_CREDIT_STALL[3],TCC_EA_WRREQ_LEVEL[3],TCC_EA_WRREQ_DRAM_CREDIT_STALL[4],TCC_EA_WRREQ_GMI_CREDIT_STALL[4],TCC_EA_WRREQ_IO_CREDIT_STALL[4],TCC_EA_WRREQ_LEVEL[4],TCC_EA_WRREQ_DRAM_CREDIT_STALL[5],TCC_EA_WRREQ_GMI_CREDIT_STALL[5],TCC_EA_WRREQ_IO_CREDIT_STALL[5],TCC_EA_WRREQ_LEVEL[5],TCC_EA_WRREQ_DRAM_CREDIT_STALL[6],TCC_EA_WRREQ_GMI_CREDIT_STALL[6],TCC_EA_WRREQ_IO_CREDIT_STALL[6],TCC_EA_WRREQ_LEVEL[6],TCC_EA_WRREQ_DRAM_CREDIT_STALL[7],TCC_EA_WRREQ_GMI_CREDIT_STALL[7],TCC_EA_WRREQ_IO_CREDIT_STALL[7],TCC_EA_WRREQ_LEVEL[7],TCC_EA_WRREQ_DRAM_CREDIT_STALL[8],TCC_EA_WRREQ_GMI_CREDIT_STALL[8],TCC_EA_WRREQ_IO_CREDIT_STALL[8],TCC_EA_WRREQ_LEVEL[8],TCC_EA_WRREQ_DRAM_CREDIT_STALL[9],TCC_EA_WRREQ_GMI_CREDIT_STALL[9],TCC_EA_WRREQ_IO_CREDIT_STALL[9],TCC_EA_WRREQ_LEVEL[9],TCC_EA_WRREQ_DRAM_CREDIT_STALL[10],TCC_EA_WRREQ_GMI_CREDIT_STALL[10],TCC_EA_WRREQ_IO_CREDIT_STALL[10],TCC_EA_WRREQ_LEVEL[10],TCC_EA_WRREQ_DRAM_CREDIT_STALL[11],TCC_EA_WRREQ_GMI_CREDIT_STALL[11],TCC_EA_WRREQ_IO_CREDIT_STALL[11],TCC_EA_WRREQ_LEVEL[11],TCC_EA_WRREQ_DRAM_CREDIT_STALL[12],TCC_EA_WRREQ_GMI_CREDIT_STALL[12],TCC_EA_WRREQ_IO_CREDIT_STALL[12],TCC_EA_WRREQ_LEVEL[12],TCC_EA_WRREQ_DRAM_CREDIT_STALL[13],TCC_EA_WRREQ_GMI_CREDIT_STALL[13],TCC_EA_WRREQ_IO_CREDIT_STALL[13],TCC_EA_WRREQ_LEVEL[13],TCC_EA_WRREQ_DRAM_CREDIT_STALL[14],TCC_EA_WRREQ_GMI_CREDIT_STALL[14],TCC_EA_WRREQ_IO_CREDIT_STALL[14],TCC_EA_WRREQ_LEVEL[14],TCC_EA_WRREQ_DRAM_CREDIT_STALL[15],TCC_EA_WRREQ_GMI_CREDIT_STALL[15],TCC_EA_WRREQ_IO_CREDIT_STALL[15],TCC_EA_WRREQ_LEVEL[15],TCC_EA_WRREQ_DRAM_CREDIT_STALL[16],TCC_EA_WRREQ_GMI_CREDIT_STALL[16],TCC_EA_WRREQ_IO_CREDIT_STALL[16],TCC_EA_WRREQ_LEVEL[16],TCC_EA_WRREQ_DRAM_CREDIT_STALL[17],TCC_EA_WRREQ_GMI_CREDIT_STALL[17],TCC_EA_WRREQ_IO_CREDIT_STALL[17],TCC_EA_WRREQ_LEVEL[17],TCC_EA_WRREQ_DRAM_CREDIT_STALL[18],TCC_EA_WRREQ_GMI_CREDIT_STALL[18],TCC_EA_WRREQ_IO_CREDIT_STALL[18],TCC_EA_WRREQ_LEVEL[18],TCC_EA_WRREQ_DRAM_CREDIT_STALL[19],TCC_EA_WRREQ_GMI_CREDIT_STALL[19],TCC_EA_WRREQ_IO_CREDIT_STALL[19],TCC_EA_WRREQ_LEVEL[19],TCC_EA_WRREQ_DRAM_CREDIT_STALL[20],TCC_EA_WRREQ_GMI_CREDIT_STALL[20],TCC_EA_WRREQ_IO_CREDIT_STALL[20],TCC_EA_WRREQ_LEVEL[20],TCC_EA_WRREQ_DRAM_CREDIT_STALL[21],TCC_EA_WRREQ_GMI_CREDIT_STALL[21],TCC_EA_WRREQ_IO_CREDIT_STALL[21],TCC_EA_WRREQ_LEVEL[21],TCC_EA_WRREQ_DRAM_CREDIT_STALL[22],TCC_EA_WRREQ_GMI_CREDIT_STALL[22],TCC_EA_WRREQ_IO_CREDIT_STALL[22],TCC_EA_WRREQ_LEVEL[22],TCC_EA_WRREQ_DRAM_CREDIT_STALL[23],TCC_EA_WRREQ_GMI_CREDIT_STALL[23],TCC_EA_WRREQ_IO_CREDIT_STALL[23],TCC_EA_WRREQ_LEVEL[23],TCC_EA_WRREQ_DRAM_CREDIT_STALL[24],TCC_EA_WRREQ_GMI_CREDIT_STALL[24],TCC_EA_WRREQ_IO_CREDIT_STALL[24],TCC_EA_WRREQ_LEVEL[24],TCC_EA_WRREQ_DRAM_CREDIT_STALL[25],TCC_EA_WRREQ_GMI_CREDIT_STALL[25],TCC_EA_WRREQ_IO_CREDIT_STALL[25],TCC_EA_WRREQ_LEVEL[25],TCC_EA_WRREQ_DRAM_CREDIT_STALL[26],TCC_EA_WRREQ_GMI_CREDIT_STALL[26],TCC_EA_WRREQ_IO_CREDIT_STALL[26],TCC_EA_WRREQ_LEVEL[26],TCC_EA_WRREQ_DRAM_CREDIT_STALL[27],TCC_EA_WRREQ_GMI_CREDIT_STALL[27],TCC_EA_WRREQ_IO_CREDIT_STALL[27],TCC_EA_WRREQ_LEVEL[27],TCC_EA_WRREQ_DRAM_CREDIT_STALL[28],TCC_EA_WRREQ_GMI_CREDIT_STALL[28],TCC_EA_WRREQ_IO_CREDIT_STALL[28],TCC_EA_WRREQ_LEVEL[28],TCC_EA_WRREQ_DRAM_CREDIT_STALL[29],TCC_EA_WRREQ_GMI_CREDIT_STALL[29],TCC_EA_WRREQ_IO_CREDIT_STALL[29],TCC_EA_WRREQ_LEVEL[29],TCC_EA_WRREQ_DRAM_CREDIT_STALL[30],TCC_EA_WRREQ_GMI_CREDIT_STALL[30],TCC_EA_WRREQ_IO_CREDIT_STALL[30],TCC_EA_WRREQ_LEVEL[30],TCC_EA_WRREQ_DRAM_CREDIT_STALL[31],TCC_EA_WRREQ_GMI_CREDIT_STALL[31],TCC_EA_WRREQ_IO_CREDIT_STALL[31],TCC_EA_WRREQ_LEVEL[31],wave_size_15,TCC_HIT[0],TCC_MISS[0],TCC_READ[0],TCC_REQ[0],TCC_HIT[1],TCC_MISS[1],TCC_READ[1],TCC_REQ[1],TCC_HIT[2],TCC_MISS[2],TCC_READ[2],TCC_REQ[2],TCC_HIT[3],TCC_MISS[3],TCC_READ[3],TCC_REQ[3],TCC_HIT[4],TCC_MISS[4],TCC_READ[4],TCC_REQ[4],TCC_HIT[5],TCC_MISS[5],TCC_READ[5],TCC_REQ[5],TCC_HIT[6],TCC_MISS[6],TCC_READ[6],TCC_REQ[6],TCC_HIT[7],TCC_MISS[7],TCC_READ[7],TCC_REQ[7],TCC_HIT[8],TCC_MISS[8],TCC_READ[8],TCC_REQ[8],TCC_HIT[9],TCC_MISS[9],TCC_READ[9],TCC_REQ[9],TCC_HIT[10],TCC_MISS[10],TCC_READ[10],TCC_REQ[10],TCC_HIT[11],TCC_MISS[11],TCC_READ[11],TCC_REQ[11],TCC_HIT[12],TCC_MISS[12],TCC_READ[12],TCC_REQ[12],TCC_HIT[13],TCC_MISS[13],TCC_READ[13],TCC_REQ[13],TCC_HIT[14],TCC_MISS[14],TCC_READ[14],TCC_REQ[14],TCC_HIT[15],TCC_MISS[15],TCC_READ[15],TCC_REQ[15],TCC_HIT[16],TCC_MISS[16],TCC_READ[16],TCC_REQ[16],TCC_HIT[17],TCC_MISS[17],TCC_READ[17],TCC_REQ[17],TCC_HIT[18],TCC_MISS[18],TCC_READ[18],TCC_REQ[18],TCC_HIT[19],TCC_MISS[19],TCC_READ[19],TCC_REQ[19],TCC_HIT[20],TCC_MISS[20],TCC_READ[20],TCC_REQ[20],TCC_HIT[21],TCC_MISS[21],TCC_READ[21],TCC_REQ[21],TCC_HIT[22],TCC_MISS[22],TCC_READ[22],TCC_REQ[22],TCC_HIT[23],TCC_MISS[23],TCC_READ[23],TCC_REQ[23],TCC_HIT[24],TCC_MISS[24],TCC_READ[24],TCC_REQ[24],TCC_HIT[25],TCC_MISS[25],TCC_READ[25],TCC_REQ[25],TCC_HIT[26],TCC_MISS[26],TCC_READ[26],TCC_REQ[26],TCC_HIT[27],TCC_MISS[27],TCC_READ[27],TCC_REQ[27],TCC_HIT[28],TCC_MISS[28],TCC_READ[28],TCC_REQ[28],TCC_HIT[29],TCC_MISS[29],TCC_READ[29],TCC_REQ[29],TCC_HIT[30],TCC_MISS[30],TCC_READ[30],TCC_REQ[30],TCC_HIT[31],TCC_MISS[31],TCC_READ[31],TCC_REQ[31],wave_size_16,TCC_RW_REQ[0],TCC_TOO_MANY_EA_WRREQS_STALL[0],TCC_WRITE[0],TCC_RW_REQ[1],TCC_TOO_MANY_EA_WRREQS_STALL[1],TCC_WRITE[1],TCC_RW_REQ[2],TCC_TOO_MANY_EA_WRREQS_STALL[2],TCC_WRITE[2],TCC_RW_REQ[3],TCC_TOO_MANY_EA_WRREQS_STALL[3],TCC_WRITE[3],TCC_RW_REQ[4],TCC_TOO_MANY_EA_WRREQS_STALL[4],TCC_WRITE[4],TCC_RW_REQ[5],TCC_TOO_MANY_EA_WRREQS_STALL[5],TCC_WRITE[5],TCC_RW_REQ[6],TCC_TOO_MANY_EA_WRREQS_STALL[6],TCC_WRITE[6],TCC_RW_REQ[7],TCC_TOO_MANY_EA_WRREQS_STALL[7],TCC_WRITE[7],TCC_RW_REQ[8],TCC_TOO_MANY_EA_WRREQS_STALL[8],TCC_WRITE[8],TCC_RW_REQ[9],TCC_TOO_MANY_EA_WRREQS_STALL[9],TCC_WRITE[9],TCC_RW_REQ[10],TCC_TOO_MANY_EA_WRREQS_STALL[10],TCC_WRITE[10],TCC_RW_REQ[11],TCC_TOO_MANY_EA_WRREQS_STALL[11],TCC_WRITE[11],TCC_RW_REQ[12],TCC_TOO_MANY_EA_WRREQS_STALL[12],TCC_WRITE[12],TCC_RW_REQ[13],TCC_TOO_MANY_EA_WRREQS_STALL[13],TCC_WRITE[13],TCC_RW_REQ[14],TCC_TOO_MANY_EA_WRREQS_STALL[14],TCC_WRITE[14],TCC_RW_REQ[15],TCC_TOO_MANY_EA_WRREQS_STALL[15],TCC_WRITE[15],TCC_RW_REQ[16],TCC_TOO_MANY_EA_WRREQS_STALL[16],TCC_WRITE[16],TCC_RW_REQ[17],TCC_TOO_MANY_EA_WRREQS_STALL[17],TCC_WRITE[17],TCC_RW_REQ[18],TCC_TOO_MANY_EA_WRREQS_STALL[18],TCC_WRITE[18],TCC_RW_REQ[19],TCC_TOO_MANY_EA_WRREQS_STALL[19],TCC_WRITE[19],TCC_RW_REQ[20],TCC_TOO_MANY_EA_WRREQS_STALL[20],TCC_WRITE[20],TCC_RW_REQ[21],TCC_TOO_MANY_EA_WRREQS_STALL[21],TCC_WRITE[21],TCC_RW_REQ[22],TCC_TOO_MANY_EA_WRREQS_STALL[22],TCC_WRITE[22],TCC_RW_REQ[23],TCC_TOO_MANY_EA_WRREQS_STALL[23],TCC_WRITE[23],TCC_RW_REQ[24],TCC_TOO_MANY_EA_WRREQS_STALL[24],TCC_WRITE[24],TCC_RW_REQ[25],TCC_TOO_MANY_EA_WRREQS_STALL[25],TCC_WRITE[25],TCC_RW_REQ[26],TCC_TOO_MANY_EA_WRREQS_STALL[26],TCC_WRITE[26],TCC_RW_REQ[27],TCC_TOO_MANY_EA_WRREQS_STALL[27],TCC_WRITE[27],TCC_RW_REQ[28],TCC_TOO_MANY_EA_WRREQS_STALL[28],TCC_WRITE[28],TCC_RW_REQ[29],TCC_TOO_MANY_EA_WRREQS_STALL[29],TCC_WRITE[29],TCC_RW_REQ[30],TCC_TOO_MANY_EA_WRREQS_STALL[30],TCC_WRITE[30],TCC_RW_REQ[31],TCC_TOO_MANY_EA_WRREQS_STALL[31],TCC_WRITE[31],BeginNs,EndNs
0,Cijk_Ailk_Bljk_SB_MT128x64x16_MI32x32x2x1_SN_1LDSB1_APM1_ABV0_ACED0_AF0EM1_AF1EM1_AMAS3_ASE_ASGT_ASLT_ASAE01_ASCE01_ASEM1_AAC0_BL1_BS1_DTL0_DTVA0_DVO0_ETSP_EPS0_FL0_GRPM1_GRVW4_GSU1_GSUASB_GLS0_ISA90a_IU1_K1_KLA_LBSPP128_LPA0_LPB4_LDL1_LRVW2_LWPMn1_LDW0_MAC_MIAV0_MDA2_MO40_NTA0_NTB0_NTC0_NTD0_NEPBS1_NLCA1_NLCB1_ONLL1_OPLV0_PK0_PAP0_PGR2_PLR9_RK0_SIA3_SS1_SU0_SUM0_SUS0_SCIUI1_SPO0_SRVW0_SSO0_SVW2_SNLL0_TT2_32_TLDS1_USFGROn1_VAW1_VSn1_VW2_WSGRA1_WSGRB1_WS64_WG64_4_1_WGM5.kd,2,131072,256,12800,0,64,32,80,64,5595088,5495703,70290794,2048,218736678,3024,168,0,699385,699385,71721016.0,61174792.0,178762.0,1875419.0,22959439.0,819200.0,58514084.0,44293727.0,5593377,5503768,699385,0,699385,0,22380320.0,21415377.0,66.0,0.0,64,0,0,3192,4096,4059136,4041561,112,17463,687613,0.0,0.0,0.0,819200.0,786432.0,32768.0,0.0,819200.0,512,2048,302,696892,2007,0,168.0,10.0,0.0,8662560.0,64,120778,0,2048,10240,5691,168,4381,0,52428800.0,52428800.0,50331648.0,2097152.0,0.0,13107200.0,0.0,32768.0,24,2072,98516,1727,0,696127,8662227.0,0.0,7685267.0,976960.0,64,0,0,0,32768,786432,819200,4024320,0,0.0,0.0,0.0,13107200.0,0.0,0.0,0.0,0,0,1839,696277,0,8400283.0,262144.0,0.0,107831.0,64,19654656,4495360,0,0,0,0,0,0,9415.0,13085707.0,0.0,13107200.0,2195368.0,819200.0,0,0,0,693603,215608.0,215608.0,0.0,0.0,64,0,0,0,0,0,0,69632,0,259877080.0,2711700797.0,83462405.0,12582780.0,0.0,244583.0,0,0,1519,0.0,0.0,0.0,0.0,64,6144,0,6029312,0,0,282624,2048,28421528,262144.0,0.0,0.0,0.0,0.0,0.0,0,0,0.0,1691202.0,0.0,42.0,64,170094338,19548371,819200,9394387,4495360,4030464,0,808960,0.0,0.0,0.0,0.0,0.0,0.0,0,4096,0.0,0.0,0.0,23359.0,64,0,32768,786432,6144,4024320,287444992,4059136,12582912,0.0,0.0,0.0,0.0,2048,0,107800.0,0.0,911521.0,0.0,64,0,0,2048,0,0,0,0,131072,12582792.0,262144.0,0.0,42064184.0,1691188.0,215636.0,476587443.0,42551257.0,64,0,0,31457280,0,0,12288,4194304,0,0.0,64,0,0,4194304,0,268435456,0,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,0,697541,0,0,64,0,33554432,0,52806,0,0,0,52809,0,0,0,52903,0,0,0,52900,0,0,0,52952,0,0,0,52830,0,0,0,52958,0,0,0,52822,0,0,0,52839,0,0,0,52810,0,0,0,52802,0,0,0,52911,0,0,0,52942,0,0,0,52978,0,0,0,52836,0,0,0,52959,0,0,0,52815,0,0,0,52895,0,0,0,52827,0,0,0,52759,0,0,0,52860,0,0,0,52896,0,0,0,52929,0,0,0,52828,0,0,0,52860,0,0,0,52839,0,0,0,52881,0,0,0,52793,0,0,0,52738,0,0,0,52864,0,0,0,52882,0,0,0,52942,0,0,0,64,0,14482163,6676,6676,0,14646461,6712,6712,0,14303809,6680,6680,0,15406308,6664,6664,0,14655993,6896,6896,0,15027916,6904,6904,0,14628621,6708,6708,0,15812991,6712,6712,0,14361327,6712,6712,0,14745015,6676,6676,0,14071839,6712,6712,0,15260306,6680,6680,0,14782199,6664,6664,0,15133652,6896,6896,0,14396214,6904,6904,0,15963901,6708,6708,0,14382944,6676,6676,0,14619584,6720,6720,0,14454975,6656,6656,0,15364543,6684,6684,0,14822627,6680,6680,0,14845756,6668,6668,0,14610998,6888,6888,0,16190845,6876,6876,0,14431088,6876,6876,0,14683895,6676,6676,0,14212133,6720,6720,0,15309031,6656,6656,0,14722596,6684,6684,0,14961938,6680,6680,0,14400087,6668,6668,0,15866450,6888,6888,64,0,0,0,1236203,0,0,0,1208875,0,0,0,1197690,0,0,0,1291732,0,0,0,1391606,0,0,0,1538675,0,0,0,1329326,0,0,0,1389735,0,0,0,1214548,0,0,0,1172632,0,0,0,1227218,0,0,0,1319977,0,0,0,1243545,0,0,0,1341530,0,0,0,1401779,0,0,0,1456589,0,0,0,1246558,0,0,0,1228087,0,0,0,1159504,0,0,0,1453109,0,0,0,1300556,0,0,0,1335236,0,0,0,1318103,0,0,0,1503977,0,0,0,1333277,0,0,0,1272937,0,0,0,1220518,0,0,0,1352208,0,0,0,1262848,0,0,0,1404200,0,0,0,1248022,0,0,0,1452317,64,240119,30504,262431,270623,240051,30552,262411,270603,240014,30581,262403,270595,240175,30547,262530,270722,240338,30530,262676,270868,240070,30550,262428,270620,240267,30544,262619,270811,240313,30509,262630,270822,240302,30517,262627,270819,240119,30502,262429,270621,240176,30533,262517,270709,240019,30561,262388,270580,240009,30545,262362,270554,240337,30533,262678,270870,240070,30547,262425,270617,240272,30545,262625,270817,240261,30531,262600,270792,240282,30539,262629,270821,240069,30524,262401,270593,240084,30514,262406,270598,240054,30571,262433,270625,240071,30557,262436,270628,240264,30548,262620,270812,240322,30542,262672,270864,240096,30548,262452,270644,240233,30553,262594,270786,240287,30539,262634,270826,240071,30519,262398,270590,240102,30506,262416,270608,240044,30574,262426,270618,240073,30555,262436,270628,240262,30546,262616,270808,64,270597,0,8192,270575,0,8192,270616,0,8192,270629,0,8192,270819,0,8192,270613,0,8192,270808,0,8192,270815,0,8192,270823,0,8192,270606,0,8192,270693,0,8192,270618,0,8192,270639,0,8192,270816,0,8192,270608,0,8192,270815,0,8192,270798,0,8192,270852,0,8192,270566,0,8192,270576,0,8192,270608,0,8192,270639,0,8192,270779,0,8192,270840,0,8192,270616,0,8192,270800,0,8192,270858,0,8192,270562,0,8192,270584,0,8192,270609,0,8192,270639,0,8192,270781,0,8192,5927795354064170.0,5927795354507690.0
1,"void gemm_kernel<GemmFmfa_f32_16x16x4_f32v2 >(float const*, float const*, float*, int, int, int) ",2,65536,64,0,0,64,64,32,64,8079080,7915513,89632591,1024,184854993,3696,56,0,1009884,1009884,103178474.0,88428043.0,81871.0,7787451.0,72075743.0,0.0,87551379.0,70187991.0,8079072,7924695,1009884,0,1009884,1192,32316288.0,30112125.0,6.0,0.0,64,0,0,3752,0,4161536,4148330,168,13038,998746,25165824.0,0.0,0.0,2686976.0,0.0,0.0,0.0,2686976.0,1024,1024,402,1012550,12909,0,56.0,35.0,0.0,16218175.0,64,1399,0,0,3072,2048,56,968,0,68157440.0,68157440.0,67108864.0,1048576.0,0.0,0.0,0.0,65536.0,3018,4042,152258,4737,0,999199,16219023.0,0.0,15610620.0,608403.0,64,2048,1024,0,65536,2621440,2686976,410624,0,0.0,0.0,208.0,42205184.0,0.0,0.0,2162688.0,0,0,5074,1011813,1168,15957415.0,262144.0,0.0,109357.0,64,20355072,15936512,0,0,0,0,0,0,12696.0,42183604.0,0.0,42205184.0,50822213.0,2686976.0,0,0,0,1001845,218256.0,218256.0,0.0,0.0,64,0,0,0,0,0,0,6863872,0,1578028923.0,4466059291.0,61382842.0,16772688.0,0.0,582386.0,0,0,2538,0.0,0.0,0.0,0.0,64,3072,2686976,0,0,0,134144,1024,36291119,262144.0,0.0,0.0,0.0,2686976.0,2621440.0,0,0,0.0,951153.0,0.0,72.0,64,130432833,19172352,0,0,15936512,413696,0,135168,0.0,0.0,0.0,0.0,65536.0,0.0,0,2048,0.0,0.0,0.0,36966.0,64,2686976,65536,2621440,3072,410624,1019936768,4161536,0,0.0,0.0,0.0,0.0,1024,0,109704.0,0.0,543400.0,0.0,64,0,0,1024,0,0,0,0,65536,16775440.0,262144.0,0.0,44576729.0,952627.0,217507.0,283478894.0,42510192.0,64,0,0,0,0,0,6144,8388608,0,0.0,64,0,0,8388608,0,268435456,0,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,0,1004547,0,0,64,0,33554432,0,29797,0,0,0,29914,0,0,0,29858,0,0,0,29893,0,0,0,29815,0,0,0,29700,0,0,0,29737,0,0,0,29718,0,0,0,29790,0,0,0,29806,0,0,0,29949,0,0,0,29999,0,0,0,29832,0,0,0,29701,0,0,0,29752,0,0,0,29855,0,0,0,29768,0,0,0,29740,0,0,0,29829,0,0,0,29793,0,0,0,29854,0,0,0,29721,0,0,0,29741,0,0,0,29707,0,0,0,29735,0,0,0,29890,0,0,0,29681,0,0,0,29781,0,0,0,29777,0,0,0,29901,0,0,0,29839,0,0,0,29774,0,0,0,64,0,8419623,6785,6785,0,8793910,6762,6762,0,8569628,6869,6869,0,9164824,6881,6881,0,8686548,6822,6822,0,8799079,6870,6870,0,8687392,6902,6902,0,9347239,6848,6848,0,8593331,6856,6856,0,8723020,6780,6780,0,8626590,6765,6765,0,9055706,6858,6858,0,8806020,6881,6881,0,8855623,6830,6830,0,8724276,6882,6882,0,9528853,6890,6890,0,8532109,6876,6876,0,8723777,6828,6828,0,8293358,6786,6786,0,9086384,6769,6769,0,8618302,6847,6847,0,8931248,6841,6841,0,8648856,6820,6820,0,9223785,6768,6768,0,8455425,6789,6789,0,8904175,6882,6882,0,8575346,6837,6837,0,9048128,6792,6792,0,8629269,6774,6774,0,8816210,6821,6821,0,8682476,6824,6824,0,9387972,6814,6814,64,0,0,0,1044144,0,0,0,1229378,0,0,0,1467011,0,0,0,1455449,0,0,0,1221309,0,0,0,1445754,0,0,0,1159385,0,0,0,1276722,0,0,0,1209960,0,0,0,1201280,0,0,0,1158080,0,0,0,1700713,0,0,0,1187106,0,0,0,1129456,0,0,0,1147890,0,0,0,1264919,0,0,0,1195195,0,0,0,1209312,0,0,0,1174820,0,0,0,1278662,0,0,0,1188455,0,0,0,1451387,0,0,0,1023927,0,0,0,1248553,0,0,0,1122733,0,0,0,1147988,0,0,0,1112694,0,0,0,1457509,0,0,0,1316605,0,0,0,1150865,0,0,0,1513916,0,0,0,1409061,64,487710,19000,498518,506710,487707,19047,498562,506754,487928,18997,498733,506925,488337,19038,499183,507375,488125,19037,498970,507162,487976,18930,498714,506906,487961,18944,498713,506905,487887,18942,498637,506829,487808,19026,498642,506834,487690,18998,498496,506688,487732,19025,498565,506757,487848,19072,498728,506920,488452,18982,499242,507434,488244,18931,498983,507175,488198,18947,498953,507145,487920,18999,498727,506919,488037,18972,498817,507009,488023,18965,498796,506988,487779,18998,498585,506777,487831,18958,498597,506789,487880,19033,498721,506913,488297,18965,499070,507262,488293,18932,499033,507225,488223,18935,498966,507158,488090,18953,498851,507043,487946,19054,498808,507000,488061,18926,498795,506987,487759,19013,498580,506772,487833,18945,498586,506778,487855,19040,498703,506895,488262,18996,499066,507258,488242,18978,499028,507220,64,506585,0,8192,506547,0,8192,506656,0,8192,507146,0,8192,506896,0,8192,506799,0,8192,506823,0,8192,506744,0,8192,506729,0,8192,506583,0,8192,506542,0,8192,506653,0,8192,507150,0,8192,506909,0,8192,507034,0,8192,506810,0,8192,506906,0,8192,506773,0,8192,506553,0,8192,506589,0,8192,506537,0,8192,506803,0,8192,506949,0,8192,506983,0,8192,506861,0,8192,506900,0,8192,506792,0,8192,506554,0,8192,506586,0,8192,506542,0,8192,506789,0,8192,506951,0,8192,5927795355300011.0,5927795355923851.0
2,"void gemm_kernel<Mfma_gemmv3 >(float const*, float const*, float*, int, int, int) ",2,131072,256,12288,0,48,32,48,64,7033072,6891181,88305619,2048,316231022,4368,56,0,879133,879133,89860283.0,75053772.0,113271.0,1433802.0,52692531.0,0.0,73884857.0,60534308.0,7033064,6900069,879133,0,879133,0,28132256.0,25946241.0,0.0,0.0,64,0,0,4424,0,11765760,11728649,168,36943,871290,0.0,0.0,0.0,3211264.0,0.0,0.0,0.0,3211264.0,512,2048,302,882167,2017,0,56.0,19.0,0.0,10750142.0,64,69808,0,0,6144,4496,56,1592,0,51380224.0,51380224.0,50331648.0,1048576.0,0.0,0.0,0.0,65536.0,24,2072,134155,4505,0,867553,10743829.0,0.0,10026579.0,717250.0,64,2048,4096,0,65536,3145728,3211264,16877568,0,0.0,0.0,208.0,12845056.0,0.0,0.0,3211264.0,0,0,4799,878679,1123,10486305.0,262144.0,0.0,109588.0,64,65761280,34052096,0,0,0,0,0,0,7039.0,12830741.0,0.0,12845056.0,19670424.0,3211264.0,0,0,0,877324,217910.0,217910.0,0.0,0.0,64,0,0,0,0,0,0,15738880,73728,1579297960.0,3219560010.0,60038121.0,12562120.0,0.0,1249609.0,0,0,1539,0.0,0.0,0.0,0.0,64,6144,3211264,5242880,0,0,3741696,2048,84909618,262144.0,0.0,0.0,0.0,3211264.0,3145728.0,0,0,0.0,1169398.0,0.0,76.0,64,164648734,67079779,0,8664675,34052096,16883712,0,4268032,0.0,0.0,0.0,0.0,65536.0,0.0,0,4096,0.0,0.0,0.0,17396.0,64,3211264,65536,3145728,6144,16877568,2179334144,11765760,2097152,0.0,0.0,0.0,0.0,2048,0,110963.0,0.0,649937.0,0.0,64,0,0,2048,0,0,0,0,131072,12569852.0,262144.0,0.0,59801035.0,1171079.0,219249.0,338655047.0,46529328.0,64,0,0,20971520,0,0,12288,8388608,0,0.0,64,0,0,8388608,0,268435456,0,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,0,875974,0,0,64,0,33554432,0,36564,0,0,0,36575,0,0,0,36500,0,0,0,36341,0,0,0,36551,0,0,0,36486,0,0,0,36611,0,0,0,36563,0,0,0,36564,0,0,0,36471,0,0,0,36583,0,0,0,36513,0,0,0,36293,0,0,0,36572,0,0,0,36493,0,0,0,36709,0,0,0,36695,0,0,0,36533,0,0,0,36489,0,0,0,36600,0,0,0,36436,0,0,0,36265,0,0,0,36536,0,0,0,36497,0,0,0,36481,0,0,0,36786,0,0,0,36485,0,0,0,36457,0,0,0,36463,0,0,0,36382,0,0,0,36249,0,0,0,36606,0,0,0,64,0,10315871,6820,6820,0,10582464,6850,6850,0,10073056,6872,6872,0,10823292,6878,6878,0,10442425,6878,6878,0,10376492,6894,6894,0,10544638,6928,6928,0,11077316,6875,6875,0,10298211,6853,6853,0,10602221,6831,6831,0,10244261,6853,6853,0,10909225,6878,6878,0,10342852,6879,6879,0,10606040,6868,6868,0,10258431,6913,6913,0,11329167,6928,6928,0,10299862,6931,6931,0,10378993,6851,6851,0,9860733,6856,6856,0,11096803,6887,6887,0,10369903,6841,6841,0,10682767,6825,6825,0,10476730,6875,6875,0,11307657,6799,6799,0,10370007,6806,6806,0,10471742,6960,6960,0,10287229,6860,6860,0,10983017,6843,6843,0,10575112,6883,6883,0,10648314,6854,6854,0,10283178,6832,6832,0,11207573,6873,6873,64,0,0,0,1808266,0,0,0,1624886,0,0,0,1279118,0,0,0,1474977,0,0,0,1174388,0,0,0,1235933,0,0,0,1378486,0,0,0,1504834,0,0,0,1347846,0,0,0,1461748,0,0,0,1307732,0,0,0,1367067,0,0,0,1470340,0,0,0,1425935,0,0,0,1210051,0,0,0,1649287,0,0,0,1270624,0,0,0,1327162,0,0,0,1413434,0,0,0,1633572,0,0,0,1290598,0,0,0,1387666,0,0,0,1207146,0,0,0,1368707,0,0,0,1256387,0,0,0,1574987,0,0,0,1388378,0,0,0,1557987,0,0,0,1542194,0,0,0,1263866,0,0,0,1340975,0,0,0,1328817,64,314047,22359,328214,336406,314388,22393,328589,336781,313141,22385,327334,335526,313065,22285,327158,335350,313706,22420,327934,336126,313492,22376,327676,335868,313313,22420,327541,335733,313259,22408,327475,335667,313284,22391,327483,335675,314187,22319,328314,336506,314404,22353,328565,336757,313150,22350,327308,335500,313096,22257,327161,335353,313663,22468,327939,336131,313476,22382,327666,335858,313256,22462,327526,335718,313254,22540,327602,335794,313192,22398,327398,335590,313966,22350,328124,336316,314434,22404,328646,336838,313045,22345,327198,335390,312989,22247,327044,335236,313679,22436,327923,336115,313590,22412,327810,336002,313594,22381,327783,335975,313259,22551,327618,335810,313177,22395,327380,335572,313965,22320,328093,336285,314523,22321,328652,336844,313044,22297,327149,335341,312984,22237,327029,335221,313658,22465,327931,336123,64,336362,0,8192,336788,0,8192,335351,0,8192,335247,0,8192,336038,0,8192,335901,0,8192,335553,0,8192,335631,0,8192,335655,0,8192,336446,0,8192,336762,0,8192,335347,0,8192,335255,0,8192,336028,0,8192,335918,0,8192,335631,0,8192,335700,0,8192,335684,0,8192,336368,0,8192,336697,0,8192,335283,0,8192,335235,0,8192,336015,0,8192,335846,0,8192,335903,0,8192,335727,0,8192,335654,0,8192,336353,0,8192,336664,0,8192,335236,0,8192,335204,0,8192,335999,0,8192,5927795356523374.0,5927795357073134.0
