
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000033                       # Number of seconds simulated
sim_ticks                                    33180000                       # Number of ticks simulated
final_tick                                   33180000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82049                       # Simulator instruction rate (inst/s)
host_op_rate                                   165329                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              640235563                       # Simulator tick rate (ticks/s)
host_mem_usage                                 809544                       # Number of bytes of host memory used
host_seconds                                     0.05                       # Real time elapsed on the host
sim_insts                                        4251                       # Number of instructions simulated
sim_ops                                          8567                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     33180000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            19456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            11328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               30784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        19456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          19456                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               304                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               177                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  481                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst           586377336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           341410488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              927787824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst      586377336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         586377336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst          586377336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          341410488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             927787824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                          481                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        481                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   30784                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    30784                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 75                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 67                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  6                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                  6                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 68                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 52                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                  9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                22                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                17                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                19                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                10                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                       33108000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    481                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      289                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      134                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       48                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples           95                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     301.136842                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    190.114010                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    301.327369                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            32     33.68%     33.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           24     25.26%     58.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           11     11.58%     70.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            8      8.42%     78.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            6      6.32%     85.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            2      2.11%     87.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            2      2.11%     89.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      2.11%     91.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            8      8.42%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total            95                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                       7337000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 16355750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2405000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15253.64                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34003.64                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        927.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     927.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          7.25                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      7.25                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.63                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       378                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.59                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       68831.60                       # Average gap between requests
system.mem_ctrl.pageHitRate                     78.59                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    456960                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2163420                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               3774540                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                 56160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         11089350                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy           168000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                20390895                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             614.553797                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime              24737000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE         35000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        1040000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN       437750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        7343750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     24323500                       # Time in different power states
system.mem_ctrl_1.actEnergy                    278460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    136620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1270920                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               2440170                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                484320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         12113640                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy              960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy                19183650                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             578.169078                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime              25576750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1150000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1040000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN         2500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        4435750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     26551750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     33180000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    2622                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2622                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               538                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2303                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     220                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 83                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2303                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                327                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1976                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          419                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     33180000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                        1498                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        1603                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            61                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            15                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     33180000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     33180000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        1725                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           136                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        33180000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            33181                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              10594                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          12631                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        2622                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                547                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          8802                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1150                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           415                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      1622                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   283                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              20441                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.235262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.750855                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    16585     81.14%     81.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      223      1.09%     82.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      167      0.82%     83.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      232      1.13%     84.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      225      1.10%     85.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      175      0.86%     86.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      142      0.69%     86.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      166      0.81%     87.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     2526     12.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                20441                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.079021                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.380670                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     9633                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  6883                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      2939                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   411                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    575                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                  23533                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                    575                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     9887                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    3447                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            602                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      3053                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  2877                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  22119                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     56                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   2744                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               23788                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 53812                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            31840                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               612                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                  9307                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    14481                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             16                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1451                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 2011                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2045                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                32                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               31                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      19253                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  67                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     15951                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                67                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           10752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        14663                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             59                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         20441                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.780343                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.777300                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               15863     77.60%     77.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1134      5.55%     83.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 846      4.14%     87.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 536      2.62%     89.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 499      2.44%     92.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 564      2.76%     95.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 508      2.49%     97.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 275      1.35%     98.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 216      1.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           20441                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     150     76.53%     76.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     76.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     76.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     6      3.06%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      9      4.59%     84.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    22     11.22%     95.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 2      1.02%     96.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      3.57%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               300      1.88%      1.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 12133     76.06%     77.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.04%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.18%     78.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 154      0.97%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1580      9.91%     89.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1537      9.64%     98.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              60      0.38%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            152      0.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  15951                       # Type of FU issued
system.cpu.iq.rate                           0.480727                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         196                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012288                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              51843                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             29495                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        14267                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 763                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                580                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          346                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  15458                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     389                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               54                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1256                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1037                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    575                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1422                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1985                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               19320                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                37                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  2011                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 2045                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 32                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1975                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             97                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          624                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  721                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 15118                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  1495                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               833                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         3096                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1365                       # Number of branches executed
system.cpu.iew.exec_stores                       1601                       # Number of stores executed
system.cpu.iew.exec_rate                     0.455622                       # Inst execution rate
system.cpu.iew.wb_sent                          14850                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         14613                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      9682                       # num instructions producing a value
system.cpu.iew.wb_consumers                     14846                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.440403                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.652162                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           10754                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               571                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        18626                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.459948                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.341553                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        15685     84.21%     84.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          934      5.01%     89.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          640      3.44%     92.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          495      2.66%     95.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          344      1.85%     97.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          172      0.92%     98.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           82      0.44%     98.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           52      0.28%     98.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          222      1.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        18626                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 4251                       # Number of instructions committed
system.cpu.commit.committedOps                   8567                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           1763                       # Number of memory references committed
system.cpu.commit.loads                           755                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                        933                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                        288                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      8441                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   87                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           38      0.44%      0.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             6634     77.44%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.06%     77.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.25%     78.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            106      1.24%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             731      8.53%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            856      9.99%     97.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           24      0.28%     98.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      1.77%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              8567                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   222                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        37725                       # The number of ROB reads
system.cpu.rob.rob_writes                       40480                       # The number of ROB writes
system.cpu.timesIdled                             179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           12740                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        4251                       # Number of Instructions Simulated
system.cpu.committedOps                          8567                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.805458                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.805458                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.128115                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.128115                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    19668                       # number of integer regfile reads
system.cpu.int_regfile_writes                   11477                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       466                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      156                       # number of floating regfile writes
system.cpu.cc_regfile_reads                      6406                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     3938                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    6972                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     33180000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse            97.921672                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2115                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               177                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.949153                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            228000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    97.921672                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.095627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.095627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.172852                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4955                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4955                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     33180000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data         1197                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1197                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          918                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            918                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data          2115                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2115                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         2115                       # number of overall hits
system.cpu.dcache.overall_hits::total            2115                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          183                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           183                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           91                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          274                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            274                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          274                       # number of overall misses
system.cpu.dcache.overall_misses::total           274                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     18483000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18483000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      9835999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9835999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     28318999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28318999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     28318999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28318999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         1380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         1009                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1009                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         2389                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2389                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         2389                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2389                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.132609                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.132609                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.090188                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090188                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.114692                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.114692                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.114692                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.114692                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data       101000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total       101000                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 108087.901099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 108087.901099                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 103354.010949                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 103354.010949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 103354.010949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 103354.010949                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          317                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.818182                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           94                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           96                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           96                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           89                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           89                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           89                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           89                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          178                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          178                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          178                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9890000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9890000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9448999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9448999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     19338999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     19338999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     19338999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19338999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.064493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.088206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.088206                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.074508                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.074508                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.074508                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.074508                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 111123.595506                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 111123.595506                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 106168.528090                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106168.528090                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 108646.061798                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 108646.061798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 108646.061798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 108646.061798                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     33180000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               136                       # number of replacements
system.cpu.icache.tags.tagsinuse           124.337374                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1170                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               346                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.381503                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   124.337374                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.485693                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.485693                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              3590                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             3590                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     33180000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         1170                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1170                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          1170                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1170                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         1170                       # number of overall hits
system.cpu.icache.overall_hits::total            1170                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          452                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           452                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          452                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            452                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          452                       # number of overall misses
system.cpu.icache.overall_misses::total           452                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     43091999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43091999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     43091999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43091999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     43091999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43091999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         1622                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1622                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         1622                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1622                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         1622                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1622                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.278668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.278668                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.278668                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.278668                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.278668                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.278668                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 95336.280973                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95336.280973                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 95336.280973                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95336.280973                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 95336.280973                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95336.280973                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          105                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          105                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          105                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          347                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          347                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          347                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     33729999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33729999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     33729999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33729999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     33729999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33729999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.213933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.213933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.213933                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.213933                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.213933                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.213933                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 97204.608069                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97204.608069                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 97204.608069                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97204.608069                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 97204.608069                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97204.608069                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests            661                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED     33180000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 434                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               136                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 89                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                89                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            436                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          829                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          355                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1184                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        22144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        11328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    33472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                525                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.007619                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.087037                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      521     99.24%     99.24% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      0.76%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  525                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               661000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1038999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               3.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              531999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     33180000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              245.963600                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  480                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.372917                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   148.078064                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data    97.885536                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.036152                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.023898                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.060050                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          339                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.117188                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 5768                       # Number of tag accesses
system.l2cache.tags.data_accesses                5768                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     33180000                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadSharedReq_hits::cpu.inst           42                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           43                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               42                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  43                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              42                       # number of overall hits
system.l2cache.overall_hits::cpu.data               1                       # number of overall hits
system.l2cache.overall_hits::total                 43                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data           89                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             89                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          305                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data           88                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          393                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            305                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            177                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               482                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           305                       # number of overall misses
system.l2cache.overall_misses::cpu.data           177                       # number of overall misses
system.l2cache.overall_misses::total              482                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data      9181000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      9181000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     31790000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data      9596000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     41386000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     31790000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     18777000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     50567000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     31790000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     18777000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     50567000                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::cpu.data           89                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           89                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          347                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data           89                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          436                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          347                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          178                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             525                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          347                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          178                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            525                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.878963                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.988764                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.901376                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.878963                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.994382                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.918095                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.878963                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.994382                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.918095                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 103157.303371                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 103157.303371                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 104229.508197                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 109045.454545                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 105307.888041                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 104229.508197                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 106084.745763                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 104910.788382                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 104229.508197                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 106084.745763                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 104910.788382                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data           89                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           89                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          305                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data           88                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          393                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          305                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          177                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          482                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          305                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          177                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          482                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data      7401000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      7401000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     25710000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      7856000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     33566000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     25710000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     15257000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     40967000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     25710000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     15257000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     40967000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.878963                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.988764                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.901376                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.878963                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.994382                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.918095                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.878963                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.994382                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.918095                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 83157.303371                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 83157.303371                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 84295.081967                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89272.727273                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85409.669211                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 84295.081967                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 86197.740113                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 84993.775934                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 84295.081967                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 86197.740113                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 84993.775934                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           481                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     33180000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                391                       # Transaction distribution
system.membus.trans_dist::ReadExReq                89                       # Transaction distribution
system.membus.trans_dist::ReadExResp               89                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           392                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        30720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        30720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               481                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     481    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 481                       # Request fanout histogram
system.membus.reqLayer2.occupancy              481000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2530750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              7.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
