package ucesoft.nes.cpu

import ucesoft.nes.{ChipID, Clock, Log}
import ucesoft.nes.cpu.CPU65xx.CPUPostponeReadException
import ucesoft.nes.trace.{BreakType, CpuStepInfo, NoBreak, TraceListener}

import java.io.{ObjectInputStream, ObjectOutputStream, PrintWriter}

class CPU6502(private var mem: Memory, val id: ChipID) extends CPU65xx {
  import Bits.*

  override val componentID = "6502"
  private[this] var dma = false
  private[this] var ready = true
  // ------------- Tracing --------------------
  private[this] var tracing, tracingOnFile = false
  private[this] var tracingFile: PrintWriter = _
  private[this] var breakType: BreakType = null
  private[this] var breakCallBack: CpuStepInfo => Unit = _
  private[this] var stepCallBack: CpuStepInfo => Unit = _
  private[this] val syncObject = new Object
  private[this] var tracingCycleMode = false
  private[this] var instructionCycle = 0
  private[this] var tracingCyclePC = 0
  // --------------- Registers ----------------
  final private[this] val FLAG_# = "00100000".b
  final private[this] val N_FLAG = "10000000".b
  final private[this] val V_FLAG = "01000000".b
  final private[this] val B_FLAG = "00010000".b
  final private[this] val NOT_B_FLAG = "11101111".b
  final private[this] val D_FLAG = "00001000".b
  final private[this] val I_FLAG = "00000100".b
  final private[this] val Z_FLAG = "00000010".b
  final private[this] val C_FLAG = "00000001".b

  final private[this] val FLAGS = "CZIDB#VN"

  private[this] var PC = 0
  private[this] var CURRENT_OP_PC = 0
  private[this] var SP = 0
  private[this] var A = 0
  private[this] var X = 0
  private[this] var Y = 0
  private[this] var SREG = FLAG_#

  private[this] var nmiOnNegativeEdge = false
  private[this] var irqLow = false
  private[this] var nmiLow = false
  private[this] var irqFirstCycle, nmiFirstCycle = 0L
  private[this] val clk = Clock.systemClock
  private[this] var delay1CycleIRQCheck = false
  private[this] var forceIRQNow = false
  private[this] var prevIClearedFlag = false
  private[this] var pageCrossed = false
  private[this] var readyCycles = 0

  // -----------------------------------------
  final override def setDMA(dma: Boolean) : Unit = {
    // when dma is set from REU, both RDY & AEC are asserted, so if the cpu tries to write on the bus, the writing has no effect
    this.dma = dma
    ready = !dma
  }

  final def getPC = PC

  final def getCurrentInstructionPC = CURRENT_OP_PC

  final def getMem(address: Int) = mem.read(address)

  final def irqRequest(low: Boolean) : Unit = {
    if (tracing) Log.debug(s"IRQ request low=$low")
    if (tracingOnFile && low) tracingFile.println("IRQ low")
    if (low && !irqLow /* && irqFirstCycle == 0*/ ) {
      irqFirstCycle = clk.currentCycles
      Log.debug(s"IRQ request low irqFirstCycle=$irqFirstCycle")
    }
    irqLow = low
  }

  final def nmiRequest(low: Boolean) : Unit = {
    if (!nmiLow && low) {
      nmiOnNegativeEdge = true
      nmiFirstCycle = clk.currentCycles
      if (tracing) Log.debug(s"NMI request on negative edge nmiFirstCycle=$nmiFirstCycle")
      if (tracingOnFile && low) tracingFile.println("NMI low")
    }
    //else nmiFirstCycle = 0
    nmiLow = low
  }

  inline private[this] def SR = SREG | FLAG_#

  inline private[this] def SR_=(sr: Int) = SREG = (sr | FLAG_#) & NOT_B_FLAG

  inline private[this] def sen : Unit = {
    SREG |= N_FLAG
  }

  inline private[this] def cln : Unit ={
    SREG &= (~N_FLAG & 0xFF)
  }

  inline private[this] def sev : Unit ={
    SREG |= V_FLAG
  }

  inline private[this] def clv : Unit ={
    SREG &= (~V_FLAG & 0xFF)
  }

  inline private[this] def seb : Unit ={
    SREG |= B_FLAG
  }

  inline private[this] def clb : Unit ={
    SREG &= (~B_FLAG & 0xFF)
  }

  inline private[this] def sed : Unit ={
    // On NES Decimal Mode is not implemented
    SREG |= D_FLAG
  }

  inline private[this] def cld : Unit ={
    SREG &= (~D_FLAG & 0xFF)
  }

  inline private[this] def sei : Unit ={
    SREG |= I_FLAG
  }

  inline private[this] def cli : Unit ={
    SREG &= (~I_FLAG & 0xFF)
  }

  inline private[this] def sez : Unit ={
    SREG |= Z_FLAG
  }

  inline private[this] def clz : Unit ={
    SREG &= (~Z_FLAG & 0xFF)
  }

  inline private[this] def sec : Unit ={
    SREG |= C_FLAG
  }

  inline private[this] def clc : Unit ={
    SREG &= (~C_FLAG & 0xFF)
  }

  inline private[this] def isNegative = (SREG & N_FLAG) > 0

  inline private[this] def isOverflow = (SREG & V_FLAG) > 0

  inline private[this] def isBreak = (SREG & B_FLAG) > 0

  inline private[this] def isDecimal = false //(SREG & D_FLAG) > 0 // On NES decimal mode is not implemented

  inline private[this] def isInterrupt = (SREG & I_FLAG) > 0

  inline private[this] def isZero = (SREG & Z_FLAG) > 0

  inline private[this] def isCarry = (SREG & C_FLAG) > 0

  /**
   * SO of 6502 used by 1541
   */
  def setOverflowFlag = sev

  override def getProperties = {
    properties.setProperty("PC", hex4(PC))
    properties.setProperty("A", hex2(A))
    properties.setProperty("X", hex2(X))
    properties.setProperty("Y", hex2(Y))
    properties.setProperty("S", hex2(SP))
    properties.setProperty("NV#BDIZC", sr2String)
    properties.setProperty("irqFirstCycle", irqFirstCycle.toString)
    properties
  }

  override def toString = s"PC=${hex4(PC)} AC=${hex2(A)} XR=${hex2(X)} YR=${hex2(Y)} SP=${hex2(SP)} NV#BDIZC=$sr2String"

  private[this] def sr2String = (for (b <- 7 to 0 by -1) yield {
    if (b == 5) '#'
    else {
      val m = 1 << b
      if ((SREG & m) == m) FLAGS(b) else '-'
    }
  }).mkString

  // TRACING ---------------------------------------------
  def setCycleMode(cycleMode:Boolean) : Unit = {
    tracingCycleMode = cycleMode
  }

  def setTraceOnFile(out: PrintWriter, enabled: Boolean) : Unit = {
    tracingOnFile = enabled
    tracingFile = if (enabled) out else null
  }

  def setTrace(traceOn: Boolean) = tracing = traceOn

  def step(updateRegisters: CpuStepInfo => Unit) : Unit = {
    stepCallBack = updateRegisters
    syncObject.synchronized {
      syncObject.notify()
    }
  }

  def setBreakAt(breakType: BreakType, callback: CpuStepInfo => Unit) : Unit = {
    tracing = false
    breakCallBack = callback
    this.breakType = breakType match {
      case NoBreak => null
      case _ => breakType
    }
  }

  def jmpTo(pc: Int) : Unit = {
    state = 0
    PC = pc
  }

  // -------------------------------- STATES -------------------------------------------------------------
  private[this] var op = 0
  private[this] var state = 0
  private[this] var ar, ar2, data, rdbuf = 0

  // RESET
  final private[this] val RESET = 0x02
  // IRQ & NMI
  final private[this] val IRQ_STATE = 0x8
  final private[this] val IRQ_STATE_2 = 0x9
  final private[this] val IRQ_STATE_3 = 0xA
  final private[this] val IRQ_STATE_4 = 0xB
  final private[this] val IRQ_STATE_5 = 0xC
  final private[this] val IRQ_STATE_6 = 0xD
  final private[this] val IRQ_STATE_7 = 0xE
  final private[this] val NMI_STATE = 0x10
  final private[this] val NMI_STATE_2 = 0x11
  final private[this] val NMI_STATE_3 = 0x12
  final private[this] val NMI_STATE_4 = 0x13
  final private[this] val NMI_STATE_5 = 0x14
  final private[this] val NMI_STATE_6 = 0x15
  final private[this] val NMI_STATE_7 = 0x16
  // Read effective address, no extra cycles
  final private[this] val A_ZERO = 0x18
  final private[this] val A_ZEROX = 0x19
  final private[this] val A_ZEROX1 = 0x1A
  final private[this] val A_ZEROY = 0x1B
  final private[this] val A_ZEROY1 = 0x1C
  final private[this] val A_ABS = 0x1D
  final private[this] val A_ABS1 = 0x1E
  final private[this] val A_ABSX = 0x1F
  final private[this] val A_ABSX1 = 0x20
  final private[this] val A_ABSX2 = 0x21
  final private[this] val A_ABSX3 = 0x22
  final private[this] val A_ABSY = 0x23
  final private[this] val A_ABSY1 = 0x24
  final private[this] val A_ABSY2 = 0x25
  final private[this] val A_ABSY3 = 0x26
  final private[this] val A_INDX = 0x27
  final private[this] val A_INDX1 = 0x28
  final private[this] val A_INDX2 = 0x29
  final private[this] val A_INDX3 = 0x2A
  final private[this] val A_INDY = 0x2B
  final private[this] val A_INDY1 = 0x2C
  final private[this] val A_INDY2 = 0x2D
  final private[this] val A_INDY3 = 0x2E
  final private[this] val A_INDY4 = 0x2F
  // Read effective address, extra cycle on page crossing
  final private[this] val AE_ABSX = 0x30
  final private[this] val AE_ABSX1 = 0x31
  final private[this] val AE_ABSX2 = 0x32
  final private[this] val AE_ABSY = 0x33
  final private[this] val AE_ABSY1 = 0x34
  final private[this] val AE_ABSY2 = 0x35
  final private[this] val AE_INDY = 0x36
  final private[this] val AE_INDY1 = 0x37
  final private[this] val AE_INDY2 = 0x38
  final private[this] val AE_INDY3 = 0x39
  // Read operand and write it back (for RMW instructions), no extra cycles
  final private[this] val M_ZERO = 0x3A
  final private[this] val M_ZEROX = 0x3B
  final private[this] val M_ZEROX1 = 0x3C
  final private[this] val M_ZEROY = 0x3D
  final private[this] val M_ZEROY1 = 0x3E
  final private[this] val M_ABS = 0x3F
  final private[this] val M_ABS1 = 0x40
  final private[this] val M_ABSX = 0x41
  final private[this] val M_ABSX1 = 0x42
  final private[this] val M_ABSX2 = 0x43
  final private[this] val M_ABSX3 = 0x44
  final private[this] val M_ABSY = 0x45
  final private[this] val M_ABSY1 = 0x46
  final private[this] val M_ABSY2 = 0x47
  final private[this] val M_ABSY3 = 0x48
  final private[this] val M_INDX = 0x49
  final private[this] val M_INDX1 = 0x4A
  final private[this] val M_INDX2 = 0x4B
  final private[this] val M_INDX3 = 0x4C
  final private[this] val M_INDY = 0x4D
  final private[this] val M_INDY1 = 0x4E
  final private[this] val M_INDY2 = 0x4F
  final private[this] val M_INDY3 = 0x50
  final private[this] val M_INDY4 = 0x51
  final private[this] val RMW_DO_IT = 0x52
  final private[this] val RMW_DO_IT1 = 0x53
  // Operations (_I = Immediate/Indirect, _A = Accumulator)
  final private[this] val O_LDA = 0x54
  final private[this] val O_LDA_I = 0x55
  final private[this] val O_LDX = 0x56
  final private[this] val O_LDX_I = 0x57
  final private[this] val O_LDY = 0x58
  final private[this] val O_LDY_I = 0x59
  final private[this] val O_STA = 0x5A
  final private[this] val O_STX = 0x5B
  final private[this] val O_STY = 0x5C
  final private[this] val O_TAX = 0x5D
  final private[this] val O_TXA = 0x5E
  final private[this] val O_TAY = 0x5F
  final private[this] val O_TYA = 0x60
  final private[this] val O_TSX = 0x61
  final private[this] val O_TXS = 0x62
  final private[this] val O_ADC = 0x63
  final private[this] val O_ADC_I = 0x64
  final private[this] val O_SBC = 0x65
  final private[this] val O_SBC_I = 0x66
  final private[this] val O_INX = 0x67
  final private[this] val O_DEX = 0x68
  final private[this] val O_INY = 0x69
  final private[this] val O_DEY = 0x6A
  final private[this] val O_INC = 0x6B
  final private[this] val O_DEC = 0x6C
  final private[this] val O_AND = 0x6D
  final private[this] val O_AND_I = 0x6E
  final private[this] val O_ORA = 0x6F
  final private[this] val O_ORA_I = 0x70
  final private[this] val O_EOR = 0x71
  final private[this] val O_EOR_I = 0x72
  final private[this] val O_CMP = 0x73
  final private[this] val O_CMP_I = 0x74
  final private[this] val O_CPX = 0x75
  final private[this] val O_CPX_I = 0x76
  final private[this] val O_CPY = 0x77
  final private[this] val O_CPY_I = 0x78
  final private[this] val O_BIT = 0x79
  final private[this] val O_ASL = 0x7A
  final private[this] val O_ASL_A = 0x7B
  final private[this] val O_LSR = 0x7C
  final private[this] val O_LSR_A = 0x7D
  final private[this] val O_ROL = 0x7E
  final private[this] val O_ROL_A = 0x7F
  final private[this] val O_ROR = 0x80
  final private[this] val O_ROR_A = 0x81
  final private[this] val O_PHA = 0x82
  final private[this] val O_PHA1 = 0x83
  final private[this] val O_PLA = 0x84
  final private[this] val O_PLA1 = 0x85
  final private[this] val O_PLA2 = 0x86
  final private[this] val O_PHP = 0x87
  final private[this] val O_PHP1 = 0x88
  final private[this] val O_PLP = 0x89
  final private[this] val O_PLP1 = 0x8A
  final private[this] val O_PLP2 = 0x8B
  final private[this] val O_JMP = 0x8C
  final private[this] val O_JMP1 = 0x8D
  final private[this] val O_JMP_I = 0x8E
  final private[this] val O_JMP_I1 = 0x8F
  final private[this] val O_JSR = 0x90
  final private[this] val O_JSR1 = 0x91
  final private[this] val O_JSR2 = 0x92
  final private[this] val O_JSR3 = 0x93
  final private[this] val O_JSR4 = 0x94
  final private[this] val O_RTS = 0x95
  final private[this] val O_RTS1 = 0x96
  final private[this] val O_RTS2 = 0x97
  final private[this] val O_RTS3 = 0x98
  final private[this] val O_RTS4 = 0x99
  final private[this] val O_RTI = 0x9A
  final private[this] val O_RTI1 = 0x9B
  final private[this] val O_RTI2 = 0x9C
  final private[this] val O_RTI3 = 0x9D
  final private[this] val O_RTI4 = 0x9E
  final private[this] val O_BRK = 0x9F
  final private[this] val O_BRK1 = 0xA0
  final private[this] val O_BRK2 = 0xA1
  final private[this] val O_BRK3 = 0xA2
  final private[this] val O_BRK4 = 0xA3
  final private[this] val O_BRK5 = 0xA4
  final private[this] val O_BRK5NMI = 0xA5
  final private[this] val O_BCS = 0xA6
  final private[this] val O_BCC = 0xA7
  final private[this] val O_BEQ = 0xA8
  final private[this] val O_BNE = 0xA9
  final private[this] val O_BVS = 0xAA
  final private[this] val O_BVC = 0xAB
  final private[this] val O_BMI = 0xAC
  final private[this] val O_BPL = 0xAD
  final private[this] val O_BRANCH_NP = 0xAE
  final private[this] val O_BRANCH_BP = 0xAF
  final private[this] val O_BRANCH_BP1 = 0xB0
  final private[this] val O_BRANCH_FP = 0xB1
  final private[this] val O_BRANCH_FP1 = 0xB2
  final private[this] val O_SEC = 0xB3
  final private[this] val O_CLC = 0xB4
  final private[this] val O_SED = 0xB5
  final private[this] val O_CLD = 0xB6
  final private[this] val O_SEI = 0xB7
  final private[this] val O_CLI = 0xB8
  final private[this] val O_CLV = 0xB9
  final private[this] val O_NOP = 0xBA
  final private[this] val O_NOP_I = 0xBB
  final private[this] val O_NOP_A = 0xBC
  final private[this] val O_LAX = 0xBD
  final private[this] val O_SAX = 0xBE
  final private[this] val O_SLO = 0xBF
  final private[this] val O_RLA = 0xC0
  final private[this] val O_SRE = 0xC1
  final private[this] val O_RRA = 0xC2
  final private[this] val O_DCP = 0xC3
  final private[this] val O_ISB = 0xC4
  final private[this] val O_ANC_I = 0xC5
  final private[this] val O_ASR_I = 0xC6
  final private[this] val O_ARR_I = 0xC7
  final private[this] val O_ANE_I = 0xC8
  final private[this] val O_LXA_I = 0xC9
  final private[this] val O_SBX_I = 0xCA
  final private[this] val O_LAS = 0xCB
  final private[this] val O_SHS = 0xCC
  final private[this] val O_SHY = 0xCD
  final private[this] val O_SHX = 0xCE
  final private[this] val O_SHA = 0xCF
  final private[this] val O_JAM = 0xD0
  final private[this] val O_EXT = 0xD1


  private[this] val MODE_TAB = Array(
    O_BRK, A_INDX, 1, M_INDX, A_ZERO, A_ZERO, M_ZERO, M_ZERO, // 00
    O_PHP, O_ORA_I, O_ASL_A, O_ANC_I, A_ABS, A_ABS, M_ABS, M_ABS,
    O_BPL, AE_INDY, 1, M_INDY, A_ZEROX, A_ZEROX, M_ZEROX, M_ZEROX, // 10
    O_CLC, AE_ABSY, O_NOP, M_ABSY, AE_ABSX, AE_ABSX, M_ABSX, M_ABSX,
    O_JSR, A_INDX, 1, M_INDX, A_ZERO, A_ZERO, M_ZERO, M_ZERO, // 20
    O_PLP, O_AND_I, O_ROL_A, O_ANC_I, A_ABS, A_ABS, M_ABS, M_ABS,
    O_BMI, AE_INDY, 1, M_INDY, A_ZEROX, A_ZEROX, M_ZEROX, M_ZEROX, // 30
    O_SEC, AE_ABSY, O_NOP, M_ABSY, AE_ABSX, AE_ABSX, M_ABSX, M_ABSX,
    O_RTI, A_INDX, 1, M_INDX, A_ZERO, A_ZERO, M_ZERO, M_ZERO, // 40
    O_PHA, O_EOR_I, O_LSR_A, O_ASR_I, O_JMP, A_ABS, M_ABS, M_ABS,
    O_BVC, AE_INDY, 1, M_INDY, A_ZEROX, A_ZEROX, M_ZEROX, M_ZEROX, // 50
    O_CLI, AE_ABSY, O_NOP, M_ABSY, AE_ABSX, AE_ABSX, M_ABSX, M_ABSX,
    O_RTS, A_INDX, 1, M_INDX, A_ZERO, A_ZERO, M_ZERO, M_ZERO, // 60
    O_PLA, O_ADC_I, O_ROR_A, O_ARR_I, A_ABS, A_ABS, M_ABS, M_ABS,
    O_BVS, AE_INDY, 1, M_INDY, A_ZEROX, A_ZEROX, M_ZEROX, M_ZEROX, // 70
    O_SEI, AE_ABSY, O_NOP, M_ABSY, AE_ABSX, AE_ABSX, M_ABSX, M_ABSX,
    O_NOP_I, A_INDX, O_NOP_I, A_INDX, A_ZERO, A_ZERO, A_ZERO, A_ZERO, // 80
    O_DEY, O_NOP_I, O_TXA, O_ANE_I, A_ABS, A_ABS, A_ABS, A_ABS,
    O_BCC, A_INDY, 1, A_INDY, A_ZEROX, A_ZEROX, A_ZEROY, A_ZEROY, // 90
    O_TYA, A_ABSY, O_TXS, A_ABSY, A_ABSX, A_ABSX, A_ABSY, A_ABSY,
    O_LDY_I, A_INDX, O_LDX_I, A_INDX, A_ZERO, A_ZERO, A_ZERO, A_ZERO, // a0
    O_TAY, O_LDA_I, O_TAX, O_LXA_I, A_ABS, A_ABS, A_ABS, A_ABS,
    O_BCS, AE_INDY, 1, AE_INDY, A_ZEROX, A_ZEROX, A_ZEROY, A_ZEROY, // b0
    O_CLV, AE_ABSY, O_TSX, AE_ABSY, AE_ABSX, AE_ABSX, AE_ABSY, AE_ABSY,
    O_CPY_I, A_INDX, O_NOP_I, M_INDX, A_ZERO, A_ZERO, M_ZERO, M_ZERO, // c0
    O_INY, O_CMP_I, O_DEX, O_SBX_I, A_ABS, A_ABS, M_ABS, M_ABS,
    O_BNE, AE_INDY, 1, M_INDY, A_ZEROX, A_ZEROX, M_ZEROX, M_ZEROX, // d0
    O_CLD, AE_ABSY, O_NOP, M_ABSY, AE_ABSX, AE_ABSX, M_ABSX, M_ABSX,
    O_CPX_I, A_INDX, O_NOP_I, M_INDX, A_ZERO, A_ZERO, M_ZERO, M_ZERO, // e0
    O_INX, O_SBC_I, O_NOP, O_SBC_I, A_ABS, A_ABS, M_ABS, M_ABS,
    O_BEQ, AE_INDY, 1, M_INDY, A_ZEROX, A_ZEROX, M_ZEROX, M_ZEROX, // f0
    O_SED, AE_ABSY, O_NOP, M_ABSY, AE_ABSX, AE_ABSX, M_ABSX, M_ABSX)
  private[this] val OP_TAB = Array(
    1, O_ORA, 1, O_SLO, O_NOP_A, O_ORA, O_ASL, O_SLO, // 00
    1, 1, 1, 1, O_NOP_A, O_ORA, O_ASL, O_SLO,
    1, O_ORA, 1, O_SLO, O_NOP_A, O_ORA, O_ASL, O_SLO, // 10
    1, O_ORA, 1, O_SLO, O_NOP_A, O_ORA, O_ASL, O_SLO,
    1, O_AND, 1, O_RLA, O_BIT, O_AND, O_ROL, O_RLA, // 20
    1, 1, 1, 1, O_BIT, O_AND, O_ROL, O_RLA,
    1, O_AND, 1, O_RLA, O_NOP_A, O_AND, O_ROL, O_RLA, // 30
    1, O_AND, 1, O_RLA, O_NOP_A, O_AND, O_ROL, O_RLA,
    1, O_EOR, 1, O_SRE, O_NOP_A, O_EOR, O_LSR, O_SRE, // 40
    1, 1, 1, 1, 1, O_EOR, O_LSR, O_SRE,
    1, O_EOR, 1, O_SRE, O_NOP_A, O_EOR, O_LSR, O_SRE, // 50
    1, O_EOR, 1, O_SRE, O_NOP_A, O_EOR, O_LSR, O_SRE,
    1, O_ADC, 1, O_RRA, O_NOP_A, O_ADC, O_ROR, O_RRA, // 60
    1, 1, 1, 1, O_JMP_I, O_ADC, O_ROR, O_RRA,
    1, O_ADC, 1, O_RRA, O_NOP_A, O_ADC, O_ROR, O_RRA, // 70
    1, O_ADC, 1, O_RRA, O_NOP_A, O_ADC, O_ROR, O_RRA,
    1, O_STA, 1, O_SAX, O_STY, O_STA, O_STX, O_SAX, // 80
    1, 1, 1, 1, O_STY, O_STA, O_STX, O_SAX,
    1, O_STA, 1, O_SHA, O_STY, O_STA, O_STX, O_SAX, // 90
    1, O_STA, 1, O_SHS, O_SHY, O_STA, O_SHX, O_SHA,
    1, O_LDA, 1, O_LAX, O_LDY, O_LDA, O_LDX, O_LAX, // a0
    1, 1, 1, 1, O_LDY, O_LDA, O_LDX, O_LAX,
    1, O_LDA, 1, O_LAX, O_LDY, O_LDA, O_LDX, O_LAX, // b0
    1, O_LDA, 1, O_LAS, O_LDY, O_LDA, O_LDX, O_LAX,
    1, O_CMP, 1, O_DCP, O_CPY, O_CMP, O_DEC, O_DCP, // c0
    1, 1, 1, 1, O_CPY, O_CMP, O_DEC, O_DCP,
    1, O_CMP, 1, O_DCP, O_NOP_A, O_CMP, O_DEC, O_DCP, // d0
    1, O_CMP, 1, O_DCP, O_NOP_A, O_CMP, O_DEC, O_DCP,
    1, O_SBC, 1, O_ISB, O_CPX, O_SBC, O_INC, O_ISB, // e0
    1, 1, 1, 1, O_CPX, O_SBC, O_INC, O_ISB,
    1, O_SBC, 1, O_ISB, O_NOP_A, O_SBC, O_INC, O_ISB, // f0
    1, O_SBC, 1, O_ISB, O_NOP_A, O_SBC, O_INC, O_ISB)

  final private[this] val states = Array.ofDim[() => Unit](O_EXT)

  // -----------------------------------------------------------------------------------------------------  

  inline private[this] def push(data: Int) : Unit = {
    if (!dma) mem.write(0x0100 | SP, data)
    SP = (SP - 1) & 0xff
  }

  inline private[this] final def set_nz(src: Int) : Unit = {
    val value = src & 0xff
    if (value >= 0x80) sen else cln
    if (value == 0) sez else clz
  }

  inline private[this] def DoRMW  : Unit = {
    state = RMW_DO_IT
  }

  inline private[this] def Execute  : Unit = {
    state = OP_TAB(op)
  }

  inline private[this] def Last  : Unit = {
    state = 0
  }

  private def initStates  : Unit = {
    for (s <- states.indices) states(s) =
      s match {
        // Opcode fetch (cycle 0)
        case 0 => () => {
          if (ready) {
            op = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = MODE_TAB(op)
            pageCrossed = false
          }
        }
        // IRQ
        case IRQ_STATE => () => {
          if (ready) {
            mem.read(PC)
            state = IRQ_STATE_2
          }
        }
        case IRQ_STATE_2 => () => {
          if (ready) {
            mem.read(PC)
            state = IRQ_STATE_3
          }
        }
        case IRQ_STATE_3 => () => {
          push((PC >> 8) & 0xFF)
          state = IRQ_STATE_4
        }
        case IRQ_STATE_4 => () => {
          push(PC & 0xFF)
          state = IRQ_STATE_5
        }
        case IRQ_STATE_5 => () => {
          push(SR & ~B_FLAG)
          sei
          state = IRQ_STATE_6
        }
        case IRQ_STATE_6 => () => {
          if (ready) {
            PC = mem.read(0xfffe)
            state = IRQ_STATE_7
          }
        }
        case IRQ_STATE_7 => () => {
          if (ready) {
            PC |= mem.read(0xffff) << 8
            Last
          }
        }
        // NMI
        case NMI_STATE => () => {
          if (ready) {
            mem.read(PC)
            state = NMI_STATE_2
          }
        }
        case NMI_STATE_2 => () => {
          if (ready) {
            mem.read(PC)
            state = NMI_STATE_3
          }
        }
        case NMI_STATE_3 => () => {
          push((PC >> 8) & 0xFF)
          state = NMI_STATE_4
        }
        case NMI_STATE_4 => () => {
          push(PC & 0xFF)
          state = NMI_STATE_5
        }
        case NMI_STATE_5 => () => {
          push(SR & ~B_FLAG)
          sei
          state = NMI_STATE_6
        }
        case NMI_STATE_6 => () => {
          if (ready) {
            PC = mem.read(0xfffa)
            state = NMI_STATE_7
          }
        }
        case NMI_STATE_7 => () => {
          if (ready) {
            PC |= mem.read(0xfffb) << 8
            Last
          }
        }
        // Addressing modes: Fetch effective address, no extra cycles (-> ar)
        case A_ZERO => () => {
          if (ready) {
            ar = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            Execute
          }
        }
        case A_ZEROX => () => {
          if (ready) {
            ar = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = A_ZEROX1
          }
        }
        case A_ZEROX1 => () => {
          if (ready) {
            mem.read(ar)
            ar = (ar + X) & 0xff
            Execute
          }
        }
        case A_ZEROY => () => {
          if (ready) {
            ar = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = A_ZEROY1
          }
        }
        case A_ZEROY1 => () => {
          if (ready) {
            mem.read(ar)
            ar = (ar + Y) & 0xff
            Execute
          }
        }
        case A_ABS => () => {
          if (ready) {
            ar = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = A_ABS1
          }
        }
        case A_ABS1 => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            ar = ar | (data << 8)
            Execute
          }
        }
        case A_ABSX => () => {
          if (ready) {
            ar = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = A_ABSX1
          }
        }
        case A_ABSX1 => () => {
          if (ready) {
            ar2 = mem.read(PC)
            PC = (PC + 1) & 0xFFFF // Note: Some undocumented opcodes rely on the value of ar2
            if (ar + X < 0x100) state = A_ABSX2 else state = A_ABSX3
            ar = (ar + X) & 0xff | (ar2 << 8)
          }
        }
        case A_ABSX2 => () => { // No page crossed
          if (ready) {
            mem.read(ar)
            Execute
          }
        }
        case A_ABSX3 => () => { // Page crossed
          if (ready) {
            mem.read(ar)
            ar = (ar + 0x100) & 0xFFFF
            pageCrossed = true
            Execute
          }
        }
        case A_ABSY => () => {
          if (ready) {
            ar = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = A_ABSY1
          }
        }
        case A_ABSY1 => () => {
          if (ready) {
            ar2 = mem.read(PC)
            PC = (PC + 1) & 0xFFFF // Note: Some undocumented opcodes rely on the value of ar2
            if (ar + Y < 0x100) state = A_ABSY2 else state = A_ABSY3
            ar = (ar + Y) & 0xff | (ar2 << 8)
          }
        }
        case A_ABSY2 => () => { // No page crossed
          if (ready) {
            mem.read(ar)
            Execute
          }
        }
        case A_ABSY3 => () => { // Page crossed
          if (ready) {
            mem.read(ar)
            ar = (ar + 0x100) & 0xFFFF
            pageCrossed = true
            Execute
          }
        }
        case A_INDX => () => {
          if (ready) {
            ar2 = mem.read(PC)
            PC = (PC + 1) & 0xFFFF // Note: Some undocumented opcodes rely on the value of ar2
            state = A_INDX1
          }
        }
        case A_INDX1 => () => {
          if (ready) {
            mem.read(ar2)
            ar2 = (ar2 + X) & 0xff
            state = A_INDX2
          }
        }
        case A_INDX2 => () => {
          if (ready) {
            ar = mem.read(ar2)
            state = A_INDX3
          }
        }
        case A_INDX3 => () => {
          if (ready) {
            data = mem.read((ar2 + 1) & 0xff)
            ar = ar | (data << 8)
            Execute
          }
        }
        case A_INDY => () => {
          if (ready) {
            ar2 = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = A_INDY1
          }
        }
        case A_INDY1 => () => {
          if (ready) {
            ar = mem.read(ar2)
            state = A_INDY2
          }
        }
        case A_INDY2 => () => {
          if (ready) {
            ar2 = mem.read((ar2 + 1) & 0xff) // Note: Some undocumented opcodes rely on the value of ar2
            if (ar + Y < 0x100) state = A_INDY3 else state = A_INDY4
            ar = (ar + Y) & 0xff | (ar2 << 8)
          }
        }
        case A_INDY3 => () => { // No page crossed
          if (ready) {
            mem.read(ar)
            Execute
          }
        }
        case A_INDY4 => () => { // Page crossed
          if (ready) {
            mem.read(ar)
            ar = (ar + 0x100) & 0xFFFF
            pageCrossed = true
            Execute
          }
        }
        // Addressing modes: Fetch effective address, extra cycle on page crossing (-> ar)
        case AE_ABSX => () => {
          if (ready) {
            ar = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = AE_ABSX1
          }
        }
        case AE_ABSX1 => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            if (ar + X < 0x100) {
              ar = (ar + X) & 0xff | (data << 8)
              Execute
            } else {
              ar = (ar + X) & 0xff | (data << 8)
              state = AE_ABSX2
            }
          }
        }
        case AE_ABSX2 => () => { // Page crossed
          if (ready) {
            mem.read(ar)
            ar = (ar + 0x100) & 0xFFFF
            pageCrossed = true
            Execute
          }
        }
        case AE_ABSY => () => {
          if (ready) {
            ar = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = AE_ABSY1
          }
        }
        case AE_ABSY1 => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            if (ar + Y < 0x100) {
              ar = (ar + Y) & 0xff | (data << 8)
              Execute
            } else {
              ar = (ar + Y) & 0xff | (data << 8)
              state = AE_ABSY2
            }
          }
        }
        case AE_ABSY2 => () => { // Page crossed
          if (ready) {
            mem.read(ar)
            ar = (ar + 0x100) & 0xFFFF
            pageCrossed = true
            Execute
          }
        }
        case AE_INDY => () => {
          if (ready) {
            ar2 = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = AE_INDY1
          }
        }
        case AE_INDY1 => () => {
          if (ready) {
            ar = mem.read(ar2)
            state = AE_INDY2
          }
        }
        case AE_INDY2 => () => {
          if (ready) {
            data = mem.read((ar2 + 1) & 0xff)
            if (ar + Y < 0x100) {
              ar = (ar + Y) & 0xff | (data << 8)
              Execute
            } else {
              ar = (ar + Y) & 0xff | (data << 8)
              state = AE_INDY3
            }
          }
        }
        case AE_INDY3 => () => { // Page crossed
          if (ready) {
            mem.read(ar)
            ar = (ar + 0x100) & 0xFFFF
            pageCrossed = true
            Execute
          }
        }
        // Addressing modes: Read operand, write it back, no extra cycles (-> ar, rdbuf)
        case M_ZERO => () => {
          if (ready) {
            ar = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            DoRMW
          }
        }
        case M_ZEROX => () => {
          if (ready) {
            ar = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = M_ZEROX1
          }
        }
        case M_ZEROX1 => () => {
          if (ready) {
            mem.read(ar)
            ar = (ar + X) & 0xff
            DoRMW
          }
        }
        case M_ZEROY => () => {
          if (ready) {
            ar = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = M_ZEROY1
          }
        }
        case M_ZEROY1 => () => {
          if (ready) {
            mem.read(ar)
            ar = (ar + Y) & 0xff
            DoRMW
          }
        }
        case M_ABS => () => {
          if (ready) {
            ar = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = M_ABS1
          }
        }
        case M_ABS1 => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            ar = ar | (data << 8)
            DoRMW
          }
        }
        case M_ABSX => () => {
          if (ready) {
            ar = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = M_ABSX1
          }
        }
        case M_ABSX1 => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            if (ar + X < 0x100) state = M_ABSX2 else state = M_ABSX3
            ar = (ar + X) & 0xff | (data << 8)
          }
        }
        case M_ABSX2 => () => { // No page crossed
          if (ready) {
            mem.read(ar)
            DoRMW
          }
        }
        case M_ABSX3 => () => { // Page crossed
          if (ready) {
            mem.read(ar)
            ar = (ar + 0x100) & 0xFFFF
            pageCrossed = true
            DoRMW
          }
        }
        case M_ABSY => () => {
          if (ready) {
            ar = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = M_ABSY1
          }
        }
        case M_ABSY1 => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            if (ar + Y < 0x100) state = M_ABSY2 else state = M_ABSY3
            ar = (ar + Y) & 0xff | (data << 8)
          }
        }
        case M_ABSY2 => () => { // No page crossed
          if (ready) {
            mem.read(ar)
            DoRMW
          }
        }
        case M_ABSY3 => () => { // Page crossed
          if (ready) {
            mem.read(ar)
            ar = (ar + 0x100) & 0xFFFF
            pageCrossed = true
            DoRMW
          }
        }
        case M_INDX => () => {
          if (ready) {
            ar2 = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = M_INDX1
          }
        }
        case M_INDX1 => () => {
          if (ready) {
            mem.read(ar2)
            ar2 = (ar2 + X) & 0xff
            state = M_INDX2
          }
        }
        case M_INDX2 => () => {
          if (ready) {
            ar = mem.read(ar2)
            state = M_INDX3
          }
        }
        case M_INDX3 => () => {
          if (ready) {
            data = mem.read((ar2 + 1) & 0xff)
            ar = ar | (data << 8)
            DoRMW
          }
        }
        case M_INDY => () => {
          if (ready) {
            ar2 = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = M_INDY1
          }
        }
        case M_INDY1 => () => {
          if (ready) {
            ar = mem.read(ar2)
            state = M_INDY2
          }
        }
        case M_INDY2 => () => {
          if (ready) {
            data = mem.read((ar2 + 1) & 0xff)
            if (ar + Y < 0x100) state = M_INDY3 else state = M_INDY4
            ar = (ar + Y) & 0xff | (data << 8)
          }
        }
        case M_INDY3 => () => { // No page crossed
          if (ready) {
            mem.read(ar)
            DoRMW
          }
        }
        case M_INDY4 => () => { // Page crossed
          if (ready) {
            mem.read(ar)
            ar = (ar + 0x100) & 0xFFFF
            pageCrossed = true
            DoRMW
          }
        }
        case RMW_DO_IT => () => {
          if (ready) {
            rdbuf = mem.read(ar)
            state = RMW_DO_IT1
          }
        }
        case RMW_DO_IT1 => () => {
          if (!dma) mem.write(ar, rdbuf)
          Execute
        }
        // ------------------ OPERATIONS -------------------------------
        // Load group
        case O_LDA => () => {
          if (ready) {
            data = mem.read(ar)
            A = data
            set_nz(A)
            Last
          }
        }
        case O_LDA_I => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            A = data
            set_nz(A)
            Last
          }
        }
        case O_LDX => () => {
          if (ready) {
            data = mem.read(ar)
            X = data
            set_nz(X)
            Last
          }
        }
        case O_LDX_I => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            X = data
            set_nz(X)
            Last
          }
        }
        case O_LDY => () => {
          if (ready) {
            data = mem.read(ar)
            Y = data
            set_nz(Y)
            Last
          }
        }
        case O_LDY_I => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            Y = data
            set_nz(Y)
            Last
          }
        }
        // Store group
        case O_STA => () => {
          if (!dma) mem.write(ar, A)
          Last
        }
        case O_STX => () => {
          if (!dma) mem.write(ar, X)
          Last
        }
        case O_STY => () => {
          if (!dma) mem.write(ar, Y)
          Last
        }
        // Transfer group
        case O_TAX => () => {
          if (ready) {
            mem.read(PC)
            X = A
            set_nz(X)
            Last
          }
        }
        case O_TXA => () => {
          if (ready) {
            mem.read(PC)
            A = X
            set_nz(A)
            Last
          }
        }
        case O_TAY => () => {
          if (ready) {
            mem.read(PC)
            Y = A
            set_nz(Y)
            Last
          }
        }
        case O_TYA => () => {
          if (ready) {
            mem.read(PC)
            A = Y
            set_nz(A)
            Last
          }
        }
        case O_TSX => () => {
          if (ready) {
            mem.read(PC)
            X = SP
            set_nz(X)
            Last
          }
        }
        case O_TXS => () => {
          if (ready) {
            mem.read(PC)
            SP = X
            Last
          }
        }
        // Arithmetic group
        case O_ADC => () => {
          if (ready) {
            data = mem.read(ar)
            do_adc(data)
            Last
          }
        }
        case O_ADC_I => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            do_adc(data)
            Last
          }
        }
        case O_SBC => () => {
          if (ready) {
            data = mem.read(ar)
            do_sbc(data)
            Last
          }
        }
        case O_SBC_I => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            do_sbc(data)
            Last
          }
        }
        // Increment/decrement group
        case O_INX => () => {
          if (ready) {
            mem.read(PC)
            X = (X + 1) & 0xFF
            set_nz(X)
            Last
          }
        }
        case O_DEX => () => {
          if (ready) {
            mem.read(PC)
            X = (X - 1) & 0xFF
            set_nz(X)
            Last
          }
        }
        case O_INY => () => {
          if (ready) {
            mem.read(PC)
            Y = (Y + 1) & 0xFF
            set_nz(Y)
            Last
          }
        }
        case O_DEY => () => {
          if (ready) {
            mem.read(PC)
            Y = (Y - 1) & 0xFF
            set_nz(Y)
            Last
          }
        }
        case O_INC => () => {
          rdbuf = (rdbuf + 1) & 0xFF
          set_nz(rdbuf)
          if (!dma) mem.write(ar, rdbuf)
          Last
        }
        case O_DEC => () => {
          rdbuf = (rdbuf - 1) & 0xFF
          set_nz(rdbuf)
          if (!dma) mem.write(ar, rdbuf)
          Last
        }
        // Logic group
        case O_AND => () => {
          if (ready) {
            data = mem.read(ar)
            A &= data
            set_nz(A)
            Last
          }
        }
        case O_AND_I => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            A &= data
            set_nz(A)
            Last
          }
        }
        case O_ORA => () => {
          if (ready) {
            data = mem.read(ar)
            A |= data
            set_nz(A)
            Last
          }
        }
        case O_ORA_I => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            A |= data
            set_nz(A)
            Last
          }
        }
        case O_EOR => () => {
          if (ready) {
            data = mem.read(ar)
            A ^= data
            set_nz(A)
            Last
          }
        }
        case O_EOR_I => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            A ^= data
            set_nz(A)
            Last
          }
        }
        // Compare group
        case O_CMP => () => {
          if (ready) {
            data = mem.read(ar)
            ar = A - data
            set_nz(ar)
            if (ar >= 0) sec else clc
            Last
          }
        }
        case O_CMP_I => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            ar = A - data
            set_nz(ar)
            if (ar >= 0) sec else clc
            Last
          }
        }
        case O_CPX => () => {
          if (ready) {
            data = mem.read(ar)
            ar = X - data
            set_nz(ar)
            if (ar >= 0) sec else clc
            Last
          }
        }
        case O_CPX_I => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            ar = X - data
            set_nz(ar)
            if (ar >= 0) sec else clc
            Last
          }
        }
        case O_CPY => () => {
          if (ready) {
            data = mem.read(ar)
            ar = Y - data
            set_nz(ar)
            if (ar >= 0) sec else clc
            Last
          }
        }
        case O_CPY_I => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            ar = Y - data
            set_nz(ar)
            if (ar >= 0) sec else clc
            Last
          }
        }
        // Bit-test group
        case O_BIT => () => {
          if (ready) {
            data = mem.read(ar)
            if (data >= 0x80) sen else cln
            if ((data & V_FLAG) == V_FLAG) sev else clv
            if ((A & data) == 0) sez else clz
            Last
          }
        }
        // Shift/rotate group
        case O_ASL => () => {
          if ((rdbuf & N_FLAG) == N_FLAG) sec else clc
          rdbuf = (rdbuf << 1) & 0xFF
          if (!dma) mem.write(ar, rdbuf)
          set_nz(rdbuf)
          Last
        }
        case O_ASL_A => () => {
          if (ready) {
            mem.read(PC)
            if ((A & N_FLAG) == N_FLAG) sec else clc
            A = (A << 1) & 0xFF
            set_nz(A)
            Last
          }
        }
        case O_LSR => () => {
          if ((rdbuf & 0x01) == 0x01) sec else clc
          rdbuf = (rdbuf >> 1) & 0xFF
          if (!dma) mem.write(ar, rdbuf)
          set_nz(rdbuf)
          Last
        }
        case O_LSR_A => () => {
          if (ready) {
            mem.read(PC)
            if ((A & 0x01) == 0x01) sec else clc
            A = (A >> 1) & 0xFF
            set_nz(A)
            Last
          }
        }
        case O_ROL => () => {
          val oldC = if (isCarry) 1 else 0
          if ((rdbuf & N_FLAG) == N_FLAG) sec else clc
          rdbuf = ((rdbuf << 1) & 0xff) | oldC
          set_nz(rdbuf)
          if (!dma) mem.write(ar, rdbuf)
          Last
        }
        case O_ROL_A => () => {
          if (ready) {
            mem.read(PC)
            val oldC = if (isCarry) 1 else 0
            if ((A & N_FLAG) == N_FLAG) sec else clc
            A = ((A << 1) & 0xff) | oldC
            set_nz(A)
            Last
          }
        }
        case O_ROR => () => {
          val oldC = if (isCarry) 0x80 else 0
          if ((rdbuf & 1) == 1) sec else clc
          rdbuf = ((rdbuf >> 1) & 0xff) | oldC
          set_nz(rdbuf)
          if (!dma) mem.write(ar, rdbuf)
          Last
        }
        case O_ROR_A => () => {
          if (ready) {
            mem.read(PC)
            val oldC = if (isCarry) 0x80 else 0
            if ((A & 1) == 1) sec else clc
            A = ((A >> 1) & 0xff) | oldC
            set_nz(A)
            Last
          }
        }
        // Stack group
        case O_PHA => () => {
          if (ready) {
            mem.read(PC)
            state = O_PHA1
          }
        }
        case O_PHA1 => () => {
          //push(A)
          if (!dma) mem.write(SP | 0x100, A)
          SP = (SP - 1) & 0xFF
          Last
        }
        case O_PLA => () => {
          if (ready) {
            mem.read(PC)
            state = O_PLA1
          }
        }
        case O_PLA1 => () => {
          if (ready) {
            mem.read(SP | 0x100)
            SP = (SP + 1) & 0xFF
            state = O_PLA2
          }
        }
        case O_PLA2 => () => {
          if (ready) {
            A = mem.read(SP | 0x100)
            set_nz(A)
            Last
          }
        }
        case O_PHP => () => {
          if (ready) {
            mem.read(PC)
            state = O_PHP1
          }
        }
        case O_PHP1 => () => {
          val sr = SR | B_FLAG
          push(sr)
          Last
        }
        case O_PLP => () => {
          if (ready) {
            mem.read(PC)
            state = O_PLP1
          }
        }
        case O_PLP1 => () => {
          if (ready) {
            mem.read(SP | 0x100)
            SP = (SP + 1) & 0xFF
            state = O_PLP2
          }
        }
        case O_PLP2 => () => {
          if (ready) {
            data = mem.read(SP | 0x100)
            SR = (data & ~B_FLAG) | (SR & B_FLAG)
            //delay1CycleIRQCheck = true
            Last
          }
        }
        // Jump/branch group
        case O_JMP => () => {
          if (ready) {
            ar = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = O_JMP1
          }
        }
        case O_JMP1 => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (data << 8) | ar
            Last
          }
        }
        case O_JMP_I => () => {
          if (ready) {
            PC = mem.read(ar)
            state = O_JMP_I1
          }
        }
        case O_JMP_I1 => () => {
          if (ready) {
            data = mem.read((ar + 1) & 0xff | ar & 0xff00)
            PC |= data << 8
            Last
          }
        }
        case O_JSR => () => {
          if (ready) {
            ar = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = O_JSR1
          }
        }
        case O_JSR1 => () => {
          if (ready) {
            mem.read(SP | 0x100)
            state = O_JSR2
          }
        }
        case O_JSR2 => () => {
          if (!dma) mem.write(SP | 0x100, (PC >> 8) & 0xFF)
          SP = (SP - 1) & 0xFF
          state = O_JSR3
        }
        case O_JSR3 => () => {
          if (!dma) mem.write(SP | 0x100, PC & 0xFF)
          SP = (SP - 1) & 0xFF
          state = O_JSR4
        }
        case O_JSR4 => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            PC = ar | (data << 8)
            Last
          }
        }
        case O_RTS => () => {
          if (ready) {
            mem.read(PC)
            state = O_RTS1
          }
        }
        case O_RTS1 => () => {
          if (ready) {
            mem.read(SP | 0x100)
            SP = (SP + 1) & 0xFF
            state = O_RTS2
          }
        }
        case O_RTS2 => () => {
          if (ready) {
            PC = mem.read(SP | 0x100)
            SP = (SP + 1) & 0xFF
            state = O_RTS3
          }
        }
        case O_RTS3 => () => {
          if (ready) {
            data = mem.read(SP | 0x100)
            PC |= data << 8
            state = O_RTS4
          }
        }
        case O_RTS4 => () => {
          if (ready) {
            mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            Last
          }
        }
        case O_RTI => () => {
          if (ready) {
            mem.read(PC)
            state = O_RTI1
          }
        }
        case O_RTI1 => () => {
          if (ready) {
            mem.read(SP | 0x100)
            SP = (SP + 1) & 0xFF
            state = O_RTI2
          }
        }
        case O_RTI2 => () => {
          if (ready) {
            data = mem.read(SP | 0x100)
            SR = (data & ~B_FLAG) | (SR & B_FLAG)
            if (irqLow && !isInterrupt) forceIRQNow = true
            SP = (SP + 1) & 0xFF
            state = O_RTI3
          }
        }
        case O_RTI3 => () => {
          if (ready) {
            PC = mem.read(SP | 0x100)
            SP = (SP + 1) & 0xFF
            state = O_RTI4
          }
        }
        case O_RTI4 => () => {
          if (ready) {
            data = mem.read(SP | 0x100)
            PC |= data << 8
            Last
          }
        }
        case O_BRK => () => {
          if (ready) {
            mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            state = O_BRK1
          }
        }
        case O_BRK1 => () => {
          if (!dma) mem.write(SP | 0x100, PC >> 8)
          SP = (SP - 1) & 0xFF
          state = O_BRK2
        }
        case O_BRK2 => () => {
          if (!dma) mem.write(SP | 0x100, PC & 0xFF)
          SP = (SP - 1) & 0xFF
          state = O_BRK3
        }
        case O_BRK3 => () => {
          push(SR | B_FLAG)
          sei
          // CHECK NMI
          if (nmiOnNegativeEdge) {
            nmiOnNegativeEdge = false
            state = NMI_STATE_6
          }
          else state = O_BRK4
        }
        case O_BRK4 => () => {
          if (ready) {
            irqFirstCycle += 1
            PC = mem.read(if (!nmiOnNegativeEdge) 0xfffe else 0xfffa)
            state = O_BRK5
          }
        }
        case O_BRK5 => () => {
          if (ready) {
            data = mem.read(if (!nmiOnNegativeEdge) 0xffff else 0xfffb)
            if (nmiOnNegativeEdge) nmiOnNegativeEdge = false
            PC |= data << 8
            Last
          }
        }
        case O_BCS => () => {
          branch(isCarry)
        }
        case O_BCC => () => {
          branch(!isCarry)
        }
        case O_BEQ => () => {
          branch(isZero)
        }
        case O_BNE => () => {
          branch(!isZero)
        }
        case O_BVS => () => {
          branch(isOverflow)
        }
        case O_BVC => () => {
          branch(!isOverflow)
        }
        case O_BMI => () => {
          branch(isNegative)
        }
        case O_BPL => () => {
          branch(!isNegative)
        }
        case O_BRANCH_NP => () => { // No page crossed
          if (ready) {
            irqFirstCycle += 1
            nmiFirstCycle += 1
            mem.read(PC)
            PC = ar
            Last
          }
        }
        case O_BRANCH_BP => () => { // Page crossed, branch backwards
          if (ready) {
            mem.read(PC)
            PC = ar
            state = O_BRANCH_BP1
            pageCrossed = true
          }
        }
        case O_BRANCH_BP1 => () => {
          if (ready) {
            mem.read((PC + 0x100) & 0xFFFF)
            Last
          }
        }
        case O_BRANCH_FP => () => { // Page crossed, branch forwards
          if (ready) {
            mem.read(PC)
            PC = ar
            state = O_BRANCH_FP1
            pageCrossed = true
          }
        }
        case O_BRANCH_FP1 => () => {
          if (ready) {
            mem.read((PC - 0x100) & 0xFFFF)
            Last
          }
        }
        // Flag group
        case O_SEC => () => {
          if (ready) {
            mem.read(PC)
            sec
            Last
          }
        }
        case O_CLC => () => {
          if (ready) {
            mem.read(PC)
            clc
            Last
          }
        }
        case O_SED => () => {
          if (ready) {
            mem.read(PC)
            sed
            Last
          }
        }
        case O_CLD => () => {
          if (ready) {
            mem.read(PC)
            cld
            Last
          }
        }
        case O_SEI => () => {
          if (ready) {
            mem.read(PC)
            prevIClearedFlag = !isInterrupt
            sei
            Last
          }
        }
        case O_CLI => () => {
          if (ready) {
            mem.read(PC)
            if (irqLow && isInterrupt) delay1CycleIRQCheck = true
            cli
            Last
          }
        }
        case O_CLV => () => {
          if (ready) {
            mem.read(PC)
            clv
            Last
          }
        }
        // NOP group
        case O_NOP => () => {
          if (ready) {
            mem.read(PC)
            Last
          }
        }
        // Undocumented
        // NOP group
        case O_NOP_I => () => {
          if (ready) {
            mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            Last
          }
        }
        case O_NOP_A => () => {
          if (ready) {
            mem.read(ar)
            Last
          }
        }
        // Load A/X group
        case O_LAX => () => {
          if (ready) {
            data = mem.read(ar)
            A = data
            X = data
            set_nz(A)
            Last
          }
        }
        // Store A/X group
        case O_SAX => () => {
          if (!dma) mem.write(ar, A & X)
          Last
        }
        // ASL/ORA group
        case O_SLO => () => {
          if ((rdbuf & 0x80) > 0) sec else clc
          rdbuf = (rdbuf << 1) & 0xFF
          if (!dma) mem.write(ar, rdbuf)
          A |= rdbuf
          set_nz(A)
          Last
        }
        // ROL/AND group
        case O_RLA => () => {
          val tmp = (rdbuf & 0x80) > 0
          rdbuf = if (isCarry) (rdbuf << 1) | 0x01 else rdbuf << 1
          if (tmp) sec else clc
          if (!dma) mem.write(ar, rdbuf)
          A &= rdbuf
          set_nz(A)
          Last
        }
        // LSR/EOR group
        case O_SRE => () => {
          if ((rdbuf & 0x01) > 0) sec else clc
          rdbuf >>= 1
          if (!dma) mem.write(ar, rdbuf)
          A ^= rdbuf
          set_nz(A)
          Last
        }
        // ROR/ADC group
        case O_RRA => () => {
          val tmp = (rdbuf & 0x01) > 0
          rdbuf = if (isCarry) (rdbuf >> 1) | 0x80 else rdbuf >> 1
          if (tmp) sec else clc
          if (!dma) mem.write(ar, rdbuf)
          do_adc(rdbuf)
          Last
        }
        // DEC/CMP group
        case O_DCP => () => {
          rdbuf = (rdbuf - 1) & 0xFF
          if (!dma) mem.write(ar, rdbuf)
          ar = A - rdbuf
          set_nz(ar)
          if (ar >= 0) sec else clc
          Last
        }
        // INC/SBC group
        case O_ISB => () => {
          rdbuf = (rdbuf + 1) & 0xFF
          if (!dma) mem.write(ar, rdbuf)
          do_sbc(rdbuf)
          Last
        }
        // Complex functions
        case O_ANC_I => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            A &= data
            set_nz(A)
            if (isNegative) sec else clc
            Last
          }
        }
        case O_ASR_I => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            A &= data
            if ((A & 0x01) > 0) sec else clc
            A >>= 1
            set_nz(A)
            Last
          }
        }
        case O_ARR_I => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            var tmp = A & data
            if (isDecimal) {
              var tmp_2 = tmp
              tmp_2 |= (if (isCarry) 1 << 8 else 0)
              tmp_2 >>= 1
              if (isCarry) sen else cln
              if (tmp_2 == 0) sez else clz
              if (((tmp_2 ^ tmp) & 0x40) > 0) sev else clv
              if (((tmp & 0xf) + (tmp & 0x1)) > 0x5) tmp_2 = (tmp_2 & 0xf0) | ((tmp_2 + 0x6) & 0xf)
              if (((tmp & 0xf0) + (tmp & 0x10)) > 0x50) {
                tmp_2 = (tmp_2 & 0x0f) | ((tmp_2 + 0x60) & 0xf0)
                sec
              } else clc
              A = tmp_2 & 0xFF
            }
            else {
              tmp |= (if (isCarry) 1 << 8 else 0)
              tmp >>= 1
              set_nz(tmp)
              if ((tmp & 0x40) > 0) sec else clc
              if (((tmp & 0x40) ^ ((tmp & 0x20) << 1)) > 0) sev else clv
              A = tmp & 0xFF
            }
            Last
          }
        }
        case O_ANE_I => () => {
          if (ready) {
            val const = if ((readyCycles & 4) == 0) 0xEE else 0xEF
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            A = (A | const) & X & data
            set_nz(A)
            Last
          }
        }
        case O_LXA_I => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            //val const = 0xEE
            //A = (A | const) & data
            A = data
            X = A
            set_nz(A)
            Last
          }
        }
        case O_SBX_I => () => {
          if (ready) {
            data = mem.read(PC)
            PC = (PC + 1) & 0xFFFF
            ar = (X & A) - data
            X = ar & 0xFF
            set_nz(X)
            if (ar >= 0) sec else clc
            Last
          }
        }
        case O_LAS => () => {
          if (ready) {
            data = mem.read(ar)
            X = data & SP
            SP = X
            A = X
            set_nz(A)
            Last
          }
        }
        case O_SHS => () => { // ar2 contains the high byte of the operand address
          SP = A & X
          val value = if ((readyCycles & 4) == 0) SP else (ar2 + 1) & SP
          val target = if (!pageCrossed) ar else (ar & 0x00FF) | (value << 8) & (ar & 0xFF00)
          if (!dma) mem.write(target,value)
          Last
        }
        case O_SHY => () => { // ar2 contains the high byte of the operand address
          val value = if ((readyCycles & 4) == 0) Y else Y & (ar2 + 1)
          val target = if (!pageCrossed) ar else (ar & 0x00FF) | (value << 8) & (ar & 0xFF00)
          if (!dma) mem.write(target,value)
          Last
        }
        case O_SHX => () => { // ar2 contains the high byte of the operand address
          val value = if ((readyCycles & 4) == 0) X else X & (ar2 + 1)
          val target = if (!pageCrossed) ar else (ar & 0x00FF) | (value << 8) & (ar & 0xFF00)
          if (!dma) mem.write(target,value)
          Last
        }
        case O_SHA => () => { // ar2 contains the high byte of the operand address
          val value = if ((readyCycles & 4) == 0) A & X else A & X & (ar2 + 1)
          val target = if (!pageCrossed) ar else (ar & 0x00FF) | (value << 8) & (ar & 0xFF00)
          if (!dma) mem.write(target, value)
          Last
        }
        case O_JAM => () => {
          // HALT CPU
        }
        case 1 => () => {
          state = O_JAM
          PC -= 1
          throw new CPU65xx.CPUJammedException(id, CURRENT_OP_PC)
        }
        case RESET => () => {
          if (ready) {
            PC = word(0xfffc, mem)
            state = 0
            Log.info(s"$componentID/$id RESET to ${hex4(PC)}")
          }
        }
        case s => () => {
          println("Check CPU6510_CE states: " + s)
        }
        //case _ => throw new IllegalArgumentException("Bad state " + state + " at PC=" + Integer.toHexString(PC))
      }
  }

  inline private[this] def branch(flag: Boolean) : Unit = {
    if (ready) {
      data = mem.read(PC)
      PC = (PC + 1) & 0xFFFF
      if (flag) {
        ar = (PC + data.asInstanceOf[Byte]) & 0xFFFF
        if ((ar >> 8) != (PC >> 8)) {
          if ((data & 0x80) > 0) state = O_BRANCH_BP else state = O_BRANCH_FP
        } else state = O_BRANCH_NP
      } else state = 0
    }
  }

  inline private[this] def do_adc(data: Int) : Unit = {
    val C = if (isCarry) 1 else 0
    var res = A + data + C
    if ((res & 0xFF) == 0) sez else clz

    if (isDecimal) {
      res = (A & 0x0f) + (data & 0x0f) + C
      if( res > 0x09 ) res += 0x06
      val c = if (res > 0x0f) 1 else 0
      res = (A & 0xf0) + (data & 0xf0) + (c << 4) + (res & 0x0f)
      if ((res & 0x80) > 0) sen else cln
      if ((((A ^ data) & 0x80) == 0) && (((A ^ res) & 0x80) != 0)) sev else clv
      if( res > 0x9f ) res += 0x60
    }
    else {
      if ((((A ^ data) & 0x80) == 0) && (((A ^ res) & 0x80) != 0)) sev else clv
      if ((res & 0x80) > 0) sen else cln
    }
    if (res >= 0x100) sec else clc
    A = res & 0xFF
  }

  inline private[this] def do_sbc(data: Int) : Unit = {
    val oldC = if (isCarry) 0 else -1
    val dataInv = ~data & 0xFF
    var res = A + dataInv + (if (isCarry) 1 else 0)
    if ((res & 0xFF) == 0) sez else clz
    if (res >= 0x100) sec else clc
    if ((res & 0x80) > 0) sen else cln
    if ((((A ^ dataInv) & 0x80) == 0) && (((A ^ res) & 0x80) != 0)) sev else clv
    if (isDecimal) {
      var AL = (A & 0x0f) - (data & 0x0f) + oldC
      if (AL < 0) AL = ((AL - 0x06) & 0x0F) - 0x10
      var res2 = (A & 0xf0) - (data & 0xf0) + AL
      if (res2 < 0) res2 -= 0x60
      res = res2
    }
    A = res & 0xFF
  }

  def init = {
    initStates
    hardReset
  }

  override def hardReset: Unit = {
    irqLow = false
    nmiLow = false
    nmiOnNegativeEdge = false
    state = RESET
    dma = false
    ready = true
    delay1CycleIRQCheck = false
    forceIRQNow = false
    prevIClearedFlag = false
    pageCrossed = false
    readyCycles = 0
    A = 0
    X = 0
    Y = 0
    SR = 0
    SP = 0xFD
    sei
    Log.info(s"CPU hard reset! PC = ${hex4(PC)}")
  }

  override def reset  : Unit = {
    irqLow = false
    nmiLow = false
    nmiOnNegativeEdge = false
    state = RESET
    dma = false
    ready = true
    delay1CycleIRQCheck = false
    forceIRQNow = false
    prevIClearedFlag = false
    pageCrossed = false
    readyCycles = 0
    sei
    SP = (SP - 3) & 0xFF
    Log.info(s"CPU reset! PC = ${hex4(PC)}")
  }

  def disassemble(mem: Memory, address: Int) = {
    val dinfo = CPU65xx.disassemble(mem, address)
    (dinfo.toString, dinfo.len)
  }

  final def clock()  : Unit = {
    readyCycles = readyCycles << 1 | (if (ready) 1 else 0)

    if (breakType != null && state == 0 && breakType.isBreak(PC, false, false)) {
      tracing = true
      breakCallBack(CpuStepInfo(PC,toString))
    }

    // check interrupts
    if (nmiOnNegativeEdge && state == 0 && clk.currentCycles - nmiFirstCycle >= 2) {
      nmiOnNegativeEdge = false
      state = NMI_STATE
      if (breakType != null && breakType.isBreak(PC, false, true)) {
        tracing = true
        breakCallBack(CpuStepInfo(PC,toString))
        Log.debug("NMI Break")
      }
    }
    else if (state == 0 && ((irqLow && (!isInterrupt || prevIClearedFlag)  && clk.currentCycles - irqFirstCycle >= 2) || forceIRQNow)) {
      if (!delay1CycleIRQCheck) {
        forceIRQNow = false
        state = IRQ_STATE
        if (breakType != null && breakType.isBreak(PC, true, false)) {
          tracing = true
          breakCallBack(CpuStepInfo(PC,toString))
          Log.debug("IRQ Break")
        }
      }
    }
    else {
      if (state == 0) {
        instructionCycle = 0
        tracingCyclePC = PC
        CURRENT_OP_PC = PC
      }
      else instructionCycle += 1

      val tracingNow = tracing && (state == 0 || state == O_JAM || tracingCycleMode)
      if (tracingNow) Log.debug(formatDebug)
      if (tracingOnFile && (state == 0 || state == O_JAM)) tracingFile.println(formatDebug)

      if (tracingNow) {
        stepCallBack(CpuStepInfo(PC,toString))
        syncObject.synchronized {
          syncObject.wait()
        }
      }
    }
    delay1CycleIRQCheck = false
    prevIClearedFlag = false

    try {
      states(state)()
    }
    catch {
      case _:CPUPostponeReadException =>
        // the caller must have care to set ready line to stop CPU
    }
  }

  override def getMemory: Memory = mem
  override def setMemory(m: Memory): Unit = this.mem = m
  override def getCurrentOpCode: Int = op

  def isFetchingInstruction: Boolean = state == 0

  protected def formatDebug = s"${CPU65xx.disassemble(mem, if (tracingCycleMode) tracingCyclePC else PC).toString} ${if (tracingCycleMode) s"\t-- C$instructionCycle/${state.toHexString.toUpperCase}" else ""} ${if (state >= IRQ_STATE && state <= NMI_STATE_7) s"IRQ" else ""} ${if (dma) " [DMA]" else ""}"

  // state
  override protected def saveState(out: ObjectOutputStream) : Unit = {
    out.writeBoolean(dma)
    out.writeBoolean(ready)
    out.writeInt(PC)
    out.writeInt(SP)
    out.writeInt(A)
    out.writeInt(X)
    out.writeInt(Y)
    out.writeInt(SREG)
    out.writeBoolean(nmiOnNegativeEdge)
    out.writeBoolean(irqLow)
    out.writeBoolean(nmiLow)
    out.writeLong(irqFirstCycle)
    out.writeLong(nmiFirstCycle)
    out.writeInt(op)
    out.writeInt(state)
    out.writeInt(ar)
    out.writeInt(ar2)
    out.writeInt(data)
    out.writeInt(rdbuf)
    out.writeBoolean(forceIRQNow)
    out.writeBoolean(delay1CycleIRQCheck)
    out.writeBoolean(prevIClearedFlag)
    out.writeInt(readyCycles)
  }

  override protected def loadState(in: ObjectInputStream) : Unit = {
    dma = in.readBoolean
    ready = in.readBoolean
    PC = in.readInt
    SP = in.readInt
    A = in.readInt
    X = in.readInt
    Y = in.readInt
    SREG = in.readInt
    nmiOnNegativeEdge = in.readBoolean
    irqLow = in.readBoolean
    nmiLow = in.readBoolean
    irqFirstCycle = in.readLong
    nmiFirstCycle = in.readLong
    op = in.readInt
    state = in.readInt
    ar = in.readInt
    ar2 = in.readInt
    data = in.readInt
    rdbuf = in.readInt
    forceIRQNow = in.readBoolean
    delay1CycleIRQCheck = in.readBoolean
    prevIClearedFlag = in.readBoolean
    readyCycles = in.readInt
  }
}