<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › include › asm › hd64461.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>hd64461.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_SH_HD64461</span>
<span class="cp">#define __ASM_SH_HD64461</span>
<span class="cm">/*</span>
<span class="cm"> *	Copyright (C) 2007 Kristoffer Ericson &lt;Kristoffer.Ericson@gmail.com&gt;</span>
<span class="cm"> *	Copyright (C) 2004 Paul Mundt</span>
<span class="cm"> *	Copyright (C) 2000 YAEGASHI Takeshi</span>
<span class="cm"> *</span>
<span class="cm"> *		Hitachi HD64461 companion chip support</span>
<span class="cm"> *	(please note manual reference 0x10000000 = 0xb0000000)</span>
<span class="cm"> */</span>

<span class="cm">/* Constants for PCMCIA mappings */</span>
<span class="cp">#define	HD64461_PCC_WINDOW	0x01000000</span>

<span class="cm">/* Area 6 - Slot 0 - memory and/or IO card */</span>
<span class="cp">#define HD64461_IOBASE		0xb0000000</span>
<span class="cp">#define HD64461_IO_OFFSET(x)	(HD64461_IOBASE + (x))</span>
<span class="cp">#define	HD64461_PCC0_BASE	HD64461_IO_OFFSET(0x8000000)</span>
<span class="cp">#define	HD64461_PCC0_ATTR	(HD64461_PCC0_BASE)				</span><span class="cm">/* 0xb80000000 */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCC0_COMM	(HD64461_PCC0_BASE+HD64461_PCC_WINDOW)		</span><span class="cm">/* 0xb90000000 */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCC0_IO		(HD64461_PCC0_BASE+2*HD64461_PCC_WINDOW)	</span><span class="cm">/* 0xba0000000 */</span><span class="cp"></span>

<span class="cm">/* Area 5 - Slot 1 - memory card only */</span>
<span class="cp">#define	HD64461_PCC1_BASE	HD64461_IO_OFFSET(0x4000000)</span>
<span class="cp">#define	HD64461_PCC1_ATTR	(HD64461_PCC1_BASE)				</span><span class="cm">/* 0xb4000000 */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCC1_COMM	(HD64461_PCC1_BASE+HD64461_PCC_WINDOW)		</span><span class="cm">/* 0xb5000000 */</span><span class="cp"></span>

<span class="cm">/* Standby Control Register for HD64461 */</span>
<span class="cp">#define	HD64461_STBCR			HD64461_IO_OFFSET(0x00000000)</span>
<span class="cp">#define	HD64461_STBCR_CKIO_STBY		0x2000</span>
<span class="cp">#define	HD64461_STBCR_SAFECKE_IST	0x1000</span>
<span class="cp">#define	HD64461_STBCR_SLCKE_IST		0x0800</span>
<span class="cp">#define	HD64461_STBCR_SAFECKE_OST	0x0400</span>
<span class="cp">#define	HD64461_STBCR_SLCKE_OST		0x0200</span>
<span class="cp">#define	HD64461_STBCR_SMIAST		0x0100</span>
<span class="cp">#define	HD64461_STBCR_SLCDST		0x0080</span>
<span class="cp">#define	HD64461_STBCR_SPC0ST		0x0040</span>
<span class="cp">#define	HD64461_STBCR_SPC1ST		0x0020</span>
<span class="cp">#define	HD64461_STBCR_SAFEST		0x0010</span>
<span class="cp">#define	HD64461_STBCR_STM0ST		0x0008</span>
<span class="cp">#define	HD64461_STBCR_STM1ST		0x0004</span>
<span class="cp">#define	HD64461_STBCR_SIRST		0x0002</span>
<span class="cp">#define	HD64461_STBCR_SURTST		0x0001</span>

<span class="cm">/* System Configuration Register */</span>
<span class="cp">#define	HD64461_SYSCR		HD64461_IO_OFFSET(0x02)</span>

<span class="cm">/* CPU Data Bus Control Register */</span>
<span class="cp">#define	HD64461_SCPUCR		HD64461_IO_OFFSET(0x04)</span>

<span class="cm">/* Base Address Register */</span>
<span class="cp">#define	HD64461_LCDCBAR		HD64461_IO_OFFSET(0x1000)</span>

<span class="cm">/* Line increment address */</span>
<span class="cp">#define	HD64461_LCDCLOR		HD64461_IO_OFFSET(0x1002)</span>

<span class="cm">/* Controls LCD controller */</span>
<span class="cp">#define	HD64461_LCDCCR		HD64461_IO_OFFSET(0x1004)</span>

<span class="cm">/* LCCDR control bits */</span>
<span class="cp">#define	HD64461_LCDCCR_STBACK	0x0400	</span><span class="cm">/* Standby Back */</span><span class="cp"></span>
<span class="cp">#define	HD64461_LCDCCR_STREQ	0x0100	</span><span class="cm">/* Standby Request */</span><span class="cp"></span>
<span class="cp">#define	HD64461_LCDCCR_MOFF	0x0080	</span><span class="cm">/* Memory Off */</span><span class="cp"></span>
<span class="cp">#define	HD64461_LCDCCR_REFSEL	0x0040	</span><span class="cm">/* Refresh Select */</span><span class="cp"></span>
<span class="cp">#define	HD64461_LCDCCR_EPON	0x0020	</span><span class="cm">/* End Power On */</span><span class="cp"></span>
<span class="cp">#define	HD64461_LCDCCR_SPON	0x0010	</span><span class="cm">/* Start Power On */</span><span class="cp"></span>

<span class="cm">/* Controls LCD (1) */</span>
<span class="cp">#define	HD64461_LDR1		HD64461_IO_OFFSET(0x1010)</span>
<span class="cp">#define	HD64461_LDR1_DON	0x01	</span><span class="cm">/* Display On */</span><span class="cp"></span>
<span class="cp">#define	HD64461_LDR1_DINV	0x80	</span><span class="cm">/* Display Invert */</span><span class="cp"></span>

<span class="cm">/* Controls LCD (2) */</span>
<span class="cp">#define	HD64461_LDR2		HD64461_IO_OFFSET(0x1012)</span>
<span class="cp">#define	HD64461_LDHNCR		HD64461_IO_OFFSET(0x1014)	</span><span class="cm">/* Number of horizontal characters */</span><span class="cp"></span>
<span class="cp">#define	HD64461_LDHNSR		HD64461_IO_OFFSET(0x1016)	</span><span class="cm">/* Specify output start position + width of CL1 */</span><span class="cp"></span>
<span class="cp">#define	HD64461_LDVNTR		HD64461_IO_OFFSET(0x1018)	</span><span class="cm">/* Specify total vertical lines */</span><span class="cp"></span>
<span class="cp">#define	HD64461_LDVNDR		HD64461_IO_OFFSET(0x101a)	</span><span class="cm">/* specify number of display vertical lines */</span><span class="cp"></span>
<span class="cp">#define	HD64461_LDVSPR		HD64461_IO_OFFSET(0x101c)	</span><span class="cm">/* specify vertical synchronization pos and AC nr */</span><span class="cp"></span>

<span class="cm">/* Controls LCD (3) */</span>
<span class="cp">#define	HD64461_LDR3		HD64461_IO_OFFSET(0x101e)</span>

<span class="cm">/* Palette Registers */</span>
<span class="cp">#define	HD64461_CPTWAR		HD64461_IO_OFFSET(0x1030)	</span><span class="cm">/* Color Palette Write Address Register */</span><span class="cp"></span>
<span class="cp">#define	HD64461_CPTWDR		HD64461_IO_OFFSET(0x1032)	</span><span class="cm">/* Color Palette Write Data Register */</span><span class="cp"></span>
<span class="cp">#define	HD64461_CPTRAR		HD64461_IO_OFFSET(0x1034)	</span><span class="cm">/* Color Palette Read Address Register */</span><span class="cp"></span>
<span class="cp">#define	HD64461_CPTRDR		HD64461_IO_OFFSET(0x1036)	</span><span class="cm">/* Color Palette Read Data Register */</span><span class="cp"></span>

<span class="cp">#define	HD64461_GRDOR		HD64461_IO_OFFSET(0x1040)	</span><span class="cm">/* Display Resolution Offset Register */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GRSCR		HD64461_IO_OFFSET(0x1042)	</span><span class="cm">/* Solid Color Register */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GRCFGR		HD64461_IO_OFFSET(0x1044)	</span><span class="cm">/* Accelerator Configuration Register */</span><span class="cp"></span>

<span class="cp">#define	HD64461_GRCFGR_ACCSTATUS	0x10	</span><span class="cm">/* Accelerator Status */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GRCFGR_ACCRESET		0x08	</span><span class="cm">/* Accelerator Reset */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GRCFGR_ACCSTART_BITBLT	0x06	</span><span class="cm">/* Accelerator Start BITBLT */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GRCFGR_ACCSTART_LINE	0x04	</span><span class="cm">/* Accelerator Start Line Drawing */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GRCFGR_COLORDEPTH16	0x01	</span><span class="cm">/* Sets Colordepth 16 for Accelerator */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GRCFGR_COLORDEPTH8	0x01	</span><span class="cm">/* Sets Colordepth 8 for Accelerator */</span><span class="cp"></span>

<span class="cm">/* Line Drawing Registers */</span>
<span class="cp">#define	HD64461_LNSARH		HD64461_IO_OFFSET(0x1046)	</span><span class="cm">/* Line Start Address Register (H) */</span><span class="cp"></span>
<span class="cp">#define	HD64461_LNSARL		HD64461_IO_OFFSET(0x1048)	</span><span class="cm">/* Line Start Address Register (L) */</span><span class="cp"></span>
<span class="cp">#define	HD64461_LNAXLR		HD64461_IO_OFFSET(0x104a)	</span><span class="cm">/* Axis Pixel Length Register */</span><span class="cp"></span>
<span class="cp">#define	HD64461_LNDGR		HD64461_IO_OFFSET(0x104c)	</span><span class="cm">/* Diagonal Register */</span><span class="cp"></span>
<span class="cp">#define	HD64461_LNAXR		HD64461_IO_OFFSET(0x104e)	</span><span class="cm">/* Axial Register */</span><span class="cp"></span>
<span class="cp">#define	HD64461_LNERTR		HD64461_IO_OFFSET(0x1050)	</span><span class="cm">/* Start Error Term Register */</span><span class="cp"></span>
<span class="cp">#define	HD64461_LNMDR		HD64461_IO_OFFSET(0x1052)	</span><span class="cm">/* Line Mode Register */</span><span class="cp"></span>

<span class="cm">/* BitBLT Registers */</span>
<span class="cp">#define	HD64461_BBTSSARH	HD64461_IO_OFFSET(0x1054)	</span><span class="cm">/* Source Start Address Register (H) */</span><span class="cp"></span>
<span class="cp">#define	HD64461_BBTSSARL	HD64461_IO_OFFSET(0x1056)	</span><span class="cm">/* Source Start Address Register (L) */</span><span class="cp"></span>
<span class="cp">#define	HD64461_BBTDSARH	HD64461_IO_OFFSET(0x1058)	</span><span class="cm">/* Destination Start Address Register (H) */</span><span class="cp"></span>
<span class="cp">#define	HD64461_BBTDSARL	HD64461_IO_OFFSET(0x105a)	</span><span class="cm">/* Destination Start Address Register (L) */</span><span class="cp"></span>
<span class="cp">#define	HD64461_BBTDWR		HD64461_IO_OFFSET(0x105c)	</span><span class="cm">/* Destination Block Width Register */</span><span class="cp"></span>
<span class="cp">#define	HD64461_BBTDHR		HD64461_IO_OFFSET(0x105e)	</span><span class="cm">/* Destination Block Height Register */</span><span class="cp"></span>
<span class="cp">#define	HD64461_BBTPARH		HD64461_IO_OFFSET(0x1060)	</span><span class="cm">/* Pattern Start Address Register (H) */</span><span class="cp"></span>
<span class="cp">#define	HD64461_BBTPARL		HD64461_IO_OFFSET(0x1062)	</span><span class="cm">/* Pattern Start Address Register (L) */</span><span class="cp"></span>
<span class="cp">#define	HD64461_BBTMARH		HD64461_IO_OFFSET(0x1064)	</span><span class="cm">/* Mask Start Address Register (H) */</span><span class="cp"></span>
<span class="cp">#define	HD64461_BBTMARL		HD64461_IO_OFFSET(0x1066)	</span><span class="cm">/* Mask Start Address Register (L) */</span><span class="cp"></span>
<span class="cp">#define	HD64461_BBTROPR		HD64461_IO_OFFSET(0x1068)	</span><span class="cm">/* ROP Register */</span><span class="cp"></span>
<span class="cp">#define	HD64461_BBTMDR		HD64461_IO_OFFSET(0x106a)	</span><span class="cm">/* BitBLT Mode Register */</span><span class="cp"></span>

<span class="cm">/* PC Card Controller Registers */</span>
<span class="cm">/* Maps to Physical Area 6 */</span>
<span class="cp">#define	HD64461_PCC0ISR		HD64461_IO_OFFSET(0x2000)	</span><span class="cm">/* socket 0 interface status */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCC0GCR		HD64461_IO_OFFSET(0x2002)	</span><span class="cm">/* socket 0 general control */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCC0CSCR	HD64461_IO_OFFSET(0x2004)	</span><span class="cm">/* socket 0 card status change */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCC0CSCIER	HD64461_IO_OFFSET(0x2006)	</span><span class="cm">/* socket 0 card status change interrupt enable */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCC0SCR		HD64461_IO_OFFSET(0x2008)	</span><span class="cm">/* socket 0 software control */</span><span class="cp"></span>
<span class="cm">/* Maps to Physical Area 5 */</span>
<span class="cp">#define	HD64461_PCC1ISR		HD64461_IO_OFFSET(0x2010)	</span><span class="cm">/* socket 1 interface status */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCC1GCR		HD64461_IO_OFFSET(0x2012)	</span><span class="cm">/* socket 1 general control */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCC1CSCR	HD64461_IO_OFFSET(0x2014)	</span><span class="cm">/* socket 1 card status change */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCC1CSCIER	HD64461_IO_OFFSET(0x2016)	</span><span class="cm">/* socket 1 card status change interrupt enable */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCC1SCR		HD64461_IO_OFFSET(0x2018)	</span><span class="cm">/* socket 1 software control */</span><span class="cp"></span>

<span class="cm">/* PCC Interface Status Register */</span>
<span class="cp">#define	HD64461_PCCISR_READY		0x80	</span><span class="cm">/* card ready */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCISR_MWP		0x40	</span><span class="cm">/* card write-protected */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCISR_VS2		0x20	</span><span class="cm">/* voltage select pin 2 */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCISR_VS1		0x10	</span><span class="cm">/* voltage select pin 1 */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCISR_CD2		0x08	</span><span class="cm">/* card detect 2 */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCISR_CD1		0x04	</span><span class="cm">/* card detect 1 */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCISR_BVD2		0x02	</span><span class="cm">/* battery 1 */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCISR_BVD1		0x01	</span><span class="cm">/* battery 1 */</span><span class="cp"></span>

<span class="cp">#define	HD64461_PCCISR_PCD_MASK		0x0c	</span><span class="cm">/* card detect */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCISR_BVD_MASK		0x03	</span><span class="cm">/* battery voltage */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCISR_BVD_BATGOOD	0x03	</span><span class="cm">/* battery good */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCISR_BVD_BATWARN	0x01	</span><span class="cm">/* battery low warning */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCISR_BVD_BATDEAD1	0x02	</span><span class="cm">/* battery dead */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCISR_BVD_BATDEAD2	0x00	</span><span class="cm">/* battery dead */</span><span class="cp"></span>

<span class="cm">/* PCC General Control Register */</span>
<span class="cp">#define	HD64461_PCCGCR_DRVE		0x80	</span><span class="cm">/* output drive */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCGCR_PCCR		0x40	</span><span class="cm">/* PC card reset */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCGCR_PCCT		0x20	</span><span class="cm">/* PC card type, 1=IO&amp;mem, 0=mem */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCGCR_VCC0		0x10	</span><span class="cm">/* voltage control pin VCC0SEL0 */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCGCR_PMMOD		0x08	</span><span class="cm">/* memory mode */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCGCR_PA25		0x04	</span><span class="cm">/* pin A25 */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCGCR_PA24		0x02	</span><span class="cm">/* pin A24 */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCGCR_REG		0x01	</span><span class="cm">/* pin PCC0REG# */</span><span class="cp"></span>

<span class="cm">/* PCC Card Status Change Register */</span>
<span class="cp">#define	HD64461_PCCCSCR_SCDI		0x80	</span><span class="cm">/* sw card detect intr */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCCSCR_SRV1		0x40	</span><span class="cm">/* reserved */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCCSCR_IREQ		0x20	</span><span class="cm">/* IREQ intr req */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCCSCR_SC		0x10	</span><span class="cm">/* STSCHG (status change) pin */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCCSCR_CDC		0x08	</span><span class="cm">/* CD (card detect) change */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCCSCR_RC		0x04	</span><span class="cm">/* READY change */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCCSCR_BW		0x02	</span><span class="cm">/* battery warning change */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCCSCR_BD		0x01	</span><span class="cm">/* battery dead change */</span><span class="cp"></span>

<span class="cm">/* PCC Card Status Change Interrupt Enable Register */</span>
<span class="cp">#define	HD64461_PCCCSCIER_CRE		0x80	</span><span class="cm">/* change reset enable */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCCSCIER_IREQE_MASK	0x60	</span><span class="cm">/* IREQ enable */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCCSCIER_IREQE_DISABLED 0x00	</span><span class="cm">/* IREQ disabled */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCCSCIER_IREQE_LEVEL	0x20	</span><span class="cm">/* IREQ level-triggered */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCCSCIER_IREQE_FALLING	0x40	</span><span class="cm">/* IREQ falling-edge-trig */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCCSCIER_IREQE_RISING	0x60	</span><span class="cm">/* IREQ rising-edge-trig */</span><span class="cp"></span>

<span class="cp">#define	HD64461_PCCCSCIER_SCE		0x10	</span><span class="cm">/* status change enable */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCCSCIER_CDE		0x08	</span><span class="cm">/* card detect change enable */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCCSCIER_RE		0x04	</span><span class="cm">/* ready change enable */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCCSCIER_BWE		0x02	</span><span class="cm">/* battery warn change enable */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCCSCIER_BDE		0x01	</span><span class="cm">/* battery dead change enable*/</span><span class="cp"></span>

<span class="cm">/* PCC Software Control Register */</span>
<span class="cp">#define	HD64461_PCCSCR_VCC1		0x02	</span><span class="cm">/* voltage control pin 1 */</span><span class="cp"></span>
<span class="cp">#define	HD64461_PCCSCR_SWP		0x01	</span><span class="cm">/* write protect */</span><span class="cp"></span>

<span class="cm">/* PCC0 Output Pins Control Register */</span>
<span class="cp">#define	HD64461_P0OCR		HD64461_IO_OFFSET(0x202a)</span>

<span class="cm">/* PCC1 Output Pins Control Register */</span>
<span class="cp">#define	HD64461_P1OCR		HD64461_IO_OFFSET(0x202c)</span>

<span class="cm">/* PC Card General Control Register */</span>
<span class="cp">#define	HD64461_PGCR		HD64461_IO_OFFSET(0x202e)</span>

<span class="cm">/* Port Control Registers */</span>
<span class="cp">#define	HD64461_GPACR		HD64461_IO_OFFSET(0x4000)	</span><span class="cm">/* Port A - Handles IRDA/TIMER */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GPBCR		HD64461_IO_OFFSET(0x4002)	</span><span class="cm">/* Port B - Handles UART */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GPCCR		HD64461_IO_OFFSET(0x4004)	</span><span class="cm">/* Port C - Handles PCMCIA 1 */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GPDCR		HD64461_IO_OFFSET(0x4006)	</span><span class="cm">/* Port D - Handles PCMCIA 1 */</span><span class="cp"></span>

<span class="cm">/* Port Control Data Registers */</span>
<span class="cp">#define	HD64461_GPADR		HD64461_IO_OFFSET(0x4010)	</span><span class="cm">/* A */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GPBDR		HD64461_IO_OFFSET(0x4012)	</span><span class="cm">/* B */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GPCDR		HD64461_IO_OFFSET(0x4014)	</span><span class="cm">/* C */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GPDDR		HD64461_IO_OFFSET(0x4016)	</span><span class="cm">/* D */</span><span class="cp"></span>

<span class="cm">/* Interrupt Control Registers */</span>
<span class="cp">#define	HD64461_GPAICR		HD64461_IO_OFFSET(0x4020)	</span><span class="cm">/* A */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GPBICR		HD64461_IO_OFFSET(0x4022)	</span><span class="cm">/* B */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GPCICR		HD64461_IO_OFFSET(0x4024)	</span><span class="cm">/* C */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GPDICR		HD64461_IO_OFFSET(0x4026)	</span><span class="cm">/* D */</span><span class="cp"></span>

<span class="cm">/* Interrupt Status Registers */</span>
<span class="cp">#define	HD64461_GPAISR		HD64461_IO_OFFSET(0x4040)	</span><span class="cm">/* A */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GPBISR		HD64461_IO_OFFSET(0x4042)	</span><span class="cm">/* B */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GPCISR		HD64461_IO_OFFSET(0x4044)	</span><span class="cm">/* C */</span><span class="cp"></span>
<span class="cp">#define	HD64461_GPDISR		HD64461_IO_OFFSET(0x4046)	</span><span class="cm">/* D */</span><span class="cp"></span>

<span class="cm">/* Interrupt Request Register &amp; Interrupt Mask Register */</span>
<span class="cp">#define	HD64461_NIRR		HD64461_IO_OFFSET(0x5000)</span>
<span class="cp">#define	HD64461_NIMR		HD64461_IO_OFFSET(0x5002)</span>

<span class="cp">#define	HD64461_IRQBASE		OFFCHIP_IRQ_BASE</span>
<span class="cp">#define	OFFCHIP_IRQ_BASE	64</span>
<span class="cp">#define	HD64461_IRQ_NUM		16</span>

<span class="cp">#define	HD64461_IRQ_UART	(HD64461_IRQBASE+5)</span>
<span class="cp">#define	HD64461_IRQ_IRDA	(HD64461_IRQBASE+6)</span>
<span class="cp">#define	HD64461_IRQ_TMU1	(HD64461_IRQBASE+9)</span>
<span class="cp">#define	HD64461_IRQ_TMU0	(HD64461_IRQBASE+10)</span>
<span class="cp">#define	HD64461_IRQ_GPIO	(HD64461_IRQBASE+11)</span>
<span class="cp">#define	HD64461_IRQ_AFE		(HD64461_IRQBASE+12)</span>
<span class="cp">#define	HD64461_IRQ_PCC1	(HD64461_IRQBASE+13)</span>
<span class="cp">#define	HD64461_IRQ_PCC0	(HD64461_IRQBASE+14)</span>

<span class="cp">#define __IO_PREFIX	hd64461</span>
<span class="cp">#include &lt;asm/io_generic.h&gt;</span>

<span class="cm">/* arch/sh/cchips/hd6446x/hd64461/setup.c */</span>
<span class="kt">void</span> <span class="n">hd64461_register_irq_demux</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span>
				<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">demux</span><span class="p">)</span> <span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev</span><span class="p">),</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">hd64461_unregister_irq_demux</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">);</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
