--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraint_led.ucf -ucf constraint_clk.ucf -ucf constraint_VGA.ucf -ucf
constraint_pushbtn.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "instance_name/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "instance_name/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: instance_name/DCM_SP_INST/CLKIN
  Logical resource: instance_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: instance_name/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: instance_name/DCM_SP_INST/CLKIN
  Logical resource: instance_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: instance_name/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: instance_name/DCM_SP_INST/CLKIN
  Logical resource: instance_name/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: instance_name/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "instance_name/CLK0_BUF" derived 
from  NET "instance_name/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  duty cycle 
corrected to 40 nS  HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 655 paths analyzed, 137 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.368ns.
--------------------------------------------------------------------------------

Paths for end point Char/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAMB16_X0Y2.SSRA), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Vcounter_2 (FF)
  Destination:          Char/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.296ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.199 - 0.271)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Vcounter_2 to Char/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.YQ      Tcko                  0.676   controller/Vcounter<3>
                                                       controller/Vcounter_2
    SLICE_X16Y10.G3      net (fanout=4)        1.013   controller/Vcounter<2>
    SLICE_X16Y10.Y       Tilo                  0.707   controller/Vsync_next24
                                                       message/CharRst15
    SLICE_X17Y8.F1       net (fanout=1)        0.450   message/CharRst15
    SLICE_X17Y8.X        Tilo                  0.643   CharRst
                                                       message/CharRst22
    RAMB16_X0Y2.SSRA     net (fanout=1)        1.309   CharRst
    RAMB16_X0Y2.CLKA     Trcck_SSRA            0.498   Char/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       Char/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.296ns (2.524ns logic, 2.772ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Vcounter_3 (FF)
  Destination:          Char/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      5.184ns (Levels of Logic = 2)
  Clock Path Skew:      -0.072ns (0.199 - 0.271)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Vcounter_3 to Char/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.XQ      Tcko                  0.631   controller/Vcounter<3>
                                                       controller/Vcounter_3
    SLICE_X16Y10.G2      net (fanout=4)        0.946   controller/Vcounter<3>
    SLICE_X16Y10.Y       Tilo                  0.707   controller/Vsync_next24
                                                       message/CharRst15
    SLICE_X17Y8.F1       net (fanout=1)        0.450   message/CharRst15
    SLICE_X17Y8.X        Tilo                  0.643   CharRst
                                                       message/CharRst22
    RAMB16_X0Y2.SSRA     net (fanout=1)        1.309   CharRst
    RAMB16_X0Y2.CLKA     Trcck_SSRA            0.498   Char/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       Char/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      5.184ns (2.479ns logic, 2.705ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_9 (FF)
  Destination:          Char/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.899ns (Levels of Logic = 2)
  Clock Path Skew:      -0.084ns (0.199 - 0.283)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_9 to Char/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y10.XQ      Tcko                  0.631   controller/Hcounter<9>
                                                       controller/Hcounter_9
    SLICE_X17Y9.G1       net (fanout=6)        1.126   controller/Hcounter<9>
    SLICE_X17Y9.Y        Tilo                  0.648   controller/Hcounter_next<0>13
                                                       message/CharRst5
    SLICE_X17Y8.F4       net (fanout=1)        0.044   message/CharRst5
    SLICE_X17Y8.X        Tilo                  0.643   CharRst
                                                       message/CharRst22
    RAMB16_X0Y2.SSRA     net (fanout=1)        1.309   CharRst
    RAMB16_X0Y2.CLKA     Trcck_SSRA            0.498   Char/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
                                                       Char/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.899ns (2.420ns logic, 2.479ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point controller/Hcounter_8 (SLICE_X20Y10.G1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_6 (FF)
  Destination:          controller/Hcounter_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.182ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.015 - 0.025)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_6 to controller/Hcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y8.YQ       Tcko                  0.676   controller/Hcounter<7>
                                                       controller/Hcounter_6
    SLICE_X18Y8.G1       net (fanout=5)        0.638   controller/Hcounter<6>
    SLICE_X18Y8.Y        Tilo                  0.707   framegen/Red_not0001
                                                       controller/Hcounter_next<0>132
    SLICE_X19Y7.G1       net (fanout=1)        0.463   controller/Hcounter_next<0>132
    SLICE_X19Y7.Y        Tilo                  0.648   controller/Hcounter<3>
                                                       controller/Hcounter_next<0>147
    SLICE_X20Y10.G1      net (fanout=10)       1.233   controller/N01
    SLICE_X20Y10.CLK     Tgck                  0.817   controller/Hcounter<9>
                                                       controller/Hcounter_next<8>1
                                                       controller/Hcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      5.182ns (2.848ns logic, 2.334ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_9 (FF)
  Destination:          controller/Hcounter_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.153ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_9 to controller/Hcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y10.XQ      Tcko                  0.631   controller/Hcounter<9>
                                                       controller/Hcounter_9
    SLICE_X17Y9.F2       net (fanout=6)        0.774   controller/Hcounter<9>
    SLICE_X17Y9.X        Tilo                  0.643   controller/Hcounter_next<0>13
                                                       controller/Hcounter_next<0>13
    SLICE_X19Y7.G2       net (fanout=1)        0.407   controller/Hcounter_next<0>13
    SLICE_X19Y7.Y        Tilo                  0.648   controller/Hcounter<3>
                                                       controller/Hcounter_next<0>147
    SLICE_X20Y10.G1      net (fanout=10)       1.233   controller/N01
    SLICE_X20Y10.CLK     Tgck                  0.817   controller/Hcounter<9>
                                                       controller/Hcounter_next<8>1
                                                       controller/Hcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      5.153ns (2.739ns logic, 2.414ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_7 (FF)
  Destination:          controller/Hcounter_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.073ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.015 - 0.025)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_7 to controller/Hcounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y8.XQ       Tcko                  0.631   controller/Hcounter<7>
                                                       controller/Hcounter_7
    SLICE_X18Y8.G4       net (fanout=5)        0.574   controller/Hcounter<7>
    SLICE_X18Y8.Y        Tilo                  0.707   framegen/Red_not0001
                                                       controller/Hcounter_next<0>132
    SLICE_X19Y7.G1       net (fanout=1)        0.463   controller/Hcounter_next<0>132
    SLICE_X19Y7.Y        Tilo                  0.648   controller/Hcounter<3>
                                                       controller/Hcounter_next<0>147
    SLICE_X20Y10.G1      net (fanout=10)       1.233   controller/N01
    SLICE_X20Y10.CLK     Tgck                  0.817   controller/Hcounter<9>
                                                       controller/Hcounter_next<8>1
                                                       controller/Hcounter_8
    -------------------------------------------------  ---------------------------
    Total                                      5.073ns (2.803ns logic, 2.270ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point controller/Hcounter_4 (SLICE_X20Y9.G1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_6 (FF)
  Destination:          controller/Hcounter_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.099ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.021 - 0.025)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_6 to controller/Hcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y8.YQ       Tcko                  0.676   controller/Hcounter<7>
                                                       controller/Hcounter_6
    SLICE_X18Y8.G1       net (fanout=5)        0.638   controller/Hcounter<6>
    SLICE_X18Y8.Y        Tilo                  0.707   framegen/Red_not0001
                                                       controller/Hcounter_next<0>132
    SLICE_X19Y7.G1       net (fanout=1)        0.463   controller/Hcounter_next<0>132
    SLICE_X19Y7.Y        Tilo                  0.648   controller/Hcounter<3>
                                                       controller/Hcounter_next<0>147
    SLICE_X20Y9.G1       net (fanout=10)       1.150   controller/N01
    SLICE_X20Y9.CLK      Tgck                  0.817   controller/Hcounter<5>
                                                       controller/Hcounter_next<4>1
                                                       controller/Hcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      5.099ns (2.848ns logic, 2.251ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_9 (FF)
  Destination:          controller/Hcounter_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.070ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.021 - 0.018)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_9 to controller/Hcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y10.XQ      Tcko                  0.631   controller/Hcounter<9>
                                                       controller/Hcounter_9
    SLICE_X17Y9.F2       net (fanout=6)        0.774   controller/Hcounter<9>
    SLICE_X17Y9.X        Tilo                  0.643   controller/Hcounter_next<0>13
                                                       controller/Hcounter_next<0>13
    SLICE_X19Y7.G2       net (fanout=1)        0.407   controller/Hcounter_next<0>13
    SLICE_X19Y7.Y        Tilo                  0.648   controller/Hcounter<3>
                                                       controller/Hcounter_next<0>147
    SLICE_X20Y9.G1       net (fanout=10)       1.150   controller/N01
    SLICE_X20Y9.CLK      Tgck                  0.817   controller/Hcounter<5>
                                                       controller/Hcounter_next<4>1
                                                       controller/Hcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      5.070ns (2.739ns logic, 2.331ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller/Hcounter_8 (FF)
  Destination:          controller/Hcounter_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.000ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.021 - 0.018)
  Source Clock:         PixClk rising at 0.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: controller/Hcounter_8 to controller/Hcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y10.YQ      Tcko                  0.676   controller/Hcounter<9>
                                                       controller/Hcounter_8
    SLICE_X17Y9.F4       net (fanout=5)        0.659   controller/Hcounter<8>
    SLICE_X17Y9.X        Tilo                  0.643   controller/Hcounter_next<0>13
                                                       controller/Hcounter_next<0>13
    SLICE_X19Y7.G2       net (fanout=1)        0.407   controller/Hcounter_next<0>13
    SLICE_X19Y7.Y        Tilo                  0.648   controller/Hcounter<3>
                                                       controller/Hcounter_next<0>147
    SLICE_X20Y9.G1       net (fanout=10)       1.150   controller/N01
    SLICE_X20Y9.CLK      Tgck                  0.817   controller/Hcounter<5>
                                                       controller/Hcounter_next<4>1
                                                       controller/Hcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (2.784ns logic, 2.216ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "instance_name/CLK0_BUF" derived from
 NET "instance_name/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point controller/Hsync (SLICE_X19Y8.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/Hcounter_6 (FF)
  Destination:          controller/Hsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.271 - 0.246)
  Source Clock:         PixClk rising at 40.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/Hcounter_6 to controller/Hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y8.YQ       Tcko                  0.541   controller/Hcounter<7>
                                                       controller/Hcounter_6
    SLICE_X19Y8.F4       net (fanout=5)        0.413   controller/Hcounter<6>
    SLICE_X19Y8.CLK      Tckf        (-Th)    -0.466   controller/Hsync
                                                       controller/Hsync_next
                                                       controller/Hsync
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (1.007ns logic, 0.413ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Paths for end point led_0 (SLICE_X17Y17.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_20 (FF)
  Destination:          led_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.565ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.485 - 0.396)
  Source Clock:         PixClk rising at 40.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_20 to led_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y19.XQ      Tcko                  0.473   count<20>
                                                       count_20
    SLICE_X17Y17.BY      net (fanout=2)        0.952   count<20>
    SLICE_X17Y17.CLK     Tckdi       (-Th)    -0.140   led_0
                                                       led_0
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (0.613ns logic, 0.952ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point controller/Hsync (SLICE_X19Y8.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/Hcounter_4 (FF)
  Destination:          controller/Hsync (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.271 - 0.246)
  Source Clock:         PixClk rising at 40.000ns
  Destination Clock:    PixClk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/Hcounter_4 to controller/Hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y9.YQ       Tcko                  0.541   controller/Hcounter<5>
                                                       controller/Hcounter_4
    SLICE_X19Y8.F2       net (fanout=5)        0.498   controller/Hcounter<4>
    SLICE_X19Y8.CLK      Tckf        (-Th)    -0.466   controller/Hsync
                                                       controller/Hsync_next
                                                       controller/Hsync
    -------------------------------------------------  ---------------------------
    Total                                      1.505ns (1.007ns logic, 0.498ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "instance_name/CLK0_BUF" derived from
 NET "instance_name/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 duty cycle corrected to 40 nS  HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: instance_name/DCM_SP_INST/CLK0
  Logical resource: instance_name/DCM_SP_INST/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: instance_name/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 36.824ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.176ns (314.861MHz) (Trper_CLKA)
  Physical resource: Char/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram/CLKA
  Logical resource: Char/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: PixClk
--------------------------------------------------------------------------------
Slack: 38.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: controller/Vcounter<9>/CLK
  Logical resource: controller/Vcounter_9/CK
  Location pin: SLICE_X16Y14.CLK
  Clock network: PixClk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for instance_name/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|instance_name/CLKIN_IBUFG      |     40.000ns|     10.000ns|      5.368ns|            0|            0|            0|          655|
| instance_name/CLK0_BUF        |     40.000ns|      5.368ns|          N/A|            0|            0|          655|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.368|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 655 paths, 0 nets, and 228 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 09 16:46:40 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



