

================================================================
== Vivado HLS Report for 'DiagMatMul'
================================================================
* Date:           Mon Sep 20 13:23:09 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        DiagMatMul
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      192|      192| 1.920 us | 1.920 us |  192|  192|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_1  |      190|      190|        71|          8|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 71


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 1
  Pipeline-0 : II = 8, D = 71, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 73 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 2 
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr [16 x float]* %A_0, i64 0, i64 0" [matmul.cpp:9]   --->   Operation 74 'getelementptr' 'A_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr [16 x float]* %A_1, i64 0, i64 0" [matmul.cpp:9]   --->   Operation 75 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr [16 x float]* %A_2, i64 0, i64 0" [matmul.cpp:9]   --->   Operation 76 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr [16 x float]* %A_3, i64 0, i64 0" [matmul.cpp:9]   --->   Operation 77 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr [16 x float]* %A_4, i64 0, i64 0" [matmul.cpp:9]   --->   Operation 78 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr [16 x float]* %A_5, i64 0, i64 0" [matmul.cpp:9]   --->   Operation 79 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr [16 x float]* %A_6, i64 0, i64 0" [matmul.cpp:9]   --->   Operation 80 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr [16 x float]* %A_7, i64 0, i64 0" [matmul.cpp:9]   --->   Operation 81 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr [16 x float]* %A_8, i64 0, i64 0" [matmul.cpp:9]   --->   Operation 82 'getelementptr' 'A_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr [16 x float]* %A_9, i64 0, i64 0" [matmul.cpp:9]   --->   Operation 83 'getelementptr' 'A_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr [16 x float]* %A_10, i64 0, i64 0" [matmul.cpp:9]   --->   Operation 84 'getelementptr' 'A_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr [16 x float]* %A_11, i64 0, i64 0" [matmul.cpp:9]   --->   Operation 85 'getelementptr' 'A_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr [16 x float]* %A_12, i64 0, i64 0" [matmul.cpp:9]   --->   Operation 86 'getelementptr' 'A_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr [16 x float]* %A_13, i64 0, i64 0" [matmul.cpp:9]   --->   Operation 87 'getelementptr' 'A_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr [16 x float]* %A_14, i64 0, i64 0" [matmul.cpp:9]   --->   Operation 88 'getelementptr' 'A_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr [16 x float]* %A_15, i64 0, i64 0" [matmul.cpp:9]   --->   Operation 89 'getelementptr' 'A_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%A_0_addr_1 = getelementptr [16 x float]* %A_0, i64 0, i64 1" [matmul.cpp:9]   --->   Operation 90 'getelementptr' 'A_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%A_1_addr_1 = getelementptr [16 x float]* %A_1, i64 0, i64 1" [matmul.cpp:9]   --->   Operation 91 'getelementptr' 'A_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%A_2_addr_1 = getelementptr [16 x float]* %A_2, i64 0, i64 1" [matmul.cpp:9]   --->   Operation 92 'getelementptr' 'A_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%A_3_addr_1 = getelementptr [16 x float]* %A_3, i64 0, i64 1" [matmul.cpp:9]   --->   Operation 93 'getelementptr' 'A_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%A_4_addr_1 = getelementptr [16 x float]* %A_4, i64 0, i64 1" [matmul.cpp:9]   --->   Operation 94 'getelementptr' 'A_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%A_5_addr_1 = getelementptr [16 x float]* %A_5, i64 0, i64 1" [matmul.cpp:9]   --->   Operation 95 'getelementptr' 'A_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%A_6_addr_1 = getelementptr [16 x float]* %A_6, i64 0, i64 1" [matmul.cpp:9]   --->   Operation 96 'getelementptr' 'A_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%A_7_addr_1 = getelementptr [16 x float]* %A_7, i64 0, i64 1" [matmul.cpp:9]   --->   Operation 97 'getelementptr' 'A_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%A_8_addr_1 = getelementptr [16 x float]* %A_8, i64 0, i64 1" [matmul.cpp:9]   --->   Operation 98 'getelementptr' 'A_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%A_9_addr_1 = getelementptr [16 x float]* %A_9, i64 0, i64 1" [matmul.cpp:9]   --->   Operation 99 'getelementptr' 'A_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%A_10_addr_1 = getelementptr [16 x float]* %A_10, i64 0, i64 1" [matmul.cpp:9]   --->   Operation 100 'getelementptr' 'A_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%A_11_addr_1 = getelementptr [16 x float]* %A_11, i64 0, i64 1" [matmul.cpp:9]   --->   Operation 101 'getelementptr' 'A_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%A_12_addr_1 = getelementptr [16 x float]* %A_12, i64 0, i64 1" [matmul.cpp:9]   --->   Operation 102 'getelementptr' 'A_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%A_13_addr_1 = getelementptr [16 x float]* %A_13, i64 0, i64 1" [matmul.cpp:9]   --->   Operation 103 'getelementptr' 'A_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%A_14_addr_1 = getelementptr [16 x float]* %A_14, i64 0, i64 1" [matmul.cpp:9]   --->   Operation 104 'getelementptr' 'A_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%A_15_addr_1 = getelementptr [16 x float]* %A_15, i64 0, i64 1" [matmul.cpp:9]   --->   Operation 105 'getelementptr' 'A_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%A_0_addr_2 = getelementptr [16 x float]* %A_0, i64 0, i64 2" [matmul.cpp:9]   --->   Operation 106 'getelementptr' 'A_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%A_1_addr_2 = getelementptr [16 x float]* %A_1, i64 0, i64 2" [matmul.cpp:9]   --->   Operation 107 'getelementptr' 'A_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%A_2_addr_2 = getelementptr [16 x float]* %A_2, i64 0, i64 2" [matmul.cpp:9]   --->   Operation 108 'getelementptr' 'A_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%A_3_addr_2 = getelementptr [16 x float]* %A_3, i64 0, i64 2" [matmul.cpp:9]   --->   Operation 109 'getelementptr' 'A_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%A_4_addr_2 = getelementptr [16 x float]* %A_4, i64 0, i64 2" [matmul.cpp:9]   --->   Operation 110 'getelementptr' 'A_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%A_5_addr_2 = getelementptr [16 x float]* %A_5, i64 0, i64 2" [matmul.cpp:9]   --->   Operation 111 'getelementptr' 'A_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%A_6_addr_2 = getelementptr [16 x float]* %A_6, i64 0, i64 2" [matmul.cpp:9]   --->   Operation 112 'getelementptr' 'A_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%A_7_addr_2 = getelementptr [16 x float]* %A_7, i64 0, i64 2" [matmul.cpp:9]   --->   Operation 113 'getelementptr' 'A_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%A_8_addr_2 = getelementptr [16 x float]* %A_8, i64 0, i64 2" [matmul.cpp:9]   --->   Operation 114 'getelementptr' 'A_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%A_9_addr_2 = getelementptr [16 x float]* %A_9, i64 0, i64 2" [matmul.cpp:9]   --->   Operation 115 'getelementptr' 'A_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%A_10_addr_2 = getelementptr [16 x float]* %A_10, i64 0, i64 2" [matmul.cpp:9]   --->   Operation 116 'getelementptr' 'A_10_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%A_11_addr_2 = getelementptr [16 x float]* %A_11, i64 0, i64 2" [matmul.cpp:9]   --->   Operation 117 'getelementptr' 'A_11_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%A_12_addr_2 = getelementptr [16 x float]* %A_12, i64 0, i64 2" [matmul.cpp:9]   --->   Operation 118 'getelementptr' 'A_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%A_13_addr_2 = getelementptr [16 x float]* %A_13, i64 0, i64 2" [matmul.cpp:9]   --->   Operation 119 'getelementptr' 'A_13_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%A_14_addr_2 = getelementptr [16 x float]* %A_14, i64 0, i64 2" [matmul.cpp:9]   --->   Operation 120 'getelementptr' 'A_14_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%A_15_addr_2 = getelementptr [16 x float]* %A_15, i64 0, i64 2" [matmul.cpp:9]   --->   Operation 121 'getelementptr' 'A_15_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%A_0_addr_3 = getelementptr [16 x float]* %A_0, i64 0, i64 3" [matmul.cpp:9]   --->   Operation 122 'getelementptr' 'A_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%A_1_addr_3 = getelementptr [16 x float]* %A_1, i64 0, i64 3" [matmul.cpp:9]   --->   Operation 123 'getelementptr' 'A_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%A_2_addr_3 = getelementptr [16 x float]* %A_2, i64 0, i64 3" [matmul.cpp:9]   --->   Operation 124 'getelementptr' 'A_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%A_3_addr_3 = getelementptr [16 x float]* %A_3, i64 0, i64 3" [matmul.cpp:9]   --->   Operation 125 'getelementptr' 'A_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%A_4_addr_3 = getelementptr [16 x float]* %A_4, i64 0, i64 3" [matmul.cpp:9]   --->   Operation 126 'getelementptr' 'A_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%A_5_addr_3 = getelementptr [16 x float]* %A_5, i64 0, i64 3" [matmul.cpp:9]   --->   Operation 127 'getelementptr' 'A_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%A_6_addr_3 = getelementptr [16 x float]* %A_6, i64 0, i64 3" [matmul.cpp:9]   --->   Operation 128 'getelementptr' 'A_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%A_7_addr_3 = getelementptr [16 x float]* %A_7, i64 0, i64 3" [matmul.cpp:9]   --->   Operation 129 'getelementptr' 'A_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%A_8_addr_3 = getelementptr [16 x float]* %A_8, i64 0, i64 3" [matmul.cpp:9]   --->   Operation 130 'getelementptr' 'A_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%A_9_addr_3 = getelementptr [16 x float]* %A_9, i64 0, i64 3" [matmul.cpp:9]   --->   Operation 131 'getelementptr' 'A_9_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%A_10_addr_3 = getelementptr [16 x float]* %A_10, i64 0, i64 3" [matmul.cpp:9]   --->   Operation 132 'getelementptr' 'A_10_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%A_11_addr_3 = getelementptr [16 x float]* %A_11, i64 0, i64 3" [matmul.cpp:9]   --->   Operation 133 'getelementptr' 'A_11_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%A_12_addr_3 = getelementptr [16 x float]* %A_12, i64 0, i64 3" [matmul.cpp:9]   --->   Operation 134 'getelementptr' 'A_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%A_13_addr_3 = getelementptr [16 x float]* %A_13, i64 0, i64 3" [matmul.cpp:9]   --->   Operation 135 'getelementptr' 'A_13_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%A_14_addr_3 = getelementptr [16 x float]* %A_14, i64 0, i64 3" [matmul.cpp:9]   --->   Operation 136 'getelementptr' 'A_14_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%A_15_addr_3 = getelementptr [16 x float]* %A_15, i64 0, i64 3" [matmul.cpp:9]   --->   Operation 137 'getelementptr' 'A_15_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%A_0_addr_4 = getelementptr [16 x float]* %A_0, i64 0, i64 4" [matmul.cpp:9]   --->   Operation 138 'getelementptr' 'A_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%A_1_addr_4 = getelementptr [16 x float]* %A_1, i64 0, i64 4" [matmul.cpp:9]   --->   Operation 139 'getelementptr' 'A_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%A_2_addr_4 = getelementptr [16 x float]* %A_2, i64 0, i64 4" [matmul.cpp:9]   --->   Operation 140 'getelementptr' 'A_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%A_3_addr_4 = getelementptr [16 x float]* %A_3, i64 0, i64 4" [matmul.cpp:9]   --->   Operation 141 'getelementptr' 'A_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%A_4_addr_4 = getelementptr [16 x float]* %A_4, i64 0, i64 4" [matmul.cpp:9]   --->   Operation 142 'getelementptr' 'A_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%A_5_addr_4 = getelementptr [16 x float]* %A_5, i64 0, i64 4" [matmul.cpp:9]   --->   Operation 143 'getelementptr' 'A_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%A_6_addr_4 = getelementptr [16 x float]* %A_6, i64 0, i64 4" [matmul.cpp:9]   --->   Operation 144 'getelementptr' 'A_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%A_7_addr_4 = getelementptr [16 x float]* %A_7, i64 0, i64 4" [matmul.cpp:9]   --->   Operation 145 'getelementptr' 'A_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%A_8_addr_4 = getelementptr [16 x float]* %A_8, i64 0, i64 4" [matmul.cpp:9]   --->   Operation 146 'getelementptr' 'A_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%A_9_addr_4 = getelementptr [16 x float]* %A_9, i64 0, i64 4" [matmul.cpp:9]   --->   Operation 147 'getelementptr' 'A_9_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%A_10_addr_4 = getelementptr [16 x float]* %A_10, i64 0, i64 4" [matmul.cpp:9]   --->   Operation 148 'getelementptr' 'A_10_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%A_11_addr_4 = getelementptr [16 x float]* %A_11, i64 0, i64 4" [matmul.cpp:9]   --->   Operation 149 'getelementptr' 'A_11_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%A_12_addr_4 = getelementptr [16 x float]* %A_12, i64 0, i64 4" [matmul.cpp:9]   --->   Operation 150 'getelementptr' 'A_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%A_13_addr_4 = getelementptr [16 x float]* %A_13, i64 0, i64 4" [matmul.cpp:9]   --->   Operation 151 'getelementptr' 'A_13_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%A_14_addr_4 = getelementptr [16 x float]* %A_14, i64 0, i64 4" [matmul.cpp:9]   --->   Operation 152 'getelementptr' 'A_14_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%A_15_addr_4 = getelementptr [16 x float]* %A_15, i64 0, i64 4" [matmul.cpp:9]   --->   Operation 153 'getelementptr' 'A_15_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%A_0_addr_5 = getelementptr [16 x float]* %A_0, i64 0, i64 5" [matmul.cpp:9]   --->   Operation 154 'getelementptr' 'A_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%A_1_addr_5 = getelementptr [16 x float]* %A_1, i64 0, i64 5" [matmul.cpp:9]   --->   Operation 155 'getelementptr' 'A_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%A_2_addr_5 = getelementptr [16 x float]* %A_2, i64 0, i64 5" [matmul.cpp:9]   --->   Operation 156 'getelementptr' 'A_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%A_3_addr_5 = getelementptr [16 x float]* %A_3, i64 0, i64 5" [matmul.cpp:9]   --->   Operation 157 'getelementptr' 'A_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%A_4_addr_5 = getelementptr [16 x float]* %A_4, i64 0, i64 5" [matmul.cpp:9]   --->   Operation 158 'getelementptr' 'A_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%A_5_addr_5 = getelementptr [16 x float]* %A_5, i64 0, i64 5" [matmul.cpp:9]   --->   Operation 159 'getelementptr' 'A_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%A_6_addr_5 = getelementptr [16 x float]* %A_6, i64 0, i64 5" [matmul.cpp:9]   --->   Operation 160 'getelementptr' 'A_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%A_7_addr_5 = getelementptr [16 x float]* %A_7, i64 0, i64 5" [matmul.cpp:9]   --->   Operation 161 'getelementptr' 'A_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%A_8_addr_5 = getelementptr [16 x float]* %A_8, i64 0, i64 5" [matmul.cpp:9]   --->   Operation 162 'getelementptr' 'A_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%A_9_addr_5 = getelementptr [16 x float]* %A_9, i64 0, i64 5" [matmul.cpp:9]   --->   Operation 163 'getelementptr' 'A_9_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%A_10_addr_5 = getelementptr [16 x float]* %A_10, i64 0, i64 5" [matmul.cpp:9]   --->   Operation 164 'getelementptr' 'A_10_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%A_11_addr_5 = getelementptr [16 x float]* %A_11, i64 0, i64 5" [matmul.cpp:9]   --->   Operation 165 'getelementptr' 'A_11_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%A_12_addr_5 = getelementptr [16 x float]* %A_12, i64 0, i64 5" [matmul.cpp:9]   --->   Operation 166 'getelementptr' 'A_12_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%A_13_addr_5 = getelementptr [16 x float]* %A_13, i64 0, i64 5" [matmul.cpp:9]   --->   Operation 167 'getelementptr' 'A_13_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%A_14_addr_5 = getelementptr [16 x float]* %A_14, i64 0, i64 5" [matmul.cpp:9]   --->   Operation 168 'getelementptr' 'A_14_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%A_15_addr_5 = getelementptr [16 x float]* %A_15, i64 0, i64 5" [matmul.cpp:9]   --->   Operation 169 'getelementptr' 'A_15_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%A_0_addr_6 = getelementptr [16 x float]* %A_0, i64 0, i64 6" [matmul.cpp:9]   --->   Operation 170 'getelementptr' 'A_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%A_1_addr_6 = getelementptr [16 x float]* %A_1, i64 0, i64 6" [matmul.cpp:9]   --->   Operation 171 'getelementptr' 'A_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%A_2_addr_6 = getelementptr [16 x float]* %A_2, i64 0, i64 6" [matmul.cpp:9]   --->   Operation 172 'getelementptr' 'A_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%A_3_addr_6 = getelementptr [16 x float]* %A_3, i64 0, i64 6" [matmul.cpp:9]   --->   Operation 173 'getelementptr' 'A_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%A_4_addr_6 = getelementptr [16 x float]* %A_4, i64 0, i64 6" [matmul.cpp:9]   --->   Operation 174 'getelementptr' 'A_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%A_5_addr_6 = getelementptr [16 x float]* %A_5, i64 0, i64 6" [matmul.cpp:9]   --->   Operation 175 'getelementptr' 'A_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%A_6_addr_6 = getelementptr [16 x float]* %A_6, i64 0, i64 6" [matmul.cpp:9]   --->   Operation 176 'getelementptr' 'A_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%A_7_addr_6 = getelementptr [16 x float]* %A_7, i64 0, i64 6" [matmul.cpp:9]   --->   Operation 177 'getelementptr' 'A_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%A_8_addr_6 = getelementptr [16 x float]* %A_8, i64 0, i64 6" [matmul.cpp:9]   --->   Operation 178 'getelementptr' 'A_8_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%A_9_addr_6 = getelementptr [16 x float]* %A_9, i64 0, i64 6" [matmul.cpp:9]   --->   Operation 179 'getelementptr' 'A_9_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%A_10_addr_6 = getelementptr [16 x float]* %A_10, i64 0, i64 6" [matmul.cpp:9]   --->   Operation 180 'getelementptr' 'A_10_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%A_11_addr_6 = getelementptr [16 x float]* %A_11, i64 0, i64 6" [matmul.cpp:9]   --->   Operation 181 'getelementptr' 'A_11_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%A_12_addr_6 = getelementptr [16 x float]* %A_12, i64 0, i64 6" [matmul.cpp:9]   --->   Operation 182 'getelementptr' 'A_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%A_13_addr_6 = getelementptr [16 x float]* %A_13, i64 0, i64 6" [matmul.cpp:9]   --->   Operation 183 'getelementptr' 'A_13_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%A_14_addr_6 = getelementptr [16 x float]* %A_14, i64 0, i64 6" [matmul.cpp:9]   --->   Operation 184 'getelementptr' 'A_14_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%A_15_addr_6 = getelementptr [16 x float]* %A_15, i64 0, i64 6" [matmul.cpp:9]   --->   Operation 185 'getelementptr' 'A_15_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%A_0_addr_7 = getelementptr [16 x float]* %A_0, i64 0, i64 7" [matmul.cpp:9]   --->   Operation 186 'getelementptr' 'A_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%A_1_addr_7 = getelementptr [16 x float]* %A_1, i64 0, i64 7" [matmul.cpp:9]   --->   Operation 187 'getelementptr' 'A_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%A_2_addr_7 = getelementptr [16 x float]* %A_2, i64 0, i64 7" [matmul.cpp:9]   --->   Operation 188 'getelementptr' 'A_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%A_3_addr_7 = getelementptr [16 x float]* %A_3, i64 0, i64 7" [matmul.cpp:9]   --->   Operation 189 'getelementptr' 'A_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%A_4_addr_7 = getelementptr [16 x float]* %A_4, i64 0, i64 7" [matmul.cpp:9]   --->   Operation 190 'getelementptr' 'A_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%A_5_addr_7 = getelementptr [16 x float]* %A_5, i64 0, i64 7" [matmul.cpp:9]   --->   Operation 191 'getelementptr' 'A_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%A_6_addr_7 = getelementptr [16 x float]* %A_6, i64 0, i64 7" [matmul.cpp:9]   --->   Operation 192 'getelementptr' 'A_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%A_7_addr_7 = getelementptr [16 x float]* %A_7, i64 0, i64 7" [matmul.cpp:9]   --->   Operation 193 'getelementptr' 'A_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%A_8_addr_7 = getelementptr [16 x float]* %A_8, i64 0, i64 7" [matmul.cpp:9]   --->   Operation 194 'getelementptr' 'A_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%A_9_addr_7 = getelementptr [16 x float]* %A_9, i64 0, i64 7" [matmul.cpp:9]   --->   Operation 195 'getelementptr' 'A_9_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%A_10_addr_7 = getelementptr [16 x float]* %A_10, i64 0, i64 7" [matmul.cpp:9]   --->   Operation 196 'getelementptr' 'A_10_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%A_11_addr_7 = getelementptr [16 x float]* %A_11, i64 0, i64 7" [matmul.cpp:9]   --->   Operation 197 'getelementptr' 'A_11_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%A_12_addr_7 = getelementptr [16 x float]* %A_12, i64 0, i64 7" [matmul.cpp:9]   --->   Operation 198 'getelementptr' 'A_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%A_13_addr_7 = getelementptr [16 x float]* %A_13, i64 0, i64 7" [matmul.cpp:9]   --->   Operation 199 'getelementptr' 'A_13_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%A_14_addr_7 = getelementptr [16 x float]* %A_14, i64 0, i64 7" [matmul.cpp:9]   --->   Operation 200 'getelementptr' 'A_14_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%A_15_addr_7 = getelementptr [16 x float]* %A_15, i64 0, i64 7" [matmul.cpp:9]   --->   Operation 201 'getelementptr' 'A_15_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%A_0_addr_8 = getelementptr [16 x float]* %A_0, i64 0, i64 8" [matmul.cpp:9]   --->   Operation 202 'getelementptr' 'A_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%A_1_addr_8 = getelementptr [16 x float]* %A_1, i64 0, i64 8" [matmul.cpp:9]   --->   Operation 203 'getelementptr' 'A_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%A_2_addr_8 = getelementptr [16 x float]* %A_2, i64 0, i64 8" [matmul.cpp:9]   --->   Operation 204 'getelementptr' 'A_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%A_3_addr_8 = getelementptr [16 x float]* %A_3, i64 0, i64 8" [matmul.cpp:9]   --->   Operation 205 'getelementptr' 'A_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%A_4_addr_8 = getelementptr [16 x float]* %A_4, i64 0, i64 8" [matmul.cpp:9]   --->   Operation 206 'getelementptr' 'A_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%A_5_addr_8 = getelementptr [16 x float]* %A_5, i64 0, i64 8" [matmul.cpp:9]   --->   Operation 207 'getelementptr' 'A_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%A_6_addr_8 = getelementptr [16 x float]* %A_6, i64 0, i64 8" [matmul.cpp:9]   --->   Operation 208 'getelementptr' 'A_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%A_7_addr_8 = getelementptr [16 x float]* %A_7, i64 0, i64 8" [matmul.cpp:9]   --->   Operation 209 'getelementptr' 'A_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%A_8_addr_8 = getelementptr [16 x float]* %A_8, i64 0, i64 8" [matmul.cpp:9]   --->   Operation 210 'getelementptr' 'A_8_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%A_9_addr_8 = getelementptr [16 x float]* %A_9, i64 0, i64 8" [matmul.cpp:9]   --->   Operation 211 'getelementptr' 'A_9_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%A_10_addr_8 = getelementptr [16 x float]* %A_10, i64 0, i64 8" [matmul.cpp:9]   --->   Operation 212 'getelementptr' 'A_10_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%A_11_addr_8 = getelementptr [16 x float]* %A_11, i64 0, i64 8" [matmul.cpp:9]   --->   Operation 213 'getelementptr' 'A_11_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%A_12_addr_8 = getelementptr [16 x float]* %A_12, i64 0, i64 8" [matmul.cpp:9]   --->   Operation 214 'getelementptr' 'A_12_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%A_13_addr_8 = getelementptr [16 x float]* %A_13, i64 0, i64 8" [matmul.cpp:9]   --->   Operation 215 'getelementptr' 'A_13_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%A_14_addr_8 = getelementptr [16 x float]* %A_14, i64 0, i64 8" [matmul.cpp:9]   --->   Operation 216 'getelementptr' 'A_14_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%A_15_addr_8 = getelementptr [16 x float]* %A_15, i64 0, i64 8" [matmul.cpp:9]   --->   Operation 217 'getelementptr' 'A_15_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%A_0_addr_9 = getelementptr [16 x float]* %A_0, i64 0, i64 9" [matmul.cpp:9]   --->   Operation 218 'getelementptr' 'A_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%A_1_addr_9 = getelementptr [16 x float]* %A_1, i64 0, i64 9" [matmul.cpp:9]   --->   Operation 219 'getelementptr' 'A_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%A_2_addr_9 = getelementptr [16 x float]* %A_2, i64 0, i64 9" [matmul.cpp:9]   --->   Operation 220 'getelementptr' 'A_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%A_3_addr_9 = getelementptr [16 x float]* %A_3, i64 0, i64 9" [matmul.cpp:9]   --->   Operation 221 'getelementptr' 'A_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%A_4_addr_9 = getelementptr [16 x float]* %A_4, i64 0, i64 9" [matmul.cpp:9]   --->   Operation 222 'getelementptr' 'A_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%A_5_addr_9 = getelementptr [16 x float]* %A_5, i64 0, i64 9" [matmul.cpp:9]   --->   Operation 223 'getelementptr' 'A_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%A_6_addr_9 = getelementptr [16 x float]* %A_6, i64 0, i64 9" [matmul.cpp:9]   --->   Operation 224 'getelementptr' 'A_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%A_7_addr_9 = getelementptr [16 x float]* %A_7, i64 0, i64 9" [matmul.cpp:9]   --->   Operation 225 'getelementptr' 'A_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%A_8_addr_9 = getelementptr [16 x float]* %A_8, i64 0, i64 9" [matmul.cpp:9]   --->   Operation 226 'getelementptr' 'A_8_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%A_9_addr_9 = getelementptr [16 x float]* %A_9, i64 0, i64 9" [matmul.cpp:9]   --->   Operation 227 'getelementptr' 'A_9_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%A_10_addr_9 = getelementptr [16 x float]* %A_10, i64 0, i64 9" [matmul.cpp:9]   --->   Operation 228 'getelementptr' 'A_10_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%A_11_addr_9 = getelementptr [16 x float]* %A_11, i64 0, i64 9" [matmul.cpp:9]   --->   Operation 229 'getelementptr' 'A_11_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%A_12_addr_9 = getelementptr [16 x float]* %A_12, i64 0, i64 9" [matmul.cpp:9]   --->   Operation 230 'getelementptr' 'A_12_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%A_13_addr_9 = getelementptr [16 x float]* %A_13, i64 0, i64 9" [matmul.cpp:9]   --->   Operation 231 'getelementptr' 'A_13_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%A_14_addr_9 = getelementptr [16 x float]* %A_14, i64 0, i64 9" [matmul.cpp:9]   --->   Operation 232 'getelementptr' 'A_14_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%A_15_addr_9 = getelementptr [16 x float]* %A_15, i64 0, i64 9" [matmul.cpp:9]   --->   Operation 233 'getelementptr' 'A_15_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%A_0_addr_10 = getelementptr [16 x float]* %A_0, i64 0, i64 10" [matmul.cpp:9]   --->   Operation 234 'getelementptr' 'A_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%A_1_addr_10 = getelementptr [16 x float]* %A_1, i64 0, i64 10" [matmul.cpp:9]   --->   Operation 235 'getelementptr' 'A_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%A_2_addr_10 = getelementptr [16 x float]* %A_2, i64 0, i64 10" [matmul.cpp:9]   --->   Operation 236 'getelementptr' 'A_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%A_3_addr_10 = getelementptr [16 x float]* %A_3, i64 0, i64 10" [matmul.cpp:9]   --->   Operation 237 'getelementptr' 'A_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%A_4_addr_10 = getelementptr [16 x float]* %A_4, i64 0, i64 10" [matmul.cpp:9]   --->   Operation 238 'getelementptr' 'A_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%A_5_addr_10 = getelementptr [16 x float]* %A_5, i64 0, i64 10" [matmul.cpp:9]   --->   Operation 239 'getelementptr' 'A_5_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%A_6_addr_10 = getelementptr [16 x float]* %A_6, i64 0, i64 10" [matmul.cpp:9]   --->   Operation 240 'getelementptr' 'A_6_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%A_7_addr_10 = getelementptr [16 x float]* %A_7, i64 0, i64 10" [matmul.cpp:9]   --->   Operation 241 'getelementptr' 'A_7_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%A_8_addr_10 = getelementptr [16 x float]* %A_8, i64 0, i64 10" [matmul.cpp:9]   --->   Operation 242 'getelementptr' 'A_8_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%A_9_addr_10 = getelementptr [16 x float]* %A_9, i64 0, i64 10" [matmul.cpp:9]   --->   Operation 243 'getelementptr' 'A_9_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%A_10_addr_10 = getelementptr [16 x float]* %A_10, i64 0, i64 10" [matmul.cpp:9]   --->   Operation 244 'getelementptr' 'A_10_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%A_11_addr_10 = getelementptr [16 x float]* %A_11, i64 0, i64 10" [matmul.cpp:9]   --->   Operation 245 'getelementptr' 'A_11_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%A_12_addr_10 = getelementptr [16 x float]* %A_12, i64 0, i64 10" [matmul.cpp:9]   --->   Operation 246 'getelementptr' 'A_12_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%A_13_addr_10 = getelementptr [16 x float]* %A_13, i64 0, i64 10" [matmul.cpp:9]   --->   Operation 247 'getelementptr' 'A_13_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%A_14_addr_10 = getelementptr [16 x float]* %A_14, i64 0, i64 10" [matmul.cpp:9]   --->   Operation 248 'getelementptr' 'A_14_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%A_15_addr_10 = getelementptr [16 x float]* %A_15, i64 0, i64 10" [matmul.cpp:9]   --->   Operation 249 'getelementptr' 'A_15_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%A_0_addr_11 = getelementptr [16 x float]* %A_0, i64 0, i64 11" [matmul.cpp:9]   --->   Operation 250 'getelementptr' 'A_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%A_1_addr_11 = getelementptr [16 x float]* %A_1, i64 0, i64 11" [matmul.cpp:9]   --->   Operation 251 'getelementptr' 'A_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%A_2_addr_11 = getelementptr [16 x float]* %A_2, i64 0, i64 11" [matmul.cpp:9]   --->   Operation 252 'getelementptr' 'A_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%A_3_addr_11 = getelementptr [16 x float]* %A_3, i64 0, i64 11" [matmul.cpp:9]   --->   Operation 253 'getelementptr' 'A_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%A_4_addr_11 = getelementptr [16 x float]* %A_4, i64 0, i64 11" [matmul.cpp:9]   --->   Operation 254 'getelementptr' 'A_4_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%A_5_addr_11 = getelementptr [16 x float]* %A_5, i64 0, i64 11" [matmul.cpp:9]   --->   Operation 255 'getelementptr' 'A_5_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%A_6_addr_11 = getelementptr [16 x float]* %A_6, i64 0, i64 11" [matmul.cpp:9]   --->   Operation 256 'getelementptr' 'A_6_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%A_7_addr_11 = getelementptr [16 x float]* %A_7, i64 0, i64 11" [matmul.cpp:9]   --->   Operation 257 'getelementptr' 'A_7_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%A_8_addr_11 = getelementptr [16 x float]* %A_8, i64 0, i64 11" [matmul.cpp:9]   --->   Operation 258 'getelementptr' 'A_8_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%A_9_addr_11 = getelementptr [16 x float]* %A_9, i64 0, i64 11" [matmul.cpp:9]   --->   Operation 259 'getelementptr' 'A_9_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%A_10_addr_11 = getelementptr [16 x float]* %A_10, i64 0, i64 11" [matmul.cpp:9]   --->   Operation 260 'getelementptr' 'A_10_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%A_11_addr_11 = getelementptr [16 x float]* %A_11, i64 0, i64 11" [matmul.cpp:9]   --->   Operation 261 'getelementptr' 'A_11_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%A_12_addr_11 = getelementptr [16 x float]* %A_12, i64 0, i64 11" [matmul.cpp:9]   --->   Operation 262 'getelementptr' 'A_12_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%A_13_addr_11 = getelementptr [16 x float]* %A_13, i64 0, i64 11" [matmul.cpp:9]   --->   Operation 263 'getelementptr' 'A_13_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%A_14_addr_11 = getelementptr [16 x float]* %A_14, i64 0, i64 11" [matmul.cpp:9]   --->   Operation 264 'getelementptr' 'A_14_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%A_15_addr_11 = getelementptr [16 x float]* %A_15, i64 0, i64 11" [matmul.cpp:9]   --->   Operation 265 'getelementptr' 'A_15_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%A_0_addr_12 = getelementptr [16 x float]* %A_0, i64 0, i64 12" [matmul.cpp:9]   --->   Operation 266 'getelementptr' 'A_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%A_1_addr_12 = getelementptr [16 x float]* %A_1, i64 0, i64 12" [matmul.cpp:9]   --->   Operation 267 'getelementptr' 'A_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%A_2_addr_12 = getelementptr [16 x float]* %A_2, i64 0, i64 12" [matmul.cpp:9]   --->   Operation 268 'getelementptr' 'A_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%A_3_addr_12 = getelementptr [16 x float]* %A_3, i64 0, i64 12" [matmul.cpp:9]   --->   Operation 269 'getelementptr' 'A_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%A_4_addr_12 = getelementptr [16 x float]* %A_4, i64 0, i64 12" [matmul.cpp:9]   --->   Operation 270 'getelementptr' 'A_4_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%A_5_addr_12 = getelementptr [16 x float]* %A_5, i64 0, i64 12" [matmul.cpp:9]   --->   Operation 271 'getelementptr' 'A_5_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%A_6_addr_12 = getelementptr [16 x float]* %A_6, i64 0, i64 12" [matmul.cpp:9]   --->   Operation 272 'getelementptr' 'A_6_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%A_7_addr_12 = getelementptr [16 x float]* %A_7, i64 0, i64 12" [matmul.cpp:9]   --->   Operation 273 'getelementptr' 'A_7_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%A_8_addr_12 = getelementptr [16 x float]* %A_8, i64 0, i64 12" [matmul.cpp:9]   --->   Operation 274 'getelementptr' 'A_8_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%A_9_addr_12 = getelementptr [16 x float]* %A_9, i64 0, i64 12" [matmul.cpp:9]   --->   Operation 275 'getelementptr' 'A_9_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%A_10_addr_12 = getelementptr [16 x float]* %A_10, i64 0, i64 12" [matmul.cpp:9]   --->   Operation 276 'getelementptr' 'A_10_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%A_11_addr_12 = getelementptr [16 x float]* %A_11, i64 0, i64 12" [matmul.cpp:9]   --->   Operation 277 'getelementptr' 'A_11_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%A_12_addr_12 = getelementptr [16 x float]* %A_12, i64 0, i64 12" [matmul.cpp:9]   --->   Operation 278 'getelementptr' 'A_12_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%A_13_addr_12 = getelementptr [16 x float]* %A_13, i64 0, i64 12" [matmul.cpp:9]   --->   Operation 279 'getelementptr' 'A_13_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%A_14_addr_12 = getelementptr [16 x float]* %A_14, i64 0, i64 12" [matmul.cpp:9]   --->   Operation 280 'getelementptr' 'A_14_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%A_15_addr_12 = getelementptr [16 x float]* %A_15, i64 0, i64 12" [matmul.cpp:9]   --->   Operation 281 'getelementptr' 'A_15_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%A_0_addr_13 = getelementptr [16 x float]* %A_0, i64 0, i64 13" [matmul.cpp:9]   --->   Operation 282 'getelementptr' 'A_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%A_1_addr_13 = getelementptr [16 x float]* %A_1, i64 0, i64 13" [matmul.cpp:9]   --->   Operation 283 'getelementptr' 'A_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%A_2_addr_13 = getelementptr [16 x float]* %A_2, i64 0, i64 13" [matmul.cpp:9]   --->   Operation 284 'getelementptr' 'A_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%A_3_addr_13 = getelementptr [16 x float]* %A_3, i64 0, i64 13" [matmul.cpp:9]   --->   Operation 285 'getelementptr' 'A_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%A_4_addr_13 = getelementptr [16 x float]* %A_4, i64 0, i64 13" [matmul.cpp:9]   --->   Operation 286 'getelementptr' 'A_4_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%A_5_addr_13 = getelementptr [16 x float]* %A_5, i64 0, i64 13" [matmul.cpp:9]   --->   Operation 287 'getelementptr' 'A_5_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%A_6_addr_13 = getelementptr [16 x float]* %A_6, i64 0, i64 13" [matmul.cpp:9]   --->   Operation 288 'getelementptr' 'A_6_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%A_7_addr_13 = getelementptr [16 x float]* %A_7, i64 0, i64 13" [matmul.cpp:9]   --->   Operation 289 'getelementptr' 'A_7_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%A_8_addr_13 = getelementptr [16 x float]* %A_8, i64 0, i64 13" [matmul.cpp:9]   --->   Operation 290 'getelementptr' 'A_8_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%A_9_addr_13 = getelementptr [16 x float]* %A_9, i64 0, i64 13" [matmul.cpp:9]   --->   Operation 291 'getelementptr' 'A_9_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%A_10_addr_13 = getelementptr [16 x float]* %A_10, i64 0, i64 13" [matmul.cpp:9]   --->   Operation 292 'getelementptr' 'A_10_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%A_11_addr_13 = getelementptr [16 x float]* %A_11, i64 0, i64 13" [matmul.cpp:9]   --->   Operation 293 'getelementptr' 'A_11_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%A_12_addr_13 = getelementptr [16 x float]* %A_12, i64 0, i64 13" [matmul.cpp:9]   --->   Operation 294 'getelementptr' 'A_12_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%A_13_addr_13 = getelementptr [16 x float]* %A_13, i64 0, i64 13" [matmul.cpp:9]   --->   Operation 295 'getelementptr' 'A_13_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%A_14_addr_13 = getelementptr [16 x float]* %A_14, i64 0, i64 13" [matmul.cpp:9]   --->   Operation 296 'getelementptr' 'A_14_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%A_15_addr_13 = getelementptr [16 x float]* %A_15, i64 0, i64 13" [matmul.cpp:9]   --->   Operation 297 'getelementptr' 'A_15_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%A_0_addr_14 = getelementptr [16 x float]* %A_0, i64 0, i64 14" [matmul.cpp:9]   --->   Operation 298 'getelementptr' 'A_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%A_1_addr_14 = getelementptr [16 x float]* %A_1, i64 0, i64 14" [matmul.cpp:9]   --->   Operation 299 'getelementptr' 'A_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%A_2_addr_14 = getelementptr [16 x float]* %A_2, i64 0, i64 14" [matmul.cpp:9]   --->   Operation 300 'getelementptr' 'A_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%A_3_addr_14 = getelementptr [16 x float]* %A_3, i64 0, i64 14" [matmul.cpp:9]   --->   Operation 301 'getelementptr' 'A_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%A_4_addr_14 = getelementptr [16 x float]* %A_4, i64 0, i64 14" [matmul.cpp:9]   --->   Operation 302 'getelementptr' 'A_4_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%A_5_addr_14 = getelementptr [16 x float]* %A_5, i64 0, i64 14" [matmul.cpp:9]   --->   Operation 303 'getelementptr' 'A_5_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%A_6_addr_14 = getelementptr [16 x float]* %A_6, i64 0, i64 14" [matmul.cpp:9]   --->   Operation 304 'getelementptr' 'A_6_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%A_7_addr_14 = getelementptr [16 x float]* %A_7, i64 0, i64 14" [matmul.cpp:9]   --->   Operation 305 'getelementptr' 'A_7_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%A_8_addr_14 = getelementptr [16 x float]* %A_8, i64 0, i64 14" [matmul.cpp:9]   --->   Operation 306 'getelementptr' 'A_8_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%A_9_addr_14 = getelementptr [16 x float]* %A_9, i64 0, i64 14" [matmul.cpp:9]   --->   Operation 307 'getelementptr' 'A_9_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%A_10_addr_14 = getelementptr [16 x float]* %A_10, i64 0, i64 14" [matmul.cpp:9]   --->   Operation 308 'getelementptr' 'A_10_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%A_11_addr_14 = getelementptr [16 x float]* %A_11, i64 0, i64 14" [matmul.cpp:9]   --->   Operation 309 'getelementptr' 'A_11_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%A_12_addr_14 = getelementptr [16 x float]* %A_12, i64 0, i64 14" [matmul.cpp:9]   --->   Operation 310 'getelementptr' 'A_12_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%A_13_addr_14 = getelementptr [16 x float]* %A_13, i64 0, i64 14" [matmul.cpp:9]   --->   Operation 311 'getelementptr' 'A_13_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%A_14_addr_14 = getelementptr [16 x float]* %A_14, i64 0, i64 14" [matmul.cpp:9]   --->   Operation 312 'getelementptr' 'A_14_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%A_15_addr_14 = getelementptr [16 x float]* %A_15, i64 0, i64 14" [matmul.cpp:9]   --->   Operation 313 'getelementptr' 'A_15_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%A_0_addr_15 = getelementptr [16 x float]* %A_0, i64 0, i64 15" [matmul.cpp:9]   --->   Operation 314 'getelementptr' 'A_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%A_1_addr_15 = getelementptr [16 x float]* %A_1, i64 0, i64 15" [matmul.cpp:9]   --->   Operation 315 'getelementptr' 'A_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%A_2_addr_15 = getelementptr [16 x float]* %A_2, i64 0, i64 15" [matmul.cpp:9]   --->   Operation 316 'getelementptr' 'A_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%A_3_addr_15 = getelementptr [16 x float]* %A_3, i64 0, i64 15" [matmul.cpp:9]   --->   Operation 317 'getelementptr' 'A_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%A_4_addr_15 = getelementptr [16 x float]* %A_4, i64 0, i64 15" [matmul.cpp:9]   --->   Operation 318 'getelementptr' 'A_4_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%A_5_addr_15 = getelementptr [16 x float]* %A_5, i64 0, i64 15" [matmul.cpp:9]   --->   Operation 319 'getelementptr' 'A_5_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%A_6_addr_15 = getelementptr [16 x float]* %A_6, i64 0, i64 15" [matmul.cpp:9]   --->   Operation 320 'getelementptr' 'A_6_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%A_7_addr_15 = getelementptr [16 x float]* %A_7, i64 0, i64 15" [matmul.cpp:9]   --->   Operation 321 'getelementptr' 'A_7_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%A_8_addr_15 = getelementptr [16 x float]* %A_8, i64 0, i64 15" [matmul.cpp:9]   --->   Operation 322 'getelementptr' 'A_8_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%A_9_addr_15 = getelementptr [16 x float]* %A_9, i64 0, i64 15" [matmul.cpp:9]   --->   Operation 323 'getelementptr' 'A_9_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%A_10_addr_15 = getelementptr [16 x float]* %A_10, i64 0, i64 15" [matmul.cpp:9]   --->   Operation 324 'getelementptr' 'A_10_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%A_11_addr_15 = getelementptr [16 x float]* %A_11, i64 0, i64 15" [matmul.cpp:9]   --->   Operation 325 'getelementptr' 'A_11_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%A_12_addr_15 = getelementptr [16 x float]* %A_12, i64 0, i64 15" [matmul.cpp:9]   --->   Operation 326 'getelementptr' 'A_12_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%A_13_addr_15 = getelementptr [16 x float]* %A_13, i64 0, i64 15" [matmul.cpp:9]   --->   Operation 327 'getelementptr' 'A_13_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%A_14_addr_15 = getelementptr [16 x float]* %A_14, i64 0, i64 15" [matmul.cpp:9]   --->   Operation 328 'getelementptr' 'A_14_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%A_15_addr_15 = getelementptr [16 x float]* %A_15, i64 0, i64 15" [matmul.cpp:9]   --->   Operation 329 'getelementptr' 'A_15_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.65ns)   --->   "br label %1" [matmul.cpp:5]   --->   Operation 330 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %loop_1 ]"   --->   Operation 331 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.75ns)   --->   "%icmp_ln5 = icmp eq i5 %i_0, -16" [matmul.cpp:5]   --->   Operation 332 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 333 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.78ns)   --->   "%i = add i5 %i_0, 1" [matmul.cpp:5]   --->   Operation 334 'add' 'i' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "br i1 %icmp_ln5, label %2, label %loop_1" [matmul.cpp:5]   --->   Operation 335 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i5 %i_0 to i64" [matmul.cpp:9]   --->   Operation 336 'zext' 'zext_ln9' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i5 %i_0 to i4" [matmul.cpp:9]   --->   Operation 337 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 338 [2/2] (0.67ns)   --->   "%A_0_load = load float* %A_0_addr, align 4" [matmul.cpp:9]   --->   Operation 338 'load' 'A_0_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 339 [2/2] (0.67ns)   --->   "%A_1_load = load float* %A_1_addr, align 4" [matmul.cpp:9]   --->   Operation 339 'load' 'A_1_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 340 [2/2] (0.67ns)   --->   "%A_2_load = load float* %A_2_addr, align 4" [matmul.cpp:9]   --->   Operation 340 'load' 'A_2_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 341 [2/2] (0.67ns)   --->   "%A_3_load = load float* %A_3_addr, align 4" [matmul.cpp:9]   --->   Operation 341 'load' 'A_3_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 342 [2/2] (0.67ns)   --->   "%A_4_load = load float* %A_4_addr, align 4" [matmul.cpp:9]   --->   Operation 342 'load' 'A_4_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 343 [2/2] (0.67ns)   --->   "%A_5_load = load float* %A_5_addr, align 4" [matmul.cpp:9]   --->   Operation 343 'load' 'A_5_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 344 [2/2] (0.67ns)   --->   "%A_6_load = load float* %A_6_addr, align 4" [matmul.cpp:9]   --->   Operation 344 'load' 'A_6_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 345 [2/2] (0.67ns)   --->   "%A_7_load = load float* %A_7_addr, align 4" [matmul.cpp:9]   --->   Operation 345 'load' 'A_7_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 346 [2/2] (0.67ns)   --->   "%A_8_load = load float* %A_8_addr, align 4" [matmul.cpp:9]   --->   Operation 346 'load' 'A_8_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 347 [2/2] (0.67ns)   --->   "%A_9_load = load float* %A_9_addr, align 4" [matmul.cpp:9]   --->   Operation 347 'load' 'A_9_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 348 [2/2] (0.67ns)   --->   "%A_10_load = load float* %A_10_addr, align 4" [matmul.cpp:9]   --->   Operation 348 'load' 'A_10_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 349 [2/2] (0.67ns)   --->   "%A_11_load = load float* %A_11_addr, align 4" [matmul.cpp:9]   --->   Operation 349 'load' 'A_11_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 350 [2/2] (0.67ns)   --->   "%A_12_load = load float* %A_12_addr, align 4" [matmul.cpp:9]   --->   Operation 350 'load' 'A_12_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 351 [2/2] (0.67ns)   --->   "%A_13_load = load float* %A_13_addr, align 4" [matmul.cpp:9]   --->   Operation 351 'load' 'A_13_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 352 [2/2] (0.67ns)   --->   "%A_14_load = load float* %A_14_addr, align 4" [matmul.cpp:9]   --->   Operation 352 'load' 'A_14_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 353 [2/2] (0.67ns)   --->   "%A_15_load = load float* %A_15_addr, align 4" [matmul.cpp:9]   --->   Operation 353 'load' 'A_15_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr [16 x float]* %B_0, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 354 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 355 [2/2] (0.67ns)   --->   "%B_0_load = load float* %B_0_addr, align 4" [matmul.cpp:9]   --->   Operation 355 'load' 'B_0_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 356 [2/2] (0.67ns)   --->   "%A_0_load_1 = load float* %A_0_addr_1, align 4" [matmul.cpp:9]   --->   Operation 356 'load' 'A_0_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 357 [2/2] (0.67ns)   --->   "%A_1_load_1 = load float* %A_1_addr_1, align 4" [matmul.cpp:9]   --->   Operation 357 'load' 'A_1_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 358 [2/2] (0.67ns)   --->   "%A_2_load_1 = load float* %A_2_addr_1, align 4" [matmul.cpp:9]   --->   Operation 358 'load' 'A_2_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 359 [2/2] (0.67ns)   --->   "%A_3_load_1 = load float* %A_3_addr_1, align 4" [matmul.cpp:9]   --->   Operation 359 'load' 'A_3_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 360 [2/2] (0.67ns)   --->   "%A_4_load_1 = load float* %A_4_addr_1, align 4" [matmul.cpp:9]   --->   Operation 360 'load' 'A_4_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 361 [2/2] (0.67ns)   --->   "%A_5_load_1 = load float* %A_5_addr_1, align 4" [matmul.cpp:9]   --->   Operation 361 'load' 'A_5_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 362 [2/2] (0.67ns)   --->   "%A_6_load_1 = load float* %A_6_addr_1, align 4" [matmul.cpp:9]   --->   Operation 362 'load' 'A_6_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 363 [2/2] (0.67ns)   --->   "%A_7_load_1 = load float* %A_7_addr_1, align 4" [matmul.cpp:9]   --->   Operation 363 'load' 'A_7_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 364 [2/2] (0.67ns)   --->   "%A_8_load_1 = load float* %A_8_addr_1, align 4" [matmul.cpp:9]   --->   Operation 364 'load' 'A_8_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 365 [2/2] (0.67ns)   --->   "%A_9_load_1 = load float* %A_9_addr_1, align 4" [matmul.cpp:9]   --->   Operation 365 'load' 'A_9_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 366 [2/2] (0.67ns)   --->   "%A_10_load_1 = load float* %A_10_addr_1, align 4" [matmul.cpp:9]   --->   Operation 366 'load' 'A_10_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 367 [2/2] (0.67ns)   --->   "%A_11_load_1 = load float* %A_11_addr_1, align 4" [matmul.cpp:9]   --->   Operation 367 'load' 'A_11_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 368 [2/2] (0.67ns)   --->   "%A_12_load_1 = load float* %A_12_addr_1, align 4" [matmul.cpp:9]   --->   Operation 368 'load' 'A_12_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 369 [2/2] (0.67ns)   --->   "%A_13_load_1 = load float* %A_13_addr_1, align 4" [matmul.cpp:9]   --->   Operation 369 'load' 'A_13_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 370 [2/2] (0.67ns)   --->   "%A_14_load_1 = load float* %A_14_addr_1, align 4" [matmul.cpp:9]   --->   Operation 370 'load' 'A_14_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 371 [2/2] (0.67ns)   --->   "%A_15_load_1 = load float* %A_15_addr_1, align 4" [matmul.cpp:9]   --->   Operation 371 'load' 'A_15_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr [16 x float]* %B_1, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 372 'getelementptr' 'B_1_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 373 [2/2] (0.67ns)   --->   "%B_1_load = load float* %B_1_addr, align 4" [matmul.cpp:9]   --->   Operation 373 'load' 'B_1_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr [16 x float]* %B_2, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 374 'getelementptr' 'B_2_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 375 [2/2] (0.67ns)   --->   "%B_2_load = load float* %B_2_addr, align 4" [matmul.cpp:9]   --->   Operation 375 'load' 'B_2_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr [16 x float]* %B_3, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 376 'getelementptr' 'B_3_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 377 [2/2] (0.67ns)   --->   "%B_3_load = load float* %B_3_addr, align 4" [matmul.cpp:9]   --->   Operation 377 'load' 'B_3_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr [16 x float]* %B_4, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 378 'getelementptr' 'B_4_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 379 [2/2] (0.67ns)   --->   "%B_4_load = load float* %B_4_addr, align 4" [matmul.cpp:9]   --->   Operation 379 'load' 'B_4_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr [16 x float]* %B_5, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 380 'getelementptr' 'B_5_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 381 [2/2] (0.67ns)   --->   "%B_5_load = load float* %B_5_addr, align 4" [matmul.cpp:9]   --->   Operation 381 'load' 'B_5_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr [16 x float]* %B_6, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 382 'getelementptr' 'B_6_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 383 [2/2] (0.67ns)   --->   "%B_6_load = load float* %B_6_addr, align 4" [matmul.cpp:9]   --->   Operation 383 'load' 'B_6_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr [16 x float]* %B_7, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 384 'getelementptr' 'B_7_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 385 [2/2] (0.67ns)   --->   "%B_7_load = load float* %B_7_addr, align 4" [matmul.cpp:9]   --->   Operation 385 'load' 'B_7_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%B_8_addr = getelementptr [16 x float]* %B_8, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 386 'getelementptr' 'B_8_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 387 [2/2] (0.67ns)   --->   "%B_8_load = load float* %B_8_addr, align 4" [matmul.cpp:9]   --->   Operation 387 'load' 'B_8_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%B_9_addr = getelementptr [16 x float]* %B_9, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 388 'getelementptr' 'B_9_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 389 [2/2] (0.67ns)   --->   "%B_9_load = load float* %B_9_addr, align 4" [matmul.cpp:9]   --->   Operation 389 'load' 'B_9_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%B_10_addr = getelementptr [16 x float]* %B_10, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 390 'getelementptr' 'B_10_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 391 [2/2] (0.67ns)   --->   "%B_10_load = load float* %B_10_addr, align 4" [matmul.cpp:9]   --->   Operation 391 'load' 'B_10_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%B_11_addr = getelementptr [16 x float]* %B_11, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 392 'getelementptr' 'B_11_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 393 [2/2] (0.67ns)   --->   "%B_11_load = load float* %B_11_addr, align 4" [matmul.cpp:9]   --->   Operation 393 'load' 'B_11_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%B_12_addr = getelementptr [16 x float]* %B_12, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 394 'getelementptr' 'B_12_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 395 [2/2] (0.67ns)   --->   "%B_12_load = load float* %B_12_addr, align 4" [matmul.cpp:9]   --->   Operation 395 'load' 'B_12_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%B_13_addr = getelementptr [16 x float]* %B_13, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 396 'getelementptr' 'B_13_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 397 [2/2] (0.67ns)   --->   "%B_13_load = load float* %B_13_addr, align 4" [matmul.cpp:9]   --->   Operation 397 'load' 'B_13_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%B_14_addr = getelementptr [16 x float]* %B_14, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 398 'getelementptr' 'B_14_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 399 [2/2] (0.67ns)   --->   "%B_14_load = load float* %B_14_addr, align 4" [matmul.cpp:9]   --->   Operation 399 'load' 'B_14_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%B_15_addr = getelementptr [16 x float]* %B_15, i64 0, i64 %zext_ln9" [matmul.cpp:9]   --->   Operation 400 'getelementptr' 'B_15_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 401 [2/2] (0.67ns)   --->   "%B_15_load = load float* %B_15_addr, align 4" [matmul.cpp:9]   --->   Operation 401 'load' 'B_15_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 402 [1/2] (0.67ns)   --->   "%A_0_load = load float* %A_0_addr, align 4" [matmul.cpp:9]   --->   Operation 402 'load' 'A_0_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 403 [1/2] (0.67ns)   --->   "%A_1_load = load float* %A_1_addr, align 4" [matmul.cpp:9]   --->   Operation 403 'load' 'A_1_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 404 [1/2] (0.67ns)   --->   "%A_2_load = load float* %A_2_addr, align 4" [matmul.cpp:9]   --->   Operation 404 'load' 'A_2_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 405 [1/2] (0.67ns)   --->   "%A_3_load = load float* %A_3_addr, align 4" [matmul.cpp:9]   --->   Operation 405 'load' 'A_3_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 406 [1/2] (0.67ns)   --->   "%A_4_load = load float* %A_4_addr, align 4" [matmul.cpp:9]   --->   Operation 406 'load' 'A_4_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 407 [1/2] (0.67ns)   --->   "%A_5_load = load float* %A_5_addr, align 4" [matmul.cpp:9]   --->   Operation 407 'load' 'A_5_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 408 [1/2] (0.67ns)   --->   "%A_6_load = load float* %A_6_addr, align 4" [matmul.cpp:9]   --->   Operation 408 'load' 'A_6_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 409 [1/2] (0.67ns)   --->   "%A_7_load = load float* %A_7_addr, align 4" [matmul.cpp:9]   --->   Operation 409 'load' 'A_7_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 410 [1/2] (0.67ns)   --->   "%A_8_load = load float* %A_8_addr, align 4" [matmul.cpp:9]   --->   Operation 410 'load' 'A_8_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 411 [1/2] (0.67ns)   --->   "%A_9_load = load float* %A_9_addr, align 4" [matmul.cpp:9]   --->   Operation 411 'load' 'A_9_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 412 [1/2] (0.67ns)   --->   "%A_10_load = load float* %A_10_addr, align 4" [matmul.cpp:9]   --->   Operation 412 'load' 'A_10_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 413 [1/2] (0.67ns)   --->   "%A_11_load = load float* %A_11_addr, align 4" [matmul.cpp:9]   --->   Operation 413 'load' 'A_11_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 414 [1/2] (0.67ns)   --->   "%A_12_load = load float* %A_12_addr, align 4" [matmul.cpp:9]   --->   Operation 414 'load' 'A_12_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 415 [1/2] (0.67ns)   --->   "%A_13_load = load float* %A_13_addr, align 4" [matmul.cpp:9]   --->   Operation 415 'load' 'A_13_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 416 [1/2] (0.67ns)   --->   "%A_14_load = load float* %A_14_addr, align 4" [matmul.cpp:9]   --->   Operation 416 'load' 'A_14_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 417 [1/2] (0.67ns)   --->   "%A_15_load = load float* %A_15_addr, align 4" [matmul.cpp:9]   --->   Operation 417 'load' 'A_15_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 418 [1/1] (0.48ns)   --->   "%tmp_15 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load, float %A_1_load, float %A_2_load, float %A_3_load, float %A_4_load, float %A_5_load, float %A_6_load, float %A_7_load, float %A_8_load, float %A_9_load, float %A_10_load, float %A_11_load, float %A_12_load, float %A_13_load, float %A_14_load, float %A_15_load, i4 %trunc_ln9)" [matmul.cpp:9]   --->   Operation 418 'mux' 'tmp_15' <Predicate = (!icmp_ln5)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 419 [1/2] (0.67ns)   --->   "%B_0_load = load float* %B_0_addr, align 4" [matmul.cpp:9]   --->   Operation 419 'load' 'B_0_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 420 [1/2] (0.67ns)   --->   "%A_0_load_1 = load float* %A_0_addr_1, align 4" [matmul.cpp:9]   --->   Operation 420 'load' 'A_0_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 421 [1/2] (0.67ns)   --->   "%A_1_load_1 = load float* %A_1_addr_1, align 4" [matmul.cpp:9]   --->   Operation 421 'load' 'A_1_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 422 [1/2] (0.67ns)   --->   "%A_2_load_1 = load float* %A_2_addr_1, align 4" [matmul.cpp:9]   --->   Operation 422 'load' 'A_2_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 423 [1/2] (0.67ns)   --->   "%A_3_load_1 = load float* %A_3_addr_1, align 4" [matmul.cpp:9]   --->   Operation 423 'load' 'A_3_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 424 [1/2] (0.67ns)   --->   "%A_4_load_1 = load float* %A_4_addr_1, align 4" [matmul.cpp:9]   --->   Operation 424 'load' 'A_4_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 425 [1/2] (0.67ns)   --->   "%A_5_load_1 = load float* %A_5_addr_1, align 4" [matmul.cpp:9]   --->   Operation 425 'load' 'A_5_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 426 [1/2] (0.67ns)   --->   "%A_6_load_1 = load float* %A_6_addr_1, align 4" [matmul.cpp:9]   --->   Operation 426 'load' 'A_6_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 427 [1/2] (0.67ns)   --->   "%A_7_load_1 = load float* %A_7_addr_1, align 4" [matmul.cpp:9]   --->   Operation 427 'load' 'A_7_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 428 [1/2] (0.67ns)   --->   "%A_8_load_1 = load float* %A_8_addr_1, align 4" [matmul.cpp:9]   --->   Operation 428 'load' 'A_8_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 429 [1/2] (0.67ns)   --->   "%A_9_load_1 = load float* %A_9_addr_1, align 4" [matmul.cpp:9]   --->   Operation 429 'load' 'A_9_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 430 [1/2] (0.67ns)   --->   "%A_10_load_1 = load float* %A_10_addr_1, align 4" [matmul.cpp:9]   --->   Operation 430 'load' 'A_10_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 431 [1/2] (0.67ns)   --->   "%A_11_load_1 = load float* %A_11_addr_1, align 4" [matmul.cpp:9]   --->   Operation 431 'load' 'A_11_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 432 [1/2] (0.67ns)   --->   "%A_12_load_1 = load float* %A_12_addr_1, align 4" [matmul.cpp:9]   --->   Operation 432 'load' 'A_12_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 433 [1/2] (0.67ns)   --->   "%A_13_load_1 = load float* %A_13_addr_1, align 4" [matmul.cpp:9]   --->   Operation 433 'load' 'A_13_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 434 [1/2] (0.67ns)   --->   "%A_14_load_1 = load float* %A_14_addr_1, align 4" [matmul.cpp:9]   --->   Operation 434 'load' 'A_14_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 435 [1/2] (0.67ns)   --->   "%A_15_load_1 = load float* %A_15_addr_1, align 4" [matmul.cpp:9]   --->   Operation 435 'load' 'A_15_load_1' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 436 [1/1] (0.48ns)   --->   "%tmp_16 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_1, float %A_1_load_1, float %A_2_load_1, float %A_3_load_1, float %A_4_load_1, float %A_5_load_1, float %A_6_load_1, float %A_7_load_1, float %A_8_load_1, float %A_9_load_1, float %A_10_load_1, float %A_11_load_1, float %A_12_load_1, float %A_13_load_1, float %A_14_load_1, float %A_15_load_1, i4 %trunc_ln9)" [matmul.cpp:9]   --->   Operation 436 'mux' 'tmp_16' <Predicate = (!icmp_ln5)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/2] (0.67ns)   --->   "%B_1_load = load float* %B_1_addr, align 4" [matmul.cpp:9]   --->   Operation 437 'load' 'B_1_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 438 [2/2] (0.67ns)   --->   "%A_0_load_2 = load float* %A_0_addr_2, align 4" [matmul.cpp:9]   --->   Operation 438 'load' 'A_0_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 439 [2/2] (0.67ns)   --->   "%A_1_load_2 = load float* %A_1_addr_2, align 4" [matmul.cpp:9]   --->   Operation 439 'load' 'A_1_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 440 [2/2] (0.67ns)   --->   "%A_2_load_2 = load float* %A_2_addr_2, align 4" [matmul.cpp:9]   --->   Operation 440 'load' 'A_2_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 441 [2/2] (0.67ns)   --->   "%A_3_load_2 = load float* %A_3_addr_2, align 4" [matmul.cpp:9]   --->   Operation 441 'load' 'A_3_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 442 [2/2] (0.67ns)   --->   "%A_4_load_2 = load float* %A_4_addr_2, align 4" [matmul.cpp:9]   --->   Operation 442 'load' 'A_4_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 443 [2/2] (0.67ns)   --->   "%A_5_load_2 = load float* %A_5_addr_2, align 4" [matmul.cpp:9]   --->   Operation 443 'load' 'A_5_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 444 [2/2] (0.67ns)   --->   "%A_6_load_2 = load float* %A_6_addr_2, align 4" [matmul.cpp:9]   --->   Operation 444 'load' 'A_6_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 445 [2/2] (0.67ns)   --->   "%A_7_load_2 = load float* %A_7_addr_2, align 4" [matmul.cpp:9]   --->   Operation 445 'load' 'A_7_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 446 [2/2] (0.67ns)   --->   "%A_8_load_2 = load float* %A_8_addr_2, align 4" [matmul.cpp:9]   --->   Operation 446 'load' 'A_8_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 447 [2/2] (0.67ns)   --->   "%A_9_load_2 = load float* %A_9_addr_2, align 4" [matmul.cpp:9]   --->   Operation 447 'load' 'A_9_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 448 [2/2] (0.67ns)   --->   "%A_10_load_2 = load float* %A_10_addr_2, align 4" [matmul.cpp:9]   --->   Operation 448 'load' 'A_10_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 449 [2/2] (0.67ns)   --->   "%A_11_load_2 = load float* %A_11_addr_2, align 4" [matmul.cpp:9]   --->   Operation 449 'load' 'A_11_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 450 [2/2] (0.67ns)   --->   "%A_12_load_2 = load float* %A_12_addr_2, align 4" [matmul.cpp:9]   --->   Operation 450 'load' 'A_12_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 451 [2/2] (0.67ns)   --->   "%A_13_load_2 = load float* %A_13_addr_2, align 4" [matmul.cpp:9]   --->   Operation 451 'load' 'A_13_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 452 [2/2] (0.67ns)   --->   "%A_14_load_2 = load float* %A_14_addr_2, align 4" [matmul.cpp:9]   --->   Operation 452 'load' 'A_14_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 453 [2/2] (0.67ns)   --->   "%A_15_load_2 = load float* %A_15_addr_2, align 4" [matmul.cpp:9]   --->   Operation 453 'load' 'A_15_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 454 [1/2] (0.67ns)   --->   "%B_2_load = load float* %B_2_addr, align 4" [matmul.cpp:9]   --->   Operation 454 'load' 'B_2_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 455 [2/2] (0.67ns)   --->   "%A_0_load_3 = load float* %A_0_addr_3, align 4" [matmul.cpp:9]   --->   Operation 455 'load' 'A_0_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 456 [2/2] (0.67ns)   --->   "%A_1_load_3 = load float* %A_1_addr_3, align 4" [matmul.cpp:9]   --->   Operation 456 'load' 'A_1_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 457 [2/2] (0.67ns)   --->   "%A_2_load_3 = load float* %A_2_addr_3, align 4" [matmul.cpp:9]   --->   Operation 457 'load' 'A_2_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 458 [2/2] (0.67ns)   --->   "%A_3_load_3 = load float* %A_3_addr_3, align 4" [matmul.cpp:9]   --->   Operation 458 'load' 'A_3_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 459 [2/2] (0.67ns)   --->   "%A_4_load_3 = load float* %A_4_addr_3, align 4" [matmul.cpp:9]   --->   Operation 459 'load' 'A_4_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 460 [2/2] (0.67ns)   --->   "%A_5_load_3 = load float* %A_5_addr_3, align 4" [matmul.cpp:9]   --->   Operation 460 'load' 'A_5_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 461 [2/2] (0.67ns)   --->   "%A_6_load_3 = load float* %A_6_addr_3, align 4" [matmul.cpp:9]   --->   Operation 461 'load' 'A_6_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 462 [2/2] (0.67ns)   --->   "%A_7_load_3 = load float* %A_7_addr_3, align 4" [matmul.cpp:9]   --->   Operation 462 'load' 'A_7_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 463 [2/2] (0.67ns)   --->   "%A_8_load_3 = load float* %A_8_addr_3, align 4" [matmul.cpp:9]   --->   Operation 463 'load' 'A_8_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 464 [2/2] (0.67ns)   --->   "%A_9_load_3 = load float* %A_9_addr_3, align 4" [matmul.cpp:9]   --->   Operation 464 'load' 'A_9_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 465 [2/2] (0.67ns)   --->   "%A_10_load_3 = load float* %A_10_addr_3, align 4" [matmul.cpp:9]   --->   Operation 465 'load' 'A_10_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 466 [2/2] (0.67ns)   --->   "%A_11_load_3 = load float* %A_11_addr_3, align 4" [matmul.cpp:9]   --->   Operation 466 'load' 'A_11_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 467 [2/2] (0.67ns)   --->   "%A_12_load_3 = load float* %A_12_addr_3, align 4" [matmul.cpp:9]   --->   Operation 467 'load' 'A_12_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 468 [2/2] (0.67ns)   --->   "%A_13_load_3 = load float* %A_13_addr_3, align 4" [matmul.cpp:9]   --->   Operation 468 'load' 'A_13_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 469 [2/2] (0.67ns)   --->   "%A_14_load_3 = load float* %A_14_addr_3, align 4" [matmul.cpp:9]   --->   Operation 469 'load' 'A_14_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 470 [2/2] (0.67ns)   --->   "%A_15_load_3 = load float* %A_15_addr_3, align 4" [matmul.cpp:9]   --->   Operation 470 'load' 'A_15_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 471 [1/2] (0.67ns)   --->   "%B_3_load = load float* %B_3_addr, align 4" [matmul.cpp:9]   --->   Operation 471 'load' 'B_3_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 472 [1/2] (0.67ns)   --->   "%B_4_load = load float* %B_4_addr, align 4" [matmul.cpp:9]   --->   Operation 472 'load' 'B_4_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 473 [1/2] (0.67ns)   --->   "%B_5_load = load float* %B_5_addr, align 4" [matmul.cpp:9]   --->   Operation 473 'load' 'B_5_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 474 [1/2] (0.67ns)   --->   "%B_6_load = load float* %B_6_addr, align 4" [matmul.cpp:9]   --->   Operation 474 'load' 'B_6_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 475 [1/2] (0.67ns)   --->   "%B_7_load = load float* %B_7_addr, align 4" [matmul.cpp:9]   --->   Operation 475 'load' 'B_7_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 476 [1/2] (0.67ns)   --->   "%B_8_load = load float* %B_8_addr, align 4" [matmul.cpp:9]   --->   Operation 476 'load' 'B_8_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 477 [1/2] (0.67ns)   --->   "%B_9_load = load float* %B_9_addr, align 4" [matmul.cpp:9]   --->   Operation 477 'load' 'B_9_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 478 [1/2] (0.67ns)   --->   "%B_10_load = load float* %B_10_addr, align 4" [matmul.cpp:9]   --->   Operation 478 'load' 'B_10_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 479 [1/2] (0.67ns)   --->   "%B_11_load = load float* %B_11_addr, align 4" [matmul.cpp:9]   --->   Operation 479 'load' 'B_11_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 480 [1/2] (0.67ns)   --->   "%B_12_load = load float* %B_12_addr, align 4" [matmul.cpp:9]   --->   Operation 480 'load' 'B_12_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 481 [1/2] (0.67ns)   --->   "%B_13_load = load float* %B_13_addr, align 4" [matmul.cpp:9]   --->   Operation 481 'load' 'B_13_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 482 [1/2] (0.67ns)   --->   "%B_14_load = load float* %B_14_addr, align 4" [matmul.cpp:9]   --->   Operation 482 'load' 'B_14_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 483 [1/2] (0.67ns)   --->   "%B_15_load = load float* %B_15_addr, align 4" [matmul.cpp:9]   --->   Operation 483 'load' 'B_15_load' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 8.41>
ST_4 : Operation 484 [2/2] (8.41ns)   --->   "%tmp1 = fmul float %tmp_15, %B_0_load" [matmul.cpp:9]   --->   Operation 484 'fmul' 'tmp1' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 485 [2/2] (8.41ns)   --->   "%tmp_1 = fmul float %tmp_16, %B_1_load" [matmul.cpp:9]   --->   Operation 485 'fmul' 'tmp_1' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 486 [1/2] (0.67ns)   --->   "%A_0_load_2 = load float* %A_0_addr_2, align 4" [matmul.cpp:9]   --->   Operation 486 'load' 'A_0_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 487 [1/2] (0.67ns)   --->   "%A_1_load_2 = load float* %A_1_addr_2, align 4" [matmul.cpp:9]   --->   Operation 487 'load' 'A_1_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 488 [1/2] (0.67ns)   --->   "%A_2_load_2 = load float* %A_2_addr_2, align 4" [matmul.cpp:9]   --->   Operation 488 'load' 'A_2_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 489 [1/2] (0.67ns)   --->   "%A_3_load_2 = load float* %A_3_addr_2, align 4" [matmul.cpp:9]   --->   Operation 489 'load' 'A_3_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 490 [1/2] (0.67ns)   --->   "%A_4_load_2 = load float* %A_4_addr_2, align 4" [matmul.cpp:9]   --->   Operation 490 'load' 'A_4_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 491 [1/2] (0.67ns)   --->   "%A_5_load_2 = load float* %A_5_addr_2, align 4" [matmul.cpp:9]   --->   Operation 491 'load' 'A_5_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 492 [1/2] (0.67ns)   --->   "%A_6_load_2 = load float* %A_6_addr_2, align 4" [matmul.cpp:9]   --->   Operation 492 'load' 'A_6_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 493 [1/2] (0.67ns)   --->   "%A_7_load_2 = load float* %A_7_addr_2, align 4" [matmul.cpp:9]   --->   Operation 493 'load' 'A_7_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 494 [1/2] (0.67ns)   --->   "%A_8_load_2 = load float* %A_8_addr_2, align 4" [matmul.cpp:9]   --->   Operation 494 'load' 'A_8_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 495 [1/2] (0.67ns)   --->   "%A_9_load_2 = load float* %A_9_addr_2, align 4" [matmul.cpp:9]   --->   Operation 495 'load' 'A_9_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 496 [1/2] (0.67ns)   --->   "%A_10_load_2 = load float* %A_10_addr_2, align 4" [matmul.cpp:9]   --->   Operation 496 'load' 'A_10_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 497 [1/2] (0.67ns)   --->   "%A_11_load_2 = load float* %A_11_addr_2, align 4" [matmul.cpp:9]   --->   Operation 497 'load' 'A_11_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 498 [1/2] (0.67ns)   --->   "%A_12_load_2 = load float* %A_12_addr_2, align 4" [matmul.cpp:9]   --->   Operation 498 'load' 'A_12_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 499 [1/2] (0.67ns)   --->   "%A_13_load_2 = load float* %A_13_addr_2, align 4" [matmul.cpp:9]   --->   Operation 499 'load' 'A_13_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 500 [1/2] (0.67ns)   --->   "%A_14_load_2 = load float* %A_14_addr_2, align 4" [matmul.cpp:9]   --->   Operation 500 'load' 'A_14_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 501 [1/2] (0.67ns)   --->   "%A_15_load_2 = load float* %A_15_addr_2, align 4" [matmul.cpp:9]   --->   Operation 501 'load' 'A_15_load_2' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 502 [1/1] (0.48ns)   --->   "%tmp_17 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_2, float %A_1_load_2, float %A_2_load_2, float %A_3_load_2, float %A_4_load_2, float %A_5_load_2, float %A_6_load_2, float %A_7_load_2, float %A_8_load_2, float %A_9_load_2, float %A_10_load_2, float %A_11_load_2, float %A_12_load_2, float %A_13_load_2, float %A_14_load_2, float %A_15_load_2, i4 %trunc_ln9)" [matmul.cpp:9]   --->   Operation 502 'mux' 'tmp_17' <Predicate = (!icmp_ln5)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 503 [1/2] (0.67ns)   --->   "%A_0_load_3 = load float* %A_0_addr_3, align 4" [matmul.cpp:9]   --->   Operation 503 'load' 'A_0_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 504 [1/2] (0.67ns)   --->   "%A_1_load_3 = load float* %A_1_addr_3, align 4" [matmul.cpp:9]   --->   Operation 504 'load' 'A_1_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 505 [1/2] (0.67ns)   --->   "%A_2_load_3 = load float* %A_2_addr_3, align 4" [matmul.cpp:9]   --->   Operation 505 'load' 'A_2_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 506 [1/2] (0.67ns)   --->   "%A_3_load_3 = load float* %A_3_addr_3, align 4" [matmul.cpp:9]   --->   Operation 506 'load' 'A_3_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 507 [1/2] (0.67ns)   --->   "%A_4_load_3 = load float* %A_4_addr_3, align 4" [matmul.cpp:9]   --->   Operation 507 'load' 'A_4_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 508 [1/2] (0.67ns)   --->   "%A_5_load_3 = load float* %A_5_addr_3, align 4" [matmul.cpp:9]   --->   Operation 508 'load' 'A_5_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 509 [1/2] (0.67ns)   --->   "%A_6_load_3 = load float* %A_6_addr_3, align 4" [matmul.cpp:9]   --->   Operation 509 'load' 'A_6_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 510 [1/2] (0.67ns)   --->   "%A_7_load_3 = load float* %A_7_addr_3, align 4" [matmul.cpp:9]   --->   Operation 510 'load' 'A_7_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 511 [1/2] (0.67ns)   --->   "%A_8_load_3 = load float* %A_8_addr_3, align 4" [matmul.cpp:9]   --->   Operation 511 'load' 'A_8_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 512 [1/2] (0.67ns)   --->   "%A_9_load_3 = load float* %A_9_addr_3, align 4" [matmul.cpp:9]   --->   Operation 512 'load' 'A_9_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 513 [1/2] (0.67ns)   --->   "%A_10_load_3 = load float* %A_10_addr_3, align 4" [matmul.cpp:9]   --->   Operation 513 'load' 'A_10_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 514 [1/2] (0.67ns)   --->   "%A_11_load_3 = load float* %A_11_addr_3, align 4" [matmul.cpp:9]   --->   Operation 514 'load' 'A_11_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 515 [1/2] (0.67ns)   --->   "%A_12_load_3 = load float* %A_12_addr_3, align 4" [matmul.cpp:9]   --->   Operation 515 'load' 'A_12_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 516 [1/2] (0.67ns)   --->   "%A_13_load_3 = load float* %A_13_addr_3, align 4" [matmul.cpp:9]   --->   Operation 516 'load' 'A_13_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 517 [1/2] (0.67ns)   --->   "%A_14_load_3 = load float* %A_14_addr_3, align 4" [matmul.cpp:9]   --->   Operation 517 'load' 'A_14_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 518 [1/2] (0.67ns)   --->   "%A_15_load_3 = load float* %A_15_addr_3, align 4" [matmul.cpp:9]   --->   Operation 518 'load' 'A_15_load_3' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 519 [1/1] (0.48ns)   --->   "%tmp_18 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_3, float %A_1_load_3, float %A_2_load_3, float %A_3_load_3, float %A_4_load_3, float %A_5_load_3, float %A_6_load_3, float %A_7_load_3, float %A_8_load_3, float %A_9_load_3, float %A_10_load_3, float %A_11_load_3, float %A_12_load_3, float %A_13_load_3, float %A_14_load_3, float %A_15_load_3, i4 %trunc_ln9)" [matmul.cpp:9]   --->   Operation 519 'mux' 'tmp_18' <Predicate = (!icmp_ln5)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 520 [2/2] (0.67ns)   --->   "%A_0_load_4 = load float* %A_0_addr_4, align 4" [matmul.cpp:9]   --->   Operation 520 'load' 'A_0_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 521 [2/2] (0.67ns)   --->   "%A_1_load_4 = load float* %A_1_addr_4, align 4" [matmul.cpp:9]   --->   Operation 521 'load' 'A_1_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 522 [2/2] (0.67ns)   --->   "%A_2_load_4 = load float* %A_2_addr_4, align 4" [matmul.cpp:9]   --->   Operation 522 'load' 'A_2_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 523 [2/2] (0.67ns)   --->   "%A_3_load_4 = load float* %A_3_addr_4, align 4" [matmul.cpp:9]   --->   Operation 523 'load' 'A_3_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 524 [2/2] (0.67ns)   --->   "%A_4_load_4 = load float* %A_4_addr_4, align 4" [matmul.cpp:9]   --->   Operation 524 'load' 'A_4_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 525 [2/2] (0.67ns)   --->   "%A_5_load_4 = load float* %A_5_addr_4, align 4" [matmul.cpp:9]   --->   Operation 525 'load' 'A_5_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 526 [2/2] (0.67ns)   --->   "%A_6_load_4 = load float* %A_6_addr_4, align 4" [matmul.cpp:9]   --->   Operation 526 'load' 'A_6_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 527 [2/2] (0.67ns)   --->   "%A_7_load_4 = load float* %A_7_addr_4, align 4" [matmul.cpp:9]   --->   Operation 527 'load' 'A_7_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 528 [2/2] (0.67ns)   --->   "%A_8_load_4 = load float* %A_8_addr_4, align 4" [matmul.cpp:9]   --->   Operation 528 'load' 'A_8_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 529 [2/2] (0.67ns)   --->   "%A_9_load_4 = load float* %A_9_addr_4, align 4" [matmul.cpp:9]   --->   Operation 529 'load' 'A_9_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 530 [2/2] (0.67ns)   --->   "%A_10_load_4 = load float* %A_10_addr_4, align 4" [matmul.cpp:9]   --->   Operation 530 'load' 'A_10_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 531 [2/2] (0.67ns)   --->   "%A_11_load_4 = load float* %A_11_addr_4, align 4" [matmul.cpp:9]   --->   Operation 531 'load' 'A_11_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 532 [2/2] (0.67ns)   --->   "%A_12_load_4 = load float* %A_12_addr_4, align 4" [matmul.cpp:9]   --->   Operation 532 'load' 'A_12_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 533 [2/2] (0.67ns)   --->   "%A_13_load_4 = load float* %A_13_addr_4, align 4" [matmul.cpp:9]   --->   Operation 533 'load' 'A_13_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 534 [2/2] (0.67ns)   --->   "%A_14_load_4 = load float* %A_14_addr_4, align 4" [matmul.cpp:9]   --->   Operation 534 'load' 'A_14_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 535 [2/2] (0.67ns)   --->   "%A_15_load_4 = load float* %A_15_addr_4, align 4" [matmul.cpp:9]   --->   Operation 535 'load' 'A_15_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 536 [2/2] (0.67ns)   --->   "%A_0_load_5 = load float* %A_0_addr_5, align 4" [matmul.cpp:9]   --->   Operation 536 'load' 'A_0_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 537 [2/2] (0.67ns)   --->   "%A_1_load_5 = load float* %A_1_addr_5, align 4" [matmul.cpp:9]   --->   Operation 537 'load' 'A_1_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 538 [2/2] (0.67ns)   --->   "%A_2_load_5 = load float* %A_2_addr_5, align 4" [matmul.cpp:9]   --->   Operation 538 'load' 'A_2_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 539 [2/2] (0.67ns)   --->   "%A_3_load_5 = load float* %A_3_addr_5, align 4" [matmul.cpp:9]   --->   Operation 539 'load' 'A_3_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 540 [2/2] (0.67ns)   --->   "%A_4_load_5 = load float* %A_4_addr_5, align 4" [matmul.cpp:9]   --->   Operation 540 'load' 'A_4_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 541 [2/2] (0.67ns)   --->   "%A_5_load_5 = load float* %A_5_addr_5, align 4" [matmul.cpp:9]   --->   Operation 541 'load' 'A_5_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 542 [2/2] (0.67ns)   --->   "%A_6_load_5 = load float* %A_6_addr_5, align 4" [matmul.cpp:9]   --->   Operation 542 'load' 'A_6_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 543 [2/2] (0.67ns)   --->   "%A_7_load_5 = load float* %A_7_addr_5, align 4" [matmul.cpp:9]   --->   Operation 543 'load' 'A_7_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 544 [2/2] (0.67ns)   --->   "%A_8_load_5 = load float* %A_8_addr_5, align 4" [matmul.cpp:9]   --->   Operation 544 'load' 'A_8_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 545 [2/2] (0.67ns)   --->   "%A_9_load_5 = load float* %A_9_addr_5, align 4" [matmul.cpp:9]   --->   Operation 545 'load' 'A_9_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 546 [2/2] (0.67ns)   --->   "%A_10_load_5 = load float* %A_10_addr_5, align 4" [matmul.cpp:9]   --->   Operation 546 'load' 'A_10_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 547 [2/2] (0.67ns)   --->   "%A_11_load_5 = load float* %A_11_addr_5, align 4" [matmul.cpp:9]   --->   Operation 547 'load' 'A_11_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 548 [2/2] (0.67ns)   --->   "%A_12_load_5 = load float* %A_12_addr_5, align 4" [matmul.cpp:9]   --->   Operation 548 'load' 'A_12_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 549 [2/2] (0.67ns)   --->   "%A_13_load_5 = load float* %A_13_addr_5, align 4" [matmul.cpp:9]   --->   Operation 549 'load' 'A_13_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 550 [2/2] (0.67ns)   --->   "%A_14_load_5 = load float* %A_14_addr_5, align 4" [matmul.cpp:9]   --->   Operation 550 'load' 'A_14_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 551 [2/2] (0.67ns)   --->   "%A_15_load_5 = load float* %A_15_addr_5, align 4" [matmul.cpp:9]   --->   Operation 551 'load' 'A_15_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 8.41>
ST_5 : Operation 552 [1/2] (8.41ns)   --->   "%tmp1 = fmul float %tmp_15, %B_0_load" [matmul.cpp:9]   --->   Operation 552 'fmul' 'tmp1' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 553 [1/2] (8.41ns)   --->   "%tmp_1 = fmul float %tmp_16, %B_1_load" [matmul.cpp:9]   --->   Operation 553 'fmul' 'tmp_1' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 554 [2/2] (8.41ns)   --->   "%tmp_2 = fmul float %tmp_17, %B_2_load" [matmul.cpp:9]   --->   Operation 554 'fmul' 'tmp_2' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 555 [2/2] (8.41ns)   --->   "%tmp_3 = fmul float %tmp_18, %B_3_load" [matmul.cpp:9]   --->   Operation 555 'fmul' 'tmp_3' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 556 [1/2] (0.67ns)   --->   "%A_0_load_4 = load float* %A_0_addr_4, align 4" [matmul.cpp:9]   --->   Operation 556 'load' 'A_0_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 557 [1/2] (0.67ns)   --->   "%A_1_load_4 = load float* %A_1_addr_4, align 4" [matmul.cpp:9]   --->   Operation 557 'load' 'A_1_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 558 [1/2] (0.67ns)   --->   "%A_2_load_4 = load float* %A_2_addr_4, align 4" [matmul.cpp:9]   --->   Operation 558 'load' 'A_2_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 559 [1/2] (0.67ns)   --->   "%A_3_load_4 = load float* %A_3_addr_4, align 4" [matmul.cpp:9]   --->   Operation 559 'load' 'A_3_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 560 [1/2] (0.67ns)   --->   "%A_4_load_4 = load float* %A_4_addr_4, align 4" [matmul.cpp:9]   --->   Operation 560 'load' 'A_4_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 561 [1/2] (0.67ns)   --->   "%A_5_load_4 = load float* %A_5_addr_4, align 4" [matmul.cpp:9]   --->   Operation 561 'load' 'A_5_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 562 [1/2] (0.67ns)   --->   "%A_6_load_4 = load float* %A_6_addr_4, align 4" [matmul.cpp:9]   --->   Operation 562 'load' 'A_6_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 563 [1/2] (0.67ns)   --->   "%A_7_load_4 = load float* %A_7_addr_4, align 4" [matmul.cpp:9]   --->   Operation 563 'load' 'A_7_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 564 [1/2] (0.67ns)   --->   "%A_8_load_4 = load float* %A_8_addr_4, align 4" [matmul.cpp:9]   --->   Operation 564 'load' 'A_8_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 565 [1/2] (0.67ns)   --->   "%A_9_load_4 = load float* %A_9_addr_4, align 4" [matmul.cpp:9]   --->   Operation 565 'load' 'A_9_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 566 [1/2] (0.67ns)   --->   "%A_10_load_4 = load float* %A_10_addr_4, align 4" [matmul.cpp:9]   --->   Operation 566 'load' 'A_10_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 567 [1/2] (0.67ns)   --->   "%A_11_load_4 = load float* %A_11_addr_4, align 4" [matmul.cpp:9]   --->   Operation 567 'load' 'A_11_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 568 [1/2] (0.67ns)   --->   "%A_12_load_4 = load float* %A_12_addr_4, align 4" [matmul.cpp:9]   --->   Operation 568 'load' 'A_12_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 569 [1/2] (0.67ns)   --->   "%A_13_load_4 = load float* %A_13_addr_4, align 4" [matmul.cpp:9]   --->   Operation 569 'load' 'A_13_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 570 [1/2] (0.67ns)   --->   "%A_14_load_4 = load float* %A_14_addr_4, align 4" [matmul.cpp:9]   --->   Operation 570 'load' 'A_14_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 571 [1/2] (0.67ns)   --->   "%A_15_load_4 = load float* %A_15_addr_4, align 4" [matmul.cpp:9]   --->   Operation 571 'load' 'A_15_load_4' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 572 [1/1] (0.48ns)   --->   "%tmp_19 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_4, float %A_1_load_4, float %A_2_load_4, float %A_3_load_4, float %A_4_load_4, float %A_5_load_4, float %A_6_load_4, float %A_7_load_4, float %A_8_load_4, float %A_9_load_4, float %A_10_load_4, float %A_11_load_4, float %A_12_load_4, float %A_13_load_4, float %A_14_load_4, float %A_15_load_4, i4 %trunc_ln9)" [matmul.cpp:9]   --->   Operation 572 'mux' 'tmp_19' <Predicate = (!icmp_ln5)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 573 [1/2] (0.67ns)   --->   "%A_0_load_5 = load float* %A_0_addr_5, align 4" [matmul.cpp:9]   --->   Operation 573 'load' 'A_0_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 574 [1/2] (0.67ns)   --->   "%A_1_load_5 = load float* %A_1_addr_5, align 4" [matmul.cpp:9]   --->   Operation 574 'load' 'A_1_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 575 [1/2] (0.67ns)   --->   "%A_2_load_5 = load float* %A_2_addr_5, align 4" [matmul.cpp:9]   --->   Operation 575 'load' 'A_2_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 576 [1/2] (0.67ns)   --->   "%A_3_load_5 = load float* %A_3_addr_5, align 4" [matmul.cpp:9]   --->   Operation 576 'load' 'A_3_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 577 [1/2] (0.67ns)   --->   "%A_4_load_5 = load float* %A_4_addr_5, align 4" [matmul.cpp:9]   --->   Operation 577 'load' 'A_4_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 578 [1/2] (0.67ns)   --->   "%A_5_load_5 = load float* %A_5_addr_5, align 4" [matmul.cpp:9]   --->   Operation 578 'load' 'A_5_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 579 [1/2] (0.67ns)   --->   "%A_6_load_5 = load float* %A_6_addr_5, align 4" [matmul.cpp:9]   --->   Operation 579 'load' 'A_6_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 580 [1/2] (0.67ns)   --->   "%A_7_load_5 = load float* %A_7_addr_5, align 4" [matmul.cpp:9]   --->   Operation 580 'load' 'A_7_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 581 [1/2] (0.67ns)   --->   "%A_8_load_5 = load float* %A_8_addr_5, align 4" [matmul.cpp:9]   --->   Operation 581 'load' 'A_8_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 582 [1/2] (0.67ns)   --->   "%A_9_load_5 = load float* %A_9_addr_5, align 4" [matmul.cpp:9]   --->   Operation 582 'load' 'A_9_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 583 [1/2] (0.67ns)   --->   "%A_10_load_5 = load float* %A_10_addr_5, align 4" [matmul.cpp:9]   --->   Operation 583 'load' 'A_10_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 584 [1/2] (0.67ns)   --->   "%A_11_load_5 = load float* %A_11_addr_5, align 4" [matmul.cpp:9]   --->   Operation 584 'load' 'A_11_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 585 [1/2] (0.67ns)   --->   "%A_12_load_5 = load float* %A_12_addr_5, align 4" [matmul.cpp:9]   --->   Operation 585 'load' 'A_12_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 586 [1/2] (0.67ns)   --->   "%A_13_load_5 = load float* %A_13_addr_5, align 4" [matmul.cpp:9]   --->   Operation 586 'load' 'A_13_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 587 [1/2] (0.67ns)   --->   "%A_14_load_5 = load float* %A_14_addr_5, align 4" [matmul.cpp:9]   --->   Operation 587 'load' 'A_14_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 588 [1/2] (0.67ns)   --->   "%A_15_load_5 = load float* %A_15_addr_5, align 4" [matmul.cpp:9]   --->   Operation 588 'load' 'A_15_load_5' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 589 [1/1] (0.48ns)   --->   "%tmp_20 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_5, float %A_1_load_5, float %A_2_load_5, float %A_3_load_5, float %A_4_load_5, float %A_5_load_5, float %A_6_load_5, float %A_7_load_5, float %A_8_load_5, float %A_9_load_5, float %A_10_load_5, float %A_11_load_5, float %A_12_load_5, float %A_13_load_5, float %A_14_load_5, float %A_15_load_5, i4 %trunc_ln9)" [matmul.cpp:9]   --->   Operation 589 'mux' 'tmp_20' <Predicate = (!icmp_ln5)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 590 [2/2] (0.67ns)   --->   "%A_0_load_6 = load float* %A_0_addr_6, align 4" [matmul.cpp:9]   --->   Operation 590 'load' 'A_0_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 591 [2/2] (0.67ns)   --->   "%A_1_load_6 = load float* %A_1_addr_6, align 4" [matmul.cpp:9]   --->   Operation 591 'load' 'A_1_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 592 [2/2] (0.67ns)   --->   "%A_2_load_6 = load float* %A_2_addr_6, align 4" [matmul.cpp:9]   --->   Operation 592 'load' 'A_2_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 593 [2/2] (0.67ns)   --->   "%A_3_load_6 = load float* %A_3_addr_6, align 4" [matmul.cpp:9]   --->   Operation 593 'load' 'A_3_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 594 [2/2] (0.67ns)   --->   "%A_4_load_6 = load float* %A_4_addr_6, align 4" [matmul.cpp:9]   --->   Operation 594 'load' 'A_4_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 595 [2/2] (0.67ns)   --->   "%A_5_load_6 = load float* %A_5_addr_6, align 4" [matmul.cpp:9]   --->   Operation 595 'load' 'A_5_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 596 [2/2] (0.67ns)   --->   "%A_6_load_6 = load float* %A_6_addr_6, align 4" [matmul.cpp:9]   --->   Operation 596 'load' 'A_6_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 597 [2/2] (0.67ns)   --->   "%A_7_load_6 = load float* %A_7_addr_6, align 4" [matmul.cpp:9]   --->   Operation 597 'load' 'A_7_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 598 [2/2] (0.67ns)   --->   "%A_8_load_6 = load float* %A_8_addr_6, align 4" [matmul.cpp:9]   --->   Operation 598 'load' 'A_8_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 599 [2/2] (0.67ns)   --->   "%A_9_load_6 = load float* %A_9_addr_6, align 4" [matmul.cpp:9]   --->   Operation 599 'load' 'A_9_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 600 [2/2] (0.67ns)   --->   "%A_10_load_6 = load float* %A_10_addr_6, align 4" [matmul.cpp:9]   --->   Operation 600 'load' 'A_10_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 601 [2/2] (0.67ns)   --->   "%A_11_load_6 = load float* %A_11_addr_6, align 4" [matmul.cpp:9]   --->   Operation 601 'load' 'A_11_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 602 [2/2] (0.67ns)   --->   "%A_12_load_6 = load float* %A_12_addr_6, align 4" [matmul.cpp:9]   --->   Operation 602 'load' 'A_12_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 603 [2/2] (0.67ns)   --->   "%A_13_load_6 = load float* %A_13_addr_6, align 4" [matmul.cpp:9]   --->   Operation 603 'load' 'A_13_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 604 [2/2] (0.67ns)   --->   "%A_14_load_6 = load float* %A_14_addr_6, align 4" [matmul.cpp:9]   --->   Operation 604 'load' 'A_14_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 605 [2/2] (0.67ns)   --->   "%A_15_load_6 = load float* %A_15_addr_6, align 4" [matmul.cpp:9]   --->   Operation 605 'load' 'A_15_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 606 [2/2] (0.67ns)   --->   "%A_0_load_7 = load float* %A_0_addr_7, align 4" [matmul.cpp:9]   --->   Operation 606 'load' 'A_0_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 607 [2/2] (0.67ns)   --->   "%A_1_load_7 = load float* %A_1_addr_7, align 4" [matmul.cpp:9]   --->   Operation 607 'load' 'A_1_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 608 [2/2] (0.67ns)   --->   "%A_2_load_7 = load float* %A_2_addr_7, align 4" [matmul.cpp:9]   --->   Operation 608 'load' 'A_2_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 609 [2/2] (0.67ns)   --->   "%A_3_load_7 = load float* %A_3_addr_7, align 4" [matmul.cpp:9]   --->   Operation 609 'load' 'A_3_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 610 [2/2] (0.67ns)   --->   "%A_4_load_7 = load float* %A_4_addr_7, align 4" [matmul.cpp:9]   --->   Operation 610 'load' 'A_4_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 611 [2/2] (0.67ns)   --->   "%A_5_load_7 = load float* %A_5_addr_7, align 4" [matmul.cpp:9]   --->   Operation 611 'load' 'A_5_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 612 [2/2] (0.67ns)   --->   "%A_6_load_7 = load float* %A_6_addr_7, align 4" [matmul.cpp:9]   --->   Operation 612 'load' 'A_6_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 613 [2/2] (0.67ns)   --->   "%A_7_load_7 = load float* %A_7_addr_7, align 4" [matmul.cpp:9]   --->   Operation 613 'load' 'A_7_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 614 [2/2] (0.67ns)   --->   "%A_8_load_7 = load float* %A_8_addr_7, align 4" [matmul.cpp:9]   --->   Operation 614 'load' 'A_8_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 615 [2/2] (0.67ns)   --->   "%A_9_load_7 = load float* %A_9_addr_7, align 4" [matmul.cpp:9]   --->   Operation 615 'load' 'A_9_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 616 [2/2] (0.67ns)   --->   "%A_10_load_7 = load float* %A_10_addr_7, align 4" [matmul.cpp:9]   --->   Operation 616 'load' 'A_10_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 617 [2/2] (0.67ns)   --->   "%A_11_load_7 = load float* %A_11_addr_7, align 4" [matmul.cpp:9]   --->   Operation 617 'load' 'A_11_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 618 [2/2] (0.67ns)   --->   "%A_12_load_7 = load float* %A_12_addr_7, align 4" [matmul.cpp:9]   --->   Operation 618 'load' 'A_12_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 619 [2/2] (0.67ns)   --->   "%A_13_load_7 = load float* %A_13_addr_7, align 4" [matmul.cpp:9]   --->   Operation 619 'load' 'A_13_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 620 [2/2] (0.67ns)   --->   "%A_14_load_7 = load float* %A_14_addr_7, align 4" [matmul.cpp:9]   --->   Operation 620 'load' 'A_14_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 621 [2/2] (0.67ns)   --->   "%A_15_load_7 = load float* %A_15_addr_7, align 4" [matmul.cpp:9]   --->   Operation 621 'load' 'A_15_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 8.41>
ST_6 : Operation 622 [4/4] (6.43ns)   --->   "%res_s = fadd float %tmp1, 0.000000e+00" [matmul.cpp:9]   --->   Operation 622 'fadd' 'res_s' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 623 [1/2] (8.41ns)   --->   "%tmp_2 = fmul float %tmp_17, %B_2_load" [matmul.cpp:9]   --->   Operation 623 'fmul' 'tmp_2' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 624 [1/2] (8.41ns)   --->   "%tmp_3 = fmul float %tmp_18, %B_3_load" [matmul.cpp:9]   --->   Operation 624 'fmul' 'tmp_3' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 625 [2/2] (8.41ns)   --->   "%tmp_4 = fmul float %tmp_19, %B_4_load" [matmul.cpp:9]   --->   Operation 625 'fmul' 'tmp_4' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 626 [2/2] (8.41ns)   --->   "%tmp_5 = fmul float %tmp_20, %B_5_load" [matmul.cpp:9]   --->   Operation 626 'fmul' 'tmp_5' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 627 [1/2] (0.67ns)   --->   "%A_0_load_6 = load float* %A_0_addr_6, align 4" [matmul.cpp:9]   --->   Operation 627 'load' 'A_0_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 628 [1/2] (0.67ns)   --->   "%A_1_load_6 = load float* %A_1_addr_6, align 4" [matmul.cpp:9]   --->   Operation 628 'load' 'A_1_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 629 [1/2] (0.67ns)   --->   "%A_2_load_6 = load float* %A_2_addr_6, align 4" [matmul.cpp:9]   --->   Operation 629 'load' 'A_2_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 630 [1/2] (0.67ns)   --->   "%A_3_load_6 = load float* %A_3_addr_6, align 4" [matmul.cpp:9]   --->   Operation 630 'load' 'A_3_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 631 [1/2] (0.67ns)   --->   "%A_4_load_6 = load float* %A_4_addr_6, align 4" [matmul.cpp:9]   --->   Operation 631 'load' 'A_4_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 632 [1/2] (0.67ns)   --->   "%A_5_load_6 = load float* %A_5_addr_6, align 4" [matmul.cpp:9]   --->   Operation 632 'load' 'A_5_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 633 [1/2] (0.67ns)   --->   "%A_6_load_6 = load float* %A_6_addr_6, align 4" [matmul.cpp:9]   --->   Operation 633 'load' 'A_6_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 634 [1/2] (0.67ns)   --->   "%A_7_load_6 = load float* %A_7_addr_6, align 4" [matmul.cpp:9]   --->   Operation 634 'load' 'A_7_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 635 [1/2] (0.67ns)   --->   "%A_8_load_6 = load float* %A_8_addr_6, align 4" [matmul.cpp:9]   --->   Operation 635 'load' 'A_8_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 636 [1/2] (0.67ns)   --->   "%A_9_load_6 = load float* %A_9_addr_6, align 4" [matmul.cpp:9]   --->   Operation 636 'load' 'A_9_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 637 [1/2] (0.67ns)   --->   "%A_10_load_6 = load float* %A_10_addr_6, align 4" [matmul.cpp:9]   --->   Operation 637 'load' 'A_10_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 638 [1/2] (0.67ns)   --->   "%A_11_load_6 = load float* %A_11_addr_6, align 4" [matmul.cpp:9]   --->   Operation 638 'load' 'A_11_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 639 [1/2] (0.67ns)   --->   "%A_12_load_6 = load float* %A_12_addr_6, align 4" [matmul.cpp:9]   --->   Operation 639 'load' 'A_12_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 640 [1/2] (0.67ns)   --->   "%A_13_load_6 = load float* %A_13_addr_6, align 4" [matmul.cpp:9]   --->   Operation 640 'load' 'A_13_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 641 [1/2] (0.67ns)   --->   "%A_14_load_6 = load float* %A_14_addr_6, align 4" [matmul.cpp:9]   --->   Operation 641 'load' 'A_14_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 642 [1/2] (0.67ns)   --->   "%A_15_load_6 = load float* %A_15_addr_6, align 4" [matmul.cpp:9]   --->   Operation 642 'load' 'A_15_load_6' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 643 [1/1] (0.48ns)   --->   "%tmp_21 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_6, float %A_1_load_6, float %A_2_load_6, float %A_3_load_6, float %A_4_load_6, float %A_5_load_6, float %A_6_load_6, float %A_7_load_6, float %A_8_load_6, float %A_9_load_6, float %A_10_load_6, float %A_11_load_6, float %A_12_load_6, float %A_13_load_6, float %A_14_load_6, float %A_15_load_6, i4 %trunc_ln9)" [matmul.cpp:9]   --->   Operation 643 'mux' 'tmp_21' <Predicate = (!icmp_ln5)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 644 [1/2] (0.67ns)   --->   "%A_0_load_7 = load float* %A_0_addr_7, align 4" [matmul.cpp:9]   --->   Operation 644 'load' 'A_0_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 645 [1/2] (0.67ns)   --->   "%A_1_load_7 = load float* %A_1_addr_7, align 4" [matmul.cpp:9]   --->   Operation 645 'load' 'A_1_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 646 [1/2] (0.67ns)   --->   "%A_2_load_7 = load float* %A_2_addr_7, align 4" [matmul.cpp:9]   --->   Operation 646 'load' 'A_2_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 647 [1/2] (0.67ns)   --->   "%A_3_load_7 = load float* %A_3_addr_7, align 4" [matmul.cpp:9]   --->   Operation 647 'load' 'A_3_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 648 [1/2] (0.67ns)   --->   "%A_4_load_7 = load float* %A_4_addr_7, align 4" [matmul.cpp:9]   --->   Operation 648 'load' 'A_4_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 649 [1/2] (0.67ns)   --->   "%A_5_load_7 = load float* %A_5_addr_7, align 4" [matmul.cpp:9]   --->   Operation 649 'load' 'A_5_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 650 [1/2] (0.67ns)   --->   "%A_6_load_7 = load float* %A_6_addr_7, align 4" [matmul.cpp:9]   --->   Operation 650 'load' 'A_6_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 651 [1/2] (0.67ns)   --->   "%A_7_load_7 = load float* %A_7_addr_7, align 4" [matmul.cpp:9]   --->   Operation 651 'load' 'A_7_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 652 [1/2] (0.67ns)   --->   "%A_8_load_7 = load float* %A_8_addr_7, align 4" [matmul.cpp:9]   --->   Operation 652 'load' 'A_8_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 653 [1/2] (0.67ns)   --->   "%A_9_load_7 = load float* %A_9_addr_7, align 4" [matmul.cpp:9]   --->   Operation 653 'load' 'A_9_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 654 [1/2] (0.67ns)   --->   "%A_10_load_7 = load float* %A_10_addr_7, align 4" [matmul.cpp:9]   --->   Operation 654 'load' 'A_10_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 655 [1/2] (0.67ns)   --->   "%A_11_load_7 = load float* %A_11_addr_7, align 4" [matmul.cpp:9]   --->   Operation 655 'load' 'A_11_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 656 [1/2] (0.67ns)   --->   "%A_12_load_7 = load float* %A_12_addr_7, align 4" [matmul.cpp:9]   --->   Operation 656 'load' 'A_12_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 657 [1/2] (0.67ns)   --->   "%A_13_load_7 = load float* %A_13_addr_7, align 4" [matmul.cpp:9]   --->   Operation 657 'load' 'A_13_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 658 [1/2] (0.67ns)   --->   "%A_14_load_7 = load float* %A_14_addr_7, align 4" [matmul.cpp:9]   --->   Operation 658 'load' 'A_14_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 659 [1/2] (0.67ns)   --->   "%A_15_load_7 = load float* %A_15_addr_7, align 4" [matmul.cpp:9]   --->   Operation 659 'load' 'A_15_load_7' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 660 [1/1] (0.48ns)   --->   "%tmp_22 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_7, float %A_1_load_7, float %A_2_load_7, float %A_3_load_7, float %A_4_load_7, float %A_5_load_7, float %A_6_load_7, float %A_7_load_7, float %A_8_load_7, float %A_9_load_7, float %A_10_load_7, float %A_11_load_7, float %A_12_load_7, float %A_13_load_7, float %A_14_load_7, float %A_15_load_7, i4 %trunc_ln9)" [matmul.cpp:9]   --->   Operation 660 'mux' 'tmp_22' <Predicate = (!icmp_ln5)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 661 [2/2] (0.67ns)   --->   "%A_0_load_8 = load float* %A_0_addr_8, align 4" [matmul.cpp:9]   --->   Operation 661 'load' 'A_0_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 662 [2/2] (0.67ns)   --->   "%A_1_load_8 = load float* %A_1_addr_8, align 4" [matmul.cpp:9]   --->   Operation 662 'load' 'A_1_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 663 [2/2] (0.67ns)   --->   "%A_2_load_8 = load float* %A_2_addr_8, align 4" [matmul.cpp:9]   --->   Operation 663 'load' 'A_2_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 664 [2/2] (0.67ns)   --->   "%A_3_load_8 = load float* %A_3_addr_8, align 4" [matmul.cpp:9]   --->   Operation 664 'load' 'A_3_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 665 [2/2] (0.67ns)   --->   "%A_4_load_8 = load float* %A_4_addr_8, align 4" [matmul.cpp:9]   --->   Operation 665 'load' 'A_4_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 666 [2/2] (0.67ns)   --->   "%A_5_load_8 = load float* %A_5_addr_8, align 4" [matmul.cpp:9]   --->   Operation 666 'load' 'A_5_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 667 [2/2] (0.67ns)   --->   "%A_6_load_8 = load float* %A_6_addr_8, align 4" [matmul.cpp:9]   --->   Operation 667 'load' 'A_6_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 668 [2/2] (0.67ns)   --->   "%A_7_load_8 = load float* %A_7_addr_8, align 4" [matmul.cpp:9]   --->   Operation 668 'load' 'A_7_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 669 [2/2] (0.67ns)   --->   "%A_8_load_8 = load float* %A_8_addr_8, align 4" [matmul.cpp:9]   --->   Operation 669 'load' 'A_8_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 670 [2/2] (0.67ns)   --->   "%A_9_load_8 = load float* %A_9_addr_8, align 4" [matmul.cpp:9]   --->   Operation 670 'load' 'A_9_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 671 [2/2] (0.67ns)   --->   "%A_10_load_8 = load float* %A_10_addr_8, align 4" [matmul.cpp:9]   --->   Operation 671 'load' 'A_10_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 672 [2/2] (0.67ns)   --->   "%A_11_load_8 = load float* %A_11_addr_8, align 4" [matmul.cpp:9]   --->   Operation 672 'load' 'A_11_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 673 [2/2] (0.67ns)   --->   "%A_12_load_8 = load float* %A_12_addr_8, align 4" [matmul.cpp:9]   --->   Operation 673 'load' 'A_12_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 674 [2/2] (0.67ns)   --->   "%A_13_load_8 = load float* %A_13_addr_8, align 4" [matmul.cpp:9]   --->   Operation 674 'load' 'A_13_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 675 [2/2] (0.67ns)   --->   "%A_14_load_8 = load float* %A_14_addr_8, align 4" [matmul.cpp:9]   --->   Operation 675 'load' 'A_14_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 676 [2/2] (0.67ns)   --->   "%A_15_load_8 = load float* %A_15_addr_8, align 4" [matmul.cpp:9]   --->   Operation 676 'load' 'A_15_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 677 [2/2] (0.67ns)   --->   "%A_0_load_9 = load float* %A_0_addr_9, align 4" [matmul.cpp:9]   --->   Operation 677 'load' 'A_0_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 678 [2/2] (0.67ns)   --->   "%A_1_load_9 = load float* %A_1_addr_9, align 4" [matmul.cpp:9]   --->   Operation 678 'load' 'A_1_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 679 [2/2] (0.67ns)   --->   "%A_2_load_9 = load float* %A_2_addr_9, align 4" [matmul.cpp:9]   --->   Operation 679 'load' 'A_2_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 680 [2/2] (0.67ns)   --->   "%A_3_load_9 = load float* %A_3_addr_9, align 4" [matmul.cpp:9]   --->   Operation 680 'load' 'A_3_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 681 [2/2] (0.67ns)   --->   "%A_4_load_9 = load float* %A_4_addr_9, align 4" [matmul.cpp:9]   --->   Operation 681 'load' 'A_4_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 682 [2/2] (0.67ns)   --->   "%A_5_load_9 = load float* %A_5_addr_9, align 4" [matmul.cpp:9]   --->   Operation 682 'load' 'A_5_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 683 [2/2] (0.67ns)   --->   "%A_6_load_9 = load float* %A_6_addr_9, align 4" [matmul.cpp:9]   --->   Operation 683 'load' 'A_6_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 684 [2/2] (0.67ns)   --->   "%A_7_load_9 = load float* %A_7_addr_9, align 4" [matmul.cpp:9]   --->   Operation 684 'load' 'A_7_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 685 [2/2] (0.67ns)   --->   "%A_8_load_9 = load float* %A_8_addr_9, align 4" [matmul.cpp:9]   --->   Operation 685 'load' 'A_8_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 686 [2/2] (0.67ns)   --->   "%A_9_load_9 = load float* %A_9_addr_9, align 4" [matmul.cpp:9]   --->   Operation 686 'load' 'A_9_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 687 [2/2] (0.67ns)   --->   "%A_10_load_9 = load float* %A_10_addr_9, align 4" [matmul.cpp:9]   --->   Operation 687 'load' 'A_10_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 688 [2/2] (0.67ns)   --->   "%A_11_load_9 = load float* %A_11_addr_9, align 4" [matmul.cpp:9]   --->   Operation 688 'load' 'A_11_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 689 [2/2] (0.67ns)   --->   "%A_12_load_9 = load float* %A_12_addr_9, align 4" [matmul.cpp:9]   --->   Operation 689 'load' 'A_12_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 690 [2/2] (0.67ns)   --->   "%A_13_load_9 = load float* %A_13_addr_9, align 4" [matmul.cpp:9]   --->   Operation 690 'load' 'A_13_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 691 [2/2] (0.67ns)   --->   "%A_14_load_9 = load float* %A_14_addr_9, align 4" [matmul.cpp:9]   --->   Operation 691 'load' 'A_14_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 692 [2/2] (0.67ns)   --->   "%A_15_load_9 = load float* %A_15_addr_9, align 4" [matmul.cpp:9]   --->   Operation 692 'load' 'A_15_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 8.41>
ST_7 : Operation 693 [3/4] (6.43ns)   --->   "%res_s = fadd float %tmp1, 0.000000e+00" [matmul.cpp:9]   --->   Operation 693 'fadd' 'res_s' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 694 [1/2] (8.41ns)   --->   "%tmp_4 = fmul float %tmp_19, %B_4_load" [matmul.cpp:9]   --->   Operation 694 'fmul' 'tmp_4' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 695 [1/2] (8.41ns)   --->   "%tmp_5 = fmul float %tmp_20, %B_5_load" [matmul.cpp:9]   --->   Operation 695 'fmul' 'tmp_5' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 696 [2/2] (8.41ns)   --->   "%tmp_6 = fmul float %tmp_21, %B_6_load" [matmul.cpp:9]   --->   Operation 696 'fmul' 'tmp_6' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 697 [2/2] (8.41ns)   --->   "%tmp_7 = fmul float %tmp_22, %B_7_load" [matmul.cpp:9]   --->   Operation 697 'fmul' 'tmp_7' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 698 [1/2] (0.67ns)   --->   "%A_0_load_8 = load float* %A_0_addr_8, align 4" [matmul.cpp:9]   --->   Operation 698 'load' 'A_0_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 699 [1/2] (0.67ns)   --->   "%A_1_load_8 = load float* %A_1_addr_8, align 4" [matmul.cpp:9]   --->   Operation 699 'load' 'A_1_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 700 [1/2] (0.67ns)   --->   "%A_2_load_8 = load float* %A_2_addr_8, align 4" [matmul.cpp:9]   --->   Operation 700 'load' 'A_2_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 701 [1/2] (0.67ns)   --->   "%A_3_load_8 = load float* %A_3_addr_8, align 4" [matmul.cpp:9]   --->   Operation 701 'load' 'A_3_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 702 [1/2] (0.67ns)   --->   "%A_4_load_8 = load float* %A_4_addr_8, align 4" [matmul.cpp:9]   --->   Operation 702 'load' 'A_4_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 703 [1/2] (0.67ns)   --->   "%A_5_load_8 = load float* %A_5_addr_8, align 4" [matmul.cpp:9]   --->   Operation 703 'load' 'A_5_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 704 [1/2] (0.67ns)   --->   "%A_6_load_8 = load float* %A_6_addr_8, align 4" [matmul.cpp:9]   --->   Operation 704 'load' 'A_6_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 705 [1/2] (0.67ns)   --->   "%A_7_load_8 = load float* %A_7_addr_8, align 4" [matmul.cpp:9]   --->   Operation 705 'load' 'A_7_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 706 [1/2] (0.67ns)   --->   "%A_8_load_8 = load float* %A_8_addr_8, align 4" [matmul.cpp:9]   --->   Operation 706 'load' 'A_8_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 707 [1/2] (0.67ns)   --->   "%A_9_load_8 = load float* %A_9_addr_8, align 4" [matmul.cpp:9]   --->   Operation 707 'load' 'A_9_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 708 [1/2] (0.67ns)   --->   "%A_10_load_8 = load float* %A_10_addr_8, align 4" [matmul.cpp:9]   --->   Operation 708 'load' 'A_10_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 709 [1/2] (0.67ns)   --->   "%A_11_load_8 = load float* %A_11_addr_8, align 4" [matmul.cpp:9]   --->   Operation 709 'load' 'A_11_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 710 [1/2] (0.67ns)   --->   "%A_12_load_8 = load float* %A_12_addr_8, align 4" [matmul.cpp:9]   --->   Operation 710 'load' 'A_12_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 711 [1/2] (0.67ns)   --->   "%A_13_load_8 = load float* %A_13_addr_8, align 4" [matmul.cpp:9]   --->   Operation 711 'load' 'A_13_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 712 [1/2] (0.67ns)   --->   "%A_14_load_8 = load float* %A_14_addr_8, align 4" [matmul.cpp:9]   --->   Operation 712 'load' 'A_14_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 713 [1/2] (0.67ns)   --->   "%A_15_load_8 = load float* %A_15_addr_8, align 4" [matmul.cpp:9]   --->   Operation 713 'load' 'A_15_load_8' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 714 [1/1] (0.48ns)   --->   "%tmp_23 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_8, float %A_1_load_8, float %A_2_load_8, float %A_3_load_8, float %A_4_load_8, float %A_5_load_8, float %A_6_load_8, float %A_7_load_8, float %A_8_load_8, float %A_9_load_8, float %A_10_load_8, float %A_11_load_8, float %A_12_load_8, float %A_13_load_8, float %A_14_load_8, float %A_15_load_8, i4 %trunc_ln9)" [matmul.cpp:9]   --->   Operation 714 'mux' 'tmp_23' <Predicate = (!icmp_ln5)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 715 [1/2] (0.67ns)   --->   "%A_0_load_9 = load float* %A_0_addr_9, align 4" [matmul.cpp:9]   --->   Operation 715 'load' 'A_0_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 716 [1/2] (0.67ns)   --->   "%A_1_load_9 = load float* %A_1_addr_9, align 4" [matmul.cpp:9]   --->   Operation 716 'load' 'A_1_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 717 [1/2] (0.67ns)   --->   "%A_2_load_9 = load float* %A_2_addr_9, align 4" [matmul.cpp:9]   --->   Operation 717 'load' 'A_2_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 718 [1/2] (0.67ns)   --->   "%A_3_load_9 = load float* %A_3_addr_9, align 4" [matmul.cpp:9]   --->   Operation 718 'load' 'A_3_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 719 [1/2] (0.67ns)   --->   "%A_4_load_9 = load float* %A_4_addr_9, align 4" [matmul.cpp:9]   --->   Operation 719 'load' 'A_4_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 720 [1/2] (0.67ns)   --->   "%A_5_load_9 = load float* %A_5_addr_9, align 4" [matmul.cpp:9]   --->   Operation 720 'load' 'A_5_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 721 [1/2] (0.67ns)   --->   "%A_6_load_9 = load float* %A_6_addr_9, align 4" [matmul.cpp:9]   --->   Operation 721 'load' 'A_6_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 722 [1/2] (0.67ns)   --->   "%A_7_load_9 = load float* %A_7_addr_9, align 4" [matmul.cpp:9]   --->   Operation 722 'load' 'A_7_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 723 [1/2] (0.67ns)   --->   "%A_8_load_9 = load float* %A_8_addr_9, align 4" [matmul.cpp:9]   --->   Operation 723 'load' 'A_8_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 724 [1/2] (0.67ns)   --->   "%A_9_load_9 = load float* %A_9_addr_9, align 4" [matmul.cpp:9]   --->   Operation 724 'load' 'A_9_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 725 [1/2] (0.67ns)   --->   "%A_10_load_9 = load float* %A_10_addr_9, align 4" [matmul.cpp:9]   --->   Operation 725 'load' 'A_10_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 726 [1/2] (0.67ns)   --->   "%A_11_load_9 = load float* %A_11_addr_9, align 4" [matmul.cpp:9]   --->   Operation 726 'load' 'A_11_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 727 [1/2] (0.67ns)   --->   "%A_12_load_9 = load float* %A_12_addr_9, align 4" [matmul.cpp:9]   --->   Operation 727 'load' 'A_12_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 728 [1/2] (0.67ns)   --->   "%A_13_load_9 = load float* %A_13_addr_9, align 4" [matmul.cpp:9]   --->   Operation 728 'load' 'A_13_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 729 [1/2] (0.67ns)   --->   "%A_14_load_9 = load float* %A_14_addr_9, align 4" [matmul.cpp:9]   --->   Operation 729 'load' 'A_14_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 730 [1/2] (0.67ns)   --->   "%A_15_load_9 = load float* %A_15_addr_9, align 4" [matmul.cpp:9]   --->   Operation 730 'load' 'A_15_load_9' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 731 [1/1] (0.48ns)   --->   "%tmp_24 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_9, float %A_1_load_9, float %A_2_load_9, float %A_3_load_9, float %A_4_load_9, float %A_5_load_9, float %A_6_load_9, float %A_7_load_9, float %A_8_load_9, float %A_9_load_9, float %A_10_load_9, float %A_11_load_9, float %A_12_load_9, float %A_13_load_9, float %A_14_load_9, float %A_15_load_9, i4 %trunc_ln9)" [matmul.cpp:9]   --->   Operation 731 'mux' 'tmp_24' <Predicate = (!icmp_ln5)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 732 [2/2] (0.67ns)   --->   "%A_0_load_10 = load float* %A_0_addr_10, align 4" [matmul.cpp:9]   --->   Operation 732 'load' 'A_0_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 733 [2/2] (0.67ns)   --->   "%A_1_load_10 = load float* %A_1_addr_10, align 4" [matmul.cpp:9]   --->   Operation 733 'load' 'A_1_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 734 [2/2] (0.67ns)   --->   "%A_2_load_10 = load float* %A_2_addr_10, align 4" [matmul.cpp:9]   --->   Operation 734 'load' 'A_2_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 735 [2/2] (0.67ns)   --->   "%A_3_load_10 = load float* %A_3_addr_10, align 4" [matmul.cpp:9]   --->   Operation 735 'load' 'A_3_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 736 [2/2] (0.67ns)   --->   "%A_4_load_10 = load float* %A_4_addr_10, align 4" [matmul.cpp:9]   --->   Operation 736 'load' 'A_4_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 737 [2/2] (0.67ns)   --->   "%A_5_load_10 = load float* %A_5_addr_10, align 4" [matmul.cpp:9]   --->   Operation 737 'load' 'A_5_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 738 [2/2] (0.67ns)   --->   "%A_6_load_10 = load float* %A_6_addr_10, align 4" [matmul.cpp:9]   --->   Operation 738 'load' 'A_6_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 739 [2/2] (0.67ns)   --->   "%A_7_load_10 = load float* %A_7_addr_10, align 4" [matmul.cpp:9]   --->   Operation 739 'load' 'A_7_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 740 [2/2] (0.67ns)   --->   "%A_8_load_10 = load float* %A_8_addr_10, align 4" [matmul.cpp:9]   --->   Operation 740 'load' 'A_8_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 741 [2/2] (0.67ns)   --->   "%A_9_load_10 = load float* %A_9_addr_10, align 4" [matmul.cpp:9]   --->   Operation 741 'load' 'A_9_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 742 [2/2] (0.67ns)   --->   "%A_10_load_10 = load float* %A_10_addr_10, align 4" [matmul.cpp:9]   --->   Operation 742 'load' 'A_10_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 743 [2/2] (0.67ns)   --->   "%A_11_load_10 = load float* %A_11_addr_10, align 4" [matmul.cpp:9]   --->   Operation 743 'load' 'A_11_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 744 [2/2] (0.67ns)   --->   "%A_12_load_10 = load float* %A_12_addr_10, align 4" [matmul.cpp:9]   --->   Operation 744 'load' 'A_12_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 745 [2/2] (0.67ns)   --->   "%A_13_load_10 = load float* %A_13_addr_10, align 4" [matmul.cpp:9]   --->   Operation 745 'load' 'A_13_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 746 [2/2] (0.67ns)   --->   "%A_14_load_10 = load float* %A_14_addr_10, align 4" [matmul.cpp:9]   --->   Operation 746 'load' 'A_14_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 747 [2/2] (0.67ns)   --->   "%A_15_load_10 = load float* %A_15_addr_10, align 4" [matmul.cpp:9]   --->   Operation 747 'load' 'A_15_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 748 [2/2] (0.67ns)   --->   "%A_0_load_11 = load float* %A_0_addr_11, align 4" [matmul.cpp:9]   --->   Operation 748 'load' 'A_0_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 749 [2/2] (0.67ns)   --->   "%A_1_load_11 = load float* %A_1_addr_11, align 4" [matmul.cpp:9]   --->   Operation 749 'load' 'A_1_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 750 [2/2] (0.67ns)   --->   "%A_2_load_11 = load float* %A_2_addr_11, align 4" [matmul.cpp:9]   --->   Operation 750 'load' 'A_2_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 751 [2/2] (0.67ns)   --->   "%A_3_load_11 = load float* %A_3_addr_11, align 4" [matmul.cpp:9]   --->   Operation 751 'load' 'A_3_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 752 [2/2] (0.67ns)   --->   "%A_4_load_11 = load float* %A_4_addr_11, align 4" [matmul.cpp:9]   --->   Operation 752 'load' 'A_4_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 753 [2/2] (0.67ns)   --->   "%A_5_load_11 = load float* %A_5_addr_11, align 4" [matmul.cpp:9]   --->   Operation 753 'load' 'A_5_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 754 [2/2] (0.67ns)   --->   "%A_6_load_11 = load float* %A_6_addr_11, align 4" [matmul.cpp:9]   --->   Operation 754 'load' 'A_6_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 755 [2/2] (0.67ns)   --->   "%A_7_load_11 = load float* %A_7_addr_11, align 4" [matmul.cpp:9]   --->   Operation 755 'load' 'A_7_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 756 [2/2] (0.67ns)   --->   "%A_8_load_11 = load float* %A_8_addr_11, align 4" [matmul.cpp:9]   --->   Operation 756 'load' 'A_8_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 757 [2/2] (0.67ns)   --->   "%A_9_load_11 = load float* %A_9_addr_11, align 4" [matmul.cpp:9]   --->   Operation 757 'load' 'A_9_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 758 [2/2] (0.67ns)   --->   "%A_10_load_11 = load float* %A_10_addr_11, align 4" [matmul.cpp:9]   --->   Operation 758 'load' 'A_10_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 759 [2/2] (0.67ns)   --->   "%A_11_load_11 = load float* %A_11_addr_11, align 4" [matmul.cpp:9]   --->   Operation 759 'load' 'A_11_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 760 [2/2] (0.67ns)   --->   "%A_12_load_11 = load float* %A_12_addr_11, align 4" [matmul.cpp:9]   --->   Operation 760 'load' 'A_12_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 761 [2/2] (0.67ns)   --->   "%A_13_load_11 = load float* %A_13_addr_11, align 4" [matmul.cpp:9]   --->   Operation 761 'load' 'A_13_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 762 [2/2] (0.67ns)   --->   "%A_14_load_11 = load float* %A_14_addr_11, align 4" [matmul.cpp:9]   --->   Operation 762 'load' 'A_14_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 763 [2/2] (0.67ns)   --->   "%A_15_load_11 = load float* %A_15_addr_11, align 4" [matmul.cpp:9]   --->   Operation 763 'load' 'A_15_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 8.41>
ST_8 : Operation 764 [2/4] (6.43ns)   --->   "%res_s = fadd float %tmp1, 0.000000e+00" [matmul.cpp:9]   --->   Operation 764 'fadd' 'res_s' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 765 [1/2] (8.41ns)   --->   "%tmp_6 = fmul float %tmp_21, %B_6_load" [matmul.cpp:9]   --->   Operation 765 'fmul' 'tmp_6' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 766 [1/2] (8.41ns)   --->   "%tmp_7 = fmul float %tmp_22, %B_7_load" [matmul.cpp:9]   --->   Operation 766 'fmul' 'tmp_7' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 767 [2/2] (8.41ns)   --->   "%tmp_8 = fmul float %tmp_23, %B_8_load" [matmul.cpp:9]   --->   Operation 767 'fmul' 'tmp_8' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 768 [2/2] (8.41ns)   --->   "%tmp_9 = fmul float %tmp_24, %B_9_load" [matmul.cpp:9]   --->   Operation 768 'fmul' 'tmp_9' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 769 [1/2] (0.67ns)   --->   "%A_0_load_10 = load float* %A_0_addr_10, align 4" [matmul.cpp:9]   --->   Operation 769 'load' 'A_0_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 770 [1/2] (0.67ns)   --->   "%A_1_load_10 = load float* %A_1_addr_10, align 4" [matmul.cpp:9]   --->   Operation 770 'load' 'A_1_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 771 [1/2] (0.67ns)   --->   "%A_2_load_10 = load float* %A_2_addr_10, align 4" [matmul.cpp:9]   --->   Operation 771 'load' 'A_2_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 772 [1/2] (0.67ns)   --->   "%A_3_load_10 = load float* %A_3_addr_10, align 4" [matmul.cpp:9]   --->   Operation 772 'load' 'A_3_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 773 [1/2] (0.67ns)   --->   "%A_4_load_10 = load float* %A_4_addr_10, align 4" [matmul.cpp:9]   --->   Operation 773 'load' 'A_4_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 774 [1/2] (0.67ns)   --->   "%A_5_load_10 = load float* %A_5_addr_10, align 4" [matmul.cpp:9]   --->   Operation 774 'load' 'A_5_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 775 [1/2] (0.67ns)   --->   "%A_6_load_10 = load float* %A_6_addr_10, align 4" [matmul.cpp:9]   --->   Operation 775 'load' 'A_6_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 776 [1/2] (0.67ns)   --->   "%A_7_load_10 = load float* %A_7_addr_10, align 4" [matmul.cpp:9]   --->   Operation 776 'load' 'A_7_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 777 [1/2] (0.67ns)   --->   "%A_8_load_10 = load float* %A_8_addr_10, align 4" [matmul.cpp:9]   --->   Operation 777 'load' 'A_8_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 778 [1/2] (0.67ns)   --->   "%A_9_load_10 = load float* %A_9_addr_10, align 4" [matmul.cpp:9]   --->   Operation 778 'load' 'A_9_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 779 [1/2] (0.67ns)   --->   "%A_10_load_10 = load float* %A_10_addr_10, align 4" [matmul.cpp:9]   --->   Operation 779 'load' 'A_10_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 780 [1/2] (0.67ns)   --->   "%A_11_load_10 = load float* %A_11_addr_10, align 4" [matmul.cpp:9]   --->   Operation 780 'load' 'A_11_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 781 [1/2] (0.67ns)   --->   "%A_12_load_10 = load float* %A_12_addr_10, align 4" [matmul.cpp:9]   --->   Operation 781 'load' 'A_12_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 782 [1/2] (0.67ns)   --->   "%A_13_load_10 = load float* %A_13_addr_10, align 4" [matmul.cpp:9]   --->   Operation 782 'load' 'A_13_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 783 [1/2] (0.67ns)   --->   "%A_14_load_10 = load float* %A_14_addr_10, align 4" [matmul.cpp:9]   --->   Operation 783 'load' 'A_14_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 784 [1/2] (0.67ns)   --->   "%A_15_load_10 = load float* %A_15_addr_10, align 4" [matmul.cpp:9]   --->   Operation 784 'load' 'A_15_load_10' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 785 [1/1] (0.48ns)   --->   "%tmp_25 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_10, float %A_1_load_10, float %A_2_load_10, float %A_3_load_10, float %A_4_load_10, float %A_5_load_10, float %A_6_load_10, float %A_7_load_10, float %A_8_load_10, float %A_9_load_10, float %A_10_load_10, float %A_11_load_10, float %A_12_load_10, float %A_13_load_10, float %A_14_load_10, float %A_15_load_10, i4 %trunc_ln9)" [matmul.cpp:9]   --->   Operation 785 'mux' 'tmp_25' <Predicate = (!icmp_ln5)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 786 [1/2] (0.67ns)   --->   "%A_0_load_11 = load float* %A_0_addr_11, align 4" [matmul.cpp:9]   --->   Operation 786 'load' 'A_0_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 787 [1/2] (0.67ns)   --->   "%A_1_load_11 = load float* %A_1_addr_11, align 4" [matmul.cpp:9]   --->   Operation 787 'load' 'A_1_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 788 [1/2] (0.67ns)   --->   "%A_2_load_11 = load float* %A_2_addr_11, align 4" [matmul.cpp:9]   --->   Operation 788 'load' 'A_2_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 789 [1/2] (0.67ns)   --->   "%A_3_load_11 = load float* %A_3_addr_11, align 4" [matmul.cpp:9]   --->   Operation 789 'load' 'A_3_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 790 [1/2] (0.67ns)   --->   "%A_4_load_11 = load float* %A_4_addr_11, align 4" [matmul.cpp:9]   --->   Operation 790 'load' 'A_4_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 791 [1/2] (0.67ns)   --->   "%A_5_load_11 = load float* %A_5_addr_11, align 4" [matmul.cpp:9]   --->   Operation 791 'load' 'A_5_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 792 [1/2] (0.67ns)   --->   "%A_6_load_11 = load float* %A_6_addr_11, align 4" [matmul.cpp:9]   --->   Operation 792 'load' 'A_6_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 793 [1/2] (0.67ns)   --->   "%A_7_load_11 = load float* %A_7_addr_11, align 4" [matmul.cpp:9]   --->   Operation 793 'load' 'A_7_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 794 [1/2] (0.67ns)   --->   "%A_8_load_11 = load float* %A_8_addr_11, align 4" [matmul.cpp:9]   --->   Operation 794 'load' 'A_8_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 795 [1/2] (0.67ns)   --->   "%A_9_load_11 = load float* %A_9_addr_11, align 4" [matmul.cpp:9]   --->   Operation 795 'load' 'A_9_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 796 [1/2] (0.67ns)   --->   "%A_10_load_11 = load float* %A_10_addr_11, align 4" [matmul.cpp:9]   --->   Operation 796 'load' 'A_10_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 797 [1/2] (0.67ns)   --->   "%A_11_load_11 = load float* %A_11_addr_11, align 4" [matmul.cpp:9]   --->   Operation 797 'load' 'A_11_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 798 [1/2] (0.67ns)   --->   "%A_12_load_11 = load float* %A_12_addr_11, align 4" [matmul.cpp:9]   --->   Operation 798 'load' 'A_12_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 799 [1/2] (0.67ns)   --->   "%A_13_load_11 = load float* %A_13_addr_11, align 4" [matmul.cpp:9]   --->   Operation 799 'load' 'A_13_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 800 [1/2] (0.67ns)   --->   "%A_14_load_11 = load float* %A_14_addr_11, align 4" [matmul.cpp:9]   --->   Operation 800 'load' 'A_14_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 801 [1/2] (0.67ns)   --->   "%A_15_load_11 = load float* %A_15_addr_11, align 4" [matmul.cpp:9]   --->   Operation 801 'load' 'A_15_load_11' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 802 [1/1] (0.48ns)   --->   "%tmp_26 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_11, float %A_1_load_11, float %A_2_load_11, float %A_3_load_11, float %A_4_load_11, float %A_5_load_11, float %A_6_load_11, float %A_7_load_11, float %A_8_load_11, float %A_9_load_11, float %A_10_load_11, float %A_11_load_11, float %A_12_load_11, float %A_13_load_11, float %A_14_load_11, float %A_15_load_11, i4 %trunc_ln9)" [matmul.cpp:9]   --->   Operation 802 'mux' 'tmp_26' <Predicate = (!icmp_ln5)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 803 [2/2] (0.67ns)   --->   "%A_0_load_12 = load float* %A_0_addr_12, align 4" [matmul.cpp:9]   --->   Operation 803 'load' 'A_0_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 804 [2/2] (0.67ns)   --->   "%A_1_load_12 = load float* %A_1_addr_12, align 4" [matmul.cpp:9]   --->   Operation 804 'load' 'A_1_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 805 [2/2] (0.67ns)   --->   "%A_2_load_12 = load float* %A_2_addr_12, align 4" [matmul.cpp:9]   --->   Operation 805 'load' 'A_2_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 806 [2/2] (0.67ns)   --->   "%A_3_load_12 = load float* %A_3_addr_12, align 4" [matmul.cpp:9]   --->   Operation 806 'load' 'A_3_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 807 [2/2] (0.67ns)   --->   "%A_4_load_12 = load float* %A_4_addr_12, align 4" [matmul.cpp:9]   --->   Operation 807 'load' 'A_4_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 808 [2/2] (0.67ns)   --->   "%A_5_load_12 = load float* %A_5_addr_12, align 4" [matmul.cpp:9]   --->   Operation 808 'load' 'A_5_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 809 [2/2] (0.67ns)   --->   "%A_6_load_12 = load float* %A_6_addr_12, align 4" [matmul.cpp:9]   --->   Operation 809 'load' 'A_6_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 810 [2/2] (0.67ns)   --->   "%A_7_load_12 = load float* %A_7_addr_12, align 4" [matmul.cpp:9]   --->   Operation 810 'load' 'A_7_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 811 [2/2] (0.67ns)   --->   "%A_8_load_12 = load float* %A_8_addr_12, align 4" [matmul.cpp:9]   --->   Operation 811 'load' 'A_8_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 812 [2/2] (0.67ns)   --->   "%A_9_load_12 = load float* %A_9_addr_12, align 4" [matmul.cpp:9]   --->   Operation 812 'load' 'A_9_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 813 [2/2] (0.67ns)   --->   "%A_10_load_12 = load float* %A_10_addr_12, align 4" [matmul.cpp:9]   --->   Operation 813 'load' 'A_10_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 814 [2/2] (0.67ns)   --->   "%A_11_load_12 = load float* %A_11_addr_12, align 4" [matmul.cpp:9]   --->   Operation 814 'load' 'A_11_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 815 [2/2] (0.67ns)   --->   "%A_12_load_12 = load float* %A_12_addr_12, align 4" [matmul.cpp:9]   --->   Operation 815 'load' 'A_12_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 816 [2/2] (0.67ns)   --->   "%A_13_load_12 = load float* %A_13_addr_12, align 4" [matmul.cpp:9]   --->   Operation 816 'load' 'A_13_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 817 [2/2] (0.67ns)   --->   "%A_14_load_12 = load float* %A_14_addr_12, align 4" [matmul.cpp:9]   --->   Operation 817 'load' 'A_14_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 818 [2/2] (0.67ns)   --->   "%A_15_load_12 = load float* %A_15_addr_12, align 4" [matmul.cpp:9]   --->   Operation 818 'load' 'A_15_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 819 [2/2] (0.67ns)   --->   "%A_0_load_13 = load float* %A_0_addr_13, align 4" [matmul.cpp:9]   --->   Operation 819 'load' 'A_0_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 820 [2/2] (0.67ns)   --->   "%A_1_load_13 = load float* %A_1_addr_13, align 4" [matmul.cpp:9]   --->   Operation 820 'load' 'A_1_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 821 [2/2] (0.67ns)   --->   "%A_2_load_13 = load float* %A_2_addr_13, align 4" [matmul.cpp:9]   --->   Operation 821 'load' 'A_2_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 822 [2/2] (0.67ns)   --->   "%A_3_load_13 = load float* %A_3_addr_13, align 4" [matmul.cpp:9]   --->   Operation 822 'load' 'A_3_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 823 [2/2] (0.67ns)   --->   "%A_4_load_13 = load float* %A_4_addr_13, align 4" [matmul.cpp:9]   --->   Operation 823 'load' 'A_4_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 824 [2/2] (0.67ns)   --->   "%A_5_load_13 = load float* %A_5_addr_13, align 4" [matmul.cpp:9]   --->   Operation 824 'load' 'A_5_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 825 [2/2] (0.67ns)   --->   "%A_6_load_13 = load float* %A_6_addr_13, align 4" [matmul.cpp:9]   --->   Operation 825 'load' 'A_6_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 826 [2/2] (0.67ns)   --->   "%A_7_load_13 = load float* %A_7_addr_13, align 4" [matmul.cpp:9]   --->   Operation 826 'load' 'A_7_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 827 [2/2] (0.67ns)   --->   "%A_8_load_13 = load float* %A_8_addr_13, align 4" [matmul.cpp:9]   --->   Operation 827 'load' 'A_8_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 828 [2/2] (0.67ns)   --->   "%A_9_load_13 = load float* %A_9_addr_13, align 4" [matmul.cpp:9]   --->   Operation 828 'load' 'A_9_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 829 [2/2] (0.67ns)   --->   "%A_10_load_13 = load float* %A_10_addr_13, align 4" [matmul.cpp:9]   --->   Operation 829 'load' 'A_10_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 830 [2/2] (0.67ns)   --->   "%A_11_load_13 = load float* %A_11_addr_13, align 4" [matmul.cpp:9]   --->   Operation 830 'load' 'A_11_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 831 [2/2] (0.67ns)   --->   "%A_12_load_13 = load float* %A_12_addr_13, align 4" [matmul.cpp:9]   --->   Operation 831 'load' 'A_12_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 832 [2/2] (0.67ns)   --->   "%A_13_load_13 = load float* %A_13_addr_13, align 4" [matmul.cpp:9]   --->   Operation 832 'load' 'A_13_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 833 [2/2] (0.67ns)   --->   "%A_14_load_13 = load float* %A_14_addr_13, align 4" [matmul.cpp:9]   --->   Operation 833 'load' 'A_14_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 834 [2/2] (0.67ns)   --->   "%A_15_load_13 = load float* %A_15_addr_13, align 4" [matmul.cpp:9]   --->   Operation 834 'load' 'A_15_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 8.41>
ST_9 : Operation 835 [1/4] (6.43ns)   --->   "%res_s = fadd float %tmp1, 0.000000e+00" [matmul.cpp:9]   --->   Operation 835 'fadd' 'res_s' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 836 [1/2] (8.41ns)   --->   "%tmp_8 = fmul float %tmp_23, %B_8_load" [matmul.cpp:9]   --->   Operation 836 'fmul' 'tmp_8' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 837 [1/2] (8.41ns)   --->   "%tmp_9 = fmul float %tmp_24, %B_9_load" [matmul.cpp:9]   --->   Operation 837 'fmul' 'tmp_9' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 838 [2/2] (8.41ns)   --->   "%tmp_s = fmul float %tmp_25, %B_10_load" [matmul.cpp:9]   --->   Operation 838 'fmul' 'tmp_s' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 839 [2/2] (8.41ns)   --->   "%tmp_10 = fmul float %tmp_26, %B_11_load" [matmul.cpp:9]   --->   Operation 839 'fmul' 'tmp_10' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 840 [1/2] (0.67ns)   --->   "%A_0_load_12 = load float* %A_0_addr_12, align 4" [matmul.cpp:9]   --->   Operation 840 'load' 'A_0_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 841 [1/2] (0.67ns)   --->   "%A_1_load_12 = load float* %A_1_addr_12, align 4" [matmul.cpp:9]   --->   Operation 841 'load' 'A_1_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 842 [1/2] (0.67ns)   --->   "%A_2_load_12 = load float* %A_2_addr_12, align 4" [matmul.cpp:9]   --->   Operation 842 'load' 'A_2_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 843 [1/2] (0.67ns)   --->   "%A_3_load_12 = load float* %A_3_addr_12, align 4" [matmul.cpp:9]   --->   Operation 843 'load' 'A_3_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 844 [1/2] (0.67ns)   --->   "%A_4_load_12 = load float* %A_4_addr_12, align 4" [matmul.cpp:9]   --->   Operation 844 'load' 'A_4_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 845 [1/2] (0.67ns)   --->   "%A_5_load_12 = load float* %A_5_addr_12, align 4" [matmul.cpp:9]   --->   Operation 845 'load' 'A_5_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 846 [1/2] (0.67ns)   --->   "%A_6_load_12 = load float* %A_6_addr_12, align 4" [matmul.cpp:9]   --->   Operation 846 'load' 'A_6_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 847 [1/2] (0.67ns)   --->   "%A_7_load_12 = load float* %A_7_addr_12, align 4" [matmul.cpp:9]   --->   Operation 847 'load' 'A_7_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 848 [1/2] (0.67ns)   --->   "%A_8_load_12 = load float* %A_8_addr_12, align 4" [matmul.cpp:9]   --->   Operation 848 'load' 'A_8_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 849 [1/2] (0.67ns)   --->   "%A_9_load_12 = load float* %A_9_addr_12, align 4" [matmul.cpp:9]   --->   Operation 849 'load' 'A_9_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 850 [1/2] (0.67ns)   --->   "%A_10_load_12 = load float* %A_10_addr_12, align 4" [matmul.cpp:9]   --->   Operation 850 'load' 'A_10_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 851 [1/2] (0.67ns)   --->   "%A_11_load_12 = load float* %A_11_addr_12, align 4" [matmul.cpp:9]   --->   Operation 851 'load' 'A_11_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 852 [1/2] (0.67ns)   --->   "%A_12_load_12 = load float* %A_12_addr_12, align 4" [matmul.cpp:9]   --->   Operation 852 'load' 'A_12_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 853 [1/2] (0.67ns)   --->   "%A_13_load_12 = load float* %A_13_addr_12, align 4" [matmul.cpp:9]   --->   Operation 853 'load' 'A_13_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 854 [1/2] (0.67ns)   --->   "%A_14_load_12 = load float* %A_14_addr_12, align 4" [matmul.cpp:9]   --->   Operation 854 'load' 'A_14_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 855 [1/2] (0.67ns)   --->   "%A_15_load_12 = load float* %A_15_addr_12, align 4" [matmul.cpp:9]   --->   Operation 855 'load' 'A_15_load_12' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 856 [1/1] (0.48ns)   --->   "%tmp_27 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_12, float %A_1_load_12, float %A_2_load_12, float %A_3_load_12, float %A_4_load_12, float %A_5_load_12, float %A_6_load_12, float %A_7_load_12, float %A_8_load_12, float %A_9_load_12, float %A_10_load_12, float %A_11_load_12, float %A_12_load_12, float %A_13_load_12, float %A_14_load_12, float %A_15_load_12, i4 %trunc_ln9)" [matmul.cpp:9]   --->   Operation 856 'mux' 'tmp_27' <Predicate = (!icmp_ln5)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 857 [1/2] (0.67ns)   --->   "%A_0_load_13 = load float* %A_0_addr_13, align 4" [matmul.cpp:9]   --->   Operation 857 'load' 'A_0_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 858 [1/2] (0.67ns)   --->   "%A_1_load_13 = load float* %A_1_addr_13, align 4" [matmul.cpp:9]   --->   Operation 858 'load' 'A_1_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 859 [1/2] (0.67ns)   --->   "%A_2_load_13 = load float* %A_2_addr_13, align 4" [matmul.cpp:9]   --->   Operation 859 'load' 'A_2_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 860 [1/2] (0.67ns)   --->   "%A_3_load_13 = load float* %A_3_addr_13, align 4" [matmul.cpp:9]   --->   Operation 860 'load' 'A_3_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 861 [1/2] (0.67ns)   --->   "%A_4_load_13 = load float* %A_4_addr_13, align 4" [matmul.cpp:9]   --->   Operation 861 'load' 'A_4_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 862 [1/2] (0.67ns)   --->   "%A_5_load_13 = load float* %A_5_addr_13, align 4" [matmul.cpp:9]   --->   Operation 862 'load' 'A_5_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 863 [1/2] (0.67ns)   --->   "%A_6_load_13 = load float* %A_6_addr_13, align 4" [matmul.cpp:9]   --->   Operation 863 'load' 'A_6_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 864 [1/2] (0.67ns)   --->   "%A_7_load_13 = load float* %A_7_addr_13, align 4" [matmul.cpp:9]   --->   Operation 864 'load' 'A_7_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 865 [1/2] (0.67ns)   --->   "%A_8_load_13 = load float* %A_8_addr_13, align 4" [matmul.cpp:9]   --->   Operation 865 'load' 'A_8_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 866 [1/2] (0.67ns)   --->   "%A_9_load_13 = load float* %A_9_addr_13, align 4" [matmul.cpp:9]   --->   Operation 866 'load' 'A_9_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 867 [1/2] (0.67ns)   --->   "%A_10_load_13 = load float* %A_10_addr_13, align 4" [matmul.cpp:9]   --->   Operation 867 'load' 'A_10_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 868 [1/2] (0.67ns)   --->   "%A_11_load_13 = load float* %A_11_addr_13, align 4" [matmul.cpp:9]   --->   Operation 868 'load' 'A_11_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 869 [1/2] (0.67ns)   --->   "%A_12_load_13 = load float* %A_12_addr_13, align 4" [matmul.cpp:9]   --->   Operation 869 'load' 'A_12_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 870 [1/2] (0.67ns)   --->   "%A_13_load_13 = load float* %A_13_addr_13, align 4" [matmul.cpp:9]   --->   Operation 870 'load' 'A_13_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 871 [1/2] (0.67ns)   --->   "%A_14_load_13 = load float* %A_14_addr_13, align 4" [matmul.cpp:9]   --->   Operation 871 'load' 'A_14_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 872 [1/2] (0.67ns)   --->   "%A_15_load_13 = load float* %A_15_addr_13, align 4" [matmul.cpp:9]   --->   Operation 872 'load' 'A_15_load_13' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 873 [1/1] (0.48ns)   --->   "%tmp_28 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_13, float %A_1_load_13, float %A_2_load_13, float %A_3_load_13, float %A_4_load_13, float %A_5_load_13, float %A_6_load_13, float %A_7_load_13, float %A_8_load_13, float %A_9_load_13, float %A_10_load_13, float %A_11_load_13, float %A_12_load_13, float %A_13_load_13, float %A_14_load_13, float %A_15_load_13, i4 %trunc_ln9)" [matmul.cpp:9]   --->   Operation 873 'mux' 'tmp_28' <Predicate = (!icmp_ln5)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 874 [2/2] (0.67ns)   --->   "%A_0_load_14 = load float* %A_0_addr_14, align 4" [matmul.cpp:9]   --->   Operation 874 'load' 'A_0_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 875 [2/2] (0.67ns)   --->   "%A_1_load_14 = load float* %A_1_addr_14, align 4" [matmul.cpp:9]   --->   Operation 875 'load' 'A_1_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 876 [2/2] (0.67ns)   --->   "%A_2_load_14 = load float* %A_2_addr_14, align 4" [matmul.cpp:9]   --->   Operation 876 'load' 'A_2_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 877 [2/2] (0.67ns)   --->   "%A_3_load_14 = load float* %A_3_addr_14, align 4" [matmul.cpp:9]   --->   Operation 877 'load' 'A_3_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 878 [2/2] (0.67ns)   --->   "%A_4_load_14 = load float* %A_4_addr_14, align 4" [matmul.cpp:9]   --->   Operation 878 'load' 'A_4_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 879 [2/2] (0.67ns)   --->   "%A_5_load_14 = load float* %A_5_addr_14, align 4" [matmul.cpp:9]   --->   Operation 879 'load' 'A_5_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 880 [2/2] (0.67ns)   --->   "%A_6_load_14 = load float* %A_6_addr_14, align 4" [matmul.cpp:9]   --->   Operation 880 'load' 'A_6_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 881 [2/2] (0.67ns)   --->   "%A_7_load_14 = load float* %A_7_addr_14, align 4" [matmul.cpp:9]   --->   Operation 881 'load' 'A_7_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 882 [2/2] (0.67ns)   --->   "%A_8_load_14 = load float* %A_8_addr_14, align 4" [matmul.cpp:9]   --->   Operation 882 'load' 'A_8_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 883 [2/2] (0.67ns)   --->   "%A_9_load_14 = load float* %A_9_addr_14, align 4" [matmul.cpp:9]   --->   Operation 883 'load' 'A_9_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 884 [2/2] (0.67ns)   --->   "%A_10_load_14 = load float* %A_10_addr_14, align 4" [matmul.cpp:9]   --->   Operation 884 'load' 'A_10_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 885 [2/2] (0.67ns)   --->   "%A_11_load_14 = load float* %A_11_addr_14, align 4" [matmul.cpp:9]   --->   Operation 885 'load' 'A_11_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 886 [2/2] (0.67ns)   --->   "%A_12_load_14 = load float* %A_12_addr_14, align 4" [matmul.cpp:9]   --->   Operation 886 'load' 'A_12_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 887 [2/2] (0.67ns)   --->   "%A_13_load_14 = load float* %A_13_addr_14, align 4" [matmul.cpp:9]   --->   Operation 887 'load' 'A_13_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 888 [2/2] (0.67ns)   --->   "%A_14_load_14 = load float* %A_14_addr_14, align 4" [matmul.cpp:9]   --->   Operation 888 'load' 'A_14_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 889 [2/2] (0.67ns)   --->   "%A_15_load_14 = load float* %A_15_addr_14, align 4" [matmul.cpp:9]   --->   Operation 889 'load' 'A_15_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 890 [2/2] (0.67ns)   --->   "%A_0_load_15 = load float* %A_0_addr_15, align 4" [matmul.cpp:9]   --->   Operation 890 'load' 'A_0_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 891 [2/2] (0.67ns)   --->   "%A_1_load_15 = load float* %A_1_addr_15, align 4" [matmul.cpp:9]   --->   Operation 891 'load' 'A_1_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 892 [2/2] (0.67ns)   --->   "%A_2_load_15 = load float* %A_2_addr_15, align 4" [matmul.cpp:9]   --->   Operation 892 'load' 'A_2_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 893 [2/2] (0.67ns)   --->   "%A_3_load_15 = load float* %A_3_addr_15, align 4" [matmul.cpp:9]   --->   Operation 893 'load' 'A_3_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 894 [2/2] (0.67ns)   --->   "%A_4_load_15 = load float* %A_4_addr_15, align 4" [matmul.cpp:9]   --->   Operation 894 'load' 'A_4_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 895 [2/2] (0.67ns)   --->   "%A_5_load_15 = load float* %A_5_addr_15, align 4" [matmul.cpp:9]   --->   Operation 895 'load' 'A_5_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 896 [2/2] (0.67ns)   --->   "%A_6_load_15 = load float* %A_6_addr_15, align 4" [matmul.cpp:9]   --->   Operation 896 'load' 'A_6_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 897 [2/2] (0.67ns)   --->   "%A_7_load_15 = load float* %A_7_addr_15, align 4" [matmul.cpp:9]   --->   Operation 897 'load' 'A_7_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 898 [2/2] (0.67ns)   --->   "%A_8_load_15 = load float* %A_8_addr_15, align 4" [matmul.cpp:9]   --->   Operation 898 'load' 'A_8_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 899 [2/2] (0.67ns)   --->   "%A_9_load_15 = load float* %A_9_addr_15, align 4" [matmul.cpp:9]   --->   Operation 899 'load' 'A_9_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 900 [2/2] (0.67ns)   --->   "%A_10_load_15 = load float* %A_10_addr_15, align 4" [matmul.cpp:9]   --->   Operation 900 'load' 'A_10_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 901 [2/2] (0.67ns)   --->   "%A_11_load_15 = load float* %A_11_addr_15, align 4" [matmul.cpp:9]   --->   Operation 901 'load' 'A_11_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 902 [2/2] (0.67ns)   --->   "%A_12_load_15 = load float* %A_12_addr_15, align 4" [matmul.cpp:9]   --->   Operation 902 'load' 'A_12_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 903 [2/2] (0.67ns)   --->   "%A_13_load_15 = load float* %A_13_addr_15, align 4" [matmul.cpp:9]   --->   Operation 903 'load' 'A_13_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 904 [2/2] (0.67ns)   --->   "%A_14_load_15 = load float* %A_14_addr_15, align 4" [matmul.cpp:9]   --->   Operation 904 'load' 'A_14_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 905 [2/2] (0.67ns)   --->   "%A_15_load_15 = load float* %A_15_addr_15, align 4" [matmul.cpp:9]   --->   Operation 905 'load' 'A_15_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 8.41>
ST_10 : Operation 906 [4/4] (6.43ns)   --->   "%res_1 = fadd float %res_s, %tmp_1" [matmul.cpp:9]   --->   Operation 906 'fadd' 'res_1' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 907 [1/2] (8.41ns)   --->   "%tmp_s = fmul float %tmp_25, %B_10_load" [matmul.cpp:9]   --->   Operation 907 'fmul' 'tmp_s' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 908 [1/2] (8.41ns)   --->   "%tmp_10 = fmul float %tmp_26, %B_11_load" [matmul.cpp:9]   --->   Operation 908 'fmul' 'tmp_10' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 909 [2/2] (8.41ns)   --->   "%tmp_11 = fmul float %tmp_27, %B_12_load" [matmul.cpp:9]   --->   Operation 909 'fmul' 'tmp_11' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 910 [2/2] (8.41ns)   --->   "%tmp_12 = fmul float %tmp_28, %B_13_load" [matmul.cpp:9]   --->   Operation 910 'fmul' 'tmp_12' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 911 [1/2] (0.67ns)   --->   "%A_0_load_14 = load float* %A_0_addr_14, align 4" [matmul.cpp:9]   --->   Operation 911 'load' 'A_0_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 912 [1/2] (0.67ns)   --->   "%A_1_load_14 = load float* %A_1_addr_14, align 4" [matmul.cpp:9]   --->   Operation 912 'load' 'A_1_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 913 [1/2] (0.67ns)   --->   "%A_2_load_14 = load float* %A_2_addr_14, align 4" [matmul.cpp:9]   --->   Operation 913 'load' 'A_2_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 914 [1/2] (0.67ns)   --->   "%A_3_load_14 = load float* %A_3_addr_14, align 4" [matmul.cpp:9]   --->   Operation 914 'load' 'A_3_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 915 [1/2] (0.67ns)   --->   "%A_4_load_14 = load float* %A_4_addr_14, align 4" [matmul.cpp:9]   --->   Operation 915 'load' 'A_4_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 916 [1/2] (0.67ns)   --->   "%A_5_load_14 = load float* %A_5_addr_14, align 4" [matmul.cpp:9]   --->   Operation 916 'load' 'A_5_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 917 [1/2] (0.67ns)   --->   "%A_6_load_14 = load float* %A_6_addr_14, align 4" [matmul.cpp:9]   --->   Operation 917 'load' 'A_6_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 918 [1/2] (0.67ns)   --->   "%A_7_load_14 = load float* %A_7_addr_14, align 4" [matmul.cpp:9]   --->   Operation 918 'load' 'A_7_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 919 [1/2] (0.67ns)   --->   "%A_8_load_14 = load float* %A_8_addr_14, align 4" [matmul.cpp:9]   --->   Operation 919 'load' 'A_8_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 920 [1/2] (0.67ns)   --->   "%A_9_load_14 = load float* %A_9_addr_14, align 4" [matmul.cpp:9]   --->   Operation 920 'load' 'A_9_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 921 [1/2] (0.67ns)   --->   "%A_10_load_14 = load float* %A_10_addr_14, align 4" [matmul.cpp:9]   --->   Operation 921 'load' 'A_10_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 922 [1/2] (0.67ns)   --->   "%A_11_load_14 = load float* %A_11_addr_14, align 4" [matmul.cpp:9]   --->   Operation 922 'load' 'A_11_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 923 [1/2] (0.67ns)   --->   "%A_12_load_14 = load float* %A_12_addr_14, align 4" [matmul.cpp:9]   --->   Operation 923 'load' 'A_12_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 924 [1/2] (0.67ns)   --->   "%A_13_load_14 = load float* %A_13_addr_14, align 4" [matmul.cpp:9]   --->   Operation 924 'load' 'A_13_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 925 [1/2] (0.67ns)   --->   "%A_14_load_14 = load float* %A_14_addr_14, align 4" [matmul.cpp:9]   --->   Operation 925 'load' 'A_14_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 926 [1/2] (0.67ns)   --->   "%A_15_load_14 = load float* %A_15_addr_14, align 4" [matmul.cpp:9]   --->   Operation 926 'load' 'A_15_load_14' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 927 [1/1] (0.48ns)   --->   "%tmp_29 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_14, float %A_1_load_14, float %A_2_load_14, float %A_3_load_14, float %A_4_load_14, float %A_5_load_14, float %A_6_load_14, float %A_7_load_14, float %A_8_load_14, float %A_9_load_14, float %A_10_load_14, float %A_11_load_14, float %A_12_load_14, float %A_13_load_14, float %A_14_load_14, float %A_15_load_14, i4 %trunc_ln9)" [matmul.cpp:9]   --->   Operation 927 'mux' 'tmp_29' <Predicate = (!icmp_ln5)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 928 [1/2] (0.67ns)   --->   "%A_0_load_15 = load float* %A_0_addr_15, align 4" [matmul.cpp:9]   --->   Operation 928 'load' 'A_0_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 929 [1/2] (0.67ns)   --->   "%A_1_load_15 = load float* %A_1_addr_15, align 4" [matmul.cpp:9]   --->   Operation 929 'load' 'A_1_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 930 [1/2] (0.67ns)   --->   "%A_2_load_15 = load float* %A_2_addr_15, align 4" [matmul.cpp:9]   --->   Operation 930 'load' 'A_2_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 931 [1/2] (0.67ns)   --->   "%A_3_load_15 = load float* %A_3_addr_15, align 4" [matmul.cpp:9]   --->   Operation 931 'load' 'A_3_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 932 [1/2] (0.67ns)   --->   "%A_4_load_15 = load float* %A_4_addr_15, align 4" [matmul.cpp:9]   --->   Operation 932 'load' 'A_4_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 933 [1/2] (0.67ns)   --->   "%A_5_load_15 = load float* %A_5_addr_15, align 4" [matmul.cpp:9]   --->   Operation 933 'load' 'A_5_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 934 [1/2] (0.67ns)   --->   "%A_6_load_15 = load float* %A_6_addr_15, align 4" [matmul.cpp:9]   --->   Operation 934 'load' 'A_6_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 935 [1/2] (0.67ns)   --->   "%A_7_load_15 = load float* %A_7_addr_15, align 4" [matmul.cpp:9]   --->   Operation 935 'load' 'A_7_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 936 [1/2] (0.67ns)   --->   "%A_8_load_15 = load float* %A_8_addr_15, align 4" [matmul.cpp:9]   --->   Operation 936 'load' 'A_8_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 937 [1/2] (0.67ns)   --->   "%A_9_load_15 = load float* %A_9_addr_15, align 4" [matmul.cpp:9]   --->   Operation 937 'load' 'A_9_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 938 [1/2] (0.67ns)   --->   "%A_10_load_15 = load float* %A_10_addr_15, align 4" [matmul.cpp:9]   --->   Operation 938 'load' 'A_10_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 939 [1/2] (0.67ns)   --->   "%A_11_load_15 = load float* %A_11_addr_15, align 4" [matmul.cpp:9]   --->   Operation 939 'load' 'A_11_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 940 [1/2] (0.67ns)   --->   "%A_12_load_15 = load float* %A_12_addr_15, align 4" [matmul.cpp:9]   --->   Operation 940 'load' 'A_12_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 941 [1/2] (0.67ns)   --->   "%A_13_load_15 = load float* %A_13_addr_15, align 4" [matmul.cpp:9]   --->   Operation 941 'load' 'A_13_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 942 [1/2] (0.67ns)   --->   "%A_14_load_15 = load float* %A_14_addr_15, align 4" [matmul.cpp:9]   --->   Operation 942 'load' 'A_14_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 943 [1/2] (0.67ns)   --->   "%A_15_load_15 = load float* %A_15_addr_15, align 4" [matmul.cpp:9]   --->   Operation 943 'load' 'A_15_load_15' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 944 [1/1] (0.48ns)   --->   "%tmp_30 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %A_0_load_15, float %A_1_load_15, float %A_2_load_15, float %A_3_load_15, float %A_4_load_15, float %A_5_load_15, float %A_6_load_15, float %A_7_load_15, float %A_8_load_15, float %A_9_load_15, float %A_10_load_15, float %A_11_load_15, float %A_12_load_15, float %A_13_load_15, float %A_14_load_15, float %A_15_load_15, i4 %trunc_ln9)" [matmul.cpp:9]   --->   Operation 944 'mux' 'tmp_30' <Predicate = (!icmp_ln5)> <Delay = 0.48> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.41>
ST_11 : Operation 945 [3/4] (6.43ns)   --->   "%res_1 = fadd float %res_s, %tmp_1" [matmul.cpp:9]   --->   Operation 945 'fadd' 'res_1' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 946 [1/2] (8.41ns)   --->   "%tmp_11 = fmul float %tmp_27, %B_12_load" [matmul.cpp:9]   --->   Operation 946 'fmul' 'tmp_11' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 947 [1/2] (8.41ns)   --->   "%tmp_12 = fmul float %tmp_28, %B_13_load" [matmul.cpp:9]   --->   Operation 947 'fmul' 'tmp_12' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 948 [2/2] (8.41ns)   --->   "%tmp_13 = fmul float %tmp_29, %B_14_load" [matmul.cpp:9]   --->   Operation 948 'fmul' 'tmp_13' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 949 [2/2] (8.41ns)   --->   "%tmp_14 = fmul float %tmp_30, %B_15_load" [matmul.cpp:9]   --->   Operation 949 'fmul' 'tmp_14' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.41>
ST_12 : Operation 950 [2/4] (6.43ns)   --->   "%res_1 = fadd float %res_s, %tmp_1" [matmul.cpp:9]   --->   Operation 950 'fadd' 'res_1' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 951 [1/2] (8.41ns)   --->   "%tmp_13 = fmul float %tmp_29, %B_14_load" [matmul.cpp:9]   --->   Operation 951 'fmul' 'tmp_13' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 952 [1/2] (8.41ns)   --->   "%tmp_14 = fmul float %tmp_30, %B_15_load" [matmul.cpp:9]   --->   Operation 952 'fmul' 'tmp_14' <Predicate = (!icmp_ln5)> <Delay = 8.41> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 953 [1/4] (6.43ns)   --->   "%res_1 = fadd float %res_s, %tmp_1" [matmul.cpp:9]   --->   Operation 953 'fadd' 'res_1' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 954 [4/4] (6.43ns)   --->   "%res_2 = fadd float %res_1, %tmp_2" [matmul.cpp:9]   --->   Operation 954 'fadd' 'res_2' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 955 [3/4] (6.43ns)   --->   "%res_2 = fadd float %res_1, %tmp_2" [matmul.cpp:9]   --->   Operation 955 'fadd' 'res_2' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 956 [2/4] (6.43ns)   --->   "%res_2 = fadd float %res_1, %tmp_2" [matmul.cpp:9]   --->   Operation 956 'fadd' 'res_2' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 957 [1/4] (6.43ns)   --->   "%res_2 = fadd float %res_1, %tmp_2" [matmul.cpp:9]   --->   Operation 957 'fadd' 'res_2' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 958 [4/4] (6.43ns)   --->   "%res_3 = fadd float %res_2, %tmp_3" [matmul.cpp:9]   --->   Operation 958 'fadd' 'res_3' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 959 [3/4] (6.43ns)   --->   "%res_3 = fadd float %res_2, %tmp_3" [matmul.cpp:9]   --->   Operation 959 'fadd' 'res_3' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 960 [2/4] (6.43ns)   --->   "%res_3 = fadd float %res_2, %tmp_3" [matmul.cpp:9]   --->   Operation 960 'fadd' 'res_3' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 961 [1/4] (6.43ns)   --->   "%res_3 = fadd float %res_2, %tmp_3" [matmul.cpp:9]   --->   Operation 961 'fadd' 'res_3' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 962 [4/4] (6.43ns)   --->   "%res_4 = fadd float %res_3, %tmp_4" [matmul.cpp:9]   --->   Operation 962 'fadd' 'res_4' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 963 [3/4] (6.43ns)   --->   "%res_4 = fadd float %res_3, %tmp_4" [matmul.cpp:9]   --->   Operation 963 'fadd' 'res_4' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 964 [2/4] (6.43ns)   --->   "%res_4 = fadd float %res_3, %tmp_4" [matmul.cpp:9]   --->   Operation 964 'fadd' 'res_4' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 965 [1/4] (6.43ns)   --->   "%res_4 = fadd float %res_3, %tmp_4" [matmul.cpp:9]   --->   Operation 965 'fadd' 'res_4' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 966 [4/4] (6.43ns)   --->   "%res_5 = fadd float %res_4, %tmp_5" [matmul.cpp:9]   --->   Operation 966 'fadd' 'res_5' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 967 [3/4] (6.43ns)   --->   "%res_5 = fadd float %res_4, %tmp_5" [matmul.cpp:9]   --->   Operation 967 'fadd' 'res_5' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 968 [2/4] (6.43ns)   --->   "%res_5 = fadd float %res_4, %tmp_5" [matmul.cpp:9]   --->   Operation 968 'fadd' 'res_5' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 969 [1/4] (6.43ns)   --->   "%res_5 = fadd float %res_4, %tmp_5" [matmul.cpp:9]   --->   Operation 969 'fadd' 'res_5' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 970 [4/4] (6.43ns)   --->   "%res_6 = fadd float %res_5, %tmp_6" [matmul.cpp:9]   --->   Operation 970 'fadd' 'res_6' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 971 [3/4] (6.43ns)   --->   "%res_6 = fadd float %res_5, %tmp_6" [matmul.cpp:9]   --->   Operation 971 'fadd' 'res_6' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 972 [2/4] (6.43ns)   --->   "%res_6 = fadd float %res_5, %tmp_6" [matmul.cpp:9]   --->   Operation 972 'fadd' 'res_6' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 973 [1/4] (6.43ns)   --->   "%res_6 = fadd float %res_5, %tmp_6" [matmul.cpp:9]   --->   Operation 973 'fadd' 'res_6' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 974 [4/4] (6.43ns)   --->   "%res_7 = fadd float %res_6, %tmp_7" [matmul.cpp:9]   --->   Operation 974 'fadd' 'res_7' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 975 [3/4] (6.43ns)   --->   "%res_7 = fadd float %res_6, %tmp_7" [matmul.cpp:9]   --->   Operation 975 'fadd' 'res_7' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 976 [2/4] (6.43ns)   --->   "%res_7 = fadd float %res_6, %tmp_7" [matmul.cpp:9]   --->   Operation 976 'fadd' 'res_7' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 977 [1/4] (6.43ns)   --->   "%res_7 = fadd float %res_6, %tmp_7" [matmul.cpp:9]   --->   Operation 977 'fadd' 'res_7' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 0.00>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 978 [4/4] (6.43ns)   --->   "%res_8 = fadd float %res_7, %tmp_8" [matmul.cpp:9]   --->   Operation 978 'fadd' 'res_8' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 979 [3/4] (6.43ns)   --->   "%res_8 = fadd float %res_7, %tmp_8" [matmul.cpp:9]   --->   Operation 979 'fadd' 'res_8' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 980 [2/4] (6.43ns)   --->   "%res_8 = fadd float %res_7, %tmp_8" [matmul.cpp:9]   --->   Operation 980 'fadd' 'res_8' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 981 [1/4] (6.43ns)   --->   "%res_8 = fadd float %res_7, %tmp_8" [matmul.cpp:9]   --->   Operation 981 'fadd' 'res_8' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 982 [4/4] (6.43ns)   --->   "%res_9 = fadd float %res_8, %tmp_9" [matmul.cpp:9]   --->   Operation 982 'fadd' 'res_9' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 983 [3/4] (6.43ns)   --->   "%res_9 = fadd float %res_8, %tmp_9" [matmul.cpp:9]   --->   Operation 983 'fadd' 'res_9' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 984 [2/4] (6.43ns)   --->   "%res_9 = fadd float %res_8, %tmp_9" [matmul.cpp:9]   --->   Operation 984 'fadd' 'res_9' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 985 [1/4] (6.43ns)   --->   "%res_9 = fadd float %res_8, %tmp_9" [matmul.cpp:9]   --->   Operation 985 'fadd' 'res_9' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : Operation 986 [4/4] (6.43ns)   --->   "%res_10 = fadd float %res_9, %tmp_s" [matmul.cpp:9]   --->   Operation 986 'fadd' 'res_10' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 987 [3/4] (6.43ns)   --->   "%res_10 = fadd float %res_9, %tmp_s" [matmul.cpp:9]   --->   Operation 987 'fadd' 'res_10' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 988 [2/4] (6.43ns)   --->   "%res_10 = fadd float %res_9, %tmp_s" [matmul.cpp:9]   --->   Operation 988 'fadd' 'res_10' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 989 [1/4] (6.43ns)   --->   "%res_10 = fadd float %res_9, %tmp_s" [matmul.cpp:9]   --->   Operation 989 'fadd' 'res_10' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : Operation 990 [4/4] (6.43ns)   --->   "%res_11 = fadd float %res_10, %tmp_10" [matmul.cpp:9]   --->   Operation 990 'fadd' 'res_11' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 991 [3/4] (6.43ns)   --->   "%res_11 = fadd float %res_10, %tmp_10" [matmul.cpp:9]   --->   Operation 991 'fadd' 'res_11' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 992 [2/4] (6.43ns)   --->   "%res_11 = fadd float %res_10, %tmp_10" [matmul.cpp:9]   --->   Operation 992 'fadd' 'res_11' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 993 [1/4] (6.43ns)   --->   "%res_11 = fadd float %res_10, %tmp_10" [matmul.cpp:9]   --->   Operation 993 'fadd' 'res_11' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 0.00>

State 57 <SV = 56> <Delay = 6.43>
ST_57 : Operation 994 [4/4] (6.43ns)   --->   "%res_12 = fadd float %res_11, %tmp_11" [matmul.cpp:9]   --->   Operation 994 'fadd' 'res_12' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 995 [3/4] (6.43ns)   --->   "%res_12 = fadd float %res_11, %tmp_11" [matmul.cpp:9]   --->   Operation 995 'fadd' 'res_12' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 996 [2/4] (6.43ns)   --->   "%res_12 = fadd float %res_11, %tmp_11" [matmul.cpp:9]   --->   Operation 996 'fadd' 'res_12' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.43>
ST_60 : Operation 997 [1/4] (6.43ns)   --->   "%res_12 = fadd float %res_11, %tmp_11" [matmul.cpp:9]   --->   Operation 997 'fadd' 'res_12' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 998 [4/4] (6.43ns)   --->   "%res_13 = fadd float %res_12, %tmp_12" [matmul.cpp:9]   --->   Operation 998 'fadd' 'res_13' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 999 [3/4] (6.43ns)   --->   "%res_13 = fadd float %res_12, %tmp_12" [matmul.cpp:9]   --->   Operation 999 'fadd' 'res_13' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 1000 [2/4] (6.43ns)   --->   "%res_13 = fadd float %res_12, %tmp_12" [matmul.cpp:9]   --->   Operation 1000 'fadd' 'res_13' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.43>
ST_64 : Operation 1001 [1/4] (6.43ns)   --->   "%res_13 = fadd float %res_12, %tmp_12" [matmul.cpp:9]   --->   Operation 1001 'fadd' 'res_13' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.43>
ST_65 : Operation 1002 [4/4] (6.43ns)   --->   "%res_14 = fadd float %res_13, %tmp_13" [matmul.cpp:9]   --->   Operation 1002 'fadd' 'res_14' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 1003 [3/4] (6.43ns)   --->   "%res_14 = fadd float %res_13, %tmp_13" [matmul.cpp:9]   --->   Operation 1003 'fadd' 'res_14' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 1004 [2/4] (6.43ns)   --->   "%res_14 = fadd float %res_13, %tmp_13" [matmul.cpp:9]   --->   Operation 1004 'fadd' 'res_14' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : Operation 1005 [1/4] (6.43ns)   --->   "%res_14 = fadd float %res_13, %tmp_13" [matmul.cpp:9]   --->   Operation 1005 'fadd' 'res_14' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 1006 [4/4] (6.43ns)   --->   "%res_15 = fadd float %res_14, %tmp_14" [matmul.cpp:9]   --->   Operation 1006 'fadd' 'res_15' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 1007 [3/4] (6.43ns)   --->   "%res_15 = fadd float %res_14, %tmp_14" [matmul.cpp:9]   --->   Operation 1007 'fadd' 'res_15' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 1008 [2/4] (6.43ns)   --->   "%res_15 = fadd float %res_14, %tmp_14" [matmul.cpp:9]   --->   Operation 1008 'fadd' 'res_15' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.11>
ST_72 : Operation 1009 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind" [matmul.cpp:5]   --->   Operation 1009 'specloopname' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_72 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str)" [matmul.cpp:5]   --->   Operation 1010 'specregionbegin' 'tmp' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_72 : Operation 1011 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matmul.cpp:6]   --->   Operation 1011 'specpipeline' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_72 : Operation 1012 [1/4] (6.43ns)   --->   "%res_15 = fadd float %res_14, %tmp_14" [matmul.cpp:9]   --->   Operation 1012 'fadd' 'res_15' <Predicate = (!icmp_ln5)> <Delay = 6.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1013 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [16 x float]* %C, i64 0, i64 %zext_ln9" [matmul.cpp:11]   --->   Operation 1013 'getelementptr' 'C_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_72 : Operation 1014 [1/1] (0.67ns)   --->   "store float %res_15, float* %C_addr, align 4" [matmul.cpp:11]   --->   Operation 1014 'store' <Predicate = (!icmp_ln5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_72 : Operation 1015 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp)" [matmul.cpp:12]   --->   Operation 1015 'specregionend' 'empty_15' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_72 : Operation 1016 [1/1] (0.00ns)   --->   "br label %1" [matmul.cpp:5]   --->   Operation 1016 'br' <Predicate = (!icmp_ln5)> <Delay = 0.00>

State 73 <SV = 2> <Delay = 0.00>
ST_73 : Operation 1017 [1/1] (0.00ns)   --->   "ret void" [matmul.cpp:13]   --->   Operation 1017 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', matmul.cpp:5) [292]  (0.656 ns)

 <State 2>: 0.789ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', matmul.cpp:5) [292]  (0 ns)
	'add' operation ('i', matmul.cpp:5) [295]  (0.789 ns)

 <State 3>: 1.17ns
The critical path consists of the following:
	'load' operation ('A_0_load', matmul.cpp:9) on array 'A_0' [303]  (0.677 ns)
	'mux' operation ('tmp_15', matmul.cpp:9) [319]  (0.489 ns)

 <State 4>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp1', matmul.cpp:9) [322]  (8.42 ns)

 <State 5>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp1', matmul.cpp:9) [322]  (8.42 ns)

 <State 6>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', matmul.cpp:9) [364]  (8.42 ns)

 <State 7>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', matmul.cpp:9) [406]  (8.42 ns)

 <State 8>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', matmul.cpp:9) [448]  (8.42 ns)

 <State 9>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_8', matmul.cpp:9) [490]  (8.42 ns)

 <State 10>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', matmul.cpp:9) [532]  (8.42 ns)

 <State 11>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', matmul.cpp:9) [574]  (8.42 ns)

 <State 12>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_13', matmul.cpp:9) [616]  (8.42 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_1', matmul.cpp:9) [344]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_2', matmul.cpp:9) [365]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_2', matmul.cpp:9) [365]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_2', matmul.cpp:9) [365]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_2', matmul.cpp:9) [365]  (6.44 ns)

 <State 18>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_3', matmul.cpp:9) [386]  (6.44 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_3', matmul.cpp:9) [386]  (6.44 ns)

 <State 20>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_3', matmul.cpp:9) [386]  (6.44 ns)

 <State 21>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_3', matmul.cpp:9) [386]  (6.44 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_4', matmul.cpp:9) [407]  (6.44 ns)

 <State 24>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_4', matmul.cpp:9) [407]  (6.44 ns)

 <State 25>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_4', matmul.cpp:9) [407]  (6.44 ns)

 <State 26>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_4', matmul.cpp:9) [407]  (6.44 ns)

 <State 27>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_5', matmul.cpp:9) [428]  (6.44 ns)

 <State 28>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_5', matmul.cpp:9) [428]  (6.44 ns)

 <State 29>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_5', matmul.cpp:9) [428]  (6.44 ns)

 <State 30>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_5', matmul.cpp:9) [428]  (6.44 ns)

 <State 31>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_6', matmul.cpp:9) [449]  (6.44 ns)

 <State 32>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_6', matmul.cpp:9) [449]  (6.44 ns)

 <State 33>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_6', matmul.cpp:9) [449]  (6.44 ns)

 <State 34>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_6', matmul.cpp:9) [449]  (6.44 ns)

 <State 35>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_7', matmul.cpp:9) [470]  (6.44 ns)

 <State 36>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_7', matmul.cpp:9) [470]  (6.44 ns)

 <State 37>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_7', matmul.cpp:9) [470]  (6.44 ns)

 <State 38>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_7', matmul.cpp:9) [470]  (6.44 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_8', matmul.cpp:9) [491]  (6.44 ns)

 <State 41>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_8', matmul.cpp:9) [491]  (6.44 ns)

 <State 42>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_8', matmul.cpp:9) [491]  (6.44 ns)

 <State 43>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_8', matmul.cpp:9) [491]  (6.44 ns)

 <State 44>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_9', matmul.cpp:9) [512]  (6.44 ns)

 <State 45>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_9', matmul.cpp:9) [512]  (6.44 ns)

 <State 46>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_9', matmul.cpp:9) [512]  (6.44 ns)

 <State 47>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_9', matmul.cpp:9) [512]  (6.44 ns)

 <State 48>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_10', matmul.cpp:9) [533]  (6.44 ns)

 <State 49>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_10', matmul.cpp:9) [533]  (6.44 ns)

 <State 50>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_10', matmul.cpp:9) [533]  (6.44 ns)

 <State 51>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_10', matmul.cpp:9) [533]  (6.44 ns)

 <State 52>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_11', matmul.cpp:9) [554]  (6.44 ns)

 <State 53>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_11', matmul.cpp:9) [554]  (6.44 ns)

 <State 54>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_11', matmul.cpp:9) [554]  (6.44 ns)

 <State 55>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_11', matmul.cpp:9) [554]  (6.44 ns)

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_12', matmul.cpp:9) [575]  (6.44 ns)

 <State 58>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_12', matmul.cpp:9) [575]  (6.44 ns)

 <State 59>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_12', matmul.cpp:9) [575]  (6.44 ns)

 <State 60>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_12', matmul.cpp:9) [575]  (6.44 ns)

 <State 61>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_13', matmul.cpp:9) [596]  (6.44 ns)

 <State 62>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_13', matmul.cpp:9) [596]  (6.44 ns)

 <State 63>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_13', matmul.cpp:9) [596]  (6.44 ns)

 <State 64>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_13', matmul.cpp:9) [596]  (6.44 ns)

 <State 65>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_14', matmul.cpp:9) [617]  (6.44 ns)

 <State 66>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_14', matmul.cpp:9) [617]  (6.44 ns)

 <State 67>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_14', matmul.cpp:9) [617]  (6.44 ns)

 <State 68>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_14', matmul.cpp:9) [617]  (6.44 ns)

 <State 69>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_15', matmul.cpp:9) [638]  (6.44 ns)

 <State 70>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_15', matmul.cpp:9) [638]  (6.44 ns)

 <State 71>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res_15', matmul.cpp:9) [638]  (6.44 ns)

 <State 72>: 7.11ns
The critical path consists of the following:
	'fadd' operation ('res_15', matmul.cpp:9) [638]  (6.44 ns)
	'store' operation ('store_ln11', matmul.cpp:11) of variable 'res_15', matmul.cpp:9 on array 'C' [640]  (0.677 ns)

 <State 73>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
