# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 20:42:31  marzo 12, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		jt12_imp_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C25E144C7
set_global_assignment -name TOP_LEVEL_ENTITY jt12_imp
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:42:31  MARZO 12, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "12.1 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_52 -to clk
set_instance_assignment -name VIRTUAL_PIN ON -to mux_left[8]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_left[7]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_left[6]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_left[5]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_left[4]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_left[3]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_left[2]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_left[1]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_left[0]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_right[8]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_right[7]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_right[6]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_right[5]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_right[4]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_right[3]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_right[2]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_right[1]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_right[0]
set_instance_assignment -name VIRTUAL_PIN ON -to mux_sample
set_instance_assignment -name VIRTUAL_PIN ON -to rst
set_instance_assignment -name VIRTUAL_PIN ON -to wr_n
set_instance_assignment -name VIRTUAL_PIN ON -to limiter_en
set_instance_assignment -name VIRTUAL_PIN ON -to irq_n
set_instance_assignment -name VIRTUAL_PIN ON -to din[0]
set_instance_assignment -name VIRTUAL_PIN ON -to din[7]
set_instance_assignment -name VIRTUAL_PIN ON -to din[6]
set_instance_assignment -name VIRTUAL_PIN ON -to din[5]
set_instance_assignment -name VIRTUAL_PIN ON -to din[4]
set_instance_assignment -name VIRTUAL_PIN ON -to din[3]
set_instance_assignment -name VIRTUAL_PIN ON -to din[2]
set_instance_assignment -name VIRTUAL_PIN ON -to din[1]
set_instance_assignment -name VIRTUAL_PIN ON -to cs_n
set_instance_assignment -name VIRTUAL_PIN ON -to addr[1]
set_instance_assignment -name VIRTUAL_PIN ON -to addr[0]
set_instance_assignment -name VIRTUAL_PIN ON -to busy
set_instance_assignment -name VIRTUAL_PIN ON -to flag_A
set_instance_assignment -name VIRTUAL_PIN ON -to flag_B
set_global_assignment -name VERILOG_FILE syn_clk_gen.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_syn.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_mod.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_sh_tl.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_phrom.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_exprom.v
set_global_assignment -name SDC_FILE jt12_imp.sdc
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_timers.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_sumch.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_sh_rst.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_sh24.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_sh.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_reg.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_pg.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_op.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_mmr.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_lfo.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_kon.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_eg.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_dac.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_clksync.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_acc.v
set_global_assignment -name VERILOG_FILE ../../hdl/jt12.v
set_global_assignment -name VERILOG_FILE jt12_imp.v
set_global_assignment -name QIP_FILE syn_clk_gen.qip
set_global_assignment -name VERILOG_FILE ../../hdl/jt12_opram.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top