Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jul 24 13:25:24 2018
| Host         : HomeSlicePC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: JC2 (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Directions/check_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.306        0.000                      0                   49        0.261        0.000                      0                   49        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.306        0.000                      0                   49        0.261        0.000                      0                   49        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 Surface/speedB/cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedB/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 1.360ns (36.155%)  route 2.402ns (63.845%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.566     5.087    Surface/speedB/clk_IBUF_BUFG
    SLICE_X13Y11         FDRE                                         r  Surface/speedB/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  Surface/speedB/cntr_reg[0]/Q
                         net (fo=5, routed)           1.015     6.558    Surface/speedB/out[0]
    SLICE_X12Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.682 r  Surface/speedB/pwm0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.682    Surface/speedB/pwm0_carry_i_8_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.195 r  Surface/speedB/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.195    Surface/speedB/pwm0_carry_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.312 r  Surface/speedB/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           1.387     8.699    Surface/speedB/pwm0_carry__0_n_0
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.150     8.849 r  Surface/speedB/pwm_i_1/O
                         net (fo=1, routed)           0.000     8.849    Surface/speedB/pwm_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  Surface/speedB/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.514    14.855    Surface/speedB/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  Surface/speedB/pwm_reg/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)        0.075    15.155    Surface/speedB/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.434ns  (required time - arrival time)
  Source:                 Surface/speedB/cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Surface/speedA/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 1.102ns (30.698%)  route 2.488ns (69.302%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.564     5.085    Surface/speedB/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  Surface/speedB/cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Surface/speedB/cntr_reg[12]/Q
                         net (fo=5, routed)           1.110     6.651    Surface/speedA/out[12]
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  Surface/speedA/pwm0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.000     6.775    Surface/speedA/pwm0_carry__0_i_6__0_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.173 r  Surface/speedA/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           1.378     8.551    Surface/speedB/CO[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.124     8.675 r  Surface/speedB/pwm_i_1__0/O
                         net (fo=1, routed)           0.000     8.675    Surface/speedA/pwm1_0
    SLICE_X0Y13          FDRE                                         r  Surface/speedA/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.514    14.855    Surface/speedA/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  Surface/speedA/pwm_reg/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y13          FDRE (Setup_fdre_C_D)        0.029    15.109    Surface/speedA/pwm_reg
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                  6.434    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 Directions/counter_frequency_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/check_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.704ns (24.528%)  route 2.166ns (75.472%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.791     5.312    Directions/clk_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  Directions/counter_frequency_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.456     5.768 f  Directions/counter_frequency_reg[10]/Q
                         net (fo=2, routed)           0.857     6.625    Directions/counter_frequency_reg[10]
    SLICE_X0Y123         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  Directions/check_i_6/O
                         net (fo=1, routed)           1.309     8.059    Directions/check_i_6_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I4_O)        0.124     8.183 r  Directions/check_i_1/O
                         net (fo=1, routed)           0.000     8.183    Directions/check_i_1_n_0
    SLICE_X0Y125         FDRE                                         r  Directions/check_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.666    15.007    Directions/clk_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  Directions/check_reg/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)        0.029    15.268    Directions/check_reg
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  7.085    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 Directions/counter_frequency_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 2.148ns (81.163%)  route 0.499ns (18.837%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.795     5.316    Directions/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Directions/counter_frequency_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Directions/counter_frequency_reg[1]/Q
                         net (fo=2, routed)           0.490     6.262    Directions/counter_frequency_reg[1]
    SLICE_X1Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.936 r  Directions/counter_frequency_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    Directions/counter_frequency_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  Directions/counter_frequency_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    Directions/counter_frequency_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  Directions/counter_frequency_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.164    Directions/counter_frequency_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  Directions/counter_frequency_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.287    Directions/counter_frequency_reg[12]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  Directions/counter_frequency_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    Directions/counter_frequency_reg[16]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  Directions/counter_frequency_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.515    Directions/counter_frequency_reg[20]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  Directions/counter_frequency_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.629    Directions/counter_frequency_reg[24]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.963 r  Directions/counter_frequency_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.963    Directions/counter_frequency_reg[28]_i_1_n_6
    SLICE_X1Y128         FDRE                                         r  Directions/counter_frequency_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.671    15.012    Directions/clk_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  Directions/counter_frequency_reg[29]/C
                         clock pessimism              0.267    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062    15.306    Directions/counter_frequency_reg[29]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 Directions/counter_frequency_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 2.053ns (80.461%)  route 0.499ns (19.539%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.795     5.316    Directions/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Directions/counter_frequency_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Directions/counter_frequency_reg[1]/Q
                         net (fo=2, routed)           0.490     6.262    Directions/counter_frequency_reg[1]
    SLICE_X1Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.936 r  Directions/counter_frequency_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    Directions/counter_frequency_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  Directions/counter_frequency_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    Directions/counter_frequency_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  Directions/counter_frequency_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.164    Directions/counter_frequency_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  Directions/counter_frequency_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.287    Directions/counter_frequency_reg[12]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  Directions/counter_frequency_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    Directions/counter_frequency_reg[16]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  Directions/counter_frequency_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.515    Directions/counter_frequency_reg[20]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  Directions/counter_frequency_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.629    Directions/counter_frequency_reg[24]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.868 r  Directions/counter_frequency_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.868    Directions/counter_frequency_reg[28]_i_1_n_5
    SLICE_X1Y128         FDRE                                         r  Directions/counter_frequency_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.671    15.012    Directions/clk_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  Directions/counter_frequency_reg[30]/C
                         clock pessimism              0.267    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062    15.306    Directions/counter_frequency_reg[30]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 Directions/counter_frequency_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 2.037ns (80.338%)  route 0.499ns (19.662%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.795     5.316    Directions/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Directions/counter_frequency_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Directions/counter_frequency_reg[1]/Q
                         net (fo=2, routed)           0.490     6.262    Directions/counter_frequency_reg[1]
    SLICE_X1Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.936 r  Directions/counter_frequency_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    Directions/counter_frequency_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  Directions/counter_frequency_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    Directions/counter_frequency_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  Directions/counter_frequency_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.164    Directions/counter_frequency_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  Directions/counter_frequency_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.287    Directions/counter_frequency_reg[12]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  Directions/counter_frequency_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    Directions/counter_frequency_reg[16]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  Directions/counter_frequency_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.515    Directions/counter_frequency_reg[20]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  Directions/counter_frequency_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.629    Directions/counter_frequency_reg[24]_i_1_n_0
    SLICE_X1Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.852 r  Directions/counter_frequency_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.852    Directions/counter_frequency_reg[28]_i_1_n_7
    SLICE_X1Y128         FDRE                                         r  Directions/counter_frequency_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.671    15.012    Directions/clk_IBUF_BUFG
    SLICE_X1Y128         FDRE                                         r  Directions/counter_frequency_reg[28]/C
                         clock pessimism              0.267    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)        0.062    15.306    Directions/counter_frequency_reg[28]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.455ns  (required time - arrival time)
  Source:                 Directions/counter_frequency_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.533ns  (logic 2.034ns (80.315%)  route 0.499ns (19.685%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.795     5.316    Directions/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Directions/counter_frequency_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Directions/counter_frequency_reg[1]/Q
                         net (fo=2, routed)           0.490     6.262    Directions/counter_frequency_reg[1]
    SLICE_X1Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.936 r  Directions/counter_frequency_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    Directions/counter_frequency_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  Directions/counter_frequency_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    Directions/counter_frequency_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  Directions/counter_frequency_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.164    Directions/counter_frequency_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  Directions/counter_frequency_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.287    Directions/counter_frequency_reg[12]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  Directions/counter_frequency_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    Directions/counter_frequency_reg[16]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  Directions/counter_frequency_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.515    Directions/counter_frequency_reg[20]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.849 r  Directions/counter_frequency_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.849    Directions/counter_frequency_reg[24]_i_1_n_6
    SLICE_X1Y127         FDRE                                         r  Directions/counter_frequency_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.669    15.010    Directions/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  Directions/counter_frequency_reg[25]/C
                         clock pessimism              0.267    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.062    15.304    Directions/counter_frequency_reg[25]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  7.455    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 Directions/counter_frequency_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 2.013ns (80.150%)  route 0.499ns (19.850%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.795     5.316    Directions/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Directions/counter_frequency_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Directions/counter_frequency_reg[1]/Q
                         net (fo=2, routed)           0.490     6.262    Directions/counter_frequency_reg[1]
    SLICE_X1Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.936 r  Directions/counter_frequency_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    Directions/counter_frequency_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  Directions/counter_frequency_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    Directions/counter_frequency_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  Directions/counter_frequency_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.164    Directions/counter_frequency_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  Directions/counter_frequency_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.287    Directions/counter_frequency_reg[12]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  Directions/counter_frequency_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    Directions/counter_frequency_reg[16]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  Directions/counter_frequency_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.515    Directions/counter_frequency_reg[20]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.828 r  Directions/counter_frequency_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.828    Directions/counter_frequency_reg[24]_i_1_n_4
    SLICE_X1Y127         FDRE                                         r  Directions/counter_frequency_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.669    15.010    Directions/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  Directions/counter_frequency_reg[27]/C
                         clock pessimism              0.267    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.062    15.304    Directions/counter_frequency_reg[27]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.550ns  (required time - arrival time)
  Source:                 Directions/counter_frequency_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.939ns (79.548%)  route 0.499ns (20.452%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.795     5.316    Directions/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Directions/counter_frequency_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Directions/counter_frequency_reg[1]/Q
                         net (fo=2, routed)           0.490     6.262    Directions/counter_frequency_reg[1]
    SLICE_X1Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.936 r  Directions/counter_frequency_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    Directions/counter_frequency_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  Directions/counter_frequency_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    Directions/counter_frequency_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  Directions/counter_frequency_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.164    Directions/counter_frequency_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  Directions/counter_frequency_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.287    Directions/counter_frequency_reg[12]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  Directions/counter_frequency_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    Directions/counter_frequency_reg[16]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  Directions/counter_frequency_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.515    Directions/counter_frequency_reg[20]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.754 r  Directions/counter_frequency_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.754    Directions/counter_frequency_reg[24]_i_1_n_5
    SLICE_X1Y127         FDRE                                         r  Directions/counter_frequency_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.669    15.010    Directions/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  Directions/counter_frequency_reg[26]/C
                         clock pessimism              0.267    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.062    15.304    Directions/counter_frequency_reg[26]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                  7.550    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 Directions/counter_frequency_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 1.923ns (79.412%)  route 0.499ns (20.588%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.795     5.316    Directions/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Directions/counter_frequency_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  Directions/counter_frequency_reg[1]/Q
                         net (fo=2, routed)           0.490     6.262    Directions/counter_frequency_reg[1]
    SLICE_X1Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.936 r  Directions/counter_frequency_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.936    Directions/counter_frequency_reg[0]_i_1_n_0
    SLICE_X1Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.050 r  Directions/counter_frequency_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.050    Directions/counter_frequency_reg[4]_i_1_n_0
    SLICE_X1Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  Directions/counter_frequency_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.164    Directions/counter_frequency_reg[8]_i_1_n_0
    SLICE_X1Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  Directions/counter_frequency_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.287    Directions/counter_frequency_reg[12]_i_1_n_0
    SLICE_X1Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  Directions/counter_frequency_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.401    Directions/counter_frequency_reg[16]_i_1_n_0
    SLICE_X1Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  Directions/counter_frequency_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.515    Directions/counter_frequency_reg[20]_i_1_n_0
    SLICE_X1Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.738 r  Directions/counter_frequency_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.738    Directions/counter_frequency_reg[24]_i_1_n_7
    SLICE_X1Y127         FDRE                                         r  Directions/counter_frequency_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.669    15.010    Directions/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  Directions/counter_frequency_reg[24]/C
                         clock pessimism              0.267    15.277    
                         clock uncertainty           -0.035    15.242    
    SLICE_X1Y127         FDRE (Setup_fdre_C_D)        0.062    15.304    Directions/counter_frequency_reg[24]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                  7.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Directions/counter_frequency_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.662     1.546    Directions/clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  Directions/counter_frequency_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  Directions/counter_frequency_reg[19]/Q
                         net (fo=2, routed)           0.117     1.804    Directions/counter_frequency_reg[19]
    SLICE_X1Y125         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.912 r  Directions/counter_frequency_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.912    Directions/counter_frequency_reg[16]_i_1_n_4
    SLICE_X1Y125         FDRE                                         r  Directions/counter_frequency_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.934     2.062    Directions/clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  Directions/counter_frequency_reg[19]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.105     1.651    Directions/counter_frequency_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Directions/counter_frequency_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.665     1.549    Directions/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  Directions/counter_frequency_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  Directions/counter_frequency_reg[27]/Q
                         net (fo=3, routed)           0.118     1.808    Directions/counter_frequency_reg[27]
    SLICE_X1Y127         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.916 r  Directions/counter_frequency_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.916    Directions/counter_frequency_reg[24]_i_1_n_4
    SLICE_X1Y127         FDRE                                         r  Directions/counter_frequency_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.937     2.065    Directions/clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  Directions/counter_frequency_reg[27]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.105     1.654    Directions/counter_frequency_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Directions/counter_frequency_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.663     1.547    Directions/clk_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  Directions/counter_frequency_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Directions/counter_frequency_reg[11]/Q
                         net (fo=2, routed)           0.119     1.807    Directions/counter_frequency_reg[11]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.915 r  Directions/counter_frequency_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    Directions/counter_frequency_reg[8]_i_1_n_4
    SLICE_X1Y123         FDRE                                         r  Directions/counter_frequency_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.935     2.063    Directions/clk_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  Directions/counter_frequency_reg[11]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.105     1.652    Directions/counter_frequency_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Directions/counter_frequency_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.665     1.549    Directions/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  Directions/counter_frequency_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  Directions/counter_frequency_reg[7]/Q
                         net (fo=2, routed)           0.119     1.809    Directions/counter_frequency_reg[7]
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.917 r  Directions/counter_frequency_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.917    Directions/counter_frequency_reg[4]_i_1_n_4
    SLICE_X1Y122         FDRE                                         r  Directions/counter_frequency_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.937     2.065    Directions/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  Directions/counter_frequency_reg[7]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.105     1.654    Directions/counter_frequency_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Directions/counter_frequency_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.662     1.546    Directions/clk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  Directions/counter_frequency_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  Directions/counter_frequency_reg[15]/Q
                         net (fo=2, routed)           0.119     1.806    Directions/counter_frequency_reg[15]
    SLICE_X1Y124         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.914 r  Directions/counter_frequency_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    Directions/counter_frequency_reg[12]_i_1_n_4
    SLICE_X1Y124         FDRE                                         r  Directions/counter_frequency_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.934     2.062    Directions/clk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  Directions/counter_frequency_reg[15]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.105     1.651    Directions/counter_frequency_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Directions/counter_frequency_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.663     1.547    Directions/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  Directions/counter_frequency_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Directions/counter_frequency_reg[23]/Q
                         net (fo=2, routed)           0.120     1.808    Directions/counter_frequency_reg[23]
    SLICE_X1Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.916 r  Directions/counter_frequency_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.916    Directions/counter_frequency_reg[20]_i_1_n_4
    SLICE_X1Y126         FDRE                                         r  Directions/counter_frequency_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.935     2.063    Directions/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  Directions/counter_frequency_reg[23]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.105     1.652    Directions/counter_frequency_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Directions/counter_frequency_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.665     1.549    Directions/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Directions/counter_frequency_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  Directions/counter_frequency_reg[3]/Q
                         net (fo=2, routed)           0.120     1.810    Directions/counter_frequency_reg[3]
    SLICE_X1Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.918 r  Directions/counter_frequency_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    Directions/counter_frequency_reg[0]_i_1_n_4
    SLICE_X1Y121         FDRE                                         r  Directions/counter_frequency_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.938     2.066    Directions/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  Directions/counter_frequency_reg[3]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.105     1.654    Directions/counter_frequency_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Directions/counter_frequency_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.663     1.547    Directions/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  Directions/counter_frequency_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Directions/counter_frequency_reg[20]/Q
                         net (fo=2, routed)           0.114     1.802    Directions/counter_frequency_reg[20]
    SLICE_X1Y126         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.917 r  Directions/counter_frequency_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.917    Directions/counter_frequency_reg[20]_i_1_n_7
    SLICE_X1Y126         FDRE                                         r  Directions/counter_frequency_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.935     2.063    Directions/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  Directions/counter_frequency_reg[20]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.105     1.652    Directions/counter_frequency_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Directions/counter_frequency_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.663     1.547    Directions/clk_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  Directions/counter_frequency_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Directions/counter_frequency_reg[8]/Q
                         net (fo=2, routed)           0.116     1.804    Directions/counter_frequency_reg[8]
    SLICE_X1Y123         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.919 r  Directions/counter_frequency_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.919    Directions/counter_frequency_reg[8]_i_1_n_7
    SLICE_X1Y123         FDRE                                         r  Directions/counter_frequency_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.935     2.063    Directions/clk_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  Directions/counter_frequency_reg[8]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.105     1.652    Directions/counter_frequency_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Directions/counter_frequency_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Directions/counter_frequency_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.665     1.549    Directions/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  Directions/counter_frequency_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  Directions/counter_frequency_reg[4]/Q
                         net (fo=2, routed)           0.116     1.806    Directions/counter_frequency_reg[4]
    SLICE_X1Y122         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.921 r  Directions/counter_frequency_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    Directions/counter_frequency_reg[4]_i_1_n_7
    SLICE_X1Y122         FDRE                                         r  Directions/counter_frequency_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.937     2.065    Directions/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  Directions/counter_frequency_reg[4]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.105     1.654    Directions/counter_frequency_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y125   Directions/check_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y121   Directions/counter_frequency_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    Surface/speedA/pwm_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y11   Surface/speedB/cntr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y13   Surface/speedB/cntr_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y13   Surface/speedB/cntr_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y14   Surface/speedB/cntr_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y14   Surface/speedB/cntr_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y14   Surface/speedB/cntr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y11   Surface/speedB/cntr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   Surface/speedB/cntr_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y13   Surface/speedB/cntr_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   Surface/speedB/cntr_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   Surface/speedB/cntr_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   Surface/speedB/cntr_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y11   Surface/speedB/cntr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y11   Surface/speedB/cntr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y11   Surface/speedB/cntr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y12   Surface/speedB/cntr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y125   Directions/check_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   Directions/counter_frequency_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   Directions/counter_frequency_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   Directions/counter_frequency_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y124   Directions/counter_frequency_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y125   Directions/counter_frequency_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y125   Directions/counter_frequency_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y125   Directions/counter_frequency_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y125   Directions/counter_frequency_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    Directions/direction_reg_reg/C



