Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sat Apr 14 22:44:08 2018
| Host         : codesign89 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing -file ./report/hipaccRun_timing_synth.rpt
| Design       : hipaccRun
| Device       : 7z100-ffg900
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/ap_reg_pp0_iter160_tmp_5_reg_7255_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Destination:            ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CECARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@3.330ns period=6.660ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.660ns  (ap_clk rise@6.660ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.114ns  (logic 0.415ns (8.115%)  route 4.699ns (91.885%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 7.298 - 6.660 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=183228, unset)       0.672     0.672    ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/ap_clk
                         FDRE                                         r  ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/ap_reg_pp0_iter160_tmp_5_reg_7255_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 r  ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/ap_reg_pp0_iter160_tmp_5_reg_7255_reg[0]/Q
                         net (fo=4, unplaced)         0.682     1.563    ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/lineBuff_1_V_U/processVECTF_linebkb_ram_U/p_0_in__0[0]
                         LUT6 (Prop_lut6_I0_O)        0.153     1.716 r  ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/lineBuff_1_V_U/processVECTF_linebkb_ram_U/ap_reg_pp0_iter41_tmp_4_reg_7251[0]_i_1/O
                         net (fo=13315, unplaced)     0.480     2.196    ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/hipaccRun_fadd_32fYi_U68/ap_block_pp0_stage0_flag000110112_in
                         LUT2 (Prop_lut2_I0_O)        0.053     2.249 r  ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/hipaccRun_fadd_32fYi_U68/hipaccRun_ap_fadd_6_full_dsp_32_u_i_1/O
                         net (fo=146187, unplaced)    3.537     5.786    ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclken
                         DSP48E1                                      r  ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CECARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.660     6.660 r  
                                                      0.000     6.660 r  ap_clk (IN)
                         net (fo=183228, unset)       0.638     7.298    ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
                         DSP48E1                                      r  ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.000     7.298    
                         clock uncertainty           -0.035     7.263    
                         DSP48E1 (Setup_dsp48e1_CLK_CECARRYIN)
                                                     -0.563     6.700    ccGaussianFilterGKer_U0/grp_processVECTF_fu_18/hipaccRun_fadd_32fYi_U1/hipaccRun_ap_fadd_6_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.700    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                  0.914    




