/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#ifndef __SENINF1_CSI2_H__
#define __SENINF1_CSI2_H__

#define SENINF_CSI2_EN 0x0000
#define RG_CSI2_PRBS_CHK_EN_SHIFT 0
#define RG_CSI2_PRBS_CHK_EN_MASK (0x1 << 0)
#define RG_CSI2_PRBS_CHK_MODE_SHIFT 1
#define RG_CSI2_PRBS_CHK_MODE_MASK (0x1 << 1)
#define RO_CSI2_PRBS_CHK_DONE_SHIFT 4
#define RO_CSI2_PRBS_CHK_DONE_MASK (0x1 << 4)
#define RO_CSI2_PRBS_CHK_FAIL_SHIFT 5
#define RO_CSI2_PRBS_CHK_FAIL_MASK (0x1 << 5)

#define SENINF_CSI2_OPT 0x0004
#define RG_CSI2_FIFO_PUSH_EN_SHIFT 16
#define RG_CSI2_FIFO_PUSH_EN_MASK (0x3f << 16)

#define SENINF_CSI2_S0_DI_CTRL 0x0020
#define RG_CSI2_S0_VC_INTERLEAVE_EN_SHIFT 0
#define RG_CSI2_S0_VC_INTERLEAVE_EN_MASK (0x1 << 0)
#define RG_CSI2_S0_DT_INTERLEAVE_MODE_SHIFT 4
#define RG_CSI2_S0_DT_INTERLEAVE_MODE_MASK (0x3 << 4)
#define RG_CSI2_S0_VC_SEL_SHIFT 8
#define RG_CSI2_S0_VC_SEL_MASK (0x1f << 8)
#define RG_CSI2_S0_DT_SEL_SHIFT 16
#define RG_CSI2_S0_DT_SEL_MASK (0x3f << 16)

#define SENINF_CSI2_S1_DI_CTRL 0x0024
#define RG_CSI2_S1_VC_INTERLEAVE_EN_SHIFT 0
#define RG_CSI2_S1_VC_INTERLEAVE_EN_MASK (0x1 << 0)
#define RG_CSI2_S1_DT_INTERLEAVE_MODE_SHIFT 4
#define RG_CSI2_S1_DT_INTERLEAVE_MODE_MASK (0x3 << 4)
#define RG_CSI2_S1_VC_SEL_SHIFT 8
#define RG_CSI2_S1_VC_SEL_MASK (0x1f << 8)
#define RG_CSI2_S1_DT_SEL_SHIFT 16
#define RG_CSI2_S1_DT_SEL_MASK (0x3f << 16)

#define SENINF_CSI2_S2_DI_CTRL 0x0028
#define RG_CSI2_S2_VC_INTERLEAVE_EN_SHIFT 0
#define RG_CSI2_S2_VC_INTERLEAVE_EN_MASK (0x1 << 0)
#define RG_CSI2_S2_DT_INTERLEAVE_MODE_SHIFT 4
#define RG_CSI2_S2_DT_INTERLEAVE_MODE_MASK (0x3 << 4)
#define RG_CSI2_S2_VC_SEL_SHIFT 8
#define RG_CSI2_S2_VC_SEL_MASK (0x1f << 8)
#define RG_CSI2_S2_DT_SEL_SHIFT 16
#define RG_CSI2_S2_DT_SEL_MASK (0x3f << 16)

#define SENINF_CSI2_S3_DI_CTRL 0x002c
#define RG_CSI2_S3_VC_INTERLEAVE_EN_SHIFT 0
#define RG_CSI2_S3_VC_INTERLEAVE_EN_MASK (0x1 << 0)
#define RG_CSI2_S3_DT_INTERLEAVE_MODE_SHIFT 4
#define RG_CSI2_S3_DT_INTERLEAVE_MODE_MASK (0x3 << 4)
#define RG_CSI2_S3_VC_SEL_SHIFT 8
#define RG_CSI2_S3_VC_SEL_MASK (0x1f << 8)
#define RG_CSI2_S3_DT_SEL_SHIFT 16
#define RG_CSI2_S3_DT_SEL_MASK (0x3f << 16)

#define SENINF_CSI2_S4_DI_CTRL 0x0030
#define RG_CSI2_S4_VC_INTERLEAVE_EN_SHIFT 0
#define RG_CSI2_S4_VC_INTERLEAVE_EN_MASK (0x1 << 0)
#define RG_CSI2_S4_DT_INTERLEAVE_MODE_SHIFT 4
#define RG_CSI2_S4_DT_INTERLEAVE_MODE_MASK (0x3 << 4)
#define RG_CSI2_S4_VC_SEL_SHIFT 8
#define RG_CSI2_S4_VC_SEL_MASK (0x1f << 8)
#define RG_CSI2_S4_DT_SEL_SHIFT 16
#define RG_CSI2_S4_DT_SEL_MASK (0x3f << 16)

#define SENINF_CSI2_S5_DI_CTRL 0x0034
#define RG_CSI2_S5_VC_INTERLEAVE_EN_SHIFT 0
#define RG_CSI2_S5_VC_INTERLEAVE_EN_MASK (0x1 << 0)
#define RG_CSI2_S5_DT_INTERLEAVE_MODE_SHIFT 4
#define RG_CSI2_S5_DT_INTERLEAVE_MODE_MASK (0x3 << 4)
#define RG_CSI2_S5_VC_SEL_SHIFT 8
#define RG_CSI2_S5_VC_SEL_MASK (0x1f << 8)
#define RG_CSI2_S5_DT_SEL_SHIFT 16
#define RG_CSI2_S5_DT_SEL_MASK (0x3f << 16)

#define SENINF_CSI2_S6_DI_CTRL 0x0038
#define RG_CSI2_S6_VC_INTERLEAVE_EN_SHIFT 0
#define RG_CSI2_S6_VC_INTERLEAVE_EN_MASK (0x1 << 0)
#define RG_CSI2_S6_DT_INTERLEAVE_MODE_SHIFT 4
#define RG_CSI2_S6_DT_INTERLEAVE_MODE_MASK (0x3 << 4)
#define RG_CSI2_S6_VC_SEL_SHIFT 8
#define RG_CSI2_S6_VC_SEL_MASK (0x1f << 8)
#define RG_CSI2_S6_DT_SEL_SHIFT 16
#define RG_CSI2_S6_DT_SEL_MASK (0x3f << 16)

#define SENINF_CSI2_S7_DI_CTRL 0x003c
#define RG_CSI2_S7_VC_INTERLEAVE_EN_SHIFT 0
#define RG_CSI2_S7_VC_INTERLEAVE_EN_MASK (0x1 << 0)
#define RG_CSI2_S7_DT_INTERLEAVE_MODE_SHIFT 4
#define RG_CSI2_S7_DT_INTERLEAVE_MODE_MASK (0x3 << 4)
#define RG_CSI2_S7_VC_SEL_SHIFT 8
#define RG_CSI2_S7_VC_SEL_MASK (0x1f << 8)
#define RG_CSI2_S7_DT_SEL_SHIFT 16
#define RG_CSI2_S7_DT_SEL_MASK (0x3f << 16)

#define SENINF_CSI2_CH0_CTRL 0x0060
#define RG_CSI2_CH0_EXCL_EN_SHIFT 0
#define RG_CSI2_CH0_EXCL_EN_MASK (0x1 << 0)
#define RG_CSI2_CH0_GRP_MODE_SHIFT 1
#define RG_CSI2_CH0_GRP_MODE_MASK (0x1 << 1)
#define RG_CSI2_CH0_VSYNC_BYPASS_SHIFT 3
#define RG_CSI2_CH0_VSYNC_BYPASS_MASK (0x1 << 3)
#define RG_CSI2_CH0_S0_GRP_EN_SHIFT 8
#define RG_CSI2_CH0_S0_GRP_EN_MASK (0x1 << 8)
#define RG_CSI2_CH0_S1_GRP_EN_SHIFT 9
#define RG_CSI2_CH0_S1_GRP_EN_MASK (0x1 << 9)
#define RG_CSI2_CH0_S2_GRP_EN_SHIFT 10
#define RG_CSI2_CH0_S2_GRP_EN_MASK (0x1 << 10)
#define RG_CSI2_CH0_S3_GRP_EN_SHIFT 11
#define RG_CSI2_CH0_S3_GRP_EN_MASK (0x1 << 11)
#define RG_CSI2_CH0_S4_GRP_EN_SHIFT 12
#define RG_CSI2_CH0_S4_GRP_EN_MASK (0x1 << 12)
#define RG_CSI2_CH0_S5_GRP_EN_SHIFT 13
#define RG_CSI2_CH0_S5_GRP_EN_MASK (0x1 << 13)
#define RG_CSI2_CH0_S6_GRP_EN_SHIFT 14
#define RG_CSI2_CH0_S6_GRP_EN_MASK (0x1 << 14)
#define RG_CSI2_CH0_S7_GRP_EN_SHIFT 15
#define RG_CSI2_CH0_S7_GRP_EN_MASK (0x1 << 15)

#define SENINF_CSI2_CH1_CTRL 0x0064
#define RG_CSI2_CH1_EXCL_EN_SHIFT 0
#define RG_CSI2_CH1_EXCL_EN_MASK (0x1 << 0)
#define RG_CSI2_CH1_GRP_MODE_SHIFT 1
#define RG_CSI2_CH1_GRP_MODE_MASK (0x1 << 1)
#define RG_CSI2_CH1_VSYNC_BYPASS_SHIFT 3
#define RG_CSI2_CH1_VSYNC_BYPASS_MASK (0x1 << 3)
#define RG_CSI2_CH1_S0_GRP_EN_SHIFT 8
#define RG_CSI2_CH1_S0_GRP_EN_MASK (0x1 << 8)
#define RG_CSI2_CH1_S1_GRP_EN_SHIFT 9
#define RG_CSI2_CH1_S1_GRP_EN_MASK (0x1 << 9)
#define RG_CSI2_CH1_S2_GRP_EN_SHIFT 10
#define RG_CSI2_CH1_S2_GRP_EN_MASK (0x1 << 10)
#define RG_CSI2_CH1_S3_GRP_EN_SHIFT 11
#define RG_CSI2_CH1_S3_GRP_EN_MASK (0x1 << 11)
#define RG_CSI2_CH1_S4_GRP_EN_SHIFT 12
#define RG_CSI2_CH1_S4_GRP_EN_MASK (0x1 << 12)
#define RG_CSI2_CH1_S5_GRP_EN_SHIFT 13
#define RG_CSI2_CH1_S5_GRP_EN_MASK (0x1 << 13)
#define RG_CSI2_CH1_S6_GRP_EN_SHIFT 14
#define RG_CSI2_CH1_S6_GRP_EN_MASK (0x1 << 14)
#define RG_CSI2_CH1_S7_GRP_EN_SHIFT 15
#define RG_CSI2_CH1_S7_GRP_EN_MASK (0x1 << 15)

#define SENINF_CSI2_CH2_CTRL 0x0068
#define RG_CSI2_CH2_EXCL_EN_SHIFT 0
#define RG_CSI2_CH2_EXCL_EN_MASK (0x1 << 0)
#define RG_CSI2_CH2_GRP_MODE_SHIFT 1
#define RG_CSI2_CH2_GRP_MODE_MASK (0x1 << 1)
#define RG_CSI2_CH2_VSYNC_BYPASS_SHIFT 3
#define RG_CSI2_CH2_VSYNC_BYPASS_MASK (0x1 << 3)
#define RG_CSI2_CH2_S0_GRP_EN_SHIFT 8
#define RG_CSI2_CH2_S0_GRP_EN_MASK (0x1 << 8)
#define RG_CSI2_CH2_S1_GRP_EN_SHIFT 9
#define RG_CSI2_CH2_S1_GRP_EN_MASK (0x1 << 9)
#define RG_CSI2_CH2_S2_GRP_EN_SHIFT 10
#define RG_CSI2_CH2_S2_GRP_EN_MASK (0x1 << 10)
#define RG_CSI2_CH2_S3_GRP_EN_SHIFT 11
#define RG_CSI2_CH2_S3_GRP_EN_MASK (0x1 << 11)
#define RG_CSI2_CH2_S4_GRP_EN_SHIFT 12
#define RG_CSI2_CH2_S4_GRP_EN_MASK (0x1 << 12)
#define RG_CSI2_CH2_S5_GRP_EN_SHIFT 13
#define RG_CSI2_CH2_S5_GRP_EN_MASK (0x1 << 13)
#define RG_CSI2_CH2_S6_GRP_EN_SHIFT 14
#define RG_CSI2_CH2_S6_GRP_EN_MASK (0x1 << 14)
#define RG_CSI2_CH2_S7_GRP_EN_SHIFT 15
#define RG_CSI2_CH2_S7_GRP_EN_MASK (0x1 << 15)

#define SENINF_CSI2_CH3_CTRL 0x006c
#define RG_CSI2_CH3_EXCL_EN_SHIFT 0
#define RG_CSI2_CH3_EXCL_EN_MASK (0x1 << 0)
#define RG_CSI2_CH3_GRP_MODE_SHIFT 1
#define RG_CSI2_CH3_GRP_MODE_MASK (0x1 << 1)
#define RG_CSI2_CH3_VSYNC_BYPASS_SHIFT 3
#define RG_CSI2_CH3_VSYNC_BYPASS_MASK (0x1 << 3)
#define RG_CSI2_CH3_S0_GRP_EN_SHIFT 8
#define RG_CSI2_CH3_S0_GRP_EN_MASK (0x1 << 8)
#define RG_CSI2_CH3_S1_GRP_EN_SHIFT 9
#define RG_CSI2_CH3_S1_GRP_EN_MASK (0x1 << 9)
#define RG_CSI2_CH3_S2_GRP_EN_SHIFT 10
#define RG_CSI2_CH3_S2_GRP_EN_MASK (0x1 << 10)
#define RG_CSI2_CH3_S3_GRP_EN_SHIFT 11
#define RG_CSI2_CH3_S3_GRP_EN_MASK (0x1 << 11)
#define RG_CSI2_CH3_S4_GRP_EN_SHIFT 12
#define RG_CSI2_CH3_S4_GRP_EN_MASK (0x1 << 12)
#define RG_CSI2_CH3_S5_GRP_EN_SHIFT 13
#define RG_CSI2_CH3_S5_GRP_EN_MASK (0x1 << 13)
#define RG_CSI2_CH3_S6_GRP_EN_SHIFT 14
#define RG_CSI2_CH3_S6_GRP_EN_MASK (0x1 << 14)
#define RG_CSI2_CH3_S7_GRP_EN_SHIFT 15
#define RG_CSI2_CH3_S7_GRP_EN_MASK (0x1 << 15)

#define SENINF_CSI2_IRQ_EN 0x00c0
#define RG_CSI2_ASYNC_FIFO_OVERRUN_IRQ_EN_SHIFT 28
#define RG_CSI2_ASYNC_FIFO_OVERRUN_IRQ_EN_MASK (0x1 << 28)

#define SENINF_CSI2_IRQ_STATUS 0x00c8
#define RO_CSI2_ASYNC_FIFO_OVERRUN_IRQ_SHIFT 28
#define RO_CSI2_ASYNC_FIFO_OVERRUN_IRQ_MASK (0x1 << 28)

#define SENINF_CSI2_AFIFO_BIST_CTRL 0x00e0
#define RG_CSI2_AFIFO_BIST_MODE_SHIFT 0
#define RG_CSI2_AFIFO_BIST_MODE_MASK (0x1 << 0)
#define RG_CSI2_AFIFO_BIST_RST_SHIFT 1
#define RG_CSI2_AFIFO_BIST_RST_MASK (0x1 << 1)
#define RG_CSI2_AFIFO_BIST_EN_SHIFT 4
#define RG_CSI2_AFIFO_BIST_EN_MASK (0x1 << 4)
#define RG_CSI2_AFIFO_BIST_SEED_SEL_SHIFT 5
#define RG_CSI2_AFIFO_BIST_SEED_SEL_MASK (0x1 << 5)
#define RG_CSI2_AFIFO_BIST_WRT_LENGTH_SHIFT 8
#define RG_CSI2_AFIFO_BIST_WRT_LENGTH_MASK (0xf << 8)
#define RG_CSI2_AFIFO_BIST_STP_LENGTH_SHIFT 12
#define RG_CSI2_AFIFO_BIST_STP_LENGTH_MASK (0xf << 12)
#define RG_CSI2_AFIFO_BIST_LENGTH_SHIFT 16
#define RG_CSI2_AFIFO_BIST_LENGTH_MASK (0xffff << 16)

#define SENINF_CSI2_AFIFO_BIST_STATUS 0x00e4
#define RO_CSI2_ISP_AFIFO_BIST_PASS_SHIFT 0
#define RO_CSI2_ISP_AFIFO_BIST_PASS_MASK (0x1ff << 0)
#define RO_CSI2_ISP_AFIFO_BIST_FAIL_SHIFT 16
#define RO_CSI2_ISP_AFIFO_BIST_FAIL_MASK (0x1ff << 16)
#define RO_CSI2_ISP_AFIFO_BIST_DONE_SHIFT 31
#define RO_CSI2_ISP_AFIFO_BIST_DONE_MASK (0x1 << 31)


#endif
