`define DELAY 20

module add32_tb();
	reg signed [31:0] A;
	reg signed [31:0] B;
	wire signed [31:0] result;
	reg Ci;
	wire Co;
	
	adder_32bit adder(result, Co, A, B, Ci);
	
	initial begin
		A = 32'b00000001000000000000000000000111; B = 32'b00000000000000000000000000111111; Ci = 1'b0;
		#`DELAY;
		A = 32'b00000000000000000000000010011011; B = 32'b00000000000000000000000000111111; Ci = 1'b0;
		#`DELAY;
		A = 32'b11111111111111111111111111111110; B = 32'b11111111111111111111111111101110; Ci = 1'b0;
		#`DELAY;
		A = 32'b11111111111111111111001000010011; B = 32'b00000000000000000100000000100000; Ci = 1'b0;
		#`DELAY;
		A = 32'b11111111111111111111011000010011; B = 32'b00000000000000000000000000000000; Ci = 1'b1;
		#`DELAY;
		A = 32'b01111111111111111111111111111111; B = 32'b00000000000000000000000001000011; Ci = 1'b0;
		#`DELAY;
	end

	initial begin
		$monitor("time = %2d, A = %32b, B = %32b, carry-in = %1b, carry-out = %1b, result = %32b", $time, A, B, Ci, Co, Y);
	end
	
endmodule