timestamp=1719079429289

[~A]
C:/Users/coolnet/Desktop/University/Architecture/Project2/Code/MultiCycle/src/CPU.v=0*630*3650
LastVerilogToplevel=testbench
ModifyID=1
Version=74

[~MFT]
0=5|0MultiCycle.mgf|3650|0
1=3|1MultiCycle.mgf|5226|0
3=6|3MultiCycle.mgf|16293|0

[$root]
A/$root=22|||1*0
BinW64/$root=3*0
SLP=3*115
Version=15.0.261.9132 (Windows64)|0000000b789cd3f53752d02d2e33ca3634070010af02ea|c73a565f2ade592f8ac1c68f484c921673451a1fd4f87abbcbcff73181ea8440

[cpu]
A/cpu=22|../src/CPU.v|11|1*374
BinW64/cpu=3*183
R=../src/CPU.v|11
SLP=3*7180
Version=15.0.261.9132 (Windows64)|0000000b789cd3f53752d02d2e33ca3634070010af02ea|13d2a6012ae176ed67c47d3a5127b06047b2c6dbeb0e0622158b392724483573

[testbench]
A/testbench=22|../src/CPU.v|605|1*5226
BinW64/testbench=3*15601
R=../src/CPU.v|605
SLP=3*16293
Version=15.0.261.9132 (Windows64)|0000000b789cd3f53752d02d2e33ca3634070010af02ea|9c08cd30fe0f9550ac0d051aa32c9ba5030c5f4de3ffa3c97f58c5528f1d791354eb4020f7bc7f91a3d2d5232e2e5688

[~U]
$root=12|0*0|
cpu=12|0*182|
testbench=12|0*460||0x10
