Analysis & Synthesis report for camera
Wed Apr 02 16:11:47 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Logic Cells Representing Combinational Loops
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 18. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated
 19. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p
 20. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p
 21. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram
 22. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_brp
 23. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_bwp
 24. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 25. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 26. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_brp
 27. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_bwp
 28. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 29. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 30. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 31. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated
 32. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p
 33. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p
 34. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram
 35. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_brp
 36. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_bwp
 37. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 38. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 39. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_brp
 40. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_bwp
 41. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 42. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 43. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 44. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated
 45. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p
 46. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p
 47. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram
 48. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_brp
 49. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_bwp
 50. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 51. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 52. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_brp
 53. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_bwp
 54. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 55. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 56. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 57. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated
 58. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p
 59. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p
 60. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram
 61. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_brp
 62. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_bwp
 63. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 64. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 65. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_brp
 66. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_bwp
 67. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 68. Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 69. Parameter Settings for User Entity Instance: pll2_125:u2|pll2_125_0002:pll2_125_inst|altera_pll:altera_pll_i
 70. Parameter Settings for User Entity Instance: pll_25mhz:u3|pll_25mhz_0002:pll_25mhz_inst|altera_pll:altera_pll_i
 71. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u4
 72. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u4|control_interface:control1
 73. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u4|command:command1
 74. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u4|sdr_data_path:data_path1
 75. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 76. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 77. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 78. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 79. Parameter Settings for User Entity Instance: VGA_controller:vga_control
 80. dcfifo Parameter Settings by Entity Instance
 81. Port Connectivity Checks: "VGA_controller:vga_control"
 82. Port Connectivity Checks: "Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2"
 83. Port Connectivity Checks: "Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1"
 84. Port Connectivity Checks: "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2"
 85. Port Connectivity Checks: "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1"
 86. Port Connectivity Checks: "Sdram_Control_4Port:u4|sdr_data_path:data_path1"
 87. Port Connectivity Checks: "Sdram_Control_4Port:u4|control_interface:control1"
 88. Port Connectivity Checks: "Sdram_Control_4Port:u4"
 89. Port Connectivity Checks: "pll_25mhz:u3"
 90. Port Connectivity Checks: "pll2_125:u2"
 91. Port Connectivity Checks: "Reset_Delay:u1"
 92. Post-Synthesis Netlist Statistics for Top Partition
 93. Elapsed Time Per Partition
 94. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 02 16:11:47 2025           ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Revision Name                   ; camera                                          ;
; Top-level Entity Name           ; camera                                          ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 833                                             ;
; Total pins                      ; 120                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 28,672                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; camera             ; camera             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processors 8-14        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+-------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                       ; Library   ;
+-------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+-----------+
; Sdram_Control_4Port/Sdram_Params.h        ; yes             ; User File                    ; E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Params.h        ;           ;
; Sdram_Control_4Port/Sdram_FIFO.v          ; yes             ; User Wizard-Generated File   ; E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v          ;           ;
; Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v ;           ;
; Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/sdr_data_path.v       ;           ;
; Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File        ; E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/control_interface.v   ;           ;
; Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File        ; E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/command.v             ;           ;
; V/Reset_Delay.v                           ; yes             ; User Verilog HDL File        ; E:/EEC181_workspace/senior design/camera/V/Reset_Delay.v                           ;           ;
; camera.v                                  ; yes             ; User Verilog HDL File        ; E:/EEC181_workspace/senior design/camera/camera.v                                  ;           ;
; pll2_125.v                                ; yes             ; User Wizard-Generated File   ; E:/EEC181_workspace/senior design/camera/pll2_125.v                                ; pll2_125  ;
; pll2_125/pll2_125_0002.v                  ; yes             ; User Verilog HDL File        ; E:/EEC181_workspace/senior design/camera/pll2_125/pll2_125_0002.v                  ; pll2_125  ;
; pll_25mhz.v                               ; yes             ; User Wizard-Generated File   ; E:/EEC181_workspace/senior design/camera/pll_25mhz.v                               ; pll_25mhz ;
; pll_25mhz/pll_25mhz_0002.v                ; yes             ; User Verilog HDL File        ; E:/EEC181_workspace/senior design/camera/pll_25mhz/pll_25mhz_0002.v                ; pll_25mhz ;
; altera_pll.v                              ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v                     ;           ;
; dcfifo.tdf                                ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf                       ;           ;
; lpm_counter.inc                           ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.inc                  ;           ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                  ;           ;
; altdpram.inc                              ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                     ;           ;
; a_graycounter.inc                         ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_graycounter.inc                ;           ;
; a_fefifo.inc                              ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_fefifo.inc                     ;           ;
; a_gray2bin.inc                            ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/a_gray2bin.inc                   ;           ;
; dffpipe.inc                               ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/dffpipe.inc                      ;           ;
; alt_sync_fifo.inc                         ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                ;           ;
; lpm_compare.inc                           ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_compare.inc                  ;           ;
; altsyncram_fifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc              ;           ;
; aglobal201.inc                            ; yes             ; Megafunction                 ; c:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                   ;           ;
; db/dcfifo_odu1.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf                        ;           ;
; db/a_gray2bin_oab.tdf                     ; yes             ; Auto-Generated Megafunction  ; E:/EEC181_workspace/senior design/camera/db/a_gray2bin_oab.tdf                     ;           ;
; db/a_graycounter_nv6.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/EEC181_workspace/senior design/camera/db/a_graycounter_nv6.tdf                  ;           ;
; db/a_graycounter_jdc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/EEC181_workspace/senior design/camera/db/a_graycounter_jdc.tdf                  ;           ;
; db/altsyncram_02f1.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf                    ;           ;
; db/dffpipe_oe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/EEC181_workspace/senior design/camera/db/dffpipe_oe9.tdf                        ;           ;
; db/alt_synch_pipe_8pl.tdf                 ; yes             ; Auto-Generated Megafunction  ; E:/EEC181_workspace/senior design/camera/db/alt_synch_pipe_8pl.tdf                 ;           ;
; db/dffpipe_pe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/EEC181_workspace/senior design/camera/db/dffpipe_pe9.tdf                        ;           ;
; db/alt_synch_pipe_9pl.tdf                 ; yes             ; Auto-Generated Megafunction  ; E:/EEC181_workspace/senior design/camera/db/alt_synch_pipe_9pl.tdf                 ;           ;
; db/dffpipe_qe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; E:/EEC181_workspace/senior design/camera/db/dffpipe_qe9.tdf                        ;           ;
; db/cmpr_906.tdf                           ; yes             ; Auto-Generated Megafunction  ; E:/EEC181_workspace/senior design/camera/db/cmpr_906.tdf                           ;           ;
; vga_controller.v                          ; yes             ; Auto-Found Verilog HDL File  ; E:/EEC181_workspace/senior design/camera/vga_controller.v                          ;           ;
; vga_param.h                               ; yes             ; Auto-Found File              ; E:/EEC181_workspace/senior design/camera/vga_param.h                               ;           ;
+-------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 517                                                                            ;
;                                             ;                                                                                ;
; Combinational ALUT usage for logic          ; 802                                                                            ;
;     -- 7 input functions                    ; 2                                                                              ;
;     -- 6 input functions                    ; 158                                                                            ;
;     -- 5 input functions                    ; 59                                                                             ;
;     -- 4 input functions                    ; 104                                                                            ;
;     -- <=3 input functions                  ; 479                                                                            ;
;                                             ;                                                                                ;
; Dedicated logic registers                   ; 833                                                                            ;
;                                             ;                                                                                ;
; I/O pins                                    ; 120                                                                            ;
; Total MLAB memory bits                      ; 0                                                                              ;
; Total block memory bits                     ; 28672                                                                          ;
;                                             ;                                                                                ;
; Total DSP Blocks                            ; 0                                                                              ;
;                                             ;                                                                                ;
; Total PLLs                                  ; 4                                                                              ;
;     -- PLLs                                 ; 4                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; pll2_125:u2|pll2_125_0002:pll2_125_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 611                                                                            ;
; Total fan-out                               ; 7150                                                                           ;
; Average fan-out                             ; 3.66                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                       ; Entity Name         ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |camera                                          ; 802 (109)           ; 833 (0)                   ; 28672             ; 0          ; 120  ; 0            ; |camera                                                                                                                                                   ; camera              ; work         ;
;    |Reset_Delay:u1|                              ; 42 (42)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Reset_Delay:u1                                                                                                                                    ; Reset_Delay         ; work         ;
;    |Sdram_Control_4Port:u4|                      ; 607 (196)           ; 745 (178)                 ; 28672             ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4                                                                                                                            ; Sdram_Control_4Port ; work         ;
;       |Sdram_FIFO:read_fifo1|                    ; 71 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1                                                                                                      ; Sdram_FIFO          ; work         ;
;          |dcfifo:dcfifo_component|               ; 71 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                              ; dcfifo              ; work         ;
;             |dcfifo_odu1:auto_generated|         ; 71 (13)             ; 114 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated                                                   ; dcfifo_odu1         ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin| ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                   ; a_gray2bin_oab      ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                   ; a_gray2bin_oab      ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|     ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p                       ; a_graycounter_jdc   ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|     ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p                       ; a_graycounter_nv6   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                        ; alt_synch_pipe_8pl  ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13  ; dffpipe_pe9         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                        ; alt_synch_pipe_9pl  ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16  ; dffpipe_qe9         ; work         ;
;                |altsyncram_02f1:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram                          ; altsyncram_02f1     ; work         ;
;                |cmpr_906:rdempty_eq_comp|        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|cmpr_906:rdempty_eq_comp                          ; cmpr_906            ; work         ;
;                |cmpr_906:wrfull_eq_comp|         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|cmpr_906:wrfull_eq_comp                           ; cmpr_906            ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_brp                                ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_bwp                                ; dffpipe_oe9         ; work         ;
;       |Sdram_FIFO:read_fifo2|                    ; 71 (0)              ; 114 (0)                   ; 4096              ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2                                                                                                      ; Sdram_FIFO          ; work         ;
;          |dcfifo:dcfifo_component|               ; 71 (0)              ; 114 (0)                   ; 4096              ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                              ; dcfifo              ; work         ;
;             |dcfifo_odu1:auto_generated|         ; 71 (13)             ; 114 (30)                  ; 4096              ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated                                                   ; dcfifo_odu1         ; work         ;
;                |a_gray2bin_oab:wrptr_g_gray2bin| ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                   ; a_gray2bin_oab      ; work         ;
;                |a_gray2bin_oab:ws_dgrp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                   ; a_gray2bin_oab      ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|     ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p                       ; a_graycounter_jdc   ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|     ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p                       ; a_graycounter_nv6   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                        ; alt_synch_pipe_8pl  ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13  ; dffpipe_pe9         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                        ; alt_synch_pipe_9pl  ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16  ; dffpipe_qe9         ; work         ;
;                |altsyncram_02f1:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram                          ; altsyncram_02f1     ; work         ;
;                |cmpr_906:rdempty_eq_comp|        ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|cmpr_906:rdempty_eq_comp                          ; cmpr_906            ; work         ;
;                |cmpr_906:wrfull_eq_comp|         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|cmpr_906:wrfull_eq_comp                           ; cmpr_906            ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_brp                                ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_bwp                                ; dffpipe_oe9         ; work         ;
;       |Sdram_FIFO:write_fifo1|                   ; 72 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1                                                                                                     ; Sdram_FIFO          ; work         ;
;          |dcfifo:dcfifo_component|               ; 72 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                             ; dcfifo              ; work         ;
;             |dcfifo_odu1:auto_generated|         ; 72 (13)             ; 114 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated                                                  ; dcfifo_odu1         ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                  ; a_gray2bin_oab      ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                  ; a_gray2bin_oab      ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|     ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p                      ; a_graycounter_jdc   ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|     ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p                      ; a_graycounter_nv6   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl  ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ; dffpipe_pe9         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                       ; alt_synch_pipe_9pl  ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ; dffpipe_qe9         ; work         ;
;                |altsyncram_02f1:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram                         ; altsyncram_02f1     ; work         ;
;                |cmpr_906:rdempty_eq_comp|        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|cmpr_906:rdempty_eq_comp                         ; cmpr_906            ; work         ;
;                |cmpr_906:wrfull_eq_comp|         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|cmpr_906:wrfull_eq_comp                          ; cmpr_906            ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9         ; work         ;
;       |Sdram_FIFO:write_fifo2|                   ; 72 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2                                                                                                     ; Sdram_FIFO          ; work         ;
;          |dcfifo:dcfifo_component|               ; 72 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                             ; dcfifo              ; work         ;
;             |dcfifo_odu1:auto_generated|         ; 72 (13)             ; 114 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated                                                  ; dcfifo_odu1         ; work         ;
;                |a_gray2bin_oab:rdptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                  ; a_gray2bin_oab      ; work         ;
;                |a_gray2bin_oab:rs_dgwp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                  ; a_gray2bin_oab      ; work         ;
;                |a_graycounter_jdc:wrptr_g1p|     ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p                      ; a_graycounter_jdc   ; work         ;
;                |a_graycounter_nv6:rdptr_g1p|     ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p                      ; a_graycounter_nv6   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl  ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ; dffpipe_pe9         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                       ; alt_synch_pipe_9pl  ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ; dffpipe_qe9         ; work         ;
;                |altsyncram_02f1:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram                         ; altsyncram_02f1     ; work         ;
;                |cmpr_906:rdempty_eq_comp|        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|cmpr_906:rdempty_eq_comp                         ; cmpr_906            ; work         ;
;                |cmpr_906:wrfull_eq_comp|         ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|cmpr_906:wrfull_eq_comp                          ; cmpr_906            ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9         ; work         ;
;       |command:command1|                         ; 53 (53)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|command:command1                                                                                                           ; command             ; work         ;
;       |control_interface:control1|               ; 72 (72)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|Sdram_Control_4Port:u4|control_interface:control1                                                                                                 ; control_interface   ; work         ;
;    |VGA_controller:vga_control|                  ; 44 (44)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |camera|VGA_controller:vga_control                                                                                                                        ; VGA_controller      ; work         ;
;    |pll2_125:u2|                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|pll2_125:u2                                                                                                                                       ; pll2_125            ; pll2_125     ;
;       |pll2_125_0002:pll2_125_inst|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|pll2_125:u2|pll2_125_0002:pll2_125_inst                                                                                                           ; pll2_125_0002       ; pll2_125     ;
;          |altera_pll:altera_pll_i|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|pll2_125:u2|pll2_125_0002:pll2_125_inst|altera_pll:altera_pll_i                                                                                   ; altera_pll          ; work         ;
;    |pll_25mhz:u3|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|pll_25mhz:u3                                                                                                                                      ; pll_25mhz           ; pll_25mhz    ;
;       |pll_25mhz_0002:pll_25mhz_inst|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|pll_25mhz:u3|pll_25mhz_0002:pll_25mhz_inst                                                                                                        ; pll_25mhz_0002      ; pll_25mhz    ;
;          |altera_pll:altera_pll_i|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |camera|pll_25mhz:u3|pll_25mhz_0002:pll_25mhz_inst|altera_pll:altera_pll_i                                                                                ; altera_pll          ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                       ; IP Include File                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+----------------------------------+
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |camera|pll2_125:u2                                   ; pll2_125.v                       ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |camera|pll_25mhz:u3                                  ; pll_25mhz.v                      ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1  ; Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2  ; Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1 ; Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |camera|Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2 ; Sdram_Control_4Port/Sdram_FIFO.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 160                                                                                                                   ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; WR2_addr[0]~1                                          ;    ;
; WR1_addr[0]~0                                          ;    ;
; rtl~15                                                 ;    ;
; rtl~2                                                  ;    ;
; rtl~31                                                 ;    ;
; rtl~25                                                 ;    ;
; rtl~22                                                 ;    ;
; rtl~38                                                 ;    ;
; rtl~14                                                 ;    ;
; rtl~30                                                 ;    ;
; rtl~21                                                 ;    ;
; rtl~37                                                 ;    ;
; rtl~13                                                 ;    ;
; rtl~29                                                 ;    ;
; rtl~20                                                 ;    ;
; rtl~36                                                 ;    ;
; rtl~12                                                 ;    ;
; rtl~28                                                 ;    ;
; rtl~19                                                 ;    ;
; rtl~35                                                 ;    ;
; rtl~6                                                  ;    ;
; rtl~45                                                 ;    ;
; rtl~18                                                 ;    ;
; rtl~34                                                 ;    ;
; rtl~5                                                  ;    ;
; rtl~27                                                 ;    ;
; rtl~17                                                 ;    ;
; rtl~33                                                 ;    ;
; rtl~11                                                 ;    ;
; rtl~44                                                 ;    ;
; rtl~16                                                 ;    ;
; rtl~32                                                 ;    ;
; rtl~4                                                  ;    ;
; rtl~26                                                 ;    ;
; rtl~10                                                 ;    ;
; rtl~43                                                 ;    ;
; rtl~9                                                  ;    ;
; rtl~42                                                 ;    ;
; rtl~3                                                  ;    ;
; rtl~24                                                 ;    ;
; rtl~8                                                  ;    ;
; rtl~41                                                 ;    ;
; WR2_addr[22]~0                                         ;    ;
; WR1_addr[22]~1                                         ;    ;
; rtl~1                                                  ;    ;
; rtl~40                                                 ;    ;
; rtl~7                                                  ;    ;
; rtl~39                                                 ;    ;
; Number of logic cells representing combinational loops ; 48 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; Register name                                                                                                                  ; Reason for Removal                            ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; VGA_controller:vga_control|ovga_sync                                                                                           ; Stuck at GND due to stuck port data_in        ;
; Sdram_Control_4Port:u4|rWR1_LENGTH[8]                                                                                          ; Stuck at VCC due to stuck port data_in        ;
; Sdram_Control_4Port:u4|rWR1_LENGTH[0..7]                                                                                       ; Stuck at GND due to stuck port data_in        ;
; Sdram_Control_4Port:u4|rWR2_LENGTH[8]                                                                                          ; Stuck at VCC due to stuck port data_in        ;
; Sdram_Control_4Port:u4|rWR2_LENGTH[0..7]                                                                                       ; Stuck at GND due to stuck port data_in        ;
; Sdram_Control_4Port:u4|rRD1_LENGTH[8]                                                                                          ; Stuck at VCC due to stuck port data_in        ;
; Sdram_Control_4Port:u4|rRD1_LENGTH[0..7]                                                                                       ; Stuck at GND due to stuck port data_in        ;
; Sdram_Control_4Port:u4|rRD2_LENGTH[8]                                                                                          ; Stuck at VCC due to stuck port data_in        ;
; Sdram_Control_4Port:u4|rRD2_LENGTH[0..7]                                                                                       ; Stuck at GND due to stuck port data_in        ;
; Sdram_Control_4Port:u4|command:command1|CKE                                                                                    ; Stuck at VCC due to stuck port data_in        ;
; Sdram_Control_4Port:u4|CKE                                                                                                     ; Stuck at VCC due to stuck port data_in        ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]  ; Lost fanout                                   ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]  ; Lost fanout                                   ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]  ; Lost fanout                                   ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]  ; Lost fanout                                   ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9] ; Lost fanout                                   ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9] ; Lost fanout                                   ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9] ; Lost fanout                                   ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9] ; Lost fanout                                   ;
; Sdram_Control_4Port:u4|mLENGTH[0..6]                                                                                           ; Merged with Sdram_Control_4Port:u4|mLENGTH[7] ;
; Sdram_Control_4Port:u4|mLENGTH[7]                                                                                              ; Stuck at GND due to stuck port data_in        ;
; Sdram_Control_4Port:u4|mLENGTH[8]                                                                                              ; Stuck at VCC due to stuck port data_in        ;
; Total Number of Removed Registers = 56                                                                                         ;                                               ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                    ;
+---------------------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                               ;
+---------------------------------------------+---------------------------+----------------------------------------------------------------------+
; Sdram_Control_4Port:u4|rWR1_LENGTH[8]       ; Stuck at VCC              ; Sdram_Control_4Port:u4|mLENGTH[7], Sdram_Control_4Port:u4|mLENGTH[8] ;
;                                             ; due to stuck port data_in ;                                                                      ;
; Sdram_Control_4Port:u4|command:command1|CKE ; Stuck at VCC              ; Sdram_Control_4Port:u4|CKE                                           ;
;                                             ; due to stuck port data_in ;                                                                      ;
+---------------------------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 833   ;
; Number of registers using Synchronous Clear  ; 107   ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 544   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 299   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0  ; 6       ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0  ; 6       ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0  ; 7       ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6     ; 3       ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0  ; 7       ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6     ; 3       ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0 ; 8       ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0 ; 8       ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9     ; 5       ;
; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9     ; 5       ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0 ; 5       ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6    ; 5       ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0 ; 5       ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6    ; 5       ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9    ; 3       ;
; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9    ; 3       ;
; Total number of inverted registers = 16                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |camera|Sdram_Control_4Port:u4|command:command1|SA[0]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |camera|Sdram_Control_4Port:u4|command:command1|SA[8]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |camera|Sdram_Control_4Port:u4|command:command1|SA[3]              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |camera|Sdram_Control_4Port:u4|control_interface:control1|timer[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |camera|Sdram_Control_4Port:u4|command:command1|command_delay[1]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |camera|Sdram_Control_4Port:u4|command:command1|rp_shift[0]        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |camera|Sdram_Control_4Port:u4|rRD2_ADDR[15]                       ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |camera|Sdram_Control_4Port:u4|rRD1_ADDR[18]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |camera|Sdram_Control_4Port:u4|rWR2_ADDR[15]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |camera|Sdram_Control_4Port:u4|rWR1_ADDR[22]                       ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |camera|Sdram_Control_4Port:u4|mADDR[19]                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |camera|Sdram_Control_4Port:u4|CMD[1]                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |camera|Sdram_Control_4Port:u4|mWR                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |camera|Sdram_Control_4Port:u4|RD_MASK[0]                          ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |camera|Sdram_Control_4Port:u4|ST[3]                               ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |camera|WR2_addr[0]                                                ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |camera|WR1_addr[0]                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll2_125:u2|pll2_125_0002:pll2_125_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                         ;
+--------------------------------------+------------------------+----------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                       ;
; fractional_vco_multiplier            ; false                  ; String                                       ;
; pll_type                             ; General                ; String                                       ;
; pll_subtype                          ; General                ; String                                       ;
; number_of_clocks                     ; 2                      ; Signed Integer                               ;
; operation_mode                       ; normal                 ; String                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                               ;
; data_rate                            ; 0                      ; Signed Integer                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                               ;
; output_clock_frequency0              ; 125.000000 MHz         ; String                                       ;
; phase_shift0                         ; 0 ps                   ; String                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency1              ; 125.000000 MHz         ; String                                       ;
; phase_shift1                         ; 0 ps                   ; String                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                       ;
; phase_shift2                         ; 0 ps                   ; String                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                       ;
; phase_shift3                         ; 0 ps                   ; String                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                       ;
; phase_shift4                         ; 0 ps                   ; String                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                       ;
; phase_shift5                         ; 0 ps                   ; String                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                       ;
; phase_shift6                         ; 0 ps                   ; String                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                       ;
; phase_shift7                         ; 0 ps                   ; String                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                       ;
; phase_shift8                         ; 0 ps                   ; String                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                       ;
; phase_shift9                         ; 0 ps                   ; String                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                       ;
; phase_shift10                        ; 0 ps                   ; String                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                       ;
; phase_shift11                        ; 0 ps                   ; String                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                       ;
; phase_shift12                        ; 0 ps                   ; String                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                       ;
; phase_shift13                        ; 0 ps                   ; String                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                       ;
; phase_shift14                        ; 0 ps                   ; String                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                       ;
; phase_shift15                        ; 0 ps                   ; String                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                       ;
; phase_shift16                        ; 0 ps                   ; String                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                       ;
; phase_shift17                        ; 0 ps                   ; String                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                               ;
; clock_name_0                         ;                        ; String                                       ;
; clock_name_1                         ;                        ; String                                       ;
; clock_name_2                         ;                        ; String                                       ;
; clock_name_3                         ;                        ; String                                       ;
; clock_name_4                         ;                        ; String                                       ;
; clock_name_5                         ;                        ; String                                       ;
; clock_name_6                         ;                        ; String                                       ;
; clock_name_7                         ;                        ; String                                       ;
; clock_name_8                         ;                        ; String                                       ;
; clock_name_global_0                  ; false                  ; String                                       ;
; clock_name_global_1                  ; false                  ; String                                       ;
; clock_name_global_2                  ; false                  ; String                                       ;
; clock_name_global_3                  ; false                  ; String                                       ;
; clock_name_global_4                  ; false                  ; String                                       ;
; clock_name_global_5                  ; false                  ; String                                       ;
; clock_name_global_6                  ; false                  ; String                                       ;
; clock_name_global_7                  ; false                  ; String                                       ;
; clock_name_global_8                  ; false                  ; String                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; m_cnt_bypass_en                      ; false                  ; String                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                               ;
; n_cnt_bypass_en                      ; false                  ; String                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                               ;
; pll_slf_rst                          ; false                  ; String                                       ;
; pll_bw_sel                           ; low                    ; String                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                       ;
+--------------------------------------+------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_25mhz:u3|pll_25mhz_0002:pll_25mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 2                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u4 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 25000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 2     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u4|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 25000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 2     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u4|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 25000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 2     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u4|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 25000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 2     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_odu1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                    ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_odu1 ; Untyped                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_odu1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_odu1 ; Untyped                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga_control ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                                 ;
; H_SYNC_BACK    ; 48    ; Signed Integer                                 ;
; H_SYNC_ACT     ; 640   ; Signed Integer                                 ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                                 ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                                 ;
; V_SYNC_CYC     ; 2     ; Signed Integer                                 ;
; V_SYNC_BACK    ; 33    ; Signed Integer                                 ;
; V_SYNC_ACT     ; 480   ; Signed Integer                                 ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                                 ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                 ;
; X_START        ; 144   ; Signed Integer                                 ;
; Y_START        ; 35    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 4                                                                     ;
; Entity Instance            ; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_controller:vga_control"                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; orequest     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; ired[9..8]   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; igreen[9..8] ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; iblue[9..8]  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; ored         ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "ored[9..8]" have no fanouts   ;
; ogreen       ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "ogreen[9..8]" have no fanouts ;
; oblue        ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "oblue[9..8]" have no fanouts  ;
; col          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; row          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2"                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo1"                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo2"                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1"                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u4|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u4|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u4"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rWR1_ADDR            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; WR2_DATA[7..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rWR2_ADDR            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rRD1_ADDR            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_DATA[7..0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rRD2_ADDR            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; WR1_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_25mhz:u3"                                                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll2_125:u2"                                                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reset_Delay:u1"                                                                                            ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oRST_1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oRST_2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 833                         ;
;     CLR               ; 359                         ;
;     CLR SCLR          ; 37                          ;
;     ENA               ; 83                          ;
;     ENA CLR           ; 135                         ;
;     ENA CLR SCLR      ; 13                          ;
;     ENA SCLR          ; 10                          ;
;     ENA SLD           ; 58                          ;
;     SCLR              ; 47                          ;
;     SLD               ; 6                           ;
;     plain             ; 85                          ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 803                         ;
;     arith             ; 204                         ;
;         1 data inputs ; 160                         ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 42                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 561                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 104                         ;
;         3 data inputs ; 121                         ;
;         4 data inputs ; 104                         ;
;         5 data inputs ; 59                          ;
;         6 data inputs ; 158                         ;
;     shared            ; 36                          ;
;         2 data inputs ; 36                          ;
; boundary_port         ; 120                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 56                          ;
;                       ;                             ;
; Max LUT depth         ; 4.40                        ;
; Average LUT depth     ; 2.33                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Processing started: Wed Apr 02 16:11:39 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off camera -c camera
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v
    Info (12023): Found entity 1: Sdram_FIFO File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v Line: 40
Warning (10238): Verilog Module Declaration warning at Sdram_Control_4Port.v(104): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Sdram_Control_4Port" File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 43
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/command.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: E:/EEC181_workspace/senior design/camera/V/Reset_Delay.v Line: 43
Warning (10275): Verilog HDL Module Instantiation warning at camera.v(106): ignored dangling comma in List of Port Connections File: E:/EEC181_workspace/senior design/camera/camera.v Line: 106
Warning (10275): Verilog HDL Module Instantiation warning at camera.v(267): ignored dangling comma in List of Port Connections File: E:/EEC181_workspace/senior design/camera/camera.v Line: 267
Info (12021): Found 1 design units, including 1 entities, in source file camera.v
    Info (12023): Found entity 1: camera File: E:/EEC181_workspace/senior design/camera/camera.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll2_125.v
    Info (12023): Found entity 1: pll2_125 File: E:/EEC181_workspace/senior design/camera/pll2_125.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll2_125/pll2_125_0002.v
    Info (12023): Found entity 1: pll2_125_0002 File: E:/EEC181_workspace/senior design/camera/pll2_125/pll2_125_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll_25mhz.v
    Info (12023): Found entity 1: pll_25mhz File: E:/EEC181_workspace/senior design/camera/pll_25mhz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_25mhz/pll_25mhz_0002.v
    Info (12023): Found entity 1: pll_25mhz_0002 File: E:/EEC181_workspace/senior design/camera/pll_25mhz/pll_25mhz_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at camera.v(116): created implicit net for "CCD_PIXCLK" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 116
Info (12127): Elaborating entity "camera" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at camera.v(142): variable "KEY" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/EEC181_workspace/senior design/camera/camera.v Line: 142
Warning (10235): Verilog HDL Always Construct warning at camera.v(152): variable "red_c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/EEC181_workspace/senior design/camera/camera.v Line: 152
Warning (10235): Verilog HDL Always Construct warning at camera.v(153): variable "green_c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/EEC181_workspace/senior design/camera/camera.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at camera.v(154): variable "blue_c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/EEC181_workspace/senior design/camera/camera.v Line: 154
Warning (10235): Verilog HDL Always Construct warning at camera.v(155): variable "WR1_addr_c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/EEC181_workspace/senior design/camera/camera.v Line: 155
Warning (10235): Verilog HDL Always Construct warning at camera.v(156): variable "WR2_addr_c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/EEC181_workspace/senior design/camera/camera.v Line: 156
Warning (10235): Verilog HDL Always Construct warning at camera.v(157): variable "RD1_addr_c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/EEC181_workspace/senior design/camera/camera.v Line: 157
Warning (10235): Verilog HDL Always Construct warning at camera.v(158): variable "RD2_addr_c" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/EEC181_workspace/senior design/camera/camera.v Line: 158
Warning (10230): Verilog HDL assignment warning at camera.v(166): truncated value with size 32 to match size of target (23) File: E:/EEC181_workspace/senior design/camera/camera.v Line: 166
Warning (10230): Verilog HDL assignment warning at camera.v(167): truncated value with size 32 to match size of target (23) File: E:/EEC181_workspace/senior design/camera/camera.v Line: 167
Warning (10034): Output port "HEX0" at camera.v(46) has no driver File: E:/EEC181_workspace/senior design/camera/camera.v Line: 46
Warning (10034): Output port "HEX1" at camera.v(47) has no driver File: E:/EEC181_workspace/senior design/camera/camera.v Line: 47
Warning (10034): Output port "HEX2" at camera.v(48) has no driver File: E:/EEC181_workspace/senior design/camera/camera.v Line: 48
Warning (10034): Output port "HEX3" at camera.v(49) has no driver File: E:/EEC181_workspace/senior design/camera/camera.v Line: 49
Warning (10034): Output port "LEDR" at camera.v(51) has no driver File: E:/EEC181_workspace/senior design/camera/camera.v Line: 51
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u1" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 106
Info (12128): Elaborating entity "pll2_125" for hierarchy "pll2_125:u2" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 112
Info (12128): Elaborating entity "pll2_125_0002" for hierarchy "pll2_125:u2|pll2_125_0002:pll2_125_inst" File: E:/EEC181_workspace/senior design/camera/pll2_125.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll2_125:u2|pll2_125_0002:pll2_125_inst|altera_pll:altera_pll_i" File: E:/EEC181_workspace/senior design/camera/pll2_125/pll2_125_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll2_125:u2|pll2_125_0002:pll2_125_inst|altera_pll:altera_pll_i" File: E:/EEC181_workspace/senior design/camera/pll2_125/pll2_125_0002.v Line: 88
Info (12133): Instantiated megafunction "pll2_125:u2|pll2_125_0002:pll2_125_inst|altera_pll:altera_pll_i" with the following parameter: File: E:/EEC181_workspace/senior design/camera/pll2_125/pll2_125_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "125.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "125.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "pll_25mhz" for hierarchy "pll_25mhz:u3" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 118
Info (12128): Elaborating entity "pll_25mhz_0002" for hierarchy "pll_25mhz:u3|pll_25mhz_0002:pll_25mhz_inst" File: E:/EEC181_workspace/senior design/camera/pll_25mhz.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_25mhz:u3|pll_25mhz_0002:pll_25mhz_inst|altera_pll:altera_pll_i" File: E:/EEC181_workspace/senior design/camera/pll_25mhz/pll_25mhz_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_25mhz:u3|pll_25mhz_0002:pll_25mhz_inst|altera_pll:altera_pll_i" File: E:/EEC181_workspace/senior design/camera/pll_25mhz/pll_25mhz_0002.v Line: 88
Info (12133): Instantiated megafunction "pll_25mhz:u3|pll_25mhz_0002:pll_25mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: E:/EEC181_workspace/senior design/camera/pll_25mhz/pll_25mhz_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u4" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 241
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(411): truncated value with size 32 to match size of target (10) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 411
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(457): truncated value with size 32 to match size of target (23) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 457
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(458): truncated value with size 32 to match size of target (23) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 458
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(459): truncated value with size 32 to match size of target (23) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 459
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(460): truncated value with size 32 to match size of target (23) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 460
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(449): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(449): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(449): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(449): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(449) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 449
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u4|control_interface:control1" File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 255
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/control_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/control_interface.v Line: 167
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/control_interface.v Line: 192
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u4|command:command1" File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 281
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/command.v Line: 275
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u4|sdr_data_path:data_path1" File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 290
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2) File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/sdr_data_path.v Line: 68
Info (12128): Elaborating entity "Sdram_FIFO" for hierarchy "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1" File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 303
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v Line: 97
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v Line: 97
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: E:/EEC181_workspace/senior design/camera/Sdram_Control_4Port/Sdram_FIFO.v Line: 97
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 File: E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf Line: 162
Warning (287001): Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks File: E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf Line: 165
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_odu1.tdf
    Info (12023): Found entity 1: dcfifo_odu1 File: E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_odu1" for hierarchy "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated" File: c:/intelfpga/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf
    Info (12023): Found entity 1: a_gray2bin_oab File: E:/EEC181_workspace/senior design/camera/db/a_gray2bin_oab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_oab" for hierarchy "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin" File: E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: E:/EEC181_workspace/senior design/camera/db/a_graycounter_nv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_nv6:rdptr_g1p" File: E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: E:/EEC181_workspace/senior design/camera/db/a_graycounter_jdc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|a_graycounter_jdc:wrptr_g1p" File: E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_02f1.tdf
    Info (12023): Found entity 1: altsyncram_02f1 File: E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_02f1" for hierarchy "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram" File: E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: E:/EEC181_workspace/senior design/camera/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|dffpipe_oe9:rs_brp" File: E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: E:/EEC181_workspace/senior design/camera/db/alt_synch_pipe_8pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: E:/EEC181_workspace/senior design/camera/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: E:/EEC181_workspace/senior design/camera/db/alt_synch_pipe_8pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: E:/EEC181_workspace/senior design/camera/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: E:/EEC181_workspace/senior design/camera/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: E:/EEC181_workspace/senior design/camera/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: E:/EEC181_workspace/senior design/camera/db/cmpr_906.tdf Line: 23
Info (12128): Elaborating entity "cmpr_906" for hierarchy "Sdram_Control_4Port:u4|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|cmpr_906:rdempty_eq_comp" File: E:/EEC181_workspace/senior design/camera/db/dcfifo_odu1.tdf Line: 81
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: VGA_controller File: E:/EEC181_workspace/senior design/camera/vga_controller.v Line: 43
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga_control" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 267
Warning (10230): Verilog HDL assignment warning at vga_controller.v(111): truncated value with size 32 to match size of target (10) File: E:/EEC181_workspace/senior design/camera/vga_controller.v Line: 111
Warning (10230): Verilog HDL assignment warning at vga_controller.v(114): truncated value with size 32 to match size of target (10) File: E:/EEC181_workspace/senior design/camera/vga_controller.v Line: 114
Warning (10230): Verilog HDL assignment warning at vga_controller.v(117): truncated value with size 32 to match size of target (10) File: E:/EEC181_workspace/senior design/camera/vga_controller.v Line: 117
Warning (10230): Verilog HDL assignment warning at vga_controller.v(123): truncated value with size 32 to match size of target (13) File: E:/EEC181_workspace/senior design/camera/vga_controller.v Line: 123
Warning (10230): Verilog HDL assignment warning at vga_controller.v(124): truncated value with size 32 to match size of target (13) File: E:/EEC181_workspace/senior design/camera/vga_controller.v Line: 124
Warning (10230): Verilog HDL assignment warning at vga_controller.v(181): truncated value with size 32 to match size of target (13) File: E:/EEC181_workspace/senior design/camera/vga_controller.v Line: 181
Warning (10230): Verilog HDL assignment warning at vga_controller.v(207): truncated value with size 32 to match size of target (13) File: E:/EEC181_workspace/senior design/camera/vga_controller.v Line: 207
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|q_b[0]" File: E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf Line: 42
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|q_b[1]" File: E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf Line: 74
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|q_b[2]" File: E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf Line: 106
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|q_b[3]" File: E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf Line: 138
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|q_b[4]" File: E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf Line: 170
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|q_b[5]" File: E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf Line: 202
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|q_b[6]" File: E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf Line: 234
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u4|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_02f1:fifo_ram|q_b[7]" File: E:/EEC181_workspace/senior design/camera/db/altsyncram_02f1.tdf Line: 266
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 46
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 46
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 46
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 46
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 46
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 46
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 46
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 47
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 47
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 47
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 47
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 47
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 47
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 47
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 48
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 48
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 48
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 48
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 48
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 48
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 48
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 49
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 49
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 49
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 49
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 49
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 49
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 49
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 51
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 51
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 51
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 51
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 51
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 51
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 51
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 51
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 51
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 51
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: E:/EEC181_workspace/senior design/camera/camera.v Line: 63
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: E:/EEC181_workspace/senior design/camera/camera.v Line: 69
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll2_125:u2|pll2_125_0002:pll2_125_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll_25mhz:u3|pll_25mhz_0002:pll_25mhz_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll2_125:u2|pll2_125_0002:pll2_125_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll_25mhz:u3|pll_25mhz_0002:pll_25mhz_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 42
    Warning (15610): No output dependent on input pin "KEY[2]" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 42
    Warning (15610): No output dependent on input pin "KEY[3]" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 42
    Warning (15610): No output dependent on input pin "SW[0]" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 44
    Warning (15610): No output dependent on input pin "SW[1]" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 44
    Warning (15610): No output dependent on input pin "SW[2]" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 44
    Warning (15610): No output dependent on input pin "SW[3]" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 44
    Warning (15610): No output dependent on input pin "SW[4]" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 44
    Warning (15610): No output dependent on input pin "SW[5]" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 44
    Warning (15610): No output dependent on input pin "SW[6]" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 44
    Warning (15610): No output dependent on input pin "SW[7]" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 44
    Warning (15610): No output dependent on input pin "SW[8]" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 44
    Warning (15610): No output dependent on input pin "SW[9]" File: E:/EEC181_workspace/senior design/camera/camera.v Line: 44
Info (21057): Implemented 1406 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 89 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1226 logic cells
    Info (21064): Implemented 56 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings
    Info: Peak virtual memory: 4955 megabytes
    Info: Processing ended: Wed Apr 02 16:11:47 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:14


