Leveraging High Performance Data Cache Techniques to Save Power in Embedded Systems.	Major Bhadauria,Sally A. McKee,Karan Singh,Gary S. Tyson	10.1007/978-3-540-69338-3_3
Bounds Checking with Taint-Based Analysis.	Weihaw Chuang,Satish Narayanasamy,Brad Calder,Ranjit Jhala	10.1007/978-3-540-69338-3_6
Keynote: Insight, Not (Random) Numbers: An Embedded Perspective.	Thomas M. Conte	10.1007/978-3-540-69338-3_1
Performance/Energy Optimization of DSP Transforms on the XScale Processor.	Paolo D&apos;Alberto,Markus Püschel,Franz Franchetti	10.1007/978-3-540-69338-3_14
MiDataSets: Creating the Conditions for a More Realistic Evaluation of Iterative Optimization.	Grigori Fursin,John Cavazos,Michael F. P. O&apos;Boyle,Olivier Temam	10.1007/978-3-540-69338-3_17
Reducing Exit Stub Memory Consumption in Code Caches.	Apala Guha,Kim M. Hazelwood,Mary Lou Soffa	10.1007/978-3-540-69338-3_7
Arx: A Toolset for the Efficient Simulation and Direct Synthesis of High-Performance Signal Processing Algorithms.	Klaas L. Hofstra,Sabih H. Gerez	10.1007/978-3-540-69338-3_15
Efficient Program Power Behavior Characterization.	Chunling Hu,Daniel A. Jiménez,Ulrich Kremer	10.1007/978-3-540-69338-3_13
Evaluation of Offset Assignment Heuristics.	Johnny Huynh,José Nelson Amaral,Paul Berube,Sid Ahmed Ali Touati	10.1007/978-3-540-69338-3_18
Applying Decay to Reduce Dynamic Power in Set-Associative Caches.	Georgios Keramidas,Polychronis Xekalakis,Stefanos Kaxiras	10.1007/978-3-540-69338-3_4
Branch History Matching: Branch Predictor Warmup for Sampled Simulation.	Simon Kluyskens,Lieven Eeckhout	10.1007/978-3-540-69338-3_11
A Throughput-Driven Task Creation and Mapping for Network Processors.	Lixia Liu,Xiao-Feng Li,Michael K. Chen,Roy Dz-Ching Ju	10.1007/978-3-540-69338-3_16
Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches.	Sonia López,Steve Dropsho,David H. Albonesi,Oscar Garnica,Juan Lanchares	10.1007/978-3-540-69338-3_10
Compiler-Assisted Memory Encryption for Embedded Processors.	Vijay Nagarajan,Rajiv Gupta 0001,Arvind Krishnaswamy	10.1007/978-3-540-69338-3_2
Customizing the Datapath and ISA of Soft VLIW Processors.	Mazen A. R. Saghir,Mohamad El-Majzoub,Patrick Akl	10.1007/978-3-540-69338-3_19
Sunflower :  Full-System, Embedded Microarchitecture Evaluation.	Phillip Stanley-Marbell,Diana Marculescu	10.1007/978-3-540-69338-3_12
Fetch Gating Control Through Speculative Instruction Window Weighting.	Hans Vandierendonck,André Seznec	10.1007/978-3-540-69338-3_9
Instruction Set Extension Generation with Considering Physical Constraints.	I-Wei Wu,Shih-Chia Huang,Chung-Ping Chung,Jean Jyh-Jiun Shann	10.1007/978-3-540-69338-3_20
Virtual Registers: Reducing Register Pressure Without Enlarging the Register File.	Jun Yan 0008,Wei Zhang 0002	10.1007/978-3-540-69338-3_5
Reducing Branch Misprediction Penalties Via Adaptive Pipeline Scaling.	Chang-Ching Yeh,Kuei-Chung Chang,Tien-Fu Chen,Chingwei Yeh	10.1007/978-3-540-69338-3_8
High Performance Embedded Architectures and Compilers, Second International Conference, HiPEAC 2007, Ghent, Belgium, January 28-30, 2007, Proceedings	Koen De Bosschere,David R. Kaeli,Per Stenström,David B. Whalley,Theo Ungerer	10.1007/978-3-540-69338-3
