// Seed: 4130994994
module module_0 (
    output tri id_0,
    input tri id_1,
    input tri0 id_2,
    input supply0 id_3,
    output wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output uwire id_8,
    input tri1 id_9,
    input tri1 id_10,
    output supply1 id_11
);
  wire id_13;
  assign id_0 = id_2;
  assign id_4 = id_1;
  wire id_14;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    output wor id_3,
    inout wire id_4
);
  assign id_3 = 1 == 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_4,
      id_3,
      id_3,
      id_0,
      id_4,
      id_3,
      id_4,
      id_2,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
