files: 
  - name: "constraints.sdc"
    file_type: sdc
    is_include_file: false
    include_path: ""
    logical_name: ""
    is_manual: true
  - name: "pin_mapping.pin"
    file_type: pin
    is_include_file: false
    include_path: ""
    logical_name: ""
    is_manual: true
  - name: "rtl/and2.v"
    file_type: "verilogSource-2005"
    is_include_file: false
    include_path: ""
    logical_name: ""
    is_manual: true
hooks: 
  pre_build: 
    []
  post_build: 
    []
  pre_run: 
    []
  post_run: 
    []
watchers: 
  []
name: raptor_and2_gemini
tool_options: 
  ghdl: 
    name: ghdl
    installation_path: ""
    config: 
      installation_path: ""
      waveform: vcd
      analyze_options: 
        []
      run_options: 
        []
toplevel: "rtl/and2.v"