reg_ctrl
~~~~~~~~

.. _table_reg_ctrl:
.. table:: reg_ctrl, Offset Address: 0x000
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_trx_start        | W1T   | trigger spi            |      |
	|      |                      |       | transmission start     |      |
	+------+----------------------+-------+------------------------+------+
	| 31:1 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

reg_timing_ctrl
~~~~~~~~~~~~~~~

.. _table_reg_timing_ctrl:
.. table:: reg_timing_ctrl, Offset Address: 0x004
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 1:0  | reg_trx_time_start   | R/W   | time for cs assert to  | 0x0  |
	|      |                      |       | 1st command bit        |      |
	|      |                      |       |                        |      |
	|      |                      |       | unit: sck period       |      |
	+------+----------------------+-------+------------------------+------+
	| 3:2  | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 7:4  | reg_trx_time_end     | R/W   | time for last data bit | 0x0  |
	|      |                      |       | to cs de-assert        |      |
	|      |                      |       |                        |      |
	|      |                      |       | unit: sck period       |      |
	+------+----------------------+-------+------------------------+------+
	| 15:8 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 19:16| reg_trx_sck_h        | R/W   | time for sck high      | 0x0  |
	|      |                      |       |                        |      |
	|      |                      |       | unit: source clock     |      |
	|      |                      |       | period                 |      |
	+------+----------------------+-------+------------------------+------+
	| 23:20| reg_trx_sck_l        | R/W   | time for sck low       | 0x1  |
	|      |                      |       |                        |      |
	|      |                      |       | unit: source clock     |      |
	|      |                      |       | period                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:24| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

reg_trx_size
~~~~~~~~~~~~

.. _table_reg_trx_size:
.. table:: reg_trx_size, Offset Address: 0x008
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 2:0  | r\                   | R/W   | numbers of command     | 0x0  |
	|      | eg_trx_cmd_cont_size |       | content byte           |      |
	+------+----------------------+-------+------------------------+------+
	| 3    | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 5:4  | reg_trx_dummy_size   | R/W   | numbers of dummy byte  | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 15:6 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+
	| 28:16| reg_trx_data_size    | R/W   | numbers of data byte   | 0x0  |
	+------+----------------------+-------+------------------------+------+
	| 31:29| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

reg_int_en
~~~~~~~~~~

.. _table_reg_int_en:
.. table:: reg_int_en, Offset Address: 0x010
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_trx_done_int_en  | R/W   | trx_done interrupt     | 0x1  |
	|      |                      |       | enable                 |      |
	+------+----------------------+-------+------------------------+------+
	| 31:1 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

reg_int_clr
~~~~~~~~~~~

.. _table_reg_int_clr:
.. table:: reg_int_clr, Offset Address: 0x014
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_trx_done_int_clr | W1T   | trx_done interrupt     |      |
	|      |                      |       | clear                  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:1 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

reg_int_sts
~~~~~~~~~~~

.. _table_reg_int_sts:
.. table:: reg_int_sts, Offset Address: 0x01c
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 0    | reg_trx_done_int     | RO    | trx_done interrpt      |      |
	+------+----------------------+-------+------------------------+------+
	| 31:1 | Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

reg_cont0
~~~~~~~~~

.. _table_reg_cont0:
.. table:: reg_cont0, Offset Address: 0x030
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 7:0  | reg_trx_cmd_idx      | R/W   | spi flash command      | 0x0  |
	|      |                      |       | value                  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:8 | reg_trx_cmd_cont0    | R/W   | spi flash address, or  | 0x0  |
	|      |                      |       | other contents         |      |
	+------+----------------------+-------+------------------------+------+

reg_cont1
~~~~~~~~~

.. _table_reg_cont1:
.. table:: reg_cont1, Offset Address: 0x034
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_trx_cmd_cont1    | R/W   | spi flash address, or  | 0x0  |
	|      |                      |       | other contents         |      |
	+------+----------------------+-------+------------------------+------+

reg_cmplt_cnt
~~~~~~~~~~~~~

.. _table_reg_cmplt_cnt:
.. table:: reg_cmplt_cnt, Offset Address: 0x058
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 12:0 | reg_cmplt_cnt        | RO    | number of transferred  |      |
	|      |                      |       | bytes                  |      |
	+------+----------------------+-------+------------------------+------+
	| 31:13| Reserved             |       |                        |      |
	+------+----------------------+-------+------------------------+------+

reg_tx_data
~~~~~~~~~~~

.. _table_reg_tx_data:
.. table:: reg_tx_data, Offset Address: 0x060
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_tx_data          | RO    | spi tx data            |      |
	+------+----------------------+-------+------------------------+------+

reg_rx_data
~~~~~~~~~~~

.. _table_reg_rx_data:
.. table:: reg_rx_data, Offset Address: 0x064
	:widths: 1 2 1 4 1

	+------+----------------------+-------+------------------------+------+
	| Bits | Name                 |Access | Description            |Reset |
	+======+======================+=======+========================+======+
	| 31:0 | reg_rx_data          | RO    | spi rx data            |      |
	+------+----------------------+-------+------------------------+------+

