Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Sat Nov 28 13:57:46 2015
| Host              : szk running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 47 register/latch pins with no clock driven by root clock pin: button1/Baud/cnt_reg[0]/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: button1/Baud/cnt_reg[10]/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: button1/Baud/cnt_reg[11]/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: button1/Baud/cnt_reg[1]/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: button1/Baud/cnt_reg[2]/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: button1/Baud/cnt_reg[3]/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: button1/Baud/cnt_reg[4]/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: button1/Baud/cnt_reg[5]/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: button1/Baud/cnt_reg[6]/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: button1/Baud/cnt_reg[7]/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: button1/Baud/cnt_reg[8]/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: button1/Baud/cnt_reg[9]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/pulse0/last_value_storage/q_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/pulse1/last_value_storage/q_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw3_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw3_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw3_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw3_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw3_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw3_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw3_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw3_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw4_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw4_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw4_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw4_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw4_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw4_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw4_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw4_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw5_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw5_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw5_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw5_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw5_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw5_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw5_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw5_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw6_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw6_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw6_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw6_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw6_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw6_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw6_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw6_reg[7]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw7_reg[0]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw7_reg[1]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw7_reg[2]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw7_reg[3]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw7_reg[4]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw7_reg[5]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw7_reg[6]/C (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: button1/ReceiveBag/raw7_reg[7]/C (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: button1/RxD/cnt_reg[0]/C (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: button1/RxD/cnt_reg[1]/C (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: button1/RxD/cnt_reg[2]/C (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: button1/RxD/cnt_reg[3]/C (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: button1/RxD/one_pulse/last_value_storage/q_reg[0]/C (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: clkdiv_unit/count_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: draw_unit/cnt_reg[2]/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: key1/m0/clk_1ms_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: key2/m0/clk_1ms_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: key3/m0/clk_1ms_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: key4/m0/clk_1ms_reg/C (HIGH)

 There are 263 register/latch pins with no clock driven by root clock pin: vsync_unit/hc_reg[0]/C (HIGH)

 There are 263 register/latch pins with no clock driven by root clock pin: vsync_unit/hc_reg[1]/C (HIGH)

 There are 263 register/latch pins with no clock driven by root clock pin: vsync_unit/hc_reg[2]/C (HIGH)

 There are 263 register/latch pins with no clock driven by root clock pin: vsync_unit/hc_reg[3]/C (HIGH)

 There are 263 register/latch pins with no clock driven by root clock pin: vsync_unit/hc_reg[4]/C (HIGH)

 There are 263 register/latch pins with no clock driven by root clock pin: vsync_unit/hc_reg[5]/C (HIGH)

 There are 263 register/latch pins with no clock driven by root clock pin: vsync_unit/hc_reg[6]/C (HIGH)

 There are 263 register/latch pins with no clock driven by root clock pin: vsync_unit/hc_reg[7]/C (HIGH)

 There are 263 register/latch pins with no clock driven by root clock pin: vsync_unit/hc_reg[8]/C (HIGH)

 There are 263 register/latch pins with no clock driven by root clock pin: vsync_unit/hc_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 912 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.687      -58.661                     33                  239        0.178        0.000                      0                  239        4.500        0.000                       0                   175  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.687      -58.661                     33                  239        0.178        0.000                      0                  239        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           33  Failing Endpoints,  Worst Slack       -4.687ns,  Total Violation      -58.661ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.687ns  (required time - arrival time)
  Source:                 calculateXY_unit/y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_unit/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.693ns  (logic 6.946ns (47.273%)  route 7.747ns (52.727%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.571     5.092    calculateXY_unit/clk_IBUF_BUFG
    SLICE_X54Y6                                                       r  calculateXY_unit/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDSE (Prop_fdse_C_Q)         0.518     5.610 r  calculateXY_unit/y_reg[1]/Q
                         net (fo=26, routed)          0.690     6.300    calculateXY_unit/O7[1]
    SLICE_X54Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.424 r  calculateXY_unit/addr_i_38/O
                         net (fo=1, routed)           0.000     6.424    calculateXY_unit/n_2_addr_i_38
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.957 r  calculateXY_unit/addr_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.957    calculateXY_unit/n_2_addr_i_4
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.074 r  calculateXY_unit/addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.074    calculateXY_unit/n_2_addr_i_3
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.191 r  calculateXY_unit/addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.191    calculateXY_unit/n_2_addr_i_2
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.430 r  calculateXY_unit/addr_i_1/O[2]
                         net (fo=1, routed)           0.663     8.093    draw_unit/calposition_bird0/A[15]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      4.018    12.111 r  draw_unit/calposition_bird0/addr/P[1]
                         net (fo=483, routed)         1.827    13.938    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X63Y6          LUT6 (Prop_lut6_I1_O)        0.124    14.062 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g10_b4/O
                         net (fo=1, routed)           0.827    14.889    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_g10_b4
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.013 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    15.013    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_spo[4]_INST_0_i_6
    SLICE_X63Y7          MUXF7 (Prop_muxf7_I0_O)      0.238    15.251 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.734    15.985    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_spo[4]_INST_0_i_2
    SLICE_X62Y4          LUT5 (Prop_lut5_I2_O)        0.298    16.283 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=2, routed)           1.418    17.700    draw_unit/bird_rgb2[4]
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.124    17.824 r  draw_unit/rgb_reg[5]_i_9/O
                         net (fo=1, routed)           0.432    18.256    draw_unit/n_2_rgb_reg[5]_i_9
    SLICE_X48Y3          LUT6 (Prop_lut6_I0_O)        0.124    18.380 r  draw_unit/rgb_reg[5]_i_3/O
                         net (fo=11, routed)          0.504    18.884    draw_unit/n_2_rgb_reg[5]_i_3
    SLICE_X50Y3          LUT6 (Prop_lut6_I3_O)        0.124    19.008 r  draw_unit/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.653    19.662    draw_unit/n_2_rgb_reg[0]_i_2
    SLICE_X52Y4          LUT6 (Prop_lut6_I1_O)        0.124    19.786 r  draw_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    19.786    draw_unit/n_2_rgb_reg[0]_i_1
    SLICE_X52Y4          FDRE                                         r  draw_unit/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.452    14.793    draw_unit/clk_IBUF_BUFG
    SLICE_X52Y4                                                       r  draw_unit/rgb_reg_reg[0]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X52Y4          FDRE (Setup_fdre_C_D)        0.081    15.099    draw_unit/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -19.786    
  -------------------------------------------------------------------
                         slack                                 -4.687    

Slack (VIOLATED) :        -4.506ns  (required time - arrival time)
  Source:                 calculateXY_unit/y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_unit/rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.461ns  (logic 6.946ns (48.031%)  route 7.515ns (51.969%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.571     5.092    calculateXY_unit/clk_IBUF_BUFG
    SLICE_X54Y6                                                       r  calculateXY_unit/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDSE (Prop_fdse_C_Q)         0.518     5.610 r  calculateXY_unit/y_reg[1]/Q
                         net (fo=26, routed)          0.690     6.300    calculateXY_unit/O7[1]
    SLICE_X54Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.424 r  calculateXY_unit/addr_i_38/O
                         net (fo=1, routed)           0.000     6.424    calculateXY_unit/n_2_addr_i_38
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.957 r  calculateXY_unit/addr_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.957    calculateXY_unit/n_2_addr_i_4
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.074 r  calculateXY_unit/addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.074    calculateXY_unit/n_2_addr_i_3
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.191 r  calculateXY_unit/addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.191    calculateXY_unit/n_2_addr_i_2
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.430 r  calculateXY_unit/addr_i_1/O[2]
                         net (fo=1, routed)           0.663     8.093    draw_unit/calposition_bird0/A[15]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      4.018    12.111 r  draw_unit/calposition_bird0/addr/P[1]
                         net (fo=483, routed)         1.827    13.938    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X63Y6          LUT6 (Prop_lut6_I1_O)        0.124    14.062 f  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g10_b4/O
                         net (fo=1, routed)           0.827    14.889    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_g10_b4
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.013 f  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    15.013    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_spo[4]_INST_0_i_6
    SLICE_X63Y7          MUXF7 (Prop_muxf7_I0_O)      0.238    15.251 f  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.734    15.985    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_spo[4]_INST_0_i_2
    SLICE_X62Y4          LUT5 (Prop_lut5_I2_O)        0.298    16.283 f  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=2, routed)           1.418    17.700    draw_unit/bird_rgb2[4]
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.124    17.824 f  draw_unit/rgb_reg[5]_i_9/O
                         net (fo=1, routed)           0.432    18.256    draw_unit/n_2_rgb_reg[5]_i_9
    SLICE_X48Y3          LUT6 (Prop_lut6_I0_O)        0.124    18.380 f  draw_unit/rgb_reg[5]_i_3/O
                         net (fo=11, routed)          0.522    18.902    draw_unit/n_2_rgb_reg[5]_i_3
    SLICE_X49Y2          LUT3 (Prop_lut3_I2_O)        0.124    19.026 f  draw_unit/rgb_reg[6]_i_3/O
                         net (fo=1, routed)           0.404    19.430    draw_unit/n_2_rgb_reg[6]_i_3
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    19.554 r  draw_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    19.554    draw_unit/p_1_in[6]
    SLICE_X49Y3          FDRE                                         r  draw_unit/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.451    14.792    draw_unit/clk_IBUF_BUFG
    SLICE_X49Y3                                                       r  draw_unit/rgb_reg_reg[6]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y3          FDRE (Setup_fdre_C_D)        0.031    15.048    draw_unit/rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -19.554    
  -------------------------------------------------------------------
                         slack                                 -4.506    

Slack (VIOLATED) :        -4.477ns  (required time - arrival time)
  Source:                 calculateXY_unit/y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_unit/rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.483ns  (logic 6.946ns (47.959%)  route 7.537ns (52.041%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.571     5.092    calculateXY_unit/clk_IBUF_BUFG
    SLICE_X54Y6                                                       r  calculateXY_unit/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDSE (Prop_fdse_C_Q)         0.518     5.610 r  calculateXY_unit/y_reg[1]/Q
                         net (fo=26, routed)          0.690     6.300    calculateXY_unit/O7[1]
    SLICE_X54Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.424 r  calculateXY_unit/addr_i_38/O
                         net (fo=1, routed)           0.000     6.424    calculateXY_unit/n_2_addr_i_38
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.957 r  calculateXY_unit/addr_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.957    calculateXY_unit/n_2_addr_i_4
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.074 r  calculateXY_unit/addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.074    calculateXY_unit/n_2_addr_i_3
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.191 r  calculateXY_unit/addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.191    calculateXY_unit/n_2_addr_i_2
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.430 r  calculateXY_unit/addr_i_1/O[2]
                         net (fo=1, routed)           0.663     8.093    draw_unit/calposition_bird0/A[15]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      4.018    12.111 r  draw_unit/calposition_bird0/addr/P[1]
                         net (fo=483, routed)         1.827    13.938    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X63Y6          LUT6 (Prop_lut6_I1_O)        0.124    14.062 f  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g10_b4/O
                         net (fo=1, routed)           0.827    14.889    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_g10_b4
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.013 f  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    15.013    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_spo[4]_INST_0_i_6
    SLICE_X63Y7          MUXF7 (Prop_muxf7_I0_O)      0.238    15.251 f  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.734    15.985    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_spo[4]_INST_0_i_2
    SLICE_X62Y4          LUT5 (Prop_lut5_I2_O)        0.298    16.283 f  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=2, routed)           1.418    17.700    draw_unit/bird_rgb2[4]
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.124    17.824 f  draw_unit/rgb_reg[5]_i_9/O
                         net (fo=1, routed)           0.432    18.256    draw_unit/n_2_rgb_reg[5]_i_9
    SLICE_X48Y3          LUT6 (Prop_lut6_I0_O)        0.124    18.380 f  draw_unit/rgb_reg[5]_i_3/O
                         net (fo=11, routed)          0.644    19.024    draw_unit/n_2_rgb_reg[5]_i_3
    SLICE_X50Y2          LUT4 (Prop_lut4_I1_O)        0.124    19.148 f  draw_unit/rgb_reg[3]_i_5/O
                         net (fo=1, routed)           0.303    19.452    draw_unit/n_2_rgb_reg[3]_i_5
    SLICE_X50Y3          LUT6 (Prop_lut6_I5_O)        0.124    19.576 r  draw_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    19.576    draw_unit/p_1_in[3]
    SLICE_X50Y3          FDRE                                         r  draw_unit/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.452    14.793    draw_unit/clk_IBUF_BUFG
    SLICE_X50Y3                                                       r  draw_unit/rgb_reg_reg[3]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y3          FDRE (Setup_fdre_C_D)        0.081    15.099    draw_unit/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -19.576    
  -------------------------------------------------------------------
                         slack                                 -4.477    

Slack (VIOLATED) :        -4.331ns  (required time - arrival time)
  Source:                 calculateXY_unit/y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_unit/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.339ns  (logic 6.946ns (48.441%)  route 7.393ns (51.559%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.571     5.092    calculateXY_unit/clk_IBUF_BUFG
    SLICE_X54Y6                                                       r  calculateXY_unit/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDSE (Prop_fdse_C_Q)         0.518     5.610 r  calculateXY_unit/y_reg[1]/Q
                         net (fo=26, routed)          0.690     6.300    calculateXY_unit/O7[1]
    SLICE_X54Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.424 r  calculateXY_unit/addr_i_38/O
                         net (fo=1, routed)           0.000     6.424    calculateXY_unit/n_2_addr_i_38
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.957 r  calculateXY_unit/addr_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.957    calculateXY_unit/n_2_addr_i_4
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.074 r  calculateXY_unit/addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.074    calculateXY_unit/n_2_addr_i_3
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.191 r  calculateXY_unit/addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.191    calculateXY_unit/n_2_addr_i_2
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.430 r  calculateXY_unit/addr_i_1/O[2]
                         net (fo=1, routed)           0.663     8.093    draw_unit/calposition_bird0/A[15]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      4.018    12.111 r  draw_unit/calposition_bird0/addr/P[1]
                         net (fo=483, routed)         1.827    13.938    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X63Y6          LUT6 (Prop_lut6_I1_O)        0.124    14.062 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g10_b4/O
                         net (fo=1, routed)           0.827    14.889    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_g10_b4
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.013 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    15.013    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_spo[4]_INST_0_i_6
    SLICE_X63Y7          MUXF7 (Prop_muxf7_I0_O)      0.238    15.251 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.734    15.985    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_spo[4]_INST_0_i_2
    SLICE_X62Y4          LUT5 (Prop_lut5_I2_O)        0.298    16.283 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=2, routed)           1.418    17.700    draw_unit/bird_rgb2[4]
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.124    17.824 r  draw_unit/rgb_reg[5]_i_9/O
                         net (fo=1, routed)           0.432    18.256    draw_unit/n_2_rgb_reg[5]_i_9
    SLICE_X48Y3          LUT6 (Prop_lut6_I0_O)        0.124    18.380 r  draw_unit/rgb_reg[5]_i_3/O
                         net (fo=11, routed)          0.500    18.880    draw_unit/n_2_rgb_reg[5]_i_3
    SLICE_X50Y3          LUT6 (Prop_lut6_I4_O)        0.124    19.004 f  draw_unit/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.303    19.307    status_unit/I81
    SLICE_X50Y2          LUT3 (Prop_lut3_I2_O)        0.124    19.431 r  status_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    19.431    draw_unit/I14
    SLICE_X50Y2          FDRE                                         r  draw_unit/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.453    14.794    draw_unit/clk_IBUF_BUFG
    SLICE_X50Y2                                                       r  draw_unit/rgb_reg_reg[2]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X50Y2          FDRE (Setup_fdre_C_D)        0.081    15.100    draw_unit/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -19.431    
  -------------------------------------------------------------------
                         slack                                 -4.331    

Slack (VIOLATED) :        -4.262ns  (required time - arrival time)
  Source:                 calculateXY_unit/y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_unit/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.219ns  (logic 6.946ns (48.852%)  route 7.273ns (51.148%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.571     5.092    calculateXY_unit/clk_IBUF_BUFG
    SLICE_X54Y6                                                       r  calculateXY_unit/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDSE (Prop_fdse_C_Q)         0.518     5.610 r  calculateXY_unit/y_reg[1]/Q
                         net (fo=26, routed)          0.690     6.300    calculateXY_unit/O7[1]
    SLICE_X54Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.424 r  calculateXY_unit/addr_i_38/O
                         net (fo=1, routed)           0.000     6.424    calculateXY_unit/n_2_addr_i_38
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.957 r  calculateXY_unit/addr_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.957    calculateXY_unit/n_2_addr_i_4
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.074 r  calculateXY_unit/addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.074    calculateXY_unit/n_2_addr_i_3
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.191 r  calculateXY_unit/addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.191    calculateXY_unit/n_2_addr_i_2
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.430 r  calculateXY_unit/addr_i_1/O[2]
                         net (fo=1, routed)           0.663     8.093    draw_unit/calposition_bird0/A[15]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      4.018    12.111 r  draw_unit/calposition_bird0/addr/P[1]
                         net (fo=483, routed)         1.827    13.938    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X63Y6          LUT6 (Prop_lut6_I1_O)        0.124    14.062 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g10_b4/O
                         net (fo=1, routed)           0.827    14.889    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_g10_b4
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.013 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    15.013    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_spo[4]_INST_0_i_6
    SLICE_X63Y7          MUXF7 (Prop_muxf7_I0_O)      0.238    15.251 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.734    15.985    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_spo[4]_INST_0_i_2
    SLICE_X62Y4          LUT5 (Prop_lut5_I2_O)        0.298    16.283 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=2, routed)           1.418    17.700    draw_unit/bird_rgb2[4]
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.124    17.824 r  draw_unit/rgb_reg[5]_i_9/O
                         net (fo=1, routed)           0.432    18.256    draw_unit/n_2_rgb_reg[5]_i_9
    SLICE_X48Y3          LUT6 (Prop_lut6_I0_O)        0.124    18.380 r  draw_unit/rgb_reg[5]_i_3/O
                         net (fo=11, routed)          0.529    18.909    draw_unit/n_2_rgb_reg[5]_i_3
    SLICE_X49Y3          LUT4 (Prop_lut4_I1_O)        0.124    19.033 r  draw_unit/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.154    19.187    draw_unit/n_2_rgb_reg[1]_i_2
    SLICE_X49Y3          LUT6 (Prop_lut6_I1_O)        0.124    19.311 r  draw_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    19.311    draw_unit/n_2_rgb_reg[1]_i_1
    SLICE_X49Y3          FDRE                                         r  draw_unit/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.451    14.792    draw_unit/clk_IBUF_BUFG
    SLICE_X49Y3                                                       r  draw_unit/rgb_reg_reg[1]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X49Y3          FDRE (Setup_fdre_C_D)        0.032    15.049    draw_unit/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -19.311    
  -------------------------------------------------------------------
                         slack                                 -4.262    

Slack (VIOLATED) :        -4.247ns  (required time - arrival time)
  Source:                 calculateXY_unit/y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_unit/rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.204ns  (logic 6.946ns (48.903%)  route 7.258ns (51.097%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.571     5.092    calculateXY_unit/clk_IBUF_BUFG
    SLICE_X54Y6                                                       r  calculateXY_unit/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDSE (Prop_fdse_C_Q)         0.518     5.610 r  calculateXY_unit/y_reg[1]/Q
                         net (fo=26, routed)          0.690     6.300    calculateXY_unit/O7[1]
    SLICE_X54Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.424 r  calculateXY_unit/addr_i_38/O
                         net (fo=1, routed)           0.000     6.424    calculateXY_unit/n_2_addr_i_38
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.957 r  calculateXY_unit/addr_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.957    calculateXY_unit/n_2_addr_i_4
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.074 r  calculateXY_unit/addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.074    calculateXY_unit/n_2_addr_i_3
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.191 r  calculateXY_unit/addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.191    calculateXY_unit/n_2_addr_i_2
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.430 r  calculateXY_unit/addr_i_1/O[2]
                         net (fo=1, routed)           0.663     8.093    draw_unit/calposition_bird0/A[15]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      4.018    12.111 r  draw_unit/calposition_bird0/addr/P[1]
                         net (fo=483, routed)         1.827    13.938    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X63Y6          LUT6 (Prop_lut6_I1_O)        0.124    14.062 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g10_b4/O
                         net (fo=1, routed)           0.827    14.889    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_g10_b4
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.013 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    15.013    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_spo[4]_INST_0_i_6
    SLICE_X63Y7          MUXF7 (Prop_muxf7_I0_O)      0.238    15.251 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.734    15.985    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_spo[4]_INST_0_i_2
    SLICE_X62Y4          LUT5 (Prop_lut5_I2_O)        0.298    16.283 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=2, routed)           1.418    17.700    draw_unit/bird_rgb2[4]
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.124    17.824 r  draw_unit/rgb_reg[5]_i_9/O
                         net (fo=1, routed)           0.432    18.256    draw_unit/n_2_rgb_reg[5]_i_9
    SLICE_X48Y3          LUT6 (Prop_lut6_I0_O)        0.124    18.380 r  draw_unit/rgb_reg[5]_i_3/O
                         net (fo=11, routed)          0.517    18.897    draw_unit/n_2_rgb_reg[5]_i_3
    SLICE_X49Y2          LUT6 (Prop_lut6_I5_O)        0.124    19.021 r  draw_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.151    19.172    draw_unit/n_2_rgb_reg[7]_i_2
    SLICE_X49Y2          LUT2 (Prop_lut2_I0_O)        0.124    19.296 r  draw_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    19.296    draw_unit/p_1_in[7]
    SLICE_X49Y2          FDRE                                         r  draw_unit/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.452    14.793    draw_unit/clk_IBUF_BUFG
    SLICE_X49Y2                                                       r  draw_unit/rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X49Y2          FDRE (Setup_fdre_C_D)        0.031    15.049    draw_unit/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -19.296    
  -------------------------------------------------------------------
                         slack                                 -4.247    

Slack (VIOLATED) :        -3.977ns  (required time - arrival time)
  Source:                 calculateXY_unit/y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_unit/rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.932ns  (logic 6.822ns (48.967%)  route 7.110ns (51.033%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.571     5.092    calculateXY_unit/clk_IBUF_BUFG
    SLICE_X54Y6                                                       r  calculateXY_unit/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDSE (Prop_fdse_C_Q)         0.518     5.610 r  calculateXY_unit/y_reg[1]/Q
                         net (fo=26, routed)          0.690     6.300    calculateXY_unit/O7[1]
    SLICE_X54Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.424 r  calculateXY_unit/addr_i_38/O
                         net (fo=1, routed)           0.000     6.424    calculateXY_unit/n_2_addr_i_38
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.957 r  calculateXY_unit/addr_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.957    calculateXY_unit/n_2_addr_i_4
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.074 r  calculateXY_unit/addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.074    calculateXY_unit/n_2_addr_i_3
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.191 r  calculateXY_unit/addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.191    calculateXY_unit/n_2_addr_i_2
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.430 r  calculateXY_unit/addr_i_1/O[2]
                         net (fo=1, routed)           0.663     8.093    draw_unit/calposition_bird0/A[15]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      4.018    12.111 r  draw_unit/calposition_bird0/addr/P[1]
                         net (fo=483, routed)         1.827    13.938    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X63Y6          LUT6 (Prop_lut6_I1_O)        0.124    14.062 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g10_b4/O
                         net (fo=1, routed)           0.827    14.889    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_g10_b4
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.013 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    15.013    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_spo[4]_INST_0_i_6
    SLICE_X63Y7          MUXF7 (Prop_muxf7_I0_O)      0.238    15.251 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.734    15.985    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_spo[4]_INST_0_i_2
    SLICE_X62Y4          LUT5 (Prop_lut5_I2_O)        0.298    16.283 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=2, routed)           1.418    17.700    draw_unit/bird_rgb2[4]
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.124    17.824 r  draw_unit/rgb_reg[5]_i_9/O
                         net (fo=1, routed)           0.432    18.256    draw_unit/n_2_rgb_reg[5]_i_9
    SLICE_X48Y3          LUT6 (Prop_lut6_I0_O)        0.124    18.380 r  draw_unit/rgb_reg[5]_i_3/O
                         net (fo=11, routed)          0.520    18.900    draw_unit/n_2_rgb_reg[5]_i_3
    SLICE_X51Y3          LUT6 (Prop_lut6_I3_O)        0.124    19.024 r  draw_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    19.024    draw_unit/n_2_rgb_reg[5]_i_1
    SLICE_X51Y3          FDRE                                         r  draw_unit/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.452    14.793    draw_unit/clk_IBUF_BUFG
    SLICE_X51Y3                                                       r  draw_unit/rgb_reg_reg[5]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X51Y3          FDRE (Setup_fdre_C_D)        0.029    15.047    draw_unit/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -19.024    
  -------------------------------------------------------------------
                         slack                                 -3.977    

Slack (VIOLATED) :        -3.794ns  (required time - arrival time)
  Source:                 calculateXY_unit/y_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_unit/rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.799ns  (logic 6.822ns (49.439%)  route 6.977ns (50.561%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.571     5.092    calculateXY_unit/clk_IBUF_BUFG
    SLICE_X54Y6                                                       r  calculateXY_unit/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDSE (Prop_fdse_C_Q)         0.518     5.610 r  calculateXY_unit/y_reg[1]/Q
                         net (fo=26, routed)          0.690     6.300    calculateXY_unit/O7[1]
    SLICE_X54Y6          LUT4 (Prop_lut4_I0_O)        0.124     6.424 r  calculateXY_unit/addr_i_38/O
                         net (fo=1, routed)           0.000     6.424    calculateXY_unit/n_2_addr_i_38
    SLICE_X54Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.957 r  calculateXY_unit/addr_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.957    calculateXY_unit/n_2_addr_i_4
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.074 r  calculateXY_unit/addr_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.074    calculateXY_unit/n_2_addr_i_3
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.191 r  calculateXY_unit/addr_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.191    calculateXY_unit/n_2_addr_i_2
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.430 r  calculateXY_unit/addr_i_1/O[2]
                         net (fo=1, routed)           0.663     8.093    draw_unit/calposition_bird0/A[15]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_P[1])
                                                      4.018    12.111 r  draw_unit/calposition_bird0/addr/P[1]
                         net (fo=483, routed)         1.827    13.938    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X63Y6          LUT6 (Prop_lut6_I1_O)        0.124    14.062 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/g10_b4/O
                         net (fo=1, routed)           0.827    14.889    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_g10_b4
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    15.013 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    15.013    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_spo[4]_INST_0_i_6
    SLICE_X63Y7          MUXF7 (Prop_muxf7_I0_O)      0.238    15.251 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.734    15.985    draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/n_2_spo[4]_INST_0_i_2
    SLICE_X62Y4          LUT5 (Prop_lut5_I2_O)        0.298    16.283 r  draw_unit/bird_unit2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=2, routed)           1.418    17.700    draw_unit/bird_rgb2[4]
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.124    17.824 r  draw_unit/rgb_reg[5]_i_9/O
                         net (fo=1, routed)           0.432    18.256    draw_unit/n_2_rgb_reg[5]_i_9
    SLICE_X48Y3          LUT6 (Prop_lut6_I0_O)        0.124    18.380 r  draw_unit/rgb_reg[5]_i_3/O
                         net (fo=11, routed)          0.387    18.767    draw_unit/n_2_rgb_reg[5]_i_3
    SLICE_X50Y4          LUT6 (Prop_lut6_I3_O)        0.124    18.891 r  draw_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    18.891    draw_unit/n_2_rgb_reg[4]_i_1
    SLICE_X50Y4          FDRE                                         r  draw_unit/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.452    14.793    draw_unit/clk_IBUF_BUFG
    SLICE_X50Y4                                                       r  draw_unit/rgb_reg_reg[4]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y4          FDRE (Setup_fdre_C_D)        0.079    15.097    draw_unit/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -18.891    
  -------------------------------------------------------------------
                         slack                                 -3.794    

Slack (VIOLATED) :        -2.023ns  (required time - arrival time)
  Source:                 calculateXY_unit/y_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_unit/addr_back_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.959ns  (logic 5.864ns (49.035%)  route 6.095ns (50.965%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.569     5.090    calculateXY_unit/clk_IBUF_BUFG
    SLICE_X55Y10                                                      r  calculateXY_unit/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDSE (Prop_fdse_C_Q)         0.456     5.546 r  calculateXY_unit/y_reg[2]/Q
                         net (fo=25, routed)          1.686     7.232    calculateXY_unit/O7[2]
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.906 r  calculateXY_unit/calposition_back1/addr0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.906    calculateXY_unit/n_2_calposition_back1/addr0_i_17
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.128 f  calculateXY_unit/calposition_back1/addr0_i_16/O[0]
                         net (fo=4, routed)           1.328     9.456    draw_unit/calposition_back1/addr2[4]
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.299     9.755 r  draw_unit/calposition_back1/addr0_i_15__0/O
                         net (fo=5, routed)           0.586    10.341    draw_unit/calposition_back1/n_2_addr0_i_15__0
    SLICE_X13Y5          LUT3 (Prop_lut3_I2_O)        0.124    10.465 r  draw_unit/calposition_back1/addr0_i_2/O
                         net (fo=4, routed)           0.728    11.192    draw_unit/calposition_back5/A[8]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841    15.033 r  draw_unit/calposition_back5/addr0/P[1]
                         net (fo=1, routed)           1.199    16.232    draw_unit/calposition_back1/I1[1]
    SLICE_X10Y4          LUT5 (Prop_lut5_I2_O)        0.124    16.356 f  draw_unit/calposition_back1/addr_back[1]_i_2/O
                         net (fo=1, routed)           0.569    16.925    draw_unit/calposition_back1/n_2_addr_back[1]_i_2
    SLICE_X10Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.049 r  draw_unit/calposition_back1/addr_back[1]_i_1/O
                         net (fo=1, routed)           0.000    17.049    draw_unit/n_23_calposition_back1
    SLICE_X10Y3          FDRE                                         r  draw_unit/addr_back_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.451    14.792    draw_unit/clk_IBUF_BUFG
    SLICE_X10Y3                                                       r  draw_unit/addr_back_reg[1]/C
                         clock pessimism              0.188    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X10Y3          FDRE (Setup_fdre_C_D)        0.081    15.026    draw_unit/addr_back_reg[1]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -17.049    
  -------------------------------------------------------------------
                         slack                                 -2.023    

Slack (VIOLATED) :        -1.781ns  (required time - arrival time)
  Source:                 calculateXY_unit/y_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_unit/addr_back_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.663ns  (logic 5.864ns (50.277%)  route 5.799ns (49.723%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.569     5.090    calculateXY_unit/clk_IBUF_BUFG
    SLICE_X55Y10                                                      r  calculateXY_unit/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDSE (Prop_fdse_C_Q)         0.456     5.546 r  calculateXY_unit/y_reg[2]/Q
                         net (fo=25, routed)          1.686     7.232    calculateXY_unit/O7[2]
    SLICE_X35Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.906 r  calculateXY_unit/calposition_back1/addr0_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.906    calculateXY_unit/n_2_calposition_back1/addr0_i_17
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.128 f  calculateXY_unit/calposition_back1/addr0_i_16/O[0]
                         net (fo=4, routed)           1.328     9.456    draw_unit/calposition_back1/addr2[4]
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.299     9.755 r  draw_unit/calposition_back1/addr0_i_15__0/O
                         net (fo=5, routed)           0.586    10.341    draw_unit/calposition_back1/n_2_addr0_i_15__0
    SLICE_X13Y5          LUT3 (Prop_lut3_I2_O)        0.124    10.465 r  draw_unit/calposition_back1/addr0_i_2/O
                         net (fo=4, routed)           0.728    11.192    draw_unit/calposition_back5/A[8]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841    15.033 r  draw_unit/calposition_back5/addr0/P[8]
                         net (fo=1, routed)           1.036    16.069    draw_unit/calposition_back1/I1[6]
    SLICE_X12Y5          LUT5 (Prop_lut5_I2_O)        0.124    16.193 f  draw_unit/calposition_back1/addr_back[8]_i_2/O
                         net (fo=1, routed)           0.436    16.630    draw_unit/calposition_back1/n_2_addr_back[8]_i_2
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.124    16.754 r  draw_unit/calposition_back1/addr_back[8]_i_1/O
                         net (fo=1, routed)           0.000    16.754    draw_unit/n_18_calposition_back1
    SLICE_X13Y4          FDRE                                         r  draw_unit/addr_back_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.450    14.791    draw_unit/clk_IBUF_BUFG
    SLICE_X13Y4                                                       r  draw_unit/addr_back_reg[8]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X13Y4          FDRE (Setup_fdre_C_D)        0.029    14.973    draw_unit/addr_back_reg[8]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -16.754    
  -------------------------------------------------------------------
                         slack                                 -1.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 status_unit/nowStatus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_unit/nowStatus_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.559     1.442    status_unit/clk_IBUF_BUFG
    SLICE_X53Y18                                                      r  status_unit/nowStatus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  status_unit/nowStatus_reg[1]/Q
                         net (fo=174, routed)         0.125     1.708    status_unit/O5[1]
    SLICE_X52Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.753 r  status_unit/nowStatus[0]_i_1/O
                         net (fo=1, routed)           0.000     1.753    status_unit/n_2_nowStatus[0]_i_1
    SLICE_X52Y18         FDRE                                         r  status_unit/nowStatus_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.828     1.955    status_unit/clk_IBUF_BUFG
    SLICE_X52Y18                                                      r  status_unit/nowStatus_reg[0]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.120     1.575    status_unit/nowStatus_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 status_unit/nowStatus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_unit/nowStatus_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.605%)  route 0.096ns (31.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.559     1.442    status_unit/clk_IBUF_BUFG
    SLICE_X52Y18                                                      r  status_unit/nowStatus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  status_unit/nowStatus_reg[0]/Q
                         net (fo=4, routed)           0.096     1.702    status_unit/O5[0]
    SLICE_X53Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.747 r  status_unit/nowStatus[1]_i_1/O
                         net (fo=1, routed)           0.000     1.747    status_unit/n_2_nowStatus[1]_i_1
    SLICE_X53Y18         FDRE                                         r  status_unit/nowStatus_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.828     1.955    status_unit/clk_IBUF_BUFG
    SLICE_X53Y18                                                      r  status_unit/nowStatus_reg[1]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X53Y18         FDRE (Hold_fdre_C_D)         0.091     1.546    status_unit/nowStatus_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 m0/code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/segment_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.560%)  route 0.155ns (45.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.468    m0/clk_IBUF_BUFG
    SLICE_X62Y22                                                      r  m0/code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  m0/code_reg[1]/Q
                         net (fo=7, routed)           0.155     1.764    m0/code[1]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.809 r  m0/segment[5]_i_1/O
                         net (fo=1, routed)           0.000     1.809    m0/n_2_segment[5]_i_1
    SLICE_X64Y21         FDRE                                         r  m0/segment_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.854     1.981    m0/clk_IBUF_BUFG
    SLICE_X64Y21                                                      r  m0/segment_reg[5]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.121     1.603    m0/segment_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 m0/code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/segment_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.019%)  route 0.167ns (46.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.468    m0/clk_IBUF_BUFG
    SLICE_X62Y22                                                      r  m0/code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  m0/code_reg[0]/Q
                         net (fo=7, routed)           0.167     1.777    m0/code[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.048     1.825 r  m0/segment[3]_i_1/O
                         net (fo=1, routed)           0.000     1.825    m0/n_2_segment[3]_i_1
    SLICE_X64Y21         FDRE                                         r  m0/segment_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.854     1.981    m0/clk_IBUF_BUFG
    SLICE_X64Y21                                                      r  m0/segment_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.131     1.613    m0/segment_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 m0/code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/segment_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.620%)  route 0.167ns (47.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.468    m0/clk_IBUF_BUFG
    SLICE_X62Y22                                                      r  m0/code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  m0/code_reg[0]/Q
                         net (fo=7, routed)           0.167     1.777    m0/code[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.822 r  m0/segment[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    m0/n_2_segment[2]_i_1
    SLICE_X64Y21         FDRE                                         r  m0/segment_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.854     1.981    m0/clk_IBUF_BUFG
    SLICE_X64Y21                                                      r  m0/segment_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.120     1.602    m0/segment_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 clkdiv_unit/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_unit/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.563     1.446    clkdiv_unit/clk_IBUF_BUFG
    SLICE_X46Y8                                                       r  clkdiv_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  clkdiv_unit/count_reg[0]/Q
                         net (fo=2, routed)           0.163     1.773    clkdiv_unit/n_2_count_reg[0]
    SLICE_X46Y8          LUT2 (Prop_lut2_I0_O)        0.043     1.816 r  clkdiv_unit/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.816    clkdiv_unit/n_2_count[1]_i_1
    SLICE_X46Y8          FDCE                                         r  clkdiv_unit/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.833     1.960    clkdiv_unit/clk_IBUF_BUFG
    SLICE_X46Y8                                                       r  clkdiv_unit/count_reg[1]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X46Y8          FDCE (Hold_fdce_C_D)         0.131     1.577    clkdiv_unit/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_unit/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_unit/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.563     1.446    clkdiv_unit/clk_IBUF_BUFG
    SLICE_X46Y8                                                       r  clkdiv_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDCE (Prop_fdce_C_Q)         0.164     1.610 f  clkdiv_unit/count_reg[0]/Q
                         net (fo=2, routed)           0.163     1.773    clkdiv_unit/n_2_count_reg[0]
    SLICE_X46Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.818 r  clkdiv_unit/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    clkdiv_unit/n_2_count[0]_i_1
    SLICE_X46Y8          FDCE                                         r  clkdiv_unit/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.833     1.960    clkdiv_unit/clk_IBUF_BUFG
    SLICE_X46Y8                                                       r  clkdiv_unit/count_reg[0]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X46Y8          FDCE (Hold_fdce_C_D)         0.120     1.566    clkdiv_unit/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 m0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.468    m0/clk_IBUF_BUFG
    SLICE_X60Y20                                                      r  m0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  m0/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.747    m0/n_2_count_reg[6]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  m0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    m0/n_7_count_reg[4]_i_1
    SLICE_X60Y20         FDRE                                         r  m0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     1.980    m0/clk_IBUF_BUFG
    SLICE_X60Y20                                                      r  m0/count_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.134     1.602    m0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 m0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.584     1.467    m0/clk_IBUF_BUFG
    SLICE_X60Y21                                                      r  m0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  m0/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.746    m0/n_2_count_reg[10]
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.856 r  m0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.856    m0/n_7_count_reg[8]_i_1
    SLICE_X60Y21         FDRE                                         r  m0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.852     1.979    m0/clk_IBUF_BUFG
    SLICE_X60Y21                                                      r  m0/count_reg[10]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.134     1.601    m0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 key3/m0/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key3/m0/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.556     1.439    key3/m0/clk_IBUF_BUFG
    SLICE_X12Y21                                                      r  key3/m0/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  key3/m0/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.718    key3/m0/n_2_cnt_reg[2]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  key3/m0/cnt_reg[0]_i_2__1/O[2]
                         net (fo=1, routed)           0.000     1.828    key3/m0/n_7_cnt_reg[0]_i_2__1
    SLICE_X12Y21         FDRE                                         r  key3/m0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.824     1.951    key3/m0/clk_IBUF_BUFG
    SLICE_X12Y21                                                      r  key3/m0/cnt_reg[2]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    key3/m0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin                           
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I          
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y42   button1/Baud/cnt_reg[0]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y43   button1/Baud/cnt_reg[10]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y43   button1/Baud/cnt_reg[11]/C    
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y43   button1/Baud/cnt_reg[1]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y42   button1/Baud/cnt_reg[2]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y42   button1/Baud/cnt_reg[3]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y42   button1/Baud/cnt_reg[4]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y43   button1/Baud/cnt_reg[5]/C     
Min Period        n/a     FDRE/C   n/a            1.000     10.000  9.000  SLICE_X35Y43   button1/Baud/cnt_reg[6]/C     
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X46Y10   calculateXY_unit/x_reg[1]/C   
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X46Y10   calculateXY_unit/x_reg[2]/C   
Low Pulse Width   Slow    FDSE/C   n/a            0.500     5.000   4.500  SLICE_X46Y10   calculateXY_unit/x_reg[4]/C   
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X47Y7    calculateXY_unit/x_reg[5]/C   
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X46Y8    clkdiv_unit/count_reg[0]/C    
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X46Y8    clkdiv_unit/count_reg[1]/C    
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X60Y19   m0/count_reg[0]/C             
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X60Y21   m0/count_reg[10]/C            
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X60Y21   m0/count_reg[11]/C            
Low Pulse Width   Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X60Y19   m0/count_reg[1]/C             
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X47Y6    calculateXY_unit/x_reg[0]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X47Y6    calculateXY_unit/x_reg[15]/C  
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X47Y6    calculateXY_unit/x_reg[3]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X47Y6    calculateXY_unit/x_reg[6]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X47Y6    calculateXY_unit/x_reg[7]/C   
High Pulse Width  Slow    FDSE/C   n/a            0.500     5.000   4.500  SLICE_X47Y6    calculateXY_unit/x_reg[8]/C   
High Pulse Width  Slow    FDSE/C   n/a            0.500     5.000   4.500  SLICE_X47Y6    calculateXY_unit/x_reg[9]/C   
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X28Y31   key2/m0/cnt_reg[10]/C         
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X28Y31   key2/m0/cnt_reg[11]/C         
High Pulse Width  Slow    FDRE/C   n/a            0.500     5.000   4.500  SLICE_X28Y32   key2/m0/cnt_reg[12]/C         



