

================================================================
== Vitis HLS Report for 'read_input_func'
================================================================
* Date:           Fri Jul 18 13:03:50 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.857 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4098|     4098|  40.980 us|  40.980 us|  4097|  4097|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3  |     4096|     4096|         2|          2|          4|  2048|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [cnn_layer.cpp:146]   --->   Operation 5 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_layer.cpp:145]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_layer.cpp:143]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv3_out, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten12"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln143 = store i4 0, i4 %i" [cnn_layer.cpp:143]   --->   Operation 12 'store' 'store_ln143' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln145 = store i4 0, i4 %j" [cnn_layer.cpp:145]   --->   Operation 14 'store' 'store_ln145' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%store_ln146 = store i6 0, i6 %c" [cnn_layer.cpp:146]   --->   Operation 15 'store' 'store_ln146' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln143 = br void %for.inc" [cnn_layer.cpp:143]   --->   Operation 16 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i12 %indvar_flatten12" [cnn_layer.cpp:143]   --->   Operation 17 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.54ns)   --->   "%icmp_ln143 = icmp_eq  i12 %indvar_flatten12_load, i12 2048" [cnn_layer.cpp:143]   --->   Operation 18 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.54ns)   --->   "%add_ln143_2 = add i12 %indvar_flatten12_load, i12 1" [cnn_layer.cpp:143]   --->   Operation 19 'add' 'add_ln143_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %for.inc17, void %for.end19" [cnn_layer.cpp:143]   --->   Operation 20 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln143 = store i12 %add_ln143_2, i12 %indvar_flatten12" [cnn_layer.cpp:143]   --->   Operation 21 'store' 'store_ln143' <Predicate = (!icmp_ln143)> <Delay = 1.29>
ST_1 : Operation 56 [1/1] (1.29ns)   --->   "%ret_ln152 = ret" [cnn_layer.cpp:152]   --->   Operation 56 'ret' 'ret_ln152' <Predicate = (icmp_ln143)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 6.85>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%c_load = load i6 %c" [cnn_layer.cpp:146]   --->   Operation 22 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [cnn_layer.cpp:143]   --->   Operation 23 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [cnn_layer.cpp:145]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [cnn_layer.cpp:143]   --->   Operation 25 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.99ns)   --->   "%add_ln143 = add i4 %i_load, i4 1" [cnn_layer.cpp:143]   --->   Operation 26 'add' 'add_ln143' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.41ns)   --->   "%icmp_ln145 = icmp_eq  i10 %indvar_flatten_load, i10 256" [cnn_layer.cpp:145]   --->   Operation 29 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.83ns)   --->   "%select_ln143 = select i1 %icmp_ln145, i4 0, i4 %j_load" [cnn_layer.cpp:143]   --->   Operation 30 'select' 'select_ln143' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln143)   --->   "%xor_ln143 = xor i1 %icmp_ln145, i1 1" [cnn_layer.cpp:143]   --->   Operation 31 'xor' 'xor_ln143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.28ns)   --->   "%icmp_ln146 = icmp_eq  i6 %c_load, i6 32" [cnn_layer.cpp:146]   --->   Operation 32 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln143 = and i1 %icmp_ln146, i1 %xor_ln143" [cnn_layer.cpp:143]   --->   Operation 33 'and' 'and_ln143' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.83ns)   --->   "%select_ln143_2 = select i1 %icmp_ln145, i4 %add_ln143, i4 %i_load" [cnn_layer.cpp:143]   --->   Operation 34 'select' 'select_ln143_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.99ns)   --->   "%add_ln145 = add i4 %select_ln143, i4 1" [cnn_layer.cpp:145]   --->   Operation 35 'add' 'add_ln145' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node c_mid2)   --->   "%empty = or i1 %and_ln143, i1 %icmp_ln145" [cnn_layer.cpp:143]   --->   Operation 36 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%c_mid2 = select i1 %empty, i6 0, i6 %c_load" [cnn_layer.cpp:143]   --->   Operation 37 'select' 'c_mid2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.83ns)   --->   "%select_ln145 = select i1 %and_ln143, i4 %add_ln145, i4 %select_ln143" [cnn_layer.cpp:145]   --->   Operation 38 'select' 'select_ln145' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i4 %select_ln143_2" [cnn_layer.cpp:148]   --->   Operation 39 'trunc' 'trunc_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln148_3 = trunc i4 %select_ln145" [cnn_layer.cpp:148]   --->   Operation 40 'trunc' 'trunc_ln148_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln147 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:147]   --->   Operation 41 'specpipeline' 'specpipeline_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] ( I:3.41ns O:3.41ns )   --->   "%conv3_out_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %conv3_out" [cnn_layer.cpp:148]   --->   Operation 42 'read' 'conv3_out_read' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2048> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln148_4 = trunc i6 %c_mid2" [cnn_layer.cpp:148]   --->   Operation 43 'trunc' 'trunc_ln148_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i3.i3, i5 %trunc_ln148_4, i3 %trunc_ln148, i3 %trunc_ln148_3" [cnn_layer.cpp:148]   --->   Operation 44 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i11 %tmp_5" [cnn_layer.cpp:148]   --->   Operation 45 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%input_buf_addr = getelementptr i16 %input_buf, i32 0, i32 %zext_ln148" [cnn_layer.cpp:148]   --->   Operation 46 'getelementptr' 'input_buf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] ( I:2.77ns O:2.77ns )   --->   "%store_ln148 = store i16 %conv3_out_read, i11 %input_buf_addr" [cnn_layer.cpp:148]   --->   Operation 47 'store' 'store_ln148' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 48 [1/1] (1.28ns)   --->   "%add_ln146 = add i6 %c_mid2, i6 1" [cnn_layer.cpp:146]   --->   Operation 48 'add' 'add_ln146' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.41ns)   --->   "%add_ln145_2 = add i10 %indvar_flatten_load, i10 1" [cnn_layer.cpp:145]   --->   Operation 49 'add' 'add_ln145_2' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.99ns)   --->   "%select_ln145_2 = select i1 %icmp_ln145, i10 1, i10 %add_ln145_2" [cnn_layer.cpp:145]   --->   Operation 50 'select' 'select_ln145_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln143 = store i4 %select_ln143_2, i4 %i" [cnn_layer.cpp:143]   --->   Operation 51 'store' 'store_ln143' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln145 = store i10 %select_ln145_2, i10 %indvar_flatten" [cnn_layer.cpp:145]   --->   Operation 52 'store' 'store_ln145' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln145 = store i4 %select_ln145, i4 %j" [cnn_layer.cpp:145]   --->   Operation 53 'store' 'store_ln145' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln146 = store i6 %add_ln146, i6 %c" [cnn_layer.cpp:146]   --->   Operation 54 'store' 'store_ln146' <Predicate = true> <Delay = 1.29>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.inc" [cnn_layer.cpp:146]   --->   Operation 55 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.142ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten12' [9]  (1.298 ns)
	'load' operation 12 bit ('indvar_flatten12_load', cnn_layer.cpp:143) on local variable 'indvar_flatten12' [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln143', cnn_layer.cpp:143) [17]  (1.546 ns)
	'store' operation 0 bit ('store_ln143', cnn_layer.cpp:143) of variable 'add_ln143_2', cnn_layer.cpp:143 on local variable 'indvar_flatten12' [50]  (1.298 ns)

 <State 2>: 6.857ns
The critical path consists of the following:
	'load' operation 10 bit ('indvar_flatten_load', cnn_layer.cpp:145) on local variable 'indvar_flatten' [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln145', cnn_layer.cpp:145) [28]  (1.417 ns)
	'select' operation 4 bit ('select_ln143', cnn_layer.cpp:143) [29]  (0.836 ns)
	'add' operation 4 bit ('add_ln145', cnn_layer.cpp:145) [34]  (0.997 ns)
	'select' operation 4 bit ('select_ln145', cnn_layer.cpp:145) [37]  (0.836 ns)
	'getelementptr' operation 11 bit ('input_buf_addr', cnn_layer.cpp:148) [45]  (0.000 ns)
	'store' operation 0 bit ('store_ln148', cnn_layer.cpp:148) of variable 'conv3_out_read', cnn_layer.cpp:148 on array 'input_buf' [46]  (2.771 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
