$comment
	File created using the following command:
		vcd file main.msim.vcd -direction
$end
$date
	Tue Jun 04 02:18:42 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module main_vhd_vec_tst $end
$var wire 1 ! CLK $end
$var wire 1 " q [7] $end
$var wire 1 # q [6] $end
$var wire 1 $ q [5] $end
$var wire 1 % q [4] $end
$var wire 1 & q [3] $end
$var wire 1 ' q [2] $end
$var wire 1 ( q [1] $end
$var wire 1 ) q [0] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var wire 1 - devoe $end
$var wire 1 . devclrn $end
$var wire 1 / devpor $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_devclrn $end
$var wire 1 2 ww_devpor $end
$var wire 1 3 ww_q [7] $end
$var wire 1 4 ww_q [6] $end
$var wire 1 5 ww_q [5] $end
$var wire 1 6 ww_q [4] $end
$var wire 1 7 ww_q [3] $end
$var wire 1 8 ww_q [2] $end
$var wire 1 9 ww_q [1] $end
$var wire 1 : ww_q [0] $end
$var wire 1 ; ww_CLK $end
$var wire 1 < \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 = \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 > \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 ? \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 @ \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 A \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 B \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 C \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 D \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 E \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 F \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 G \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 H \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 I \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 J \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 K \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 L \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 M \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 N \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 O \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 P \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 Q \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 R \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 S \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 T \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 U \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 V \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 W \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 X \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 Y \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 Z \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 [ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 \ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 ] \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 ^ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 _ \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 ` \CLK~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 a \CLK~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 b \CLK~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 c \CLK~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 d \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 e \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 f \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 g \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 h \q[7]~output_o\ $end
$var wire 1 i \q[6]~output_o\ $end
$var wire 1 j \q[5]~output_o\ $end
$var wire 1 k \q[4]~output_o\ $end
$var wire 1 l \q[3]~output_o\ $end
$var wire 1 m \q[2]~output_o\ $end
$var wire 1 n \q[1]~output_o\ $end
$var wire 1 o \q[0]~output_o\ $end
$var wire 1 p \CLK~input_o\ $end
$var wire 1 q \CLK~inputclkctrl_outclk\ $end
$var wire 1 r \inst|count[0]~8_combout\ $end
$var wire 1 s \inst|add|add1|add4|S~combout\ $end
$var wire 1 t \inst|count~2_combout\ $end
$var wire 1 u \inst|add|add2|add1|S~combout\ $end
$var wire 1 v \inst|count~3_combout\ $end
$var wire 1 w \inst|add|add2|add2|S~combout\ $end
$var wire 1 x \inst|count~4_combout\ $end
$var wire 1 y \inst|Equal0~1_combout\ $end
$var wire 1 z \inst|count~5_combout\ $end
$var wire 1 { \inst|add|add1|add3|S~combout\ $end
$var wire 1 | \inst|count~1_combout\ $end
$var wire 1 } \inst|Equal0~0_combout\ $end
$var wire 1 ~ \inst|count~6_combout\ $end
$var wire 1 !! \inst|count~7_combout\ $end
$var wire 1 "! \inst|add|add1|add2|S~combout\ $end
$var wire 1 #! \inst|count~0_combout\ $end
$var wire 1 $! \inst4|altsyncram_component|auto_generated|q_a\ [7] $end
$var wire 1 %! \inst4|altsyncram_component|auto_generated|q_a\ [6] $end
$var wire 1 &! \inst4|altsyncram_component|auto_generated|q_a\ [5] $end
$var wire 1 '! \inst4|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 (! \inst4|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 )! \inst4|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 *! \inst4|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 +! \inst4|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 ,! \inst|count\ [7] $end
$var wire 1 -! \inst|count\ [6] $end
$var wire 1 .! \inst|count\ [5] $end
$var wire 1 /! \inst|count\ [4] $end
$var wire 1 0! \inst|count\ [3] $end
$var wire 1 1! \inst|count\ [2] $end
$var wire 1 2! \inst|count\ [1] $end
$var wire 1 3! \inst|count\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0*
1+
x,
1-
1.
1/
10
11
12
0;
0d
ze
zf
zg
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
1r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
1~
0!!
0"!
0#!
03
04
05
06
07
08
09
0:
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
1`
1a
1b
0c
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0"
0#
0$
0%
0&
0'
0(
0)
0<
0=
0>
0?
0@
0A
0B
0C
$end
#10000
1!
1;
1p
1c
1q
13!
1C
0r
1"!
1#!
#10500
1U
1T
1S
1R
1Q
1P
1O
1N
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1$!
1h
1i
1j
1k
1l
1m
1n
1o
13
14
15
16
17
18
19
1:
1)
1(
1'
1&
1%
1$
1#
1"
#20000
0!
0;
0p
0c
0q
#30000
1!
1;
1p
1c
1q
03!
12!
0C
1B
1r
#30500
0U
0+!
0o
0:
0)
#40000
0!
0;
0p
0c
0q
#50000
1!
1;
1p
1c
1q
13!
1C
0r
1{
0"!
0#!
1|
#50500
1U
0T
1+!
0*!
0n
1o
09
1:
1)
0(
#60000
0!
0;
0p
0c
0q
#70000
1!
1;
1p
1c
1q
03!
11!
02!
0C
0B
1A
1r
#70500
0U
0+!
0o
0:
0)
#80000
0!
0;
0p
0c
0q
#90000
1!
1;
1p
1c
1q
13!
1C
0r
1"!
1#!
#90500
1U
1T
0S
1+!
1*!
0)!
0m
1n
1o
08
19
1:
1)
1(
0'
#100000
0!
0;
0p
0c
0q
#110000
1!
1;
1p
1c
1q
03!
12!
0C
1B
1r
#110500
0U
0+!
0o
0:
0)
#120000
0!
0;
0p
0c
0q
#130000
1!
1;
1p
1c
1q
13!
1C
0r
1s
0{
1}
0"!
0#!
0|
1t
#130500
1U
0T
1+!
0*!
0n
1o
09
1:
1)
0(
#140000
0!
0;
0p
0c
0q
#150000
1!
1;
1p
1c
1q
03!
10!
01!
02!
0C
0B
0A
1@
1u
1r
0}
0u
1v
0v
#150500
0U
0+!
0o
0:
0)
#160000
0!
0;
0p
0c
0q
#170000
1!
1;
1p
1c
1q
13!
1C
0r
1"!
1#!
#170500
1U
1T
1S
0R
1+!
1*!
1)!
0(!
0l
1m
1n
1o
07
18
19
1:
1)
1(
1'
0&
#180000
0!
0;
0p
0c
0q
#190000
1!
1;
1p
1c
1q
03!
12!
0C
1B
1r
#190500
0U
0+!
0o
0:
0)
#200000
0!
0;
0p
0c
0q
#210000
1!
1;
1p
1c
1q
13!
1C
0r
1{
0"!
0#!
1|
#210500
1U
0T
1+!
0*!
0n
1o
09
1:
1)
0(
#220000
0!
0;
0p
0c
0q
#230000
1!
1;
1p
1c
1q
03!
11!
02!
0C
0B
1A
1r
#230500
0U
0+!
0o
0:
0)
#240000
0!
0;
0p
0c
0q
#250000
1!
1;
1p
1c
1q
13!
1C
0r
1"!
1#!
#250500
1U
1T
0S
1+!
1*!
0)!
0m
1n
1o
08
19
1:
1)
1(
0'
#260000
0!
0;
0p
0c
0q
#270000
1!
1;
1p
1c
1q
03!
12!
0C
1B
1r
#270500
0U
0+!
0o
0:
0)
#280000
0!
0;
0p
0c
0q
#290000
1!
1;
1p
1c
1q
13!
1C
0r
0s
0{
1}
0"!
0#!
1u
0|
0t
1v
#290500
1U
0T
1+!
0*!
0n
1o
09
1:
1)
0(
#300000
0!
0;
0p
0c
0q
#310000
1!
1;
1p
1c
1q
03!
00!
1/!
01!
02!
0C
0B
0A
0@
1?
1r
0}
#310500
0U
0+!
0o
0:
0)
#320000
0!
0;
0p
0c
0q
#330000
1!
1;
1p
1c
1q
13!
1C
0r
1"!
1#!
#330500
1U
1T
1S
1R
0Q
1+!
1*!
1)!
1(!
0'!
0k
1l
1m
1n
1o
06
17
18
19
1:
1)
1(
1'
1&
0%
#340000
0!
0;
0p
0c
0q
#350000
1!
1;
1p
1c
1q
03!
12!
0C
1B
1r
#350500
0U
0+!
0o
0:
0)
#360000
0!
0;
0p
0c
0q
#370000
1!
1;
1p
1c
1q
13!
1C
0r
1{
0"!
0#!
1|
#370500
1U
0T
1+!
0*!
0n
1o
09
1:
1)
0(
#380000
0!
0;
0p
0c
0q
#390000
1!
1;
1p
1c
1q
03!
11!
02!
0C
0B
1A
1r
#390500
0U
0+!
0o
0:
0)
#400000
0!
0;
0p
0c
0q
#410000
1!
1;
1p
1c
1q
13!
1C
0r
1"!
1#!
#410500
1U
1T
0S
1+!
1*!
0)!
0m
1n
1o
08
19
1:
1)
1(
0'
#420000
0!
0;
0p
0c
0q
#430000
1!
1;
1p
1c
1q
03!
12!
0C
1B
1r
#430500
0U
0+!
0o
0:
0)
#440000
0!
0;
0p
0c
0q
#450000
1!
1;
1p
1c
1q
13!
1C
0r
1s
0{
1}
0"!
0#!
0|
1t
#450500
1U
0T
1+!
0*!
0n
1o
09
1:
1)
0(
#460000
0!
0;
0p
0c
0q
#470000
1!
1;
1p
1c
1q
03!
10!
01!
02!
0C
0B
0A
1@
0u
1w
1r
0}
1u
0w
1x
0v
0x
1v
#470500
0U
0+!
0o
0:
0)
#480000
0!
0;
0p
0c
0q
#490000
1!
1;
1p
1c
1q
13!
1C
0r
1"!
1#!
#490500
1U
1T
1S
0R
1+!
1*!
1)!
0(!
0l
1m
1n
1o
07
18
19
1:
1)
1(
1'
0&
#500000
0!
0;
0p
0c
0q
#510000
1!
1;
1p
1c
1q
03!
12!
0C
1B
1r
#510500
0U
0+!
0o
0:
0)
#520000
0!
0;
0p
0c
0q
#530000
1!
1;
1p
1c
1q
13!
1C
0r
1{
0"!
0#!
1|
#530500
1U
0T
1+!
0*!
0n
1o
09
1:
1)
0(
#540000
0!
0;
0p
0c
0q
#550000
1!
1;
1p
1c
1q
03!
11!
02!
0C
0B
1A
1r
#550500
0U
0+!
0o
0:
0)
#560000
0!
0;
0p
0c
0q
#570000
1!
1;
1p
1c
1q
13!
1C
0r
1"!
1#!
#570500
1U
1T
0S
1+!
1*!
0)!
0m
1n
1o
08
19
1:
1)
1(
0'
#580000
0!
0;
0p
0c
0q
#590000
1!
1;
1p
1c
1q
03!
12!
0C
1B
1r
#590500
0U
0+!
0o
0:
0)
#600000
0!
0;
0p
0c
0q
#610000
1!
1;
1p
1c
1q
13!
1C
0r
0s
0{
1}
0"!
0#!
0u
1w
0|
0t
1x
0v
#610500
1U
0T
1+!
0*!
0n
1o
09
1:
1)
0(
#620000
0!
0;
0p
0c
0q
#630000
1!
1;
1p
1c
1q
03!
00!
0/!
1.!
01!
02!
0C
0B
0A
0@
0?
1>
1r
0}
#630500
0U
0+!
0o
0:
0)
#640000
0!
0;
0p
0c
0q
#650000
1!
1;
1p
1c
1q
13!
1C
0r
1"!
1#!
#650500
1U
1T
1S
1R
1Q
0P
1+!
1*!
1)!
1(!
1'!
0&!
0j
1k
1l
1m
1n
1o
05
16
17
18
19
1:
1)
1(
1'
1&
1%
0$
#660000
0!
0;
0p
0c
0q
#670000
1!
1;
1p
1c
1q
03!
12!
0C
1B
1r
#670500
0U
0+!
0o
0:
0)
#680000
0!
0;
0p
0c
0q
#690000
1!
1;
1p
1c
1q
13!
1C
0r
1{
0"!
0#!
1|
#690500
1U
0T
1+!
0*!
0n
1o
09
1:
1)
0(
#700000
0!
0;
0p
0c
0q
#710000
1!
1;
1p
1c
1q
03!
11!
02!
0C
0B
1A
1r
#710500
0U
0+!
0o
0:
0)
#720000
0!
0;
0p
0c
0q
#730000
1!
1;
1p
1c
1q
13!
1C
0r
1"!
1#!
#730500
1U
1T
0S
1+!
1*!
0)!
0m
1n
1o
08
19
1:
1)
1(
0'
#740000
0!
0;
0p
0c
0q
#750000
1!
1;
1p
1c
1q
03!
12!
0C
1B
1r
#750500
0U
0+!
0o
0:
0)
#760000
0!
0;
0p
0c
0q
#770000
1!
1;
1p
1c
1q
13!
1C
0r
1s
0{
1}
0"!
0#!
0|
1t
#770500
1U
0T
1+!
0*!
0n
1o
09
1:
1)
0(
#780000
0!
0;
0p
0c
0q
#790000
1!
1;
1p
1c
1q
03!
10!
01!
02!
0C
0B
0A
1@
1u
1r
0}
0u
1v
0v
#790500
0U
0+!
0o
0:
0)
#800000
0!
0;
0p
0c
0q
#810000
1!
1;
1p
1c
1q
13!
1C
0r
1"!
1#!
#810500
1U
1T
1S
0R
1+!
1*!
1)!
0(!
0l
1m
1n
1o
07
18
19
1:
1)
1(
1'
0&
#820000
0!
0;
0p
0c
0q
#830000
1!
1;
1p
1c
1q
03!
12!
0C
1B
1r
#830500
0U
0+!
0o
0:
0)
#840000
0!
0;
0p
0c
0q
#850000
1!
1;
1p
1c
1q
13!
1C
0r
1{
0"!
0#!
1|
#850500
1U
0T
1+!
0*!
0n
1o
09
1:
1)
0(
#860000
0!
0;
0p
0c
0q
#870000
1!
1;
1p
1c
1q
03!
11!
02!
0C
0B
1A
1r
#870500
0U
0+!
0o
0:
0)
#880000
0!
0;
0p
0c
0q
#890000
1!
1;
1p
1c
1q
13!
1C
0r
1"!
1#!
#890500
1U
1T
0S
1+!
1*!
0)!
0m
1n
1o
08
19
1:
1)
1(
0'
#900000
0!
0;
0p
0c
0q
#910000
1!
1;
1p
1c
1q
03!
12!
0C
1B
1r
#910500
0U
0+!
0o
0:
0)
#920000
0!
0;
0p
0c
0q
#930000
1!
1;
1p
1c
1q
13!
1C
0r
0s
0{
1}
0"!
0#!
1u
0|
0t
1v
#930500
1U
0T
1+!
0*!
0n
1o
09
1:
1)
0(
#940000
0!
0;
0p
0c
0q
#950000
1!
1;
1p
1c
1q
03!
00!
1/!
01!
02!
0C
0B
0A
0@
1?
1r
0}
#950500
0U
0+!
0o
0:
0)
#960000
0!
0;
0p
0c
0q
#970000
1!
1;
1p
1c
1q
13!
1C
0r
1"!
1#!
#970500
1U
1T
1S
1R
0Q
1+!
1*!
1)!
1(!
0'!
0k
1l
1m
1n
1o
06
17
18
19
1:
1)
1(
1'
1&
0%
#980000
0!
0;
0p
0c
0q
#990000
1!
1;
1p
1c
1q
03!
12!
0C
1B
1r
#990500
0U
0+!
0o
0:
0)
#1000000
