// Seed: 2184919917
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(1 or 1) begin
    id_2 = 1;
  end
endmodule
module module_1;
  reg  id_2 = id_1 == id_2;
  wand id_3;
  always @(1 or posedge id_3) begin
    id_2 <= 1;
  end
  assign id_1 = 1'b0;
  module_0(
      id_3, id_3, id_1, id_1, id_3, id_1, id_3, id_3, id_3, id_3, id_3, id_1, id_1
  );
  wire id_4;
endmodule
