<def f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='854' ll='856' type='bool llvm::MachineInstr::isMoveImmediate(llvm::MachineInstr::QueryType Type = IgnoreBundle) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='852'>/// Return true if this instruction is a move immediate
  /// (including conditional moves) instruction.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/TileShapeInfo.h' l='76' u='c' c='_ZN4llvm6ShapeT9deduceImmEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3075' u='c' c='_ZN4llvm11biasPhysRegEPKNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3416' u='c' c='_ZN4llvm16GenericScheduler17reschedulePhysRegEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='1341' u='c' c='_ZN12_GLOBAL__N_117PeepholeOptimizer15isMoveImmediateERN4llvm12MachineInstrERNS1_8SmallSetINS1_8RegisterELj4ESt4lessIS5_EEERNS1_8DenseMapIS5_PS2_NS1_14392582'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RedundantCopyElimination.cpp' l='380' u='c' c='_ZN12_GLOBAL__N_131AArch64RedundantCopyElimination13optimizeBlockEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='307' u='c' c='_ZL23isSafeToFoldImmIntoCopyPKN4llvm12MachineInstrES2_PKNS_11SIInstrInfoERjRl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='1023' u='c' c='_ZL23getImmOrMaterializedImmRN4llvm19MachineRegisterInfoERNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4204' u='c' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2785' u='c' c='_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2803' u='c' c='_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4787' u='c' c='_ZNK4llvm11SIInstrInfo22legalizeGenericOperandERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPKNS_19TargetRegisterCl7166486'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreEmitPeephole.cpp' l='117' u='c' c='_ZNK12_GLOBAL__N_117SIPreEmitPeephole17optimizeVccBranchERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='74' u='c' c='_ZL14foldImmediatesRN4llvm12MachineInstrEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoEb'/>
<use f='llvm/llvm/lib/Target/X86/X86PreTileConfig.cpp' l='199' u='c' c='_ZN12_GLOBAL__N_116X86PreTileConfig18getTileConfigPointEv'/>
<use f='llvm/llvm/lib/Target/X86/X86PreTileConfig.cpp' l='209' u='c' c='_ZN12_GLOBAL__N_116X86PreTileConfig18getTileConfigPointEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TileConfig.cpp' l='202' u='c' c='_ZN12_GLOBAL__N_113X86TileConfig10tileConfigEv'/>
