

================================================================
== Vitis HLS Report for 'cordiccart2pol_Pipeline_cordic_loop'
================================================================
* Date:           Fri Nov 11 21:01:53 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        cordic
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.606 ns|     5.39 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- cordic_loop  |       11|       11|         2|          1|          1|    11|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    150|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    118|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    366|    -|
|Register         |        -|    -|     114|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     114|    634|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+----+---+----+-----+
    |      Instance     |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+----------------+---------+----+---+----+-----+
    |mux_114_15_1_1_U1  |mux_114_15_1_1  |        0|   0|  0|  59|    0|
    |mux_114_15_1_1_U2  |mux_114_15_1_1  |        0|   0|  0|  59|    0|
    +-------------------+----------------+---------+----+---+----+-----+
    |Total              |                |        0|   0|  0| 118|    0|
    +-------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_418_p2       |         +|   0|  0|  13|           4|           1|
    |theta_out_V_3_fu_681_p2  |         +|   0|  0|  20|          15|          15|
    |x_cordic_V_1_fu_647_p2   |         +|   0|  0|  20|          15|          15|
    |y_cordic_V_3_fu_892_p2   |         +|   0|  0|  20|          15|          15|
    |theta_out_V_2_fu_932_p2  |         -|   0|  0|  20|          15|          15|
    |x_cordic_V_fu_898_p2     |         -|   0|  0|  20|          15|          15|
    |y_cordic_V_4_fu_641_p2   |         -|   0|  0|  20|          15|          15|
    |ap_condition_689         |       and|   0|  0|   2|           1|           1|
    |ap_condition_693         |       and|   0|  0|   2|           1|           1|
    |ap_condition_696         |       and|   0|  0|   2|           1|           1|
    |icmp_ln28_fu_412_p2      |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 150|         102|         100|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_r_22_pn_phi_fu_171_p22  |  65|         12|   14|        168|
    |ap_phi_mux_r_23_pn_phi_fu_198_p22  |  65|         12|   15|        180|
    |ap_phi_mux_r_25_pn_phi_fu_252_p22  |  65|         12|   15|        180|
    |ap_phi_mux_r_42_pn_phi_fu_225_p22  |  65|         12|   15|        180|
    |ap_sig_allocacmp_x_cordic_V_2      |  14|          3|   15|         45|
    |ap_sig_allocacmp_y_cordic_V_1      |  14|          3|   15|         45|
    |i_fu_130                           |   9|          2|    4|          8|
    |theta_out_V_fu_126                 |  14|          3|   15|         45|
    |x_temp_V_fu_134                    |  14|          3|   15|         45|
    |y_cordic_V_fu_138                  |  14|          3|   15|         45|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 366|         71|  141|        947|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_130                 |   4|   0|    4|          0|
    |theta_out_V_fu_126       |  15|   0|   15|          0|
    |tmp_2_reg_1008           |   1|   0|    1|          0|
    |x_cordic_V_1_reg_1017    |  15|   0|   15|          0|
    |x_cordic_V_reg_1027      |  15|   0|   15|          0|
    |x_temp_V_fu_134          |  15|   0|   15|          0|
    |y_cordic_V_3_reg_1022    |  15|   0|   15|          0|
    |y_cordic_V_4_reg_1012    |  15|   0|   15|          0|
    |y_cordic_V_fu_138        |  15|   0|   15|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 114|   0|  114|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  cordiccart2pol_Pipeline_cordic_loop|  return value|
|select_ln1697            |   in|   15|     ap_none|                        select_ln1697|        scalar|
|select_ln1697_1          |   in|   15|     ap_none|                      select_ln1697_1|        scalar|
|x_cordic_V_5_out         |  out|   15|      ap_vld|                     x_cordic_V_5_out|       pointer|
|x_cordic_V_5_out_ap_vld  |  out|    1|      ap_vld|                     x_cordic_V_5_out|       pointer|
|theta_out_V_out          |  out|   15|      ap_vld|                      theta_out_V_out|       pointer|
|theta_out_V_out_ap_vld   |  out|    1|      ap_vld|                      theta_out_V_out|       pointer|
+-------------------------+-----+-----+------------+-------------------------------------+--------------+

